# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Sep 28 2019 23:31:21

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for uartRx|iClk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (uartRx|iClk:R vs. uartRx|iClk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: iSerial
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: oDataReady
			6.2.2::Path details for port: oData[0]
			6.2.3::Path details for port: oData[1]
			6.2.4::Path details for port: oData[2]
			6.2.5::Path details for port: oData[3]
			6.2.6::Path details for port: oData[4]
			6.2.7::Path details for port: oData[5]
			6.2.8::Path details for port: oData[6]
			6.2.9::Path details for port: oData[7]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: iSerial
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: oDataReady
			6.5.2::Path details for port: oData[0]
			6.5.3::Path details for port: oData[1]
			6.5.4::Path details for port: oData[2]
			6.5.5::Path details for port: oData[3]
			6.5.6::Path details for port: oData[4]
			6.5.7::Path details for port: oData[5]
			6.5.8::Path details for port: oData[6]
			6.5.9::Path details for port: oData[7]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: uartRx|iClk  | Frequency: 181.40 MHz  | Target: 122.40 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
uartRx|iClk   uartRx|iClk    8170             2657        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
iSerial    iClk        1621         uartRx|iClk:R          


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase  
----------  ----------  ------------  ---------------------  
oDataReady  iClk        8705          uartRx|iClk:R          
oData[0]    iClk        7836          uartRx|iClk:R          
oData[1]    iClk        7836          uartRx|iClk:R          
oData[2]    iClk        7836          uartRx|iClk:R          
oData[3]    iClk        8327          uartRx|iClk:R          
oData[4]    iClk        9007          uartRx|iClk:R          
oData[5]    iClk        8327          uartRx|iClk:R          
oData[6]    iClk        8390          uartRx|iClk:R          
oData[7]    iClk        8327          uartRx|iClk:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
iSerial    iClk        189         uartRx|iClk:R          


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase  
----------  ----------  --------------------  ---------------------  
oDataReady  iClk        8293                  uartRx|iClk:R          
oData[0]    iClk        7367                  uartRx|iClk:R          
oData[1]    iClk        7367                  uartRx|iClk:R          
oData[2]    iClk        7367                  uartRx|iClk:R          
oData[3]    iClk        7907                  uartRx|iClk:R          
oData[4]    iClk        8595                  uartRx|iClk:R          
oData[5]    iClk        7907                  uartRx|iClk:R          
oData[6]    iClk        7935                  uartRx|iClk:R          
oData[7]    iClk        7907                  uartRx|iClk:R          


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for uartRx|iClk
*****************************************
Clock: uartRx|iClk
Frequency: 181.40 MHz | Target: 122.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rData_7_LC_5_11_0/ce
Capture Clock    : rData_7_LC_5_11_0/clk
Setup Constraint : 8170p
Path slack       : 2657p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4973
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7894
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__502/I                                  Odrv12                         0              4864   2657  RISE       1
I__502/O                                  Odrv12                       491              5355   2657  RISE       1
I__508/I                                  LocalMux                       0              5355   2657  RISE       1
I__508/O                                  LocalMux                     330              5685   2657  RISE       1
I__520/I                                  InMux                          0              5685   2657  RISE       1
I__520/O                                  InMux                        259              5944   2657  RISE       1
rData_RNO_7_LC_5_10_5/in3                 LogicCell40_SEQ_MODE_0000      0              5944   2657  RISE       1
rData_RNO_7_LC_5_10_5/lcout               LogicCell40_SEQ_MODE_0000    316              6260   2657  RISE       1
I__368/I                                  Odrv4                          0              6260   2657  RISE       1
I__368/O                                  Odrv4                        351              6610   2657  RISE       1
I__369/I                                  Span4Mux_v                     0              6610   2657  RISE       1
I__369/O                                  Span4Mux_v                   351              6961   2657  RISE       1
I__370/I                                  LocalMux                       0              6961   2657  RISE       1
I__370/O                                  LocalMux                     330              7291   2657  RISE       1
I__371/I                                  CEMux                          0              7291   2657  RISE       1
I__371/O                                  CEMux                        603              7894   2657  RISE       1
rData_7_LC_5_11_0/ce                      LogicCell40_SEQ_MODE_1000      0              7894   2657  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__388/I                                           ClkMux                         0              2073  RISE       1
I__388/O                                           ClkMux                       309              2381  RISE       1
rData_7_LC_5_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (uartRx|iClk:R vs. uartRx|iClk:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rData_7_LC_5_11_0/ce
Capture Clock    : rData_7_LC_5_11_0/clk
Setup Constraint : 8170p
Path slack       : 2657p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4973
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7894
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__502/I                                  Odrv12                         0              4864   2657  RISE       1
I__502/O                                  Odrv12                       491              5355   2657  RISE       1
I__508/I                                  LocalMux                       0              5355   2657  RISE       1
I__508/O                                  LocalMux                     330              5685   2657  RISE       1
I__520/I                                  InMux                          0              5685   2657  RISE       1
I__520/O                                  InMux                        259              5944   2657  RISE       1
rData_RNO_7_LC_5_10_5/in3                 LogicCell40_SEQ_MODE_0000      0              5944   2657  RISE       1
rData_RNO_7_LC_5_10_5/lcout               LogicCell40_SEQ_MODE_0000    316              6260   2657  RISE       1
I__368/I                                  Odrv4                          0              6260   2657  RISE       1
I__368/O                                  Odrv4                        351              6610   2657  RISE       1
I__369/I                                  Span4Mux_v                     0              6610   2657  RISE       1
I__369/O                                  Span4Mux_v                   351              6961   2657  RISE       1
I__370/I                                  LocalMux                       0              6961   2657  RISE       1
I__370/O                                  LocalMux                     330              7291   2657  RISE       1
I__371/I                                  CEMux                          0              7291   2657  RISE       1
I__371/O                                  CEMux                        603              7894   2657  RISE       1
rData_7_LC_5_11_0/ce                      LogicCell40_SEQ_MODE_1000      0              7894   2657  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__388/I                                           ClkMux                         0              2073  RISE       1
I__388/O                                           ClkMux                       309              2381  RISE       1
rData_7_LC_5_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: iSerial   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : iSerial
Clock Port        : iClk
Clock Reference   : uartRx|iClk:R
Setup Time        : 1621


Data Path Delay                3603
+ Setup Time                    400
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 1621

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
iSerial                                 uartRx                     0      0                  RISE  1       
iSerial_ibuf_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  RISE  1       
iSerial_ibuf_iopad/DOUT                 IO_PAD                     510    510                RISE  1       
iSerial_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
iSerial_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__394/I                                Odrv12                     0      1127               RISE  1       
I__394/O                                Odrv12                     491    1618               RISE  1       
I__396/I                                Span12Mux_v                0      1618               RISE  1       
I__396/O                                Span12Mux_v                491    2109               RISE  1       
I__400/I                                LocalMux                   0      2109               RISE  1       
I__400/O                                LocalMux                   330    2439               RISE  1       
I__411/I                                InMux                      0      2439               RISE  1       
I__411/O                                InMux                      259    2698               RISE  1       
rState_0_rep1_RNIDT874_LC_2_10_6/in3    LogicCell40_SEQ_MODE_0000  0      2698               RISE  1       
rState_0_rep1_RNIDT874_LC_2_10_6/lcout  LogicCell40_SEQ_MODE_0000  316    3014               RISE  2       
I__155/I                                LocalMux                   0      3014               RISE  1       
I__155/O                                LocalMux                   330    3343               RISE  1       
I__157/I                                InMux                      0      3343               RISE  1       
I__157/O                                InMux                      259    3603               RISE  1       
rCycleCounter_7_LC_1_11_7/in1           LogicCell40_SEQ_MODE_1000  0      3603               RISE  1       

Capture Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__377/I                                           ClkMux                     0      2073               RISE  1       
I__377/O                                           ClkMux                     309    2381               RISE  1       
rCycleCounter_7_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: oDataReady
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oDataReady
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 8705


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5784
---------------------------- ------
Clock To Out Delay             8705

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__382/I                                           ClkMux                     0      2073               RISE  1       
I__382/O                                           ClkMux                     309    2381               RISE  1       
rDataReady_LC_5_9_3/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
rDataReady_LC_5_9_3/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__534/I                              Odrv4                      0      2921               RISE  1       
I__534/O                              Odrv4                      351    3272               RISE  1       
I__536/I                              Span4Mux_s3_h              0      3272               RISE  1       
I__536/O                              Span4Mux_s3_h              231    3503               RISE  1       
I__537/I                              IoSpan4Mux                 0      3503               RISE  1       
I__537/O                              IoSpan4Mux                 288    3791               RISE  1       
I__538/I                              LocalMux                   0      3791               RISE  1       
I__538/O                              LocalMux                   330    4121               RISE  1       
I__539/I                              IoInMux                    0      4121               RISE  1       
I__539/O                              IoInMux                    259    4380               RISE  1       
oDataReady_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4380               RISE  1       
oDataReady_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6617               FALL  1       
oDataReady_obuf_iopad/DIN             IO_PAD                     0      6617               FALL  1       
oDataReady_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8705               FALL  1       
oDataReady                            uartRx                     0      8705               FALL  1       

6.2.2::Path details for port: oData[0]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[0]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__376/I                                           ClkMux                     0      2073               RISE  1       
I__376/O                                           ClkMux                     309    2381               RISE  1       
rData_0_LC_1_8_3/clk                               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_0_LC_1_8_3/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__78/I                            LocalMux                   0      2921               RISE  1       
I__78/O                            LocalMux                   330    3251               RISE  1       
I__79/I                            IoInMux                    0      3251               RISE  1       
I__79/O                            IoInMux                    259    3510               RISE  1       
oData_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
oData_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
oData_obuf_0_iopad/DIN             IO_PAD                     0      5748               FALL  1       
oData_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
oData[0]                           uartRx                     0      7836               FALL  1       

6.2.3::Path details for port: oData[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[1]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__374/I                                           ClkMux                     0      2073               RISE  1       
I__374/O                                           ClkMux                     309    2381               RISE  1       
rData_1_LC_1_9_4/clk                               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_1_LC_1_9_4/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__82/I                            LocalMux                   0      2921               RISE  1       
I__82/O                            LocalMux                   330    3251               RISE  1       
I__83/I                            IoInMux                    0      3251               RISE  1       
I__83/O                            IoInMux                    259    3510               RISE  1       
oData_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
oData_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
oData_obuf_1_iopad/DIN             IO_PAD                     0      5748               FALL  1       
oData_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
oData[1]                           uartRx                     0      7836               FALL  1       

6.2.4::Path details for port: oData[2]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[2]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 7836


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4915
---------------------------- ------
Clock To Out Delay             7836

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__383/I                                           ClkMux                     0      2073               RISE  1       
I__383/O                                           ClkMux                     309    2381               RISE  1       
rData_2_LC_1_13_7/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_2_LC_1_13_7/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__135/I                           LocalMux                   0      2921               RISE  1       
I__135/O                           LocalMux                   330    3251               RISE  1       
I__136/I                           IoInMux                    0      3251               RISE  1       
I__136/O                           IoInMux                    259    3510               RISE  1       
oData_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3510               RISE  1       
oData_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5748               FALL  1       
oData_obuf_2_iopad/DIN             IO_PAD                     0      5748               FALL  1       
oData_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   7836               FALL  1       
oData[2]                           uartRx                     0      7836               FALL  1       

6.2.5::Path details for port: oData[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[3]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__389/I                                           ClkMux                     0      2073               RISE  1       
I__389/O                                           ClkMux                     309    2381               RISE  1       
rData_3_LC_4_13_2/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_3_LC_4_13_2/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__543/I                           Odrv12                     0      2921               RISE  1       
I__543/O                           Odrv12                     491    3412               RISE  1       
I__544/I                           LocalMux                   0      3412               RISE  1       
I__544/O                           LocalMux                   330    3742               RISE  1       
I__545/I                           IoInMux                    0      3742               RISE  1       
I__545/O                           IoInMux                    259    4001               RISE  1       
oData_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
oData_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
oData_obuf_3_iopad/DIN             IO_PAD                     0      6239               FALL  1       
oData_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
oData[3]                           uartRx                     0      8327               FALL  1       

6.2.6::Path details for port: oData[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[4]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 9007


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              6086
---------------------------- ------
Clock To Out Delay             9007

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__381/I                                           ClkMux                     0      2073               RISE  1       
I__381/O                                           ClkMux                     309    2381               RISE  1       
rData_4_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_4_LC_2_11_0/lcout            LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__146/I                           Odrv4                      0      2921               FALL  1       
I__146/O                           Odrv4                      372    3293               FALL  1       
I__147/I                           Span4Mux_v                 0      3293               FALL  1       
I__147/O                           Span4Mux_v                 372    3665               FALL  1       
I__148/I                           Span4Mux_s1_h              0      3665               FALL  1       
I__148/O                           Span4Mux_s1_h              168    3833               FALL  1       
I__149/I                           IoSpan4Mux                 0      3833               FALL  1       
I__149/O                           IoSpan4Mux                 323    4156               FALL  1       
I__150/I                           LocalMux                   0      4156               FALL  1       
I__150/O                           LocalMux                   309    4464               FALL  1       
I__151/I                           IoInMux                    0      4464               FALL  1       
I__151/O                           IoInMux                    217    4682               FALL  1       
oData_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4682               FALL  1       
oData_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6919               FALL  1       
oData_obuf_4_iopad/DIN             IO_PAD                     0      6919               FALL  1       
oData_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2088   9007               FALL  1       
oData[4]                           uartRx                     0      9007               FALL  1       

6.2.7::Path details for port: oData[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[5]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__380/I                                           ClkMux                     0      2073               RISE  1       
I__380/O                                           ClkMux                     309    2381               RISE  1       
rData_5_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_5_LC_1_12_5/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__84/I                            Odrv12                     0      2921               RISE  1       
I__84/O                            Odrv12                     491    3412               RISE  1       
I__85/I                            LocalMux                   0      3412               RISE  1       
I__85/O                            LocalMux                   330    3742               RISE  1       
I__86/I                            IoInMux                    0      3742               RISE  1       
I__86/O                            IoInMux                    259    4001               RISE  1       
oData_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
oData_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
oData_obuf_5_iopad/DIN             IO_PAD                     0      6239               FALL  1       
oData_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
oData[5]                           uartRx                     0      8327               FALL  1       

6.2.8::Path details for port: oData[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[6]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 8390


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5469
---------------------------- ------
Clock To Out Delay             8390

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__384/I                                           ClkMux                     0      2073               RISE  1       
I__384/O                                           ClkMux                     309    2381               RISE  1       
rData_6_LC_2_12_6/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_6_LC_2_12_6/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__218/I                           Odrv4                      0      2921               RISE  1       
I__218/O                           Odrv4                      351    3272               RISE  1       
I__219/I                           Span4Mux_s1_v              0      3272               RISE  1       
I__219/O                           Span4Mux_s1_v              203    3475               RISE  1       
I__220/I                           LocalMux                   0      3475               RISE  1       
I__220/O                           LocalMux                   330    3805               RISE  1       
I__221/I                           IoInMux                    0      3805               RISE  1       
I__221/O                           IoInMux                    259    4065               RISE  1       
oData_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4065               RISE  1       
oData_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6302               FALL  1       
oData_obuf_6_iopad/DIN             IO_PAD                     0      6302               FALL  1       
oData_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2088   8390               FALL  1       
oData[6]                           uartRx                     0      8390               FALL  1       

6.2.9::Path details for port: oData[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[7]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 8327


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay             8327

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__388/I                                           ClkMux                     0      2073               RISE  1       
I__388/O                                           ClkMux                     309    2381               RISE  1       
rData_7_LC_5_11_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_7_LC_5_11_0/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__390/I                           Odrv12                     0      2921               RISE  1       
I__390/O                           Odrv12                     491    3412               RISE  1       
I__391/I                           LocalMux                   0      3412               RISE  1       
I__391/O                           LocalMux                   330    3742               RISE  1       
I__392/I                           IoInMux                    0      3742               RISE  1       
I__392/O                           IoInMux                    259    4001               RISE  1       
oData_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4001               RISE  1       
oData_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6239               FALL  1       
oData_obuf_7_iopad/DIN             IO_PAD                     0      6239               FALL  1       
oData_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2088   8327               FALL  1       
oData[7]                           uartRx                     0      8327               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: iSerial   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : iSerial
Clock Port        : iClk
Clock Reference   : uartRx|iClk:R
Hold Time         : 189


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2192
---------------------------- ------
Hold Time                       189

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
iSerial                           uartRx                     0      0                  FALL  1       
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
iSerial_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__393/I                          Odrv4                      0      923                FALL  1       
I__393/O                          Odrv4                      372    1295               FALL  1       
I__395/I                          Span4Mux_v                 0      1295               FALL  1       
I__395/O                          Span4Mux_v                 372    1666               FALL  1       
I__397/I                          LocalMux                   0      1666               FALL  1       
I__397/O                          LocalMux                   309    1975               FALL  1       
I__404/I                          InMux                      0      1975               FALL  1       
I__404/O                          InMux                      217    2192               FALL  1       
rData_0_LC_1_8_3/in3              LogicCell40_SEQ_MODE_1000  0      2192               FALL  1       

Capture Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__376/I                                           ClkMux                     0      2073               RISE  1       
I__376/O                                           ClkMux                     309    2381               RISE  1       
rData_0_LC_1_8_3/clk                               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: oDataReady
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oDataReady
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 8293


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5372
---------------------------- ------
Clock To Out Delay             8293

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__382/I                                           ClkMux                     0      2073               RISE  1       
I__382/O                                           ClkMux                     309    2381               RISE  1       
rDataReady_LC_5_9_3/clk                            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
rDataReady_LC_5_9_3/lcout             LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__534/I                              Odrv4                      0      2921               FALL  1       
I__534/O                              Odrv4                      372    3293               FALL  1       
I__536/I                              Span4Mux_s3_h              0      3293               FALL  1       
I__536/O                              Span4Mux_s3_h              231    3525               FALL  1       
I__537/I                              IoSpan4Mux                 0      3525               FALL  1       
I__537/O                              IoSpan4Mux                 323    3847               FALL  1       
I__538/I                              LocalMux                   0      3847               FALL  1       
I__538/O                              LocalMux                   309    4156               FALL  1       
I__539/I                              IoInMux                    0      4156               FALL  1       
I__539/O                              IoInMux                    217    4373               FALL  1       
oDataReady_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4373               FALL  1       
oDataReady_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6379               RISE  1       
oDataReady_obuf_iopad/DIN             IO_PAD                     0      6379               RISE  1       
oDataReady_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8293               RISE  1       
oDataReady                            uartRx                     0      8293               RISE  1       

6.5.2::Path details for port: oData[0]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[0]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__376/I                                           ClkMux                     0      2073               RISE  1       
I__376/O                                           ClkMux                     309    2381               RISE  1       
rData_0_LC_1_8_3/clk                               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_0_LC_1_8_3/lcout             LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__78/I                            LocalMux                   0      2921               FALL  1       
I__78/O                            LocalMux                   309    3230               FALL  1       
I__79/I                            IoInMux                    0      3230               FALL  1       
I__79/O                            IoInMux                    217    3447               FALL  1       
oData_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
oData_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
oData_obuf_0_iopad/DIN             IO_PAD                     0      5453               RISE  1       
oData_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
oData[0]                           uartRx                     0      7367               RISE  1       

6.5.3::Path details for port: oData[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[1]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__374/I                                           ClkMux                     0      2073               RISE  1       
I__374/O                                           ClkMux                     309    2381               RISE  1       
rData_1_LC_1_9_4/clk                               LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_1_LC_1_9_4/lcout             LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__82/I                            LocalMux                   0      2921               FALL  1       
I__82/O                            LocalMux                   309    3230               FALL  1       
I__83/I                            IoInMux                    0      3230               FALL  1       
I__83/O                            IoInMux                    217    3447               FALL  1       
oData_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
oData_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
oData_obuf_1_iopad/DIN             IO_PAD                     0      5453               RISE  1       
oData_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
oData[1]                           uartRx                     0      7367               RISE  1       

6.5.4::Path details for port: oData[2]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[2]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 7367


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4446
---------------------------- ------
Clock To Out Delay             7367

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__383/I                                           ClkMux                     0      2073               RISE  1       
I__383/O                                           ClkMux                     309    2381               RISE  1       
rData_2_LC_1_13_7/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_2_LC_1_13_7/lcout            LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__135/I                           LocalMux                   0      2921               FALL  1       
I__135/O                           LocalMux                   309    3230               FALL  1       
I__136/I                           IoInMux                    0      3230               FALL  1       
I__136/O                           IoInMux                    217    3447               FALL  1       
oData_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3447               FALL  1       
oData_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5453               RISE  1       
oData_obuf_2_iopad/DIN             IO_PAD                     0      5453               RISE  1       
oData_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   7367               RISE  1       
oData[2]                           uartRx                     0      7367               RISE  1       

6.5.5::Path details for port: oData[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[3]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__389/I                                           ClkMux                     0      2073               RISE  1       
I__389/O                                           ClkMux                     309    2381               RISE  1       
rData_3_LC_4_13_2/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_3_LC_4_13_2/lcout            LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__543/I                           Odrv12                     0      2921               FALL  1       
I__543/O                           Odrv12                     540    3461               FALL  1       
I__544/I                           LocalMux                   0      3461               FALL  1       
I__544/O                           LocalMux                   309    3770               FALL  1       
I__545/I                           IoInMux                    0      3770               FALL  1       
I__545/O                           IoInMux                    217    3987               FALL  1       
oData_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
oData_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
oData_obuf_3_iopad/DIN             IO_PAD                     0      5993               RISE  1       
oData_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
oData[3]                           uartRx                     0      7907               RISE  1       

6.5.6::Path details for port: oData[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[4]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 8595


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5674
---------------------------- ------
Clock To Out Delay             8595

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__381/I                                           ClkMux                     0      2073               RISE  1       
I__381/O                                           ClkMux                     309    2381               RISE  1       
rData_4_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_4_LC_2_11_0/lcout            LogicCell40_SEQ_MODE_1000  540    2921               RISE  1       
I__146/I                           Odrv4                      0      2921               RISE  1       
I__146/O                           Odrv4                      351    3272               RISE  1       
I__147/I                           Span4Mux_v                 0      3272               RISE  1       
I__147/O                           Span4Mux_v                 351    3623               RISE  1       
I__148/I                           Span4Mux_s1_h              0      3623               RISE  1       
I__148/O                           Span4Mux_s1_h              175    3798               RISE  1       
I__149/I                           IoSpan4Mux                 0      3798               RISE  1       
I__149/O                           IoSpan4Mux                 288    4086               RISE  1       
I__150/I                           LocalMux                   0      4086               RISE  1       
I__150/O                           LocalMux                   330    4415               RISE  1       
I__151/I                           IoInMux                    0      4415               RISE  1       
I__151/O                           IoInMux                    259    4675               RISE  1       
oData_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4675               RISE  1       
oData_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6681               RISE  1       
oData_obuf_4_iopad/DIN             IO_PAD                     0      6681               RISE  1       
oData_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     1914   8595               RISE  1       
oData[4]                           uartRx                     0      8595               RISE  1       

6.5.7::Path details for port: oData[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[5]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__380/I                                           ClkMux                     0      2073               RISE  1       
I__380/O                                           ClkMux                     309    2381               RISE  1       
rData_5_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_5_LC_1_12_5/lcout            LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__84/I                            Odrv12                     0      2921               FALL  1       
I__84/O                            Odrv12                     540    3461               FALL  1       
I__85/I                            LocalMux                   0      3461               FALL  1       
I__85/O                            LocalMux                   309    3770               FALL  1       
I__86/I                            IoInMux                    0      3770               FALL  1       
I__86/O                            IoInMux                    217    3987               FALL  1       
oData_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
oData_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
oData_obuf_5_iopad/DIN             IO_PAD                     0      5993               RISE  1       
oData_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
oData[5]                           uartRx                     0      7907               RISE  1       

6.5.8::Path details for port: oData[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[6]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 7935


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5014
---------------------------- ------
Clock To Out Delay             7935

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__384/I                                           ClkMux                     0      2073               RISE  1       
I__384/O                                           ClkMux                     309    2381               RISE  1       
rData_6_LC_2_12_6/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_6_LC_2_12_6/lcout            LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__218/I                           Odrv4                      0      2921               FALL  1       
I__218/O                           Odrv4                      372    3293               FALL  1       
I__219/I                           Span4Mux_s1_v              0      3293               FALL  1       
I__219/O                           Span4Mux_s1_v              196    3489               FALL  1       
I__220/I                           LocalMux                   0      3489               FALL  1       
I__220/O                           LocalMux                   309    3798               FALL  1       
I__221/I                           IoInMux                    0      3798               FALL  1       
I__221/O                           IoInMux                    217    4015               FALL  1       
oData_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4015               FALL  1       
oData_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6021               RISE  1       
oData_obuf_6_iopad/DIN             IO_PAD                     0      6021               RISE  1       
oData_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     1914   7935               RISE  1       
oData[6]                           uartRx                     0      7935               RISE  1       

6.5.9::Path details for port: oData[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : oData[7]
Clock Port         : iClk
Clock Reference    : uartRx|iClk:R
Clock to Out Delay : 7907


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay             7907

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
iClk                                               uartRx                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__372/I                                           gio2CtrlBuf                0      1918               RISE  1       
I__372/O                                           gio2CtrlBuf                0      1918               RISE  1       
I__373/I                                           GlobalMux                  0      1918               RISE  1       
I__373/O                                           GlobalMux                  154    2073               RISE  1       
I__388/I                                           ClkMux                     0      2073               RISE  1       
I__388/O                                           ClkMux                     309    2381               RISE  1       
rData_7_LC_5_11_0/clk                              LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
rData_7_LC_5_11_0/lcout            LogicCell40_SEQ_MODE_1000  540    2921               FALL  1       
I__390/I                           Odrv12                     0      2921               FALL  1       
I__390/O                           Odrv12                     540    3461               FALL  1       
I__391/I                           LocalMux                   0      3461               FALL  1       
I__391/O                           LocalMux                   309    3770               FALL  1       
I__392/I                           IoInMux                    0      3770               FALL  1       
I__392/O                           IoInMux                    217    3987               FALL  1       
oData_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3987               FALL  1       
oData_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5993               RISE  1       
oData_obuf_7_iopad/DIN             IO_PAD                     0      5993               RISE  1       
oData_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     1914   7907               RISE  1       
oData[7]                           uartRx                     0      7907               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rData_7_LC_5_11_0/ce
Capture Clock    : rData_7_LC_5_11_0/clk
Setup Constraint : 8170p
Path slack       : 2657p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4973
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7894
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__502/I                                  Odrv12                         0              4864   2657  RISE       1
I__502/O                                  Odrv12                       491              5355   2657  RISE       1
I__508/I                                  LocalMux                       0              5355   2657  RISE       1
I__508/O                                  LocalMux                     330              5685   2657  RISE       1
I__520/I                                  InMux                          0              5685   2657  RISE       1
I__520/O                                  InMux                        259              5944   2657  RISE       1
rData_RNO_7_LC_5_10_5/in3                 LogicCell40_SEQ_MODE_0000      0              5944   2657  RISE       1
rData_RNO_7_LC_5_10_5/lcout               LogicCell40_SEQ_MODE_0000    316              6260   2657  RISE       1
I__368/I                                  Odrv4                          0              6260   2657  RISE       1
I__368/O                                  Odrv4                        351              6610   2657  RISE       1
I__369/I                                  Span4Mux_v                     0              6610   2657  RISE       1
I__369/O                                  Span4Mux_v                   351              6961   2657  RISE       1
I__370/I                                  LocalMux                       0              6961   2657  RISE       1
I__370/O                                  LocalMux                     330              7291   2657  RISE       1
I__371/I                                  CEMux                          0              7291   2657  RISE       1
I__371/O                                  CEMux                        603              7894   2657  RISE       1
rData_7_LC_5_11_0/ce                      LogicCell40_SEQ_MODE_1000      0              7894   2657  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__388/I                                           ClkMux                         0              2073  RISE       1
I__388/O                                           ClkMux                       309              2381  RISE       1
rData_7_LC_5_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rData_3_LC_4_13_2/ce
Capture Clock    : rData_3_LC_4_13_2/clk
Setup Constraint : 8170p
Path slack       : 2846p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4784
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7705
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__503/I                                  Odrv4                          0              4864   2847  RISE       1
I__503/O                                  Odrv4                        351              5215   2847  RISE       1
I__509/I                                  Span4Mux_h                     0              5215   2847  RISE       1
I__509/O                                  Span4Mux_h                   302              5516   2847  RISE       1
I__522/I                                  LocalMux                       0              5516   2847  RISE       1
I__522/O                                  LocalMux                     330              5846   2847  RISE       1
I__525/I                                  InMux                          0              5846   2847  RISE       1
I__525/O                                  InMux                        259              6105   2847  RISE       1
rData_RNO_3_LC_4_12_7/in3                 LogicCell40_SEQ_MODE_0000      0              6105   2847  RISE       1
rData_RNO_3_LC_4_12_7/lcout               LogicCell40_SEQ_MODE_0000    316              6421   2847  RISE       1
I__540/I                                  Odrv4                          0              6421   2847  RISE       1
I__540/O                                  Odrv4                        351              6772   2847  RISE       1
I__541/I                                  LocalMux                       0              6772   2847  RISE       1
I__541/O                                  LocalMux                     330              7101   2847  RISE       1
I__542/I                                  CEMux                          0              7101   2847  RISE       1
I__542/O                                  CEMux                        603              7705   2847  RISE       1
rData_3_LC_4_13_2/ce                      LogicCell40_SEQ_MODE_1000      0              7705   2847  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__389/I                                           ClkMux                         0              2073  RISE       1
I__389/O                                           ClkMux                       309              2381  RISE       1
rData_3_LC_4_13_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rData_2_LC_1_13_7/ce
Capture Clock    : rData_2_LC_1_13_7/clk
Setup Constraint : 8170p
Path slack       : 2945p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4685
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7606
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__504/I                                  Odrv4                          0              4864   2945  RISE       1
I__504/O                                  Odrv4                        351              5215   2945  RISE       1
I__510/I                                  LocalMux                       0              5215   2945  RISE       1
I__510/O                                  LocalMux                     330              5544   2945  RISE       1
I__523/I                                  InMux                          0              5544   2945  RISE       1
I__523/O                                  InMux                        259              5804   2945  RISE       1
rData_RNO_2_LC_2_13_4/in3                 LogicCell40_SEQ_MODE_0000      0              5804   2945  RISE       1
rData_RNO_2_LC_2_13_4/lcout               LogicCell40_SEQ_MODE_0000    316              6120   2945  RISE       1
I__193/I                                  Odrv4                          0              6120   2945  RISE       1
I__193/O                                  Odrv4                        351              6470   2945  RISE       1
I__194/I                                  Span4Mux_s2_h                  0              6470   2945  RISE       1
I__194/O                                  Span4Mux_s2_h                203              6674   2945  RISE       1
I__195/I                                  LocalMux                       0              6674   2945  RISE       1
I__195/O                                  LocalMux                     330              7003   2945  RISE       1
I__196/I                                  CEMux                          0              7003   2945  RISE       1
I__196/O                                  CEMux                        603              7606   2945  RISE       1
rData_2_LC_1_13_7/ce                      LogicCell40_SEQ_MODE_1000      0              7606   2945  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__383/I                                           ClkMux                         0              2073  RISE       1
I__383/O                                           ClkMux                       309              2381  RISE       1
rData_2_LC_1_13_7/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rData_5_LC_1_12_5/ce
Capture Clock    : rData_5_LC_1_12_5/clk
Setup Constraint : 8170p
Path slack       : 2973p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4657
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7578
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__505/I                                  LocalMux                       0              4864   2973  RISE       1
I__505/O                                  LocalMux                     330              5194   2973  RISE       1
I__511/I                                  InMux                          0              5194   2973  RISE       1
I__511/O                                  InMux                        259              5453   2973  RISE       1
rData_RNO_5_LC_2_11_4/in3                 LogicCell40_SEQ_MODE_0000      0              5453   2973  RISE       1
rData_RNO_5_LC_2_11_4/lcout               LogicCell40_SEQ_MODE_0000    316              5769   2973  RISE       1
I__137/I                                  Odrv4                          0              5769   2973  RISE       1
I__137/O                                  Odrv4                        351              6120   2973  RISE       1
I__138/I                                  Span4Mux_s1_h                  0              6120   2973  RISE       1
I__138/O                                  Span4Mux_s1_h                175              6295   2973  RISE       1
I__139/I                                  Span4Mux_v                     0              6295   2973  RISE       1
I__139/O                                  Span4Mux_v                   351              6646   2973  RISE       1
I__140/I                                  LocalMux                       0              6646   2973  RISE       1
I__140/O                                  LocalMux                     330              6975   2973  RISE       1
I__141/I                                  CEMux                          0              6975   2973  RISE       1
I__141/O                                  CEMux                        603              7578   2973  RISE       1
rData_5_LC_1_12_5/ce                      LogicCell40_SEQ_MODE_1000      0              7578   2973  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__380/I                                           ClkMux                         0              2073  RISE       1
I__380/O                                           ClkMux                       309              2381  RISE       1
rData_5_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rData_1_LC_1_9_4/ce
Capture Clock    : rData_1_LC_1_9_4/clk
Setup Constraint : 8170p
Path slack       : 3295p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4335
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7256
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__506/I                                  LocalMux                       0              4864   3296  RISE       1
I__506/O                                  LocalMux                     330              5194   3296  RISE       1
I__514/I                                  InMux                          0              5194   3296  RISE       1
I__514/O                                  InMux                        259              5453   3296  RISE       1
rData_RNO_1_LC_2_9_4/in3                  LogicCell40_SEQ_MODE_0000      0              5453   3296  RISE       1
rData_RNO_1_LC_2_9_4/lcout                LogicCell40_SEQ_MODE_0000    316              5769   3296  RISE       1
I__127/I                                  Odrv4                          0              5769   3296  RISE       1
I__127/O                                  Odrv4                        351              6120   3296  RISE       1
I__128/I                                  Span4Mux_s2_h                  0              6120   3296  RISE       1
I__128/O                                  Span4Mux_s2_h                203              6323   3296  RISE       1
I__129/I                                  LocalMux                       0              6323   3296  RISE       1
I__129/O                                  LocalMux                     330              6653   3296  RISE       1
I__130/I                                  CEMux                          0              6653   3296  RISE       1
I__130/O                                  CEMux                        603              7256   3296  RISE       1
rData_1_LC_1_9_4/ce                       LogicCell40_SEQ_MODE_1000      0              7256   3296  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__374/I                                           ClkMux                         0              2073  RISE       1
I__374/O                                           ClkMux                       309              2381  RISE       1
rData_1_LC_1_9_4/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rState_fast_0_LC_5_10_7/ce
Capture Clock    : rState_fast_0_LC_5_10_7/clk
Setup Constraint : 8170p
Path slack       : 3295p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4335
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7256
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__502/I                                  Odrv12                         0              4864   2657  RISE       1
I__502/O                                  Odrv12                       491              5355   2657  RISE       1
I__508/I                                  LocalMux                       0              5355   2657  RISE       1
I__508/O                                  LocalMux                     330              5685   2657  RISE       1
I__521/I                                  InMux                          0              5685   3296  RISE       1
I__521/O                                  InMux                        259              5944   3296  RISE       1
I__524/I                                  CascadeMux                     0              5944   3296  RISE       1
I__524/O                                  CascadeMux                     0              5944   3296  RISE       1
rState_RNI2GHJ5_1_LC_5_10_2/in2           LogicCell40_SEQ_MODE_0000      0              5944   3296  RISE       1
rState_RNI2GHJ5_1_LC_5_10_2/lcout         LogicCell40_SEQ_MODE_0000    379              6323   3296  RISE       6
I__442/I                                  LocalMux                       0              6323   3296  RISE       1
I__442/O                                  LocalMux                     330              6653   3296  RISE       1
I__445/I                                  CEMux                          0              6653   3296  RISE       1
I__445/O                                  CEMux                        603              7256   3296  RISE       1
rState_fast_0_LC_5_10_7/ce                LogicCell40_SEQ_MODE_1000      0              7256   3296  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rState_fast_1_LC_5_10_6/ce
Capture Clock    : rState_fast_1_LC_5_10_6/clk
Setup Constraint : 8170p
Path slack       : 3295p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4335
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7256
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__502/I                                  Odrv12                         0              4864   2657  RISE       1
I__502/O                                  Odrv12                       491              5355   2657  RISE       1
I__508/I                                  LocalMux                       0              5355   2657  RISE       1
I__508/O                                  LocalMux                     330              5685   2657  RISE       1
I__521/I                                  InMux                          0              5685   3296  RISE       1
I__521/O                                  InMux                        259              5944   3296  RISE       1
I__524/I                                  CascadeMux                     0              5944   3296  RISE       1
I__524/O                                  CascadeMux                     0              5944   3296  RISE       1
rState_RNI2GHJ5_1_LC_5_10_2/in2           LogicCell40_SEQ_MODE_0000      0              5944   3296  RISE       1
rState_RNI2GHJ5_1_LC_5_10_2/lcout         LogicCell40_SEQ_MODE_0000    379              6323   3296  RISE       6
I__442/I                                  LocalMux                       0              6323   3296  RISE       1
I__442/O                                  LocalMux                     330              6653   3296  RISE       1
I__445/I                                  CEMux                          0              6653   3296  RISE       1
I__445/O                                  CEMux                        603              7256   3296  RISE       1
rState_fast_1_LC_5_10_6/ce                LogicCell40_SEQ_MODE_1000      0              7256   3296  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rState_1_LC_4_11_3/ce
Capture Clock    : rState_1_LC_4_11_3/clk
Setup Constraint : 8170p
Path slack       : 3295p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4335
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7256
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__502/I                                  Odrv12                         0              4864   2657  RISE       1
I__502/O                                  Odrv12                       491              5355   2657  RISE       1
I__508/I                                  LocalMux                       0              5355   2657  RISE       1
I__508/O                                  LocalMux                     330              5685   2657  RISE       1
I__521/I                                  InMux                          0              5685   3296  RISE       1
I__521/O                                  InMux                        259              5944   3296  RISE       1
I__524/I                                  CascadeMux                     0              5944   3296  RISE       1
I__524/O                                  CascadeMux                     0              5944   3296  RISE       1
rState_RNI2GHJ5_1_LC_5_10_2/in2           LogicCell40_SEQ_MODE_0000      0              5944   3296  RISE       1
rState_RNI2GHJ5_1_LC_5_10_2/lcout         LogicCell40_SEQ_MODE_0000    379              6323   3296  RISE       6
I__443/I                                  LocalMux                       0              6323   3296  RISE       1
I__443/O                                  LocalMux                     330              6653   3296  RISE       1
I__446/I                                  CEMux                          0              6653   3296  RISE       1
I__446/O                                  CEMux                        603              7256   3296  RISE       1
rState_1_LC_4_11_3/ce                     LogicCell40_SEQ_MODE_1000      0              7256   3296  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rState_0_LC_4_11_1/ce
Capture Clock    : rState_0_LC_4_11_1/clk
Setup Constraint : 8170p
Path slack       : 3295p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4335
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7256
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__502/I                                  Odrv12                         0              4864   2657  RISE       1
I__502/O                                  Odrv12                       491              5355   2657  RISE       1
I__508/I                                  LocalMux                       0              5355   2657  RISE       1
I__508/O                                  LocalMux                     330              5685   2657  RISE       1
I__521/I                                  InMux                          0              5685   3296  RISE       1
I__521/O                                  InMux                        259              5944   3296  RISE       1
I__524/I                                  CascadeMux                     0              5944   3296  RISE       1
I__524/O                                  CascadeMux                     0              5944   3296  RISE       1
rState_RNI2GHJ5_1_LC_5_10_2/in2           LogicCell40_SEQ_MODE_0000      0              5944   3296  RISE       1
rState_RNI2GHJ5_1_LC_5_10_2/lcout         LogicCell40_SEQ_MODE_0000    379              6323   3296  RISE       6
I__443/I                                  LocalMux                       0              6323   3296  RISE       1
I__443/O                                  LocalMux                     330              6653   3296  RISE       1
I__446/I                                  CEMux                          0              6653   3296  RISE       1
I__446/O                                  CEMux                        603              7256   3296  RISE       1
rState_0_LC_4_11_1/ce                     LogicCell40_SEQ_MODE_1000      0              7256   3296  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rState_0_rep1_LC_4_11_0/ce
Capture Clock    : rState_0_rep1_LC_4_11_0/clk
Setup Constraint : 8170p
Path slack       : 3295p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4335
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7256
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__502/I                                  Odrv12                         0              4864   2657  RISE       1
I__502/O                                  Odrv12                       491              5355   2657  RISE       1
I__508/I                                  LocalMux                       0              5355   2657  RISE       1
I__508/O                                  LocalMux                     330              5685   2657  RISE       1
I__521/I                                  InMux                          0              5685   3296  RISE       1
I__521/O                                  InMux                        259              5944   3296  RISE       1
I__524/I                                  CascadeMux                     0              5944   3296  RISE       1
I__524/O                                  CascadeMux                     0              5944   3296  RISE       1
rState_RNI2GHJ5_1_LC_5_10_2/in2           LogicCell40_SEQ_MODE_0000      0              5944   3296  RISE       1
rState_RNI2GHJ5_1_LC_5_10_2/lcout         LogicCell40_SEQ_MODE_0000    379              6323   3296  RISE       6
I__443/I                                  LocalMux                       0              6323   3296  RISE       1
I__443/O                                  LocalMux                     330              6653   3296  RISE       1
I__446/I                                  CEMux                          0              6653   3296  RISE       1
I__446/O                                  CEMux                        603              7256   3296  RISE       1
rState_0_rep1_LC_4_11_0/ce                LogicCell40_SEQ_MODE_1000      0              7256   3296  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rState_1_rep1_LC_4_9_7/ce
Capture Clock    : rState_1_rep1_LC_4_9_7/clk
Setup Constraint : 8170p
Path slack       : 3295p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4335
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7256
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__502/I                                  Odrv12                         0              4864   2657  RISE       1
I__502/O                                  Odrv12                       491              5355   2657  RISE       1
I__508/I                                  LocalMux                       0              5355   2657  RISE       1
I__508/O                                  LocalMux                     330              5685   2657  RISE       1
I__521/I                                  InMux                          0              5685   3296  RISE       1
I__521/O                                  InMux                        259              5944   3296  RISE       1
I__524/I                                  CascadeMux                     0              5944   3296  RISE       1
I__524/O                                  CascadeMux                     0              5944   3296  RISE       1
rState_RNI2GHJ5_1_LC_5_10_2/in2           LogicCell40_SEQ_MODE_0000      0              5944   3296  RISE       1
rState_RNI2GHJ5_1_LC_5_10_2/lcout         LogicCell40_SEQ_MODE_0000    379              6323   3296  RISE       6
I__444/I                                  LocalMux                       0              6323   3296  RISE       1
I__444/O                                  LocalMux                     330              6653   3296  RISE       1
I__447/I                                  CEMux                          0              6653   3296  RISE       1
I__447/O                                  CEMux                        603              7256   3296  RISE       1
rState_1_rep1_LC_4_9_7/ce                 LogicCell40_SEQ_MODE_1000      0              7256   3296  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rData_6_LC_2_12_6/ce
Capture Clock    : rData_6_LC_2_12_6/clk
Setup Constraint : 8170p
Path slack       : 3358p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4272
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7193
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__505/I                                  LocalMux                       0              4864   2973  RISE       1
I__505/O                                  LocalMux                     330              5194   2973  RISE       1
I__512/I                                  InMux                          0              5194   3359  RISE       1
I__512/O                                  InMux                        259              5453   3359  RISE       1
rData_RNO_6_LC_2_11_6/in3                 LogicCell40_SEQ_MODE_0000      0              5453   3359  RISE       1
rData_RNO_6_LC_2_11_6/lcout               LogicCell40_SEQ_MODE_0000    316              5769   3359  RISE       1
I__215/I                                  Odrv12                         0              5769   3359  RISE       1
I__215/O                                  Odrv12                       491              6260   3359  RISE       1
I__216/I                                  LocalMux                       0              6260   3359  RISE       1
I__216/O                                  LocalMux                     330              6589   3359  RISE       1
I__217/I                                  CEMux                          0              6589   3359  RISE       1
I__217/O                                  CEMux                        603              7193   3359  RISE       1
rData_6_LC_2_12_6/ce                      LogicCell40_SEQ_MODE_1000      0              7193   3359  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__384/I                                           ClkMux                         0              2073  RISE       1
I__384/O                                           ClkMux                       309              2381  RISE       1
rData_6_LC_2_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rCycleCounter_1_LC_4_10_2/in0
Capture Clock    : rCycleCounter_1_LC_4_10_2/clk
Setup Constraint : 8170p
Path slack       : 3702p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3458
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6379
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3702  RISE       3
I__448/I                                LocalMux                       0              2921   3702  RISE       1
I__448/O                                LocalMux                     330              3251   3702  RISE       1
I__451/I                                InMux                          0              3251   3702  RISE       1
I__451/O                                InMux                        259              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3702  RISE       1
I__190/I                                Odrv12                         0              3959   3702  RISE       1
I__190/O                                Odrv12                       491              4450   3702  RISE       1
I__191/I                                LocalMux                       0              4450   3702  RISE       1
I__191/O                                LocalMux                     330              4780   3702  RISE       1
I__192/I                                InMux                          0              4780   3702  RISE       1
I__192/O                                InMux                        259              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in1    LogicCell40_SEQ_MODE_0000      0              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              5439   3702  RISE       7
I__359/I                                Odrv4                          0              5439   3702  RISE       1
I__359/O                                Odrv4                        351              5790   3702  RISE       1
I__365/I                                LocalMux                       0              5790   3702  RISE       1
I__365/O                                LocalMux                     330              6120   3702  RISE       1
I__367/I                                InMux                          0              6120   3702  RISE       1
I__367/O                                InMux                        259              6379   3702  RISE       1
rCycleCounter_1_LC_4_10_2/in0           LogicCell40_SEQ_MODE_1000      0              6379   3702  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_1_LC_4_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_0_LC_4_10_1/lcout
Path End         : rCycleCounter_1_LC_4_10_2/in1
Capture Clock    : rCycleCounter_1_LC_4_10_2/clk
Setup Constraint : 8170p
Path slack       : 3843p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 10152

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3388
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6309
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_0_LC_4_10_1/lcout                  LogicCell40_SEQ_MODE_1000    540              2921   2903  RISE       4
I__180/I                                         Odrv4                          0              2921   2903  RISE       1
I__180/O                                         Odrv4                        351              3272   2903  RISE       1
I__183/I                                         Span4Mux_v                     0              3272   3843  RISE       1
I__183/O                                         Span4Mux_v                   351              3623   3843  RISE       1
I__187/I                                         LocalMux                       0              3623   3843  RISE       1
I__187/O                                         LocalMux                     330              3952   3843  RISE       1
I__188/I                                         InMux                          0              3952   3843  RISE       1
I__188/O                                         InMux                        259              4212   3843  RISE       1
I__189/I                                         CascadeMux                     0              4212   3843  RISE       1
I__189/O                                         CascadeMux                     0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/in2              LogicCell40_SEQ_MODE_0000      0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/carryout         LogicCell40_SEQ_MODE_0000    231              4443   3843  RISE       2
I__124/I                                         InMux                          0              4443   3843  RISE       1
I__124/O                                         InMux                        259              4703   3843  RISE       1
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4703   3843  RISE       1
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_0000    316              5018   3843  RISE       1
I__353/I                                         Odrv4                          0              5018   3843  RISE       1
I__353/O                                         Odrv4                        351              5369   3843  RISE       1
I__354/I                                         Span4Mux_v                     0              5369   3843  RISE       1
I__354/O                                         Span4Mux_v                   351              5720   3843  RISE       1
I__355/I                                         LocalMux                       0              5720   3843  RISE       1
I__355/O                                         LocalMux                     330              6049   3843  RISE       1
I__356/I                                         InMux                          0              6049   3843  RISE       1
I__356/O                                         InMux                        259              6309   3843  RISE       1
rCycleCounter_1_LC_4_10_2/in1                    LogicCell40_SEQ_MODE_1000      0              6309   3843  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_1_LC_4_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rData_4_LC_2_11_0/ce
Capture Clock    : rData_4_LC_2_11_0/clk
Setup Constraint : 8170p
Path slack       : 3849p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3781
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6702
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__505/I                                  LocalMux                       0              4864   2973  RISE       1
I__505/O                                  LocalMux                     330              5194   2973  RISE       1
I__513/I                                  InMux                          0              5194   3850  RISE       1
I__513/O                                  InMux                        259              5453   3850  RISE       1
rData_RNO_4_LC_2_11_2/in3                 LogicCell40_SEQ_MODE_0000      0              5453   3850  RISE       1
rData_RNO_4_LC_2_11_2/lcout               LogicCell40_SEQ_MODE_0000    316              5769   3850  RISE       1
I__143/I                                  LocalMux                       0              5769   3850  RISE       1
I__143/O                                  LocalMux                     330              6098   3850  RISE       1
I__144/I                                  CEMux                          0              6098   3850  RISE       1
I__144/O                                  CEMux                        603              6702   3850  RISE       1
rData_4_LC_2_11_0/ce                      LogicCell40_SEQ_MODE_1000      0              6702   3850  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__381/I                                           ClkMux                         0              2073  RISE       1
I__381/O                                           ClkMux                       309              2381  RISE       1
rData_4_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rData_0_LC_1_8_3/ce
Capture Clock    : rData_0_LC_1_8_3/clk
Setup Constraint : 8170p
Path slack       : 3849p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3781
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6702
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__506/I                                  LocalMux                       0              4864   3296  RISE       1
I__506/O                                  LocalMux                     330              5194   3296  RISE       1
I__515/I                                  InMux                          0              5194   3850  RISE       1
I__515/O                                  InMux                        259              5453   3850  RISE       1
rData_RNO_0_LC_2_9_2/in3                  LogicCell40_SEQ_MODE_0000      0              5453   3850  RISE       1
rData_RNO_0_LC_2_9_2/lcout                LogicCell40_SEQ_MODE_0000    316              5769   3850  RISE       1
I__132/I                                  LocalMux                       0              5769   3850  RISE       1
I__132/O                                  LocalMux                     330              6098   3850  RISE       1
I__133/I                                  CEMux                          0              6098   3850  RISE       1
I__133/O                                  CEMux                        603              6702   3850  RISE       1
rData_0_LC_1_8_3/ce                       LogicCell40_SEQ_MODE_1000      0              6702   3850  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__376/I                                           ClkMux                         0              2073  RISE       1
I__376/O                                           ClkMux                       309              2381  RISE       1
rData_0_LC_1_8_3/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rCycleCounter_0_LC_4_10_1/in3
Capture Clock    : rCycleCounter_0_LC_4_10_1/clk
Setup Constraint : 8170p
Path slack       : 3899p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3458
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6379
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3702  RISE       3
I__448/I                                LocalMux                       0              2921   3702  RISE       1
I__448/O                                LocalMux                     330              3251   3702  RISE       1
I__451/I                                InMux                          0              3251   3702  RISE       1
I__451/O                                InMux                        259              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3702  RISE       1
I__190/I                                Odrv12                         0              3959   3702  RISE       1
I__190/O                                Odrv12                       491              4450   3702  RISE       1
I__191/I                                LocalMux                       0              4450   3702  RISE       1
I__191/O                                LocalMux                     330              4780   3702  RISE       1
I__192/I                                InMux                          0              4780   3702  RISE       1
I__192/O                                InMux                        259              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in1    LogicCell40_SEQ_MODE_0000      0              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              5439   3702  RISE       7
I__359/I                                Odrv4                          0              5439   3702  RISE       1
I__359/O                                Odrv4                        351              5790   3702  RISE       1
I__365/I                                LocalMux                       0              5790   3702  RISE       1
I__365/O                                LocalMux                     330              6120   3702  RISE       1
I__366/I                                InMux                          0              6120   3899  RISE       1
I__366/O                                InMux                        259              6379   3899  RISE       1
rCycleCounter_0_LC_4_10_1/in3           LogicCell40_SEQ_MODE_1000      0              6379   3899  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rDataCounter_2_LC_2_10_3/in3
Capture Clock    : rDataCounter_2_LC_2_10_3/clk
Setup Constraint : 8170p
Path slack       : 3920p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3437
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6358
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__507/I                                  LocalMux                       0              4864   3920  RISE       1
I__507/O                                  LocalMux                     330              5194   3920  RISE       1
I__516/I                                  InMux                          0              5194   3920  RISE       1
I__516/O                                  InMux                        259              5453   3920  RISE       1
rState_0_rep1_RNIU3065_LC_2_10_0/in3      LogicCell40_SEQ_MODE_0000      0              5453   3920  RISE       1
rState_0_rep1_RNIU3065_LC_2_10_0/lcout    LogicCell40_SEQ_MODE_0000    316              5769   3920  RISE       2
I__152/I                                  LocalMux                       0              5769   3920  RISE       1
I__152/O                                  LocalMux                     330              6098   3920  RISE       1
I__153/I                                  InMux                          0              6098   3920  RISE       1
I__153/O                                  InMux                        259              6358   3920  RISE       1
rDataCounter_2_LC_2_10_3/in3              LogicCell40_SEQ_MODE_1000      0              6358   3920  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_2_LC_2_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rDataCounter_0_LC_2_10_7/in3
Capture Clock    : rDataCounter_0_LC_2_10_7/clk
Setup Constraint : 8170p
Path slack       : 3920p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3437
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6358
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__507/I                                  LocalMux                       0              4864   3920  RISE       1
I__507/O                                  LocalMux                     330              5194   3920  RISE       1
I__516/I                                  InMux                          0              5194   3920  RISE       1
I__516/O                                  InMux                        259              5453   3920  RISE       1
rState_0_rep1_RNIU3065_LC_2_10_0/in3      LogicCell40_SEQ_MODE_0000      0              5453   3920  RISE       1
rState_0_rep1_RNIU3065_LC_2_10_0/lcout    LogicCell40_SEQ_MODE_0000    316              5769   3920  RISE       2
I__152/I                                  LocalMux                       0              5769   3920  RISE       1
I__152/O                                  LocalMux                     330              6098   3920  RISE       1
I__154/I                                  InMux                          0              6098   3920  RISE       1
I__154/O                                  InMux                        259              6358   3920  RISE       1
rDataCounter_0_LC_2_10_7/in3              LogicCell40_SEQ_MODE_1000      0              6358   3920  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_0_LC_4_10_1/lcout
Path End         : rCycleCounter_3_LC_1_10_6/in1
Capture Clock    : rCycleCounter_3_LC_1_10_6/clk
Setup Constraint : 8170p
Path slack       : 3941p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 10152

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3290
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6211
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_0_LC_4_10_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   2903  RISE       4
I__180/I                                            Odrv4                          0              2921   2903  RISE       1
I__180/O                                            Odrv4                        351              3272   2903  RISE       1
I__183/I                                            Span4Mux_v                     0              3272   3843  RISE       1
I__183/O                                            Span4Mux_v                   351              3623   3843  RISE       1
I__187/I                                            LocalMux                       0              3623   3843  RISE       1
I__187/O                                            LocalMux                     330              3952   3843  RISE       1
I__188/I                                            InMux                          0              3952   3843  RISE       1
I__188/O                                            InMux                        259              4212   3843  RISE       1
I__189/I                                            CascadeMux                     0              4212   3843  RISE       1
I__189/O                                            CascadeMux                     0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/in2                 LogicCell40_SEQ_MODE_0000      0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_0000    231              4443   3843  RISE       2
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4443   3941  RISE       1
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4570   3941  RISE       2
rCycleCounter_RNO_0_2_LC_1_11_2/carryin             LogicCell40_SEQ_MODE_0000      0              4570   3941  RISE       1
rCycleCounter_RNO_0_2_LC_1_11_2/carryout            LogicCell40_SEQ_MODE_0000    126              4696   3941  RISE       2
I__117/I                                            InMux                          0              4696   3941  RISE       1
I__117/O                                            InMux                        259              4955   3941  RISE       1
rCycleCounter_RNO_0_3_LC_1_11_3/in3                 LogicCell40_SEQ_MODE_0000      0              4955   3941  RISE       1
rCycleCounter_RNO_0_3_LC_1_11_3/lcout               LogicCell40_SEQ_MODE_0000    316              5271   3941  RISE       1
I__118/I                                            Odrv4                          0              5271   3941  RISE       1
I__118/O                                            Odrv4                        351              5622   3941  RISE       1
I__119/I                                            LocalMux                       0              5622   3941  RISE       1
I__119/O                                            LocalMux                     330              5951   3941  RISE       1
I__120/I                                            InMux                          0              5951   3941  RISE       1
I__120/O                                            InMux                        259              6211   3941  RISE       1
rCycleCounter_3_LC_1_10_6/in1                       LogicCell40_SEQ_MODE_1000      0              6211   3941  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_0_LC_4_10_1/lcout
Path End         : rCycleCounter_6_LC_1_10_0/in3
Capture Clock    : rCycleCounter_6_LC_1_10_0/clk
Setup Constraint : 8170p
Path slack       : 4039p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3318
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6239
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_0_LC_4_10_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   2903  RISE       4
I__180/I                                            Odrv4                          0              2921   2903  RISE       1
I__180/O                                            Odrv4                        351              3272   2903  RISE       1
I__183/I                                            Span4Mux_v                     0              3272   3843  RISE       1
I__183/O                                            Span4Mux_v                   351              3623   3843  RISE       1
I__187/I                                            LocalMux                       0              3623   3843  RISE       1
I__187/O                                            LocalMux                     330              3952   3843  RISE       1
I__188/I                                            InMux                          0              3952   3843  RISE       1
I__188/O                                            InMux                        259              4212   3843  RISE       1
I__189/I                                            CascadeMux                     0              4212   3843  RISE       1
I__189/O                                            CascadeMux                     0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/in2                 LogicCell40_SEQ_MODE_0000      0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_0000    231              4443   3843  RISE       2
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4443   3941  RISE       1
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4570   3941  RISE       2
rCycleCounter_RNO_0_2_LC_1_11_2/carryin             LogicCell40_SEQ_MODE_0000      0              4570   3941  RISE       1
rCycleCounter_RNO_0_2_LC_1_11_2/carryout            LogicCell40_SEQ_MODE_0000    126              4696   3941  RISE       2
rCycleCounter_RNO_0_3_LC_1_11_3/carryin             LogicCell40_SEQ_MODE_0000      0              4696   4039  RISE       1
rCycleCounter_RNO_0_3_LC_1_11_3/carryout            LogicCell40_SEQ_MODE_0000    126              4822   4039  RISE       2
rCycleCounter_cry_3_THRU_LUT4_0_LC_1_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4822   4039  RISE       1
rCycleCounter_cry_3_THRU_LUT4_0_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4948   4039  RISE       2
rCycleCounter_RNO_0_5_LC_1_11_5/carryin             LogicCell40_SEQ_MODE_0000      0              4948   4039  RISE       1
rCycleCounter_RNO_0_5_LC_1_11_5/carryout            LogicCell40_SEQ_MODE_0000    126              5074   4039  RISE       2
I__93/I                                             InMux                          0              5074   4039  RISE       1
I__93/O                                             InMux                        259              5334   4039  RISE       1
rCycleCounter_RNO_0_6_LC_1_11_6/in3                 LogicCell40_SEQ_MODE_0000      0              5334   4039  RISE       1
rCycleCounter_RNO_0_6_LC_1_11_6/lcout               LogicCell40_SEQ_MODE_0000    316              5650   4039  RISE       1
I__94/I                                             LocalMux                       0              5650   4039  RISE       1
I__94/O                                             LocalMux                     330              5979   4039  RISE       1
I__95/I                                             InMux                          0              5979   4039  RISE       1
I__95/O                                             InMux                        259              6239   4039  RISE       1
rCycleCounter_6_LC_1_10_0/in3                       LogicCell40_SEQ_MODE_1000      0              6239   4039  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_6_LC_1_10_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_0_LC_4_10_1/lcout
Path End         : rCycleCounter_5_LC_1_10_2/in1
Capture Clock    : rCycleCounter_5_LC_1_10_2/clk
Setup Constraint : 8170p
Path slack       : 4040p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 10152

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3191
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6112
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_0_LC_4_10_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   2903  RISE       4
I__180/I                                            Odrv4                          0              2921   2903  RISE       1
I__180/O                                            Odrv4                        351              3272   2903  RISE       1
I__183/I                                            Span4Mux_v                     0              3272   3843  RISE       1
I__183/O                                            Span4Mux_v                   351              3623   3843  RISE       1
I__187/I                                            LocalMux                       0              3623   3843  RISE       1
I__187/O                                            LocalMux                     330              3952   3843  RISE       1
I__188/I                                            InMux                          0              3952   3843  RISE       1
I__188/O                                            InMux                        259              4212   3843  RISE       1
I__189/I                                            CascadeMux                     0              4212   3843  RISE       1
I__189/O                                            CascadeMux                     0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/in2                 LogicCell40_SEQ_MODE_0000      0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_0000    231              4443   3843  RISE       2
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4443   3941  RISE       1
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4570   3941  RISE       2
rCycleCounter_RNO_0_2_LC_1_11_2/carryin             LogicCell40_SEQ_MODE_0000      0              4570   3941  RISE       1
rCycleCounter_RNO_0_2_LC_1_11_2/carryout            LogicCell40_SEQ_MODE_0000    126              4696   3941  RISE       2
rCycleCounter_RNO_0_3_LC_1_11_3/carryin             LogicCell40_SEQ_MODE_0000      0              4696   4039  RISE       1
rCycleCounter_RNO_0_3_LC_1_11_3/carryout            LogicCell40_SEQ_MODE_0000    126              4822   4039  RISE       2
rCycleCounter_cry_3_THRU_LUT4_0_LC_1_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4822   4039  RISE       1
rCycleCounter_cry_3_THRU_LUT4_0_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4948   4039  RISE       2
I__100/I                                            InMux                          0              4948   4039  RISE       1
I__100/O                                            InMux                        259              5208   4039  RISE       1
rCycleCounter_RNO_0_5_LC_1_11_5/in3                 LogicCell40_SEQ_MODE_0000      0              5208   4039  RISE       1
rCycleCounter_RNO_0_5_LC_1_11_5/lcout               LogicCell40_SEQ_MODE_0000    316              5523   4039  RISE       1
I__101/I                                            LocalMux                       0              5523   4039  RISE       1
I__101/O                                            LocalMux                     330              5853   4039  RISE       1
I__102/I                                            InMux                          0              5853   4039  RISE       1
I__102/O                                            InMux                        259              6112   4039  RISE       1
rCycleCounter_5_LC_1_10_2/in1                       LogicCell40_SEQ_MODE_1000      0              6112   4039  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_5_LC_1_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rCycleCounter_4_LC_1_10_1/in0
Capture Clock    : rCycleCounter_4_LC_1_10_1/clk
Setup Constraint : 8170p
Path slack       : 4053p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3107
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6028
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3702  RISE       3
I__448/I                                LocalMux                       0              2921   3702  RISE       1
I__448/O                                LocalMux                     330              3251   3702  RISE       1
I__451/I                                InMux                          0              3251   3702  RISE       1
I__451/O                                InMux                        259              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3702  RISE       1
I__190/I                                Odrv12                         0              3959   3702  RISE       1
I__190/O                                Odrv12                       491              4450   3702  RISE       1
I__191/I                                LocalMux                       0              4450   3702  RISE       1
I__191/O                                LocalMux                     330              4780   3702  RISE       1
I__192/I                                InMux                          0              4780   3702  RISE       1
I__192/O                                InMux                        259              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in1    LogicCell40_SEQ_MODE_0000      0              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              5439   3702  RISE       7
I__357/I                                LocalMux                       0              5439   4053  RISE       1
I__357/O                                LocalMux                     330              5769   4053  RISE       1
I__363/I                                InMux                          0              5769   4053  RISE       1
I__363/O                                InMux                        259              6028   4053  RISE       1
rCycleCounter_4_LC_1_10_1/in0           LogicCell40_SEQ_MODE_1000      0              6028   4053  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rCycleCounter_7_LC_1_11_7/in0
Capture Clock    : rCycleCounter_7_LC_1_11_7/clk
Setup Constraint : 8170p
Path slack       : 4053p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3107
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6028
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3702  RISE       3
I__448/I                                LocalMux                       0              2921   3702  RISE       1
I__448/O                                LocalMux                     330              3251   3702  RISE       1
I__451/I                                InMux                          0              3251   3702  RISE       1
I__451/O                                InMux                        259              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3702  RISE       1
I__190/I                                Odrv12                         0              3959   3702  RISE       1
I__190/O                                Odrv12                       491              4450   3702  RISE       1
I__191/I                                LocalMux                       0              4450   3702  RISE       1
I__191/O                                LocalMux                     330              4780   3702  RISE       1
I__192/I                                InMux                          0              4780   3702  RISE       1
I__192/O                                InMux                        259              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in1    LogicCell40_SEQ_MODE_0000      0              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              5439   3702  RISE       7
I__358/I                                LocalMux                       0              5439   4053  RISE       1
I__358/O                                LocalMux                     330              5769   4053  RISE       1
I__364/I                                InMux                          0              5769   4053  RISE       1
I__364/O                                InMux                        259              6028   4053  RISE       1
rCycleCounter_7_LC_1_11_7/in0           LogicCell40_SEQ_MODE_1000      0              6028   4053  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__377/I                                           ClkMux                         0              2073  RISE       1
I__377/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_7_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rCycleCounter_6_LC_1_10_0/in1
Capture Clock    : rCycleCounter_6_LC_1_10_0/clk
Setup Constraint : 8170p
Path slack       : 4124p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 10152

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3107
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6028
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3702  RISE       3
I__448/I                                LocalMux                       0              2921   3702  RISE       1
I__448/O                                LocalMux                     330              3251   3702  RISE       1
I__451/I                                InMux                          0              3251   3702  RISE       1
I__451/O                                InMux                        259              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3702  RISE       1
I__190/I                                Odrv12                         0              3959   3702  RISE       1
I__190/O                                Odrv12                       491              4450   3702  RISE       1
I__191/I                                LocalMux                       0              4450   3702  RISE       1
I__191/O                                LocalMux                     330              4780   3702  RISE       1
I__192/I                                InMux                          0              4780   3702  RISE       1
I__192/O                                InMux                        259              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in1    LogicCell40_SEQ_MODE_0000      0              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              5439   3702  RISE       7
I__357/I                                LocalMux                       0              5439   4053  RISE       1
I__357/O                                LocalMux                     330              5769   4053  RISE       1
I__362/I                                InMux                          0              5769   4123  RISE       1
I__362/O                                InMux                        259              6028   4123  RISE       1
rCycleCounter_6_LC_1_10_0/in1           LogicCell40_SEQ_MODE_1000      0              6028   4123  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_6_LC_1_10_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_0_LC_4_10_1/lcout
Path End         : rCycleCounter_4_LC_1_10_1/in1
Capture Clock    : rCycleCounter_4_LC_1_10_1/clk
Setup Constraint : 8170p
Path slack       : 4166p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 10152

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3065
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5986
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_0_LC_4_10_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   2903  RISE       4
I__180/I                                            Odrv4                          0              2921   2903  RISE       1
I__180/O                                            Odrv4                        351              3272   2903  RISE       1
I__183/I                                            Span4Mux_v                     0              3272   3843  RISE       1
I__183/O                                            Span4Mux_v                   351              3623   3843  RISE       1
I__187/I                                            LocalMux                       0              3623   3843  RISE       1
I__187/O                                            LocalMux                     330              3952   3843  RISE       1
I__188/I                                            InMux                          0              3952   3843  RISE       1
I__188/O                                            InMux                        259              4212   3843  RISE       1
I__189/I                                            CascadeMux                     0              4212   3843  RISE       1
I__189/O                                            CascadeMux                     0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/in2                 LogicCell40_SEQ_MODE_0000      0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_0000    231              4443   3843  RISE       2
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4443   3941  RISE       1
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4570   3941  RISE       2
rCycleCounter_RNO_0_2_LC_1_11_2/carryin             LogicCell40_SEQ_MODE_0000      0              4570   3941  RISE       1
rCycleCounter_RNO_0_2_LC_1_11_2/carryout            LogicCell40_SEQ_MODE_0000    126              4696   3941  RISE       2
rCycleCounter_RNO_0_3_LC_1_11_3/carryin             LogicCell40_SEQ_MODE_0000      0              4696   4039  RISE       1
rCycleCounter_RNO_0_3_LC_1_11_3/carryout            LogicCell40_SEQ_MODE_0000    126              4822   4039  RISE       2
I__108/I                                            InMux                          0              4822   4165  RISE       1
I__108/O                                            InMux                        259              5082   4165  RISE       1
rCycleCounter_cry_3_THRU_LUT4_0_LC_1_11_4/in3       LogicCell40_SEQ_MODE_0000      0              5082   4165  RISE       1
rCycleCounter_cry_3_THRU_LUT4_0_LC_1_11_4/lcout     LogicCell40_SEQ_MODE_0000    316              5397   4165  RISE       1
I__109/I                                            LocalMux                       0              5397   4165  RISE       1
I__109/O                                            LocalMux                     330              5727   4165  RISE       1
I__110/I                                            InMux                          0              5727   4165  RISE       1
I__110/O                                            InMux                        259              5986   4165  RISE       1
rCycleCounter_4_LC_1_10_1/in1                       LogicCell40_SEQ_MODE_1000      0              5986   4165  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rCycleCounter_3_LC_1_10_6/in3
Capture Clock    : rCycleCounter_3_LC_1_10_6/clk
Setup Constraint : 8170p
Path slack       : 4250p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3107
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6028
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3702  RISE       3
I__448/I                                LocalMux                       0              2921   3702  RISE       1
I__448/O                                LocalMux                     330              3251   3702  RISE       1
I__451/I                                InMux                          0              3251   3702  RISE       1
I__451/O                                InMux                        259              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3702  RISE       1
I__190/I                                Odrv12                         0              3959   3702  RISE       1
I__190/O                                Odrv12                       491              4450   3702  RISE       1
I__191/I                                LocalMux                       0              4450   3702  RISE       1
I__191/O                                LocalMux                     330              4780   3702  RISE       1
I__192/I                                InMux                          0              4780   3702  RISE       1
I__192/O                                InMux                        259              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in1    LogicCell40_SEQ_MODE_0000      0              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              5439   3702  RISE       7
I__357/I                                LocalMux                       0              5439   4053  RISE       1
I__357/O                                LocalMux                     330              5769   4053  RISE       1
I__360/I                                InMux                          0              5769   4249  RISE       1
I__360/O                                InMux                        259              6028   4249  RISE       1
rCycleCounter_3_LC_1_10_6/in3           LogicCell40_SEQ_MODE_1000      0              6028   4249  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rCycleCounter_5_LC_1_10_2/in3
Capture Clock    : rCycleCounter_5_LC_1_10_2/clk
Setup Constraint : 8170p
Path slack       : 4250p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3107
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6028
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3702  RISE       3
I__448/I                                LocalMux                       0              2921   3702  RISE       1
I__448/O                                LocalMux                     330              3251   3702  RISE       1
I__451/I                                InMux                          0              3251   3702  RISE       1
I__451/O                                InMux                        259              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3702  RISE       1
I__190/I                                Odrv12                         0              3959   3702  RISE       1
I__190/O                                Odrv12                       491              4450   3702  RISE       1
I__191/I                                LocalMux                       0              4450   3702  RISE       1
I__191/O                                LocalMux                     330              4780   3702  RISE       1
I__192/I                                InMux                          0              4780   3702  RISE       1
I__192/O                                InMux                        259              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in1    LogicCell40_SEQ_MODE_0000      0              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              5439   3702  RISE       7
I__357/I                                LocalMux                       0              5439   4053  RISE       1
I__357/O                                LocalMux                     330              5769   4053  RISE       1
I__361/I                                InMux                          0              5769   4249  RISE       1
I__361/O                                InMux                        259              6028   4249  RISE       1
rCycleCounter_5_LC_1_10_2/in3           LogicCell40_SEQ_MODE_1000      0              6028   4249  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_5_LC_1_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rCycleCounter_7_LC_1_11_7/in1
Capture Clock    : rCycleCounter_7_LC_1_11_7/clk
Setup Constraint : 8170p
Path slack       : 4362p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 10152

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2869
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5790
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/ltout  LogicCell40_SEQ_MODE_0000    274              4822   4362  FALL       1
I__159/I                                  CascadeMux                     0              4822   4362  FALL       1
I__159/O                                  CascadeMux                     0              4822   4362  FALL       1
rState_0_rep1_RNIDT874_LC_2_10_6/in2      LogicCell40_SEQ_MODE_0000      0              4822   4362  FALL       1
rState_0_rep1_RNIDT874_LC_2_10_6/lcout    LogicCell40_SEQ_MODE_0000    379              5201   4362  RISE       2
I__155/I                                  LocalMux                       0              5201   4362  RISE       1
I__155/O                                  LocalMux                     330              5530   4362  RISE       1
I__157/I                                  InMux                          0              5530   4362  RISE       1
I__157/O                                  InMux                        259              5790   4362  RISE       1
rCycleCounter_7_LC_1_11_7/in1             LogicCell40_SEQ_MODE_1000      0              5790   4362  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__377/I                                           ClkMux                         0              2073  RISE       1
I__377/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_7_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_0_LC_4_10_1/lcout
Path End         : rCycleCounter_2_LC_1_10_5/in1
Capture Clock    : rCycleCounter_2_LC_1_10_5/clk
Setup Constraint : 8170p
Path slack       : 4418p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 10152

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2813
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5734
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_0_LC_4_10_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   2903  RISE       4
I__180/I                                            Odrv4                          0              2921   2903  RISE       1
I__180/O                                            Odrv4                        351              3272   2903  RISE       1
I__183/I                                            Span4Mux_v                     0              3272   3843  RISE       1
I__183/O                                            Span4Mux_v                   351              3623   3843  RISE       1
I__187/I                                            LocalMux                       0              3623   3843  RISE       1
I__187/O                                            LocalMux                     330              3952   3843  RISE       1
I__188/I                                            InMux                          0              3952   3843  RISE       1
I__188/O                                            InMux                        259              4212   3843  RISE       1
I__189/I                                            CascadeMux                     0              4212   3843  RISE       1
I__189/O                                            CascadeMux                     0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/in2                 LogicCell40_SEQ_MODE_0000      0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_0000    231              4443   3843  RISE       2
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4443   3941  RISE       1
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4570   3941  RISE       2
I__121/I                                            InMux                          0              4570   4418  RISE       1
I__121/O                                            InMux                        259              4829   4418  RISE       1
rCycleCounter_RNO_0_2_LC_1_11_2/in3                 LogicCell40_SEQ_MODE_0000      0              4829   4418  RISE       1
rCycleCounter_RNO_0_2_LC_1_11_2/lcout               LogicCell40_SEQ_MODE_0000    316              5145   4418  RISE       1
I__122/I                                            LocalMux                       0              5145   4418  RISE       1
I__122/O                                            LocalMux                     330              5474   4418  RISE       1
I__123/I                                            InMux                          0              5474   4418  RISE       1
I__123/O                                            InMux                        259              5734   4418  RISE       1
rCycleCounter_2_LC_1_10_5/in1                       LogicCell40_SEQ_MODE_1000      0              5734   4418  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rDataCounter_2_LC_2_10_3/in2
Capture Clock    : rDataCounter_2_LC_2_10_3/clk
Setup Constraint : 8170p
Path slack       : 4460p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 10180

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2799
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5720
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__507/I                                  LocalMux                       0              4864   3920  RISE       1
I__507/O                                  LocalMux                     330              5194   3920  RISE       1
I__517/I                                  InMux                          0              5194   4460  RISE       1
I__517/O                                  InMux                        259              5453   4460  RISE       1
rDataCounter_RNO_0_2_LC_2_10_2/in3        LogicCell40_SEQ_MODE_0000      0              5453   4460  RISE       1
rDataCounter_RNO_0_2_LC_2_10_2/ltout      LogicCell40_SEQ_MODE_0000    267              5720   4460  RISE       1
I__125/I                                  CascadeMux                     0              5720   4460  RISE       1
I__125/O                                  CascadeMux                     0              5720   4460  RISE       1
rDataCounter_2_LC_2_10_3/in2              LogicCell40_SEQ_MODE_1000      0              5720   4460  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_2_LC_2_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rDataCounter_1_LC_2_10_1/in2
Capture Clock    : rDataCounter_1_LC_2_10_1/clk
Setup Constraint : 8170p
Path slack       : 4460p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 10180

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2799
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5720
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__507/I                                  LocalMux                       0              4864   3920  RISE       1
I__507/O                                  LocalMux                     330              5194   3920  RISE       1
I__516/I                                  InMux                          0              5194   3920  RISE       1
I__516/O                                  InMux                        259              5453   3920  RISE       1
rState_0_rep1_RNIU3065_LC_2_10_0/in3      LogicCell40_SEQ_MODE_0000      0              5453   3920  RISE       1
rState_0_rep1_RNIU3065_LC_2_10_0/ltout    LogicCell40_SEQ_MODE_0000    267              5720   4460  RISE       1
I__126/I                                  CascadeMux                     0              5720   4460  RISE       1
I__126/O                                  CascadeMux                     0              5720   4460  RISE       1
rDataCounter_1_LC_2_10_1/in2              LogicCell40_SEQ_MODE_1000      0              5720   4460  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_1_LC_2_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rCycleCounter_4_LC_1_10_1/in3
Capture Clock    : rCycleCounter_4_LC_1_10_1/clk
Setup Constraint : 8170p
Path slack       : 4488p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2869
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5790
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/ltout  LogicCell40_SEQ_MODE_0000    274              4822   4362  FALL       1
I__159/I                                  CascadeMux                     0              4822   4362  FALL       1
I__159/O                                  CascadeMux                     0              4822   4362  FALL       1
rState_0_rep1_RNIDT874_LC_2_10_6/in2      LogicCell40_SEQ_MODE_0000      0              4822   4362  FALL       1
rState_0_rep1_RNIDT874_LC_2_10_6/lcout    LogicCell40_SEQ_MODE_0000    379              5201   4362  RISE       2
I__156/I                                  LocalMux                       0              5201   4488  RISE       1
I__156/O                                  LocalMux                     330              5530   4488  RISE       1
I__158/I                                  InMux                          0              5530   4488  RISE       1
I__158/O                                  InMux                        259              5790   4488  RISE       1
rCycleCounter_4_LC_1_10_1/in3             LogicCell40_SEQ_MODE_1000      0              5790   4488  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_rep1_LC_4_11_0/lcout
Path End         : rCycleCounter_7_LC_1_11_7/ce
Capture Clock    : rCycleCounter_7_LC_1_11_7/clk
Setup Constraint : 8170p
Path slack       : 4530p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3100
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6021
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_rep1_LC_4_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4530  RISE       8
I__301/I                               LocalMux                       0              2921   4530  RISE       1
I__301/O                               LocalMux                     330              3251   4530  RISE       1
I__306/I                               InMux                          0              3251   4530  RISE       1
I__306/O                               InMux                        259              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4530  RISE       8
I__319/I                               Odrv4                          0              3910   4530  RISE       1
I__319/O                               Odrv4                        351              4261   4530  RISE       1
I__321/I                               Span4Mux_s1_h                  0              4261   4530  RISE       1
I__321/O                               Span4Mux_s1_h                175              4436   4530  RISE       1
I__323/I                               Span4Mux_h                     0              4436   4530  RISE       1
I__323/O                               Span4Mux_h                   302              4738   4530  RISE       1
I__325/I                               Span4Mux_v                     0              4738   4530  RISE       1
I__325/O                               Span4Mux_v                   351              5089   4530  RISE       1
I__327/I                               LocalMux                       0              5089   4530  RISE       1
I__327/O                               LocalMux                     330              5418   4530  RISE       1
I__329/I                               CEMux                          0              5418   4530  RISE       1
I__329/O                               CEMux                        603              6021   4530  RISE       1
rCycleCounter_7_LC_1_11_7/ce           LogicCell40_SEQ_MODE_1000      0              6021   4530  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__377/I                                           ClkMux                         0              2073  RISE       1
I__377/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_7_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rDataCounter_0_LC_2_10_7/in0
Capture Clock    : rDataCounter_0_LC_2_10_7/clk
Setup Constraint : 8170p
Path slack       : 4628p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2532
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5453
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__507/I                                  LocalMux                       0              4864   3920  RISE       1
I__507/O                                  LocalMux                     330              5194   3920  RISE       1
I__518/I                                  InMux                          0              5194   4628  RISE       1
I__518/O                                  InMux                        259              5453   4628  RISE       1
rDataCounter_0_LC_2_10_7/in0              LogicCell40_SEQ_MODE_1000      0              5453   4628  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rDataCounter_1_LC_2_10_1/in0
Capture Clock    : rDataCounter_1_LC_2_10_1/clk
Setup Constraint : 8170p
Path slack       : 4628p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2532
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5453
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                                  LocalMux                       0              2921   2657  RISE       1
I__111/O                                  LocalMux                     330              3251   2657  RISE       1
I__113/I                                  InMux                          0              3251   2657  RISE       1
I__113/O                                  InMux                        259              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/in0    LogicCell40_SEQ_MODE_0000      0              3510   2657  RISE       1
rCycleCounter_RNIUFBN1_7_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_0000    449              3959   2657  RISE       2
I__160/I                                  LocalMux                       0              3959   2657  RISE       1
I__160/O                                  LocalMux                     330              4289   2657  RISE       1
I__162/I                                  InMux                          0              4289   2657  RISE       1
I__162/O                                  InMux                        259              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in3    LogicCell40_SEQ_MODE_0000      0              4548   2657  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    316              4864   2657  RISE      13
I__507/I                                  LocalMux                       0              4864   3920  RISE       1
I__507/O                                  LocalMux                     330              5194   3920  RISE       1
I__519/I                                  InMux                          0              5194   4628  RISE       1
I__519/O                                  InMux                        259              5453   4628  RISE       1
rDataCounter_1_LC_2_10_1/in0              LogicCell40_SEQ_MODE_1000      0              5453   4628  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_1_LC_2_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_rep1_LC_4_11_0/lcout
Path End         : rCycleCounter_3_LC_1_10_6/ce
Capture Clock    : rCycleCounter_3_LC_1_10_6/clk
Setup Constraint : 8170p
Path slack       : 4705p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2925
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5846
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_rep1_LC_4_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4530  RISE       8
I__301/I                               LocalMux                       0              2921   4530  RISE       1
I__301/O                               LocalMux                     330              3251   4530  RISE       1
I__306/I                               InMux                          0              3251   4530  RISE       1
I__306/O                               InMux                        259              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4530  RISE       8
I__319/I                               Odrv4                          0              3910   4530  RISE       1
I__319/O                               Odrv4                        351              4261   4530  RISE       1
I__321/I                               Span4Mux_s1_h                  0              4261   4530  RISE       1
I__321/O                               Span4Mux_s1_h                175              4436   4530  RISE       1
I__323/I                               Span4Mux_h                     0              4436   4530  RISE       1
I__323/O                               Span4Mux_h                   302              4738   4530  RISE       1
I__324/I                               Span4Mux_s1_h                  0              4738   4705  RISE       1
I__324/O                               Span4Mux_s1_h                175              4913   4705  RISE       1
I__326/I                               LocalMux                       0              4913   4705  RISE       1
I__326/O                               LocalMux                     330              5243   4705  RISE       1
I__328/I                               CEMux                          0              5243   4705  RISE       1
I__328/O                               CEMux                        603              5846   4705  RISE       1
rCycleCounter_3_LC_1_10_6/ce           LogicCell40_SEQ_MODE_1000      0              5846   4705  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_rep1_LC_4_11_0/lcout
Path End         : rCycleCounter_2_LC_1_10_5/ce
Capture Clock    : rCycleCounter_2_LC_1_10_5/clk
Setup Constraint : 8170p
Path slack       : 4705p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2925
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5846
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_rep1_LC_4_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4530  RISE       8
I__301/I                               LocalMux                       0              2921   4530  RISE       1
I__301/O                               LocalMux                     330              3251   4530  RISE       1
I__306/I                               InMux                          0              3251   4530  RISE       1
I__306/O                               InMux                        259              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4530  RISE       8
I__319/I                               Odrv4                          0              3910   4530  RISE       1
I__319/O                               Odrv4                        351              4261   4530  RISE       1
I__321/I                               Span4Mux_s1_h                  0              4261   4530  RISE       1
I__321/O                               Span4Mux_s1_h                175              4436   4530  RISE       1
I__323/I                               Span4Mux_h                     0              4436   4530  RISE       1
I__323/O                               Span4Mux_h                   302              4738   4530  RISE       1
I__324/I                               Span4Mux_s1_h                  0              4738   4705  RISE       1
I__324/O                               Span4Mux_s1_h                175              4913   4705  RISE       1
I__326/I                               LocalMux                       0              4913   4705  RISE       1
I__326/O                               LocalMux                     330              5243   4705  RISE       1
I__328/I                               CEMux                          0              5243   4705  RISE       1
I__328/O                               CEMux                        603              5846   4705  RISE       1
rCycleCounter_2_LC_1_10_5/ce           LogicCell40_SEQ_MODE_1000      0              5846   4705  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_rep1_LC_4_11_0/lcout
Path End         : rCycleCounter_5_LC_1_10_2/ce
Capture Clock    : rCycleCounter_5_LC_1_10_2/clk
Setup Constraint : 8170p
Path slack       : 4705p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2925
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5846
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_rep1_LC_4_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4530  RISE       8
I__301/I                               LocalMux                       0              2921   4530  RISE       1
I__301/O                               LocalMux                     330              3251   4530  RISE       1
I__306/I                               InMux                          0              3251   4530  RISE       1
I__306/O                               InMux                        259              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4530  RISE       8
I__319/I                               Odrv4                          0              3910   4530  RISE       1
I__319/O                               Odrv4                        351              4261   4530  RISE       1
I__321/I                               Span4Mux_s1_h                  0              4261   4530  RISE       1
I__321/O                               Span4Mux_s1_h                175              4436   4530  RISE       1
I__323/I                               Span4Mux_h                     0              4436   4530  RISE       1
I__323/O                               Span4Mux_h                   302              4738   4530  RISE       1
I__324/I                               Span4Mux_s1_h                  0              4738   4705  RISE       1
I__324/O                               Span4Mux_s1_h                175              4913   4705  RISE       1
I__326/I                               LocalMux                       0              4913   4705  RISE       1
I__326/O                               LocalMux                     330              5243   4705  RISE       1
I__328/I                               CEMux                          0              5243   4705  RISE       1
I__328/O                               CEMux                        603              5846   4705  RISE       1
rCycleCounter_5_LC_1_10_2/ce           LogicCell40_SEQ_MODE_1000      0              5846   4705  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_5_LC_1_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_rep1_LC_4_11_0/lcout
Path End         : rCycleCounter_4_LC_1_10_1/ce
Capture Clock    : rCycleCounter_4_LC_1_10_1/clk
Setup Constraint : 8170p
Path slack       : 4705p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2925
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5846
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_rep1_LC_4_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4530  RISE       8
I__301/I                               LocalMux                       0              2921   4530  RISE       1
I__301/O                               LocalMux                     330              3251   4530  RISE       1
I__306/I                               InMux                          0              3251   4530  RISE       1
I__306/O                               InMux                        259              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4530  RISE       8
I__319/I                               Odrv4                          0              3910   4530  RISE       1
I__319/O                               Odrv4                        351              4261   4530  RISE       1
I__321/I                               Span4Mux_s1_h                  0              4261   4530  RISE       1
I__321/O                               Span4Mux_s1_h                175              4436   4530  RISE       1
I__323/I                               Span4Mux_h                     0              4436   4530  RISE       1
I__323/O                               Span4Mux_h                   302              4738   4530  RISE       1
I__324/I                               Span4Mux_s1_h                  0              4738   4705  RISE       1
I__324/O                               Span4Mux_s1_h                175              4913   4705  RISE       1
I__326/I                               LocalMux                       0              4913   4705  RISE       1
I__326/O                               LocalMux                     330              5243   4705  RISE       1
I__328/I                               CEMux                          0              5243   4705  RISE       1
I__328/O                               CEMux                        603              5846   4705  RISE       1
rCycleCounter_4_LC_1_10_1/ce           LogicCell40_SEQ_MODE_1000      0              5846   4705  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_rep1_LC_4_11_0/lcout
Path End         : rCycleCounter_6_LC_1_10_0/ce
Capture Clock    : rCycleCounter_6_LC_1_10_0/clk
Setup Constraint : 8170p
Path slack       : 4705p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2925
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5846
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_rep1_LC_4_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4530  RISE       8
I__301/I                               LocalMux                       0              2921   4530  RISE       1
I__301/O                               LocalMux                     330              3251   4530  RISE       1
I__306/I                               InMux                          0              3251   4530  RISE       1
I__306/O                               InMux                        259              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4530  RISE       8
I__319/I                               Odrv4                          0              3910   4530  RISE       1
I__319/O                               Odrv4                        351              4261   4530  RISE       1
I__321/I                               Span4Mux_s1_h                  0              4261   4530  RISE       1
I__321/O                               Span4Mux_s1_h                175              4436   4530  RISE       1
I__323/I                               Span4Mux_h                     0              4436   4530  RISE       1
I__323/O                               Span4Mux_h                   302              4738   4530  RISE       1
I__324/I                               Span4Mux_s1_h                  0              4738   4705  RISE       1
I__324/O                               Span4Mux_s1_h                175              4913   4705  RISE       1
I__326/I                               LocalMux                       0              4913   4705  RISE       1
I__326/O                               LocalMux                     330              5243   4705  RISE       1
I__328/I                               CEMux                          0              5243   4705  RISE       1
I__328/O                               CEMux                        603              5846   4705  RISE       1
rCycleCounter_6_LC_1_10_0/ce           LogicCell40_SEQ_MODE_1000      0              5846   4705  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_6_LC_1_10_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rCycleCounter_2_LC_1_10_5/in2
Capture Clock    : rCycleCounter_2_LC_1_10_5/clk
Setup Constraint : 8170p
Path slack       : 4811p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                 10229

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2497
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5418
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3702  RISE       3
I__448/I                                LocalMux                       0              2921   3702  RISE       1
I__448/O                                LocalMux                     330              3251   3702  RISE       1
I__451/I                                InMux                          0              3251   3702  RISE       1
I__451/O                                InMux                        259              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   3702  RISE       1
rState_fast_RNI650B1_0_LC_4_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3702  RISE       1
I__190/I                                Odrv12                         0              3959   3702  RISE       1
I__190/O                                Odrv12                       491              4450   3702  RISE       1
I__191/I                                LocalMux                       0              4450   3702  RISE       1
I__191/O                                LocalMux                     330              4780   3702  RISE       1
I__192/I                                InMux                          0              4780   3702  RISE       1
I__192/O                                InMux                        259              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in1    LogicCell40_SEQ_MODE_0000      0              5039   3702  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/ltout  LogicCell40_SEQ_MODE_0000    379              5418   4811  FALL       1
I__80/I                                 CascadeMux                     0              5418   4811  FALL       1
I__80/O                                 CascadeMux                     0              5418   4811  FALL       1
rCycleCounter_2_LC_1_10_5/in2           LogicCell40_SEQ_MODE_1000      0              5418   4811  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_0_LC_4_10_1/lcout
Path End         : rCycleCounter_7_LC_1_11_7/in3
Capture Clock    : rCycleCounter_7_LC_1_11_7/clk
Setup Constraint : 8170p
Path slack       : 4818p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2539
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5460
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_0_LC_4_10_1/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   2903  RISE       4
I__180/I                                            Odrv4                          0              2921   2903  RISE       1
I__180/O                                            Odrv4                        351              3272   2903  RISE       1
I__183/I                                            Span4Mux_v                     0              3272   3843  RISE       1
I__183/O                                            Span4Mux_v                   351              3623   3843  RISE       1
I__187/I                                            LocalMux                       0              3623   3843  RISE       1
I__187/O                                            LocalMux                     330              3952   3843  RISE       1
I__188/I                                            InMux                          0              3952   3843  RISE       1
I__188/O                                            InMux                        259              4212   3843  RISE       1
I__189/I                                            CascadeMux                     0              4212   3843  RISE       1
I__189/O                                            CascadeMux                     0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/in2                 LogicCell40_SEQ_MODE_0000      0              4212   3843  RISE       1
rCycleCounter_cry_c_0_LC_1_11_0/carryout            LogicCell40_SEQ_MODE_0000    231              4443   3843  RISE       2
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/carryin   LogicCell40_SEQ_MODE_0000      0              4443   3941  RISE       1
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/carryout  LogicCell40_SEQ_MODE_0000    126              4570   3941  RISE       2
rCycleCounter_RNO_0_2_LC_1_11_2/carryin             LogicCell40_SEQ_MODE_0000      0              4570   3941  RISE       1
rCycleCounter_RNO_0_2_LC_1_11_2/carryout            LogicCell40_SEQ_MODE_0000    126              4696   3941  RISE       2
rCycleCounter_RNO_0_3_LC_1_11_3/carryin             LogicCell40_SEQ_MODE_0000      0              4696   4039  RISE       1
rCycleCounter_RNO_0_3_LC_1_11_3/carryout            LogicCell40_SEQ_MODE_0000    126              4822   4039  RISE       2
rCycleCounter_cry_3_THRU_LUT4_0_LC_1_11_4/carryin   LogicCell40_SEQ_MODE_0000      0              4822   4039  RISE       1
rCycleCounter_cry_3_THRU_LUT4_0_LC_1_11_4/carryout  LogicCell40_SEQ_MODE_0000    126              4948   4039  RISE       2
rCycleCounter_RNO_0_5_LC_1_11_5/carryin             LogicCell40_SEQ_MODE_0000      0              4948   4039  RISE       1
rCycleCounter_RNO_0_5_LC_1_11_5/carryout            LogicCell40_SEQ_MODE_0000    126              5074   4039  RISE       2
rCycleCounter_RNO_0_6_LC_1_11_6/carryin             LogicCell40_SEQ_MODE_0000      0              5074   4818  RISE       1
rCycleCounter_RNO_0_6_LC_1_11_6/carryout            LogicCell40_SEQ_MODE_0000    126              5201   4818  RISE       1
I__92/I                                             InMux                          0              5201   4818  RISE       1
I__92/O                                             InMux                        259              5460   4818  RISE       1
rCycleCounter_7_LC_1_11_7/in3                       LogicCell40_SEQ_MODE_1000      0              5460   4818  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__377/I                                           ClkMux                         0              2073  RISE       1
I__377/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_7_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataCounter_0_LC_2_10_7/lcout
Path End         : rDataCounter_1_LC_2_10_1/in1
Capture Clock    : rDataCounter_1_LC_2_10_1/clk
Setup Constraint : 8170p
Path slack       : 4895p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 10152

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2336
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5257
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataCounter_0_LC_2_10_7/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3450  RISE      10
I__251/I                               Odrv12                         0              2921   4593  RISE       1
I__251/O                               Odrv12                       491              3412   4593  RISE       1
I__261/I                               LocalMux                       0              3412   4593  RISE       1
I__261/O                               LocalMux                     330              3742   4593  RISE       1
I__264/I                               InMux                          0              3742   4593  RISE       1
I__264/O                               InMux                        259              4001   4593  RISE       1
rState_0_rep1_RNIDN6N_LC_4_10_4/in3    LogicCell40_SEQ_MODE_0000      0              4001   4593  RISE       1
rState_0_rep1_RNIDN6N_LC_4_10_4/lcout  LogicCell40_SEQ_MODE_0000    316              4317   4593  RISE       2
I__330/I                               Odrv4                          0              4317   4593  RISE       1
I__330/O                               Odrv4                        351              4668   4593  RISE       1
I__332/I                               LocalMux                       0              4668   4895  RISE       1
I__332/O                               LocalMux                     330              4997   4895  RISE       1
I__334/I                               InMux                          0              4997   4895  RISE       1
I__334/O                               InMux                        259              5257   4895  RISE       1
rDataCounter_1_LC_2_10_1/in1           LogicCell40_SEQ_MODE_1000      0              5257   4895  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_1_LC_2_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_1_LC_5_10_6/lcout
Path End         : rDataCounter_0_LC_2_10_7/sr
Capture Clock    : rDataCounter_0_LC_2_10_7/clk
Setup Constraint : 8170p
Path slack       : 4993p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -203
--------------------------------------------   ----- 
End-of-path required time (ps)                 10348

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2434
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5355
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_1_LC_5_10_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3773  RISE       3
I__474/I                               LocalMux                       0              2921   3773  RISE       1
I__474/O                               LocalMux                     330              3251   3773  RISE       1
I__477/I                               InMux                          0              3251   3843  RISE       1
I__477/O                               InMux                        259              3510   3843  RISE       1
rState_fast_RNIHNAF_0_LC_4_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   3843  RISE       1
rState_fast_RNIHNAF_0_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3843  RISE       6
I__336/I                               Odrv4                          0              3910   4993  RISE       1
I__336/O                               Odrv4                        351              4261   4993  RISE       1
I__338/I                               Span4Mux_h                     0              4261   4993  RISE       1
I__338/O                               Span4Mux_h                   302              4563   4993  RISE       1
I__342/I                               LocalMux                       0              4563   4993  RISE       1
I__342/O                               LocalMux                     330              4892   4993  RISE       1
I__343/I                               SRMux                          0              4892   4993  RISE       1
I__343/O                               SRMux                        463              5355   4993  RISE       1
rDataCounter_0_LC_2_10_7/sr            LogicCell40_SEQ_MODE_1000      0              5355   4993  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_1_LC_5_10_6/lcout
Path End         : rDataCounter_2_LC_2_10_3/sr
Capture Clock    : rDataCounter_2_LC_2_10_3/clk
Setup Constraint : 8170p
Path slack       : 4993p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -203
--------------------------------------------   ----- 
End-of-path required time (ps)                 10348

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2434
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5355
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_1_LC_5_10_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3773  RISE       3
I__474/I                               LocalMux                       0              2921   3773  RISE       1
I__474/O                               LocalMux                     330              3251   3773  RISE       1
I__477/I                               InMux                          0              3251   3843  RISE       1
I__477/O                               InMux                        259              3510   3843  RISE       1
rState_fast_RNIHNAF_0_LC_4_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   3843  RISE       1
rState_fast_RNIHNAF_0_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3843  RISE       6
I__336/I                               Odrv4                          0              3910   4993  RISE       1
I__336/O                               Odrv4                        351              4261   4993  RISE       1
I__338/I                               Span4Mux_h                     0              4261   4993  RISE       1
I__338/O                               Span4Mux_h                   302              4563   4993  RISE       1
I__342/I                               LocalMux                       0              4563   4993  RISE       1
I__342/O                               LocalMux                     330              4892   4993  RISE       1
I__343/I                               SRMux                          0              4892   4993  RISE       1
I__343/O                               SRMux                        463              5355   4993  RISE       1
rDataCounter_2_LC_2_10_3/sr            LogicCell40_SEQ_MODE_1000      0              5355   4993  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_2_LC_2_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_1_LC_5_10_6/lcout
Path End         : rDataCounter_1_LC_2_10_1/sr
Capture Clock    : rDataCounter_1_LC_2_10_1/clk
Setup Constraint : 8170p
Path slack       : 4993p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -203
--------------------------------------------   ----- 
End-of-path required time (ps)                 10348

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2434
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5355
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_1_LC_5_10_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3773  RISE       3
I__474/I                               LocalMux                       0              2921   3773  RISE       1
I__474/O                               LocalMux                     330              3251   3773  RISE       1
I__477/I                               InMux                          0              3251   3843  RISE       1
I__477/O                               InMux                        259              3510   3843  RISE       1
rState_fast_RNIHNAF_0_LC_4_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   3843  RISE       1
rState_fast_RNIHNAF_0_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3843  RISE       6
I__336/I                               Odrv4                          0              3910   4993  RISE       1
I__336/O                               Odrv4                        351              4261   4993  RISE       1
I__338/I                               Span4Mux_h                     0              4261   4993  RISE       1
I__338/O                               Span4Mux_h                   302              4563   4993  RISE       1
I__342/I                               LocalMux                       0              4563   4993  RISE       1
I__342/O                               LocalMux                     330              4892   4993  RISE       1
I__343/I                               SRMux                          0              4892   4993  RISE       1
I__343/O                               SRMux                        463              5355   4993  RISE       1
rDataCounter_1_LC_2_10_1/sr            LogicCell40_SEQ_MODE_1000      0              5355   4993  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_1_LC_2_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_1_LC_5_10_6/lcout
Path End         : rCycleCounter_5_LC_1_10_2/in0
Capture Clock    : rCycleCounter_5_LC_1_10_2/clk
Setup Constraint : 8170p
Path slack       : 5231p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1929
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4850
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_1_LC_5_10_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3773  RISE       3
I__474/I                               LocalMux                       0              2921   3773  RISE       1
I__474/O                               LocalMux                     330              3251   3773  RISE       1
I__477/I                               InMux                          0              3251   3843  RISE       1
I__477/O                               InMux                        259              3510   3843  RISE       1
rState_fast_RNIHNAF_0_LC_4_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   3843  RISE       1
rState_fast_RNIHNAF_0_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3843  RISE       6
I__335/I                               Odrv4                          0              3910   3843  RISE       1
I__335/O                               Odrv4                        351              4261   3843  RISE       1
I__337/I                               LocalMux                       0              4261   3843  RISE       1
I__337/O                               LocalMux                     330              4591   3843  RISE       1
I__341/I                               InMux                          0              4591   5231  RISE       1
I__341/O                               InMux                        259              4850   5231  RISE       1
rCycleCounter_5_LC_1_10_2/in0          LogicCell40_SEQ_MODE_1000      0              4850   5231  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_5_LC_1_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_rep1_LC_4_11_0/lcout
Path End         : rCycleCounter_1_LC_4_10_2/ce
Capture Clock    : rCycleCounter_1_LC_4_10_2/clk
Setup Constraint : 8170p
Path slack       : 5357p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5194
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_rep1_LC_4_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4530  RISE       8
I__301/I                               LocalMux                       0              2921   4530  RISE       1
I__301/O                               LocalMux                     330              3251   4530  RISE       1
I__306/I                               InMux                          0              3251   4530  RISE       1
I__306/O                               InMux                        259              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4530  RISE       8
I__319/I                               Odrv4                          0              3910   4530  RISE       1
I__319/O                               Odrv4                        351              4261   4530  RISE       1
I__320/I                               LocalMux                       0              4261   5358  RISE       1
I__320/O                               LocalMux                     330              4591   5358  RISE       1
I__322/I                               CEMux                          0              4591   5358  RISE       1
I__322/O                               CEMux                        603              5194   5358  RISE       1
rCycleCounter_1_LC_4_10_2/ce           LogicCell40_SEQ_MODE_1000      0              5194   5358  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_1_LC_4_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_rep1_LC_4_11_0/lcout
Path End         : rCycleCounter_0_LC_4_10_1/ce
Capture Clock    : rCycleCounter_0_LC_4_10_1/clk
Setup Constraint : 8170p
Path slack       : 5357p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                 10551

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2273
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5194
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_rep1_LC_4_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4530  RISE       8
I__301/I                               LocalMux                       0              2921   4530  RISE       1
I__301/O                               LocalMux                     330              3251   4530  RISE       1
I__306/I                               InMux                          0              3251   4530  RISE       1
I__306/O                               InMux                        259              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in1    LogicCell40_SEQ_MODE_0000      0              3510   4530  RISE       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4530  RISE       8
I__319/I                               Odrv4                          0              3910   4530  RISE       1
I__319/O                               Odrv4                        351              4261   4530  RISE       1
I__320/I                               LocalMux                       0              4261   5358  RISE       1
I__320/O                               LocalMux                     330              4591   5358  RISE       1
I__322/I                               CEMux                          0              4591   5358  RISE       1
I__322/O                               CEMux                        603              5194   5358  RISE       1
rCycleCounter_0_LC_4_10_1/ce           LogicCell40_SEQ_MODE_1000      0              5194   5358  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_1_LC_5_10_6/lcout
Path End         : rCycleCounter_2_LC_1_10_5/in3
Capture Clock    : rCycleCounter_2_LC_1_10_5/clk
Setup Constraint : 8170p
Path slack       : 5428p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1929
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4850
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_1_LC_5_10_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   3773  RISE       3
I__474/I                               LocalMux                       0              2921   3773  RISE       1
I__474/O                               LocalMux                     330              3251   3773  RISE       1
I__477/I                               InMux                          0              3251   3843  RISE       1
I__477/O                               InMux                        259              3510   3843  RISE       1
rState_fast_RNIHNAF_0_LC_4_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   3843  RISE       1
rState_fast_RNIHNAF_0_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   3843  RISE       6
I__335/I                               Odrv4                          0              3910   3843  RISE       1
I__335/O                               Odrv4                        351              4261   3843  RISE       1
I__337/I                               LocalMux                       0              4261   3843  RISE       1
I__337/O                               LocalMux                     330              4591   3843  RISE       1
I__340/I                               InMux                          0              4591   5428  RISE       1
I__340/O                               InMux                        259              4850   5428  RISE       1
rCycleCounter_2_LC_1_10_5/in3          LogicCell40_SEQ_MODE_1000      0              4850   5428  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rCycleCounter_3_LC_1_10_6/in0
Capture Clock    : rCycleCounter_3_LC_1_10_6/clk
Setup Constraint : 8170p
Path slack       : 5722p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1438
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4359
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   4481  RISE      11
I__453/I                       Odrv4                          0              2921   4481  RISE       1
I__453/O                       Odrv4                        351              3272   4481  RISE       1
I__458/I                       Span4Mux_s0_h                  0              3272   5722  RISE       1
I__458/O                       Span4Mux_s0_h                147              3419   5722  RISE       1
I__468/I                       Span4Mux_v                     0              3419   5722  RISE       1
I__468/O                       Span4Mux_v                   351              3770   5722  RISE       1
I__471/I                       LocalMux                       0              3770   5722  RISE       1
I__471/O                       LocalMux                     330              4100   5722  RISE       1
I__472/I                       InMux                          0              4100   5722  RISE       1
I__472/O                       InMux                        259              4359   5722  RISE       1
rCycleCounter_3_LC_1_10_6/in0  LogicCell40_SEQ_MODE_1000      0              4359   5722  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rCycleCounter_6_LC_1_10_0/in0
Capture Clock    : rCycleCounter_6_LC_1_10_0/clk
Setup Constraint : 8170p
Path slack       : 5722p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1438
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4359
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   4481  RISE      11
I__453/I                       Odrv4                          0              2921   4481  RISE       1
I__453/O                       Odrv4                        351              3272   4481  RISE       1
I__458/I                       Span4Mux_s0_h                  0              3272   5722  RISE       1
I__458/O                       Span4Mux_s0_h                147              3419   5722  RISE       1
I__468/I                       Span4Mux_v                     0              3419   5722  RISE       1
I__468/O                       Span4Mux_v                   351              3770   5722  RISE       1
I__471/I                       LocalMux                       0              3770   5722  RISE       1
I__471/O                       LocalMux                     330              4100   5722  RISE       1
I__473/I                       InMux                          0              4100   5722  RISE       1
I__473/O                       InMux                        259              4359   5722  RISE       1
rCycleCounter_6_LC_1_10_0/in0  LogicCell40_SEQ_MODE_1000      0              4359   5722  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_6_LC_1_10_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rDataCounter_0_LC_2_10_7/in1
Capture Clock    : rDataCounter_0_LC_2_10_7/clk
Setup Constraint : 8170p
Path slack       : 5940p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 10152

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1291
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4212
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout      LogicCell40_SEQ_MODE_1000    540              2921   4432  RISE      12
I__481/I                      Odrv4                          0              2921   4432  RISE       1
I__481/O                      Odrv4                        351              3272   4432  RISE       1
I__487/I                      Span4Mux_v                     0              3272   5940  RISE       1
I__487/O                      Span4Mux_v                   351              3623   5940  RISE       1
I__498/I                      LocalMux                       0              3623   5940  RISE       1
I__498/O                      LocalMux                     330              3952   5940  RISE       1
I__501/I                      InMux                          0              3952   5940  RISE       1
I__501/O                      InMux                        259              4212   5940  RISE       1
rDataCounter_0_LC_2_10_7/in1  LogicCell40_SEQ_MODE_1000      0              4212   5940  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rDataReady_LC_5_9_3/in1
Capture Clock    : rDataReady_LC_5_9_3/clk
Setup Constraint : 8170p
Path slack       : 6291p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 10152

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              940
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3861
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4481  RISE      11
I__456/I                  Odrv4                          0              2921   6290  RISE       1
I__456/O                  Odrv4                        351              3272   6290  RISE       1
I__465/I                  LocalMux                       0              3272   6290  RISE       1
I__465/O                  LocalMux                     330              3602   6290  RISE       1
I__470/I                  InMux                          0              3602   6290  RISE       1
I__470/O                  InMux                        259              3861   6290  RISE       1
rDataReady_LC_5_9_3/in1   LogicCell40_SEQ_MODE_1000      0              3861   6290  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__382/I                                           ClkMux                         0              2073  RISE       1
I__382/O                                           ClkMux                       309              2381  RISE       1
rDataReady_LC_5_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_1_rep1_LC_4_9_7/in1
Capture Clock    : rState_1_rep1_LC_4_9_7/clk
Setup Constraint : 8170p
Path slack       : 6291p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 10152

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              940
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3861
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout    LogicCell40_SEQ_MODE_1000    540              2921   4432  RISE      12
I__484/I                    Odrv4                          0              2921   6290  RISE       1
I__484/O                    Odrv4                        351              3272   6290  RISE       1
I__493/I                    LocalMux                       0              3272   6290  RISE       1
I__493/O                    LocalMux                     330              3602   6290  RISE       1
I__499/I                    InMux                          0              3602   6290  RISE       1
I__499/O                    InMux                        259              3861   6290  RISE       1
rState_1_rep1_LC_4_9_7/in1  LogicCell40_SEQ_MODE_1000      0              3861   6290  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rDataReady_LC_5_9_3/in3
Capture Clock    : rDataReady_LC_5_9_3/clk
Setup Constraint : 8170p
Path slack       : 6417p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              940
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3861
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4432  RISE      12
I__484/I                  Odrv4                          0              2921   6290  RISE       1
I__484/O                  Odrv4                        351              3272   6290  RISE       1
I__494/I                  LocalMux                       0              3272   6417  RISE       1
I__494/O                  LocalMux                     330              3602   6417  RISE       1
I__500/I                  InMux                          0              3602   6417  RISE       1
I__500/O                  InMux                        259              3861   6417  RISE       1
rDataReady_LC_5_9_3/in3   LogicCell40_SEQ_MODE_1000      0              3861   6417  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__382/I                                           ClkMux                         0              2073  RISE       1
I__382/O                                           ClkMux                       309              2381  RISE       1
rDataReady_LC_5_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataReady_LC_5_9_3/lcout
Path End         : rDataReady_LC_5_9_3/in0
Capture Clock    : rDataReady_LC_5_9_3/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__382/I                                           ClkMux                         0              2073  RISE       1
I__382/O                                           ClkMux                       309              2381  RISE       1
rDataReady_LC_5_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataReady_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   6571  RISE       2
I__533/I                   LocalMux                       0              2921   6571  RISE       1
I__533/O                   LocalMux                     330              3251   6571  RISE       1
I__535/I                   InMux                          0              3251   6571  RISE       1
I__535/O                   InMux                        259              3510   6571  RISE       1
rDataReady_LC_5_9_3/in0    LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__382/I                                           ClkMux                         0              2073  RISE       1
I__382/O                                           ClkMux                       309              2381  RISE       1
rDataReady_LC_5_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_0_LC_4_10_1/lcout
Path End         : rCycleCounter_0_LC_4_10_1/in0
Capture Clock    : rCycleCounter_0_LC_4_10_1/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_0_LC_4_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2903  RISE       4
I__181/I                         LocalMux                       0              2921   3836  RISE       1
I__181/O                         LocalMux                     330              3251   3836  RISE       1
I__185/I                         InMux                          0              3251   6571  RISE       1
I__185/O                         InMux                        259              3510   6571  RISE       1
rCycleCounter_0_LC_4_10_1/in0    LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_rep1_LC_4_11_0/lcout
Path End         : rState_0_rep1_LC_4_11_0/in0
Capture Clock    : rState_0_rep1_LC_4_11_0/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_rep1_LC_4_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4530  RISE       8
I__303/I                       LocalMux                       0              2921   6571  RISE       1
I__303/O                       LocalMux                     330              3251   6571  RISE       1
I__309/I                       InMux                          0              3251   6571  RISE       1
I__309/O                       InMux                        259              3510   6571  RISE       1
rState_0_rep1_LC_4_11_0/in0    LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rState_fast_0_LC_5_10_7/in0
Capture Clock    : rState_fast_0_LC_5_10_7/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   4481  RISE      11
I__454/I                     LocalMux                       0              2921   5028  RISE       1
I__454/O                     LocalMux                     330              3251   5028  RISE       1
I__461/I                     InMux                          0              3251   6571  RISE       1
I__461/O                     InMux                        259              3510   6571  RISE       1
rState_fast_0_LC_5_10_7/in0  LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rState_0_LC_4_11_1/in0
Capture Clock    : rState_0_LC_4_11_1/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4481  RISE      11
I__455/I                  LocalMux                       0              2921   6571  RISE       1
I__455/O                  LocalMux                     330              3251   6571  RISE       1
I__463/I                  InMux                          0              3251   6571  RISE       1
I__463/O                  InMux                        259              3510   6571  RISE       1
rState_0_LC_4_11_1/in0    LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rState_1_LC_4_11_3/in0
Capture Clock    : rState_1_LC_4_11_3/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4481  RISE      11
I__455/I                  LocalMux                       0              2921   6571  RISE       1
I__455/O                  LocalMux                     330              3251   6571  RISE       1
I__464/I                  InMux                          0              3251   6571  RISE       1
I__464/O                  InMux                        259              3510   6571  RISE       1
rState_1_LC_4_11_3/in0    LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_1_LC_5_10_6/lcout
Path End         : rState_fast_1_LC_5_10_6/in0
Capture Clock    : rState_fast_1_LC_5_10_6/clk
Setup Constraint : 8170p
Path slack       : 6571p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -470
--------------------------------------------   ----- 
End-of-path required time (ps)                 10081

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_1_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3773  RISE       3
I__475/I                       LocalMux                       0              2921   6571  RISE       1
I__475/O                       LocalMux                     330              3251   6571  RISE       1
I__478/I                       InMux                          0              3251   6571  RISE       1
I__478/O                       InMux                        259              3510   6571  RISE       1
rState_fast_1_LC_5_10_6/in0    LogicCell40_SEQ_MODE_1000      0              3510   6571  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rState_0_rep1_LC_4_11_0/in1
Capture Clock    : rState_0_rep1_LC_4_11_0/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 10152

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   4481  RISE      11
I__455/I                     LocalMux                       0              2921   6571  RISE       1
I__455/O                     LocalMux                     330              3251   6571  RISE       1
I__462/I                     InMux                          0              3251   6641  RISE       1
I__462/O                     InMux                        259              3510   6641  RISE       1
rState_0_rep1_LC_4_11_0/in1  LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_fast_1_LC_5_10_6/in1
Capture Clock    : rState_fast_1_LC_5_10_6/clk
Setup Constraint : 8170p
Path slack       : 6642p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                 10152

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   4432  RISE      12
I__482/I                     LocalMux                       0              2921   4958  RISE       1
I__482/O                     LocalMux                     330              3251   4958  RISE       1
I__490/I                     InMux                          0              3251   6641  RISE       1
I__490/O                     InMux                        259              3510   6641  RISE       1
rState_fast_1_LC_5_10_6/in1  LogicCell40_SEQ_MODE_1000      0              3510   6641  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rCycleCounter_4_LC_1_10_1/in2
Capture Clock    : rCycleCounter_4_LC_1_10_1/clk
Setup Constraint : 8170p
Path slack       : 6670p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 10180

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2657  RISE       3
I__111/I                         LocalMux                       0              2921   2657  RISE       1
I__111/O                         LocalMux                     330              3251   2657  RISE       1
I__114/I                         InMux                          0              3251   6669  RISE       1
I__114/O                         InMux                        259              3510   6669  RISE       1
I__116/I                         CascadeMux                     0              3510   6669  RISE       1
I__116/O                         CascadeMux                     0              3510   6669  RISE       1
rCycleCounter_4_LC_1_10_1/in2    LogicCell40_SEQ_MODE_1000      0              3510   6669  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_7_LC_1_11_7/lcout
Path End         : rCycleCounter_7_LC_1_11_7/in2
Capture Clock    : rCycleCounter_7_LC_1_11_7/clk
Setup Constraint : 8170p
Path slack       : 6670p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 10180

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__377/I                                           ClkMux                         0              2073  RISE       1
I__377/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_7_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_7_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2707  RISE       2
I__88/I                          LocalMux                       0              2921   6669  RISE       1
I__88/O                          LocalMux                     330              3251   6669  RISE       1
I__90/I                          InMux                          0              3251   6669  RISE       1
I__90/O                          InMux                        259              3510   6669  RISE       1
I__91/I                          CascadeMux                     0              3510   6669  RISE       1
I__91/O                          CascadeMux                     0              3510   6669  RISE       1
rCycleCounter_7_LC_1_11_7/in2    LogicCell40_SEQ_MODE_1000      0              3510   6669  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__377/I                                           ClkMux                         0              2073  RISE       1
I__377/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_7_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataCounter_0_LC_2_10_7/lcout
Path End         : rDataCounter_0_LC_2_10_7/in2
Capture Clock    : rDataCounter_0_LC_2_10_7/clk
Setup Constraint : 8170p
Path slack       : 6670p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -372
--------------------------------------------   ----- 
End-of-path required time (ps)                 10180

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataCounter_0_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3450  RISE      10
I__252/I                        LocalMux                       0              2921   6669  RISE       1
I__252/O                        LocalMux                     330              3251   6669  RISE       1
I__262/I                        InMux                          0              3251   6669  RISE       1
I__262/O                        InMux                        259              3510   6669  RISE       1
I__265/I                        CascadeMux                     0              3510   6669  RISE       1
I__265/O                        CascadeMux                     0              3510   6669  RISE       1
rDataCounter_0_LC_2_10_7/in2    LogicCell40_SEQ_MODE_1000      0              3510   6669  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_1_LC_4_10_2/lcout
Path End         : rCycleCounter_1_LC_4_10_2/in3
Capture Clock    : rCycleCounter_1_LC_4_10_2/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_1_LC_4_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_1_LC_4_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   2896  RISE       4
I__345/I                         LocalMux                       0              2921   3752  RISE       1
I__345/O                         LocalMux                     330              3251   3752  RISE       1
I__349/I                         InMux                          0              3251   6767  RISE       1
I__349/O                         InMux                        259              3510   6767  RISE       1
rCycleCounter_1_LC_4_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_1_LC_4_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_rep1_LC_4_9_7/lcout
Path End         : rState_1_rep1_LC_4_9_7/in3
Capture Clock    : rState_1_rep1_LC_4_9_7/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_rep1_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4474  RISE       9
I__228/I                      LocalMux                       0              2921   6767  RISE       1
I__228/O                      LocalMux                     330              3251   6767  RISE       1
I__234/I                      InMux                          0              3251   6767  RISE       1
I__234/O                      InMux                        259              3510   6767  RISE       1
rState_1_rep1_LC_4_9_7/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataCounter_1_LC_2_10_1/lcout
Path End         : rDataCounter_1_LC_2_10_1/in3
Capture Clock    : rDataCounter_1_LC_2_10_1/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_1_LC_2_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataCounter_1_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3366  RISE      10
I__270/I                        LocalMux                       0              2921   6304  RISE       1
I__270/O                        LocalMux                     330              3251   6304  RISE       1
I__280/I                        InMux                          0              3251   6767  RISE       1
I__280/O                        InMux                        259              3510   6767  RISE       1
rDataCounter_1_LC_2_10_1/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_1_LC_2_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rState_fast_0_LC_5_10_7/in3
Capture Clock    : rState_fast_0_LC_5_10_7/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3702  RISE       3
I__449/I                       LocalMux                       0              2921   6767  RISE       1
I__449/O                       LocalMux                     330              3251   6767  RISE       1
I__452/I                       InMux                          0              3251   6767  RISE       1
I__452/O                       InMux                        259              3510   6767  RISE       1
rState_fast_0_LC_5_10_7/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_0_LC_4_11_1/in3
Capture Clock    : rState_0_LC_4_11_1/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4432  RISE      12
I__483/I                  LocalMux                       0              2921   6767  RISE       1
I__483/O                  LocalMux                     330              3251   6767  RISE       1
I__491/I                  InMux                          0              3251   6767  RISE       1
I__491/O                  InMux                        259              3510   6767  RISE       1
rState_0_LC_4_11_1/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_1_LC_4_11_3/in3
Capture Clock    : rState_1_LC_4_11_3/clk
Setup Constraint : 8170p
Path slack       : 6768p

Capture Clock Arrival Time (uartRx|iClk:R#2)    8170
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -274
--------------------------------------------   ----- 
End-of-path required time (ps)                 10278

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              589
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3510
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4432  RISE      12
I__483/I                  LocalMux                       0              2921   6767  RISE       1
I__483/O                  LocalMux                     330              3251   6767  RISE       1
I__492/I                  InMux                          0              3251   6767  RISE       1
I__492/O                  InMux                        259              3510   6767  RISE       1
rState_1_LC_4_11_3/in3    LogicCell40_SEQ_MODE_1000      0              3510   6767  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_0_LC_1_8_3/in3
Capture Clock    : rData_0_LC_1_8_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -217
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2242
---------------------------------------   ---- 
End-of-path arrival time (ps)             2242
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__397/I                          LocalMux                       0              1716   +INF  FALL       1
I__397/O                          LocalMux                     309              2025   +INF  FALL       1
I__404/I                          InMux                          0              2025   +INF  FALL       1
I__404/O                          InMux                        217              2242   +INF  FALL       1
rData_0_LC_1_8_3/in3              LogicCell40_SEQ_MODE_1000      0              2242   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__376/I                                           ClkMux                         0              2073  RISE       1
I__376/O                                           ClkMux                       309              2381  RISE       1
rData_0_LC_1_8_3/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_1_LC_1_9_4/in3
Capture Clock    : rData_1_LC_1_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -217
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2564
---------------------------------------   ---- 
End-of-path arrival time (ps)             2564
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__393/I                          Odrv4                          0               923   +INF  FALL       1
I__393/O                          Odrv4                        372              1295   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1295   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1666   +INF  FALL       1
I__398/I                          Span4Mux_v                     0              1666   +INF  FALL       1
I__398/O                          Span4Mux_v                   372              2038   +INF  FALL       1
I__405/I                          LocalMux                       0              2038   +INF  FALL       1
I__405/O                          LocalMux                     309              2347   +INF  FALL       1
I__415/I                          InMux                          0              2347   +INF  FALL       1
I__415/O                          InMux                        217              2564   +INF  FALL       1
rData_1_LC_1_9_4/in3              LogicCell40_SEQ_MODE_1000      0              2564   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__374/I                                           ClkMux                         0              2073  RISE       1
I__374/O                                           ClkMux                       309              2381  RISE       1
rData_1_LC_1_9_4/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_7_LC_5_11_0/lcout
Path End         : oData[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5406
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8327
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__388/I                                           ClkMux                         0              2073  RISE       1
I__388/O                                           ClkMux                       309              2381  RISE       1
rData_7_LC_5_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_7_LC_5_11_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__390/I                           Odrv12                         0              2921   +INF  RISE       1
I__390/O                           Odrv12                       491              3412   +INF  RISE       1
I__391/I                           LocalMux                       0              3412   +INF  RISE       1
I__391/O                           LocalMux                     330              3742   +INF  RISE       1
I__392/I                           IoInMux                        0              3742   +INF  RISE       1
I__392/O                           IoInMux                      259              4001   +INF  RISE       1
oData_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
oData_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
oData_obuf_7_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
oData_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
oData[7]                           uartRx                         0              8327   +INF  FALL       1


++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataReady_LC_5_9_3/lcout
Path End         : oDataReady
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5784
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8705
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__382/I                                           ClkMux                         0              2073  RISE       1
I__382/O                                           ClkMux                       309              2381  RISE       1
rDataReady_LC_5_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataReady_LC_5_9_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__534/I                              Odrv4                          0              2921   +INF  RISE       1
I__534/O                              Odrv4                        351              3272   +INF  RISE       1
I__536/I                              Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__536/O                              Span4Mux_s3_h                231              3503   +INF  RISE       1
I__537/I                              IoSpan4Mux                     0              3503   +INF  RISE       1
I__537/O                              IoSpan4Mux                   288              3791   +INF  RISE       1
I__538/I                              LocalMux                       0              3791   +INF  RISE       1
I__538/O                              LocalMux                     330              4121   +INF  RISE       1
I__539/I                              IoInMux                        0              4121   +INF  RISE       1
I__539/O                              IoInMux                      259              4380   +INF  RISE       1
oDataReady_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4380   +INF  RISE       1
oDataReady_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6617   +INF  FALL       1
oDataReady_obuf_iopad/DIN             IO_PAD                         0              6617   +INF  FALL       1
oDataReady_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8705   +INF  FALL       1
oDataReady                            uartRx                         0              8705   +INF  FALL       1


++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_3_LC_4_13_2/lcout
Path End         : oData[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5406
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8327
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__389/I                                           ClkMux                         0              2073  RISE       1
I__389/O                                           ClkMux                       309              2381  RISE       1
rData_3_LC_4_13_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_3_LC_4_13_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__543/I                           Odrv12                         0              2921   +INF  RISE       1
I__543/O                           Odrv12                       491              3412   +INF  RISE       1
I__544/I                           LocalMux                       0              3412   +INF  RISE       1
I__544/O                           LocalMux                     330              3742   +INF  RISE       1
I__545/I                           IoInMux                        0              3742   +INF  RISE       1
I__545/O                           IoInMux                      259              4001   +INF  RISE       1
oData_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
oData_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
oData_obuf_3_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
oData_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
oData[3]                           uartRx                         0              8327   +INF  FALL       1


++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_6_LC_2_12_6/lcout
Path End         : oData[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5469
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8390
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__384/I                                           ClkMux                         0              2073  RISE       1
I__384/O                                           ClkMux                       309              2381  RISE       1
rData_6_LC_2_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_6_LC_2_12_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__218/I                           Odrv4                          0              2921   +INF  RISE       1
I__218/O                           Odrv4                        351              3272   +INF  RISE       1
I__219/I                           Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__219/O                           Span4Mux_s1_v                203              3475   +INF  RISE       1
I__220/I                           LocalMux                       0              3475   +INF  RISE       1
I__220/O                           LocalMux                     330              3805   +INF  RISE       1
I__221/I                           IoInMux                        0              3805   +INF  RISE       1
I__221/O                           IoInMux                      259              4065   +INF  RISE       1
oData_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
oData_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
oData_obuf_6_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
oData_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
oData[6]                           uartRx                         0              8390   +INF  FALL       1


++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_4_LC_2_11_0/lcout
Path End         : oData[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             6079
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 9000
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__381/I                                           ClkMux                         0              2073  RISE       1
I__381/O                                           ClkMux                       309              2381  RISE       1
rData_4_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_4_LC_2_11_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__146/I                           Odrv4                          0              2921   +INF  RISE       1
I__146/O                           Odrv4                        351              3272   +INF  RISE       1
I__147/I                           Span4Mux_v                     0              3272   +INF  RISE       1
I__147/O                           Span4Mux_v                   351              3623   +INF  RISE       1
I__148/I                           Span4Mux_s1_h                  0              3623   +INF  RISE       1
I__148/O                           Span4Mux_s1_h                175              3798   +INF  RISE       1
I__149/I                           IoSpan4Mux                     0              3798   +INF  RISE       1
I__149/O                           IoSpan4Mux                   288              4086   +INF  RISE       1
I__150/I                           LocalMux                       0              4086   +INF  RISE       1
I__150/O                           LocalMux                     330              4415   +INF  RISE       1
I__151/I                           IoInMux                        0              4415   +INF  RISE       1
I__151/O                           IoInMux                      259              4675   +INF  RISE       1
oData_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4675   +INF  RISE       1
oData_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6912   +INF  FALL       1
oData_obuf_4_iopad/DIN             IO_PAD                         0              6912   +INF  FALL       1
oData_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              9000   +INF  FALL       1
oData[4]                           uartRx                         0              9000   +INF  FALL       1


++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_2_LC_1_13_7/lcout
Path End         : oData[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4915
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7836
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__383/I                                           ClkMux                         0              2073  RISE       1
I__383/O                                           ClkMux                       309              2381  RISE       1
rData_2_LC_1_13_7/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_2_LC_1_13_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__135/I                           LocalMux                       0              2921   +INF  RISE       1
I__135/O                           LocalMux                     330              3251   +INF  RISE       1
I__136/I                           IoInMux                        0              3251   +INF  RISE       1
I__136/O                           IoInMux                      259              3510   +INF  RISE       1
oData_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
oData_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
oData_obuf_2_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
oData_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
oData[2]                           uartRx                         0              7836   +INF  FALL       1


++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_5_LC_1_12_5/lcout
Path End         : oData[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5406
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8327
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__380/I                                           ClkMux                         0              2073  RISE       1
I__380/O                                           ClkMux                       309              2381  RISE       1
rData_5_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_5_LC_1_12_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__84/I                            Odrv12                         0              2921   +INF  RISE       1
I__84/O                            Odrv12                       491              3412   +INF  RISE       1
I__85/I                            LocalMux                       0              3412   +INF  RISE       1
I__85/O                            LocalMux                     330              3742   +INF  RISE       1
I__86/I                            IoInMux                        0              3742   +INF  RISE       1
I__86/O                            IoInMux                      259              4001   +INF  RISE       1
oData_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
oData_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
oData_obuf_5_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
oData_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
oData[5]                           uartRx                         0              8327   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_1_LC_1_9_4/lcout
Path End         : oData[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4915
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7836
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__374/I                                           ClkMux                         0              2073  RISE       1
I__374/O                                           ClkMux                       309              2381  RISE       1
rData_1_LC_1_9_4/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_1_LC_1_9_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__82/I                            LocalMux                       0              2921   +INF  RISE       1
I__82/O                            LocalMux                     330              3251   +INF  RISE       1
I__83/I                            IoInMux                        0              3251   +INF  RISE       1
I__83/O                            IoInMux                      259              3510   +INF  RISE       1
oData_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
oData_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
oData_obuf_1_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
oData_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
oData[1]                           uartRx                         0              7836   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_0_LC_1_8_3/lcout
Path End         : oData[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4915
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7836
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__376/I                                           ClkMux                         0              2073  RISE       1
I__376/O                                           ClkMux                       309              2381  RISE       1
rData_0_LC_1_8_3/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_0_LC_1_8_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__78/I                            LocalMux                       0              2921   +INF  RISE       1
I__78/O                            LocalMux                     330              3251   +INF  RISE       1
I__79/I                            IoInMux                        0              3251   +INF  RISE       1
I__79/O                            IoInMux                      259              3510   +INF  RISE       1
oData_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
oData_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
oData_obuf_0_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
oData_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
oData[0]                           uartRx                         0              7836   +INF  FALL       1


++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_4_LC_2_11_0/in0
Capture Clock    : rData_4_LC_2_11_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__394/I                          Odrv12                         0               973   +INF  FALL       1
I__394/O                          Odrv12                       540              1513   +INF  FALL       1
I__396/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__401/I                          LocalMux                       0              2053   +INF  FALL       1
I__401/O                          LocalMux                     309              2362   +INF  FALL       1
I__412/I                          InMux                          0              2362   +INF  FALL       1
I__412/O                          InMux                        217              2579   +INF  FALL       1
rData_4_LC_2_11_0/in0             LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__381/I                                           ClkMux                         0              2073  RISE       1
I__381/O                                           ClkMux                       309              2381  RISE       1
rData_4_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_2_LC_1_13_7/in0
Capture Clock    : rData_2_LC_1_13_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2978
---------------------------------------   ---- 
End-of-path arrival time (ps)             2978
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__394/I                          Odrv12                         0               923   +INF  FALL       1
I__394/O                          Odrv12                       540              1463   +INF  FALL       1
I__396/I                          Span12Mux_v                    0              1463   +INF  FALL       1
I__396/O                          Span12Mux_v                  540              2003   +INF  FALL       1
I__402/I                          Sp12to4                        0              2003   +INF  FALL       1
I__402/O                          Sp12to4                      449              2452   +INF  FALL       1
I__413/I                          LocalMux                       0              2452   +INF  FALL       1
I__413/O                          LocalMux                     309              2760   +INF  FALL       1
I__426/I                          InMux                          0              2760   +INF  FALL       1
I__426/O                          InMux                        217              2978   +INF  FALL       1
rData_2_LC_1_13_7/in0             LogicCell40_SEQ_MODE_1000      0              2978   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__383/I                                           ClkMux                         0              2073  RISE       1
I__383/O                                           ClkMux                       309              2381  RISE       1
rData_2_LC_1_13_7/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rCycleCounter_2_LC_1_10_5/in0
Capture Clock    : rCycleCounter_2_LC_1_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2614
---------------------------------------   ---- 
End-of-path arrival time (ps)             2614
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__398/I                          Span4Mux_v                     0              1716   +INF  FALL       1
I__398/O                          Span4Mux_v                   372              2088   +INF  FALL       1
I__406/I                          LocalMux                       0              2088   +INF  FALL       1
I__406/O                          LocalMux                     309              2397   +INF  FALL       1
I__416/I                          InMux                          0              2397   +INF  FALL       1
I__416/O                          InMux                        217              2614   +INF  FALL       1
rCycleCounter_2_LC_1_10_5/in0     LogicCell40_SEQ_MODE_1000      0              2614   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rState_1_rep1_LC_4_9_7/in0
Capture Clock    : rState_1_rep1_LC_4_9_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2930
---------------------------------------   ---- 
End-of-path arrival time (ps)             2930
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1716   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              2032   +INF  FALL       1
I__409/I                          Span4Mux_v                     0              2032   +INF  FALL       1
I__409/O                          Span4Mux_v                   372              2404   +INF  FALL       1
I__421/I                          LocalMux                       0              2404   +INF  FALL       1
I__421/O                          LocalMux                     309              2712   +INF  FALL       1
I__430/I                          InMux                          0              2712   +INF  FALL       1
I__430/O                          InMux                        217              2930   +INF  FALL       1
rState_1_rep1_LC_4_9_7/in0        LogicCell40_SEQ_MODE_1000      0              2930   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rState_0_LC_4_11_1/in2
Capture Clock    : rState_0_LC_4_11_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2880
---------------------------------------   ---- 
End-of-path arrival time (ps)             2880
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__393/I                          Odrv4                          0               923   +INF  FALL       1
I__393/O                          Odrv4                        372              1295   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1295   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1666   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1666   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              1982   +INF  FALL       1
I__409/I                          Span4Mux_v                     0              1982   +INF  FALL       1
I__409/O                          Span4Mux_v                   372              2354   +INF  FALL       1
I__422/I                          LocalMux                       0              2354   +INF  FALL       1
I__422/O                          LocalMux                     309              2662   +INF  FALL       1
I__431/I                          InMux                          0              2662   +INF  FALL       1
I__431/O                          InMux                        217              2880   +INF  FALL       1
I__438/I                          CascadeMux                     0              2880   +INF  FALL       1
I__438/O                          CascadeMux                     0              2880   +INF  FALL       1
rState_0_LC_4_11_1/in2            LogicCell40_SEQ_MODE_1000      0              2880   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_6_LC_2_12_6/in3
Capture Clock    : rData_6_LC_2_12_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -217
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__394/I                          Odrv12                         0               973   +INF  FALL       1
I__394/O                          Odrv12                       540              1513   +INF  FALL       1
I__396/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__403/I                          LocalMux                       0              2053   +INF  FALL       1
I__403/O                          LocalMux                     309              2362   +INF  FALL       1
I__414/I                          InMux                          0              2362   +INF  FALL       1
I__414/O                          InMux                        217              2579   +INF  FALL       1
rData_6_LC_2_12_6/in3             LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__384/I                                           ClkMux                         0              2073  RISE       1
I__384/O                                           ClkMux                       309              2381  RISE       1
rData_6_LC_2_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rCycleCounter_3_LC_1_10_6/in2
Capture Clock    : rCycleCounter_3_LC_1_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2614
---------------------------------------   ---- 
End-of-path arrival time (ps)             2614
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__398/I                          Span4Mux_v                     0              1716   +INF  FALL       1
I__398/O                          Span4Mux_v                   372              2088   +INF  FALL       1
I__407/I                          LocalMux                       0              2088   +INF  FALL       1
I__407/O                          LocalMux                     309              2397   +INF  FALL       1
I__417/I                          InMux                          0              2397   +INF  FALL       1
I__417/O                          InMux                        217              2614   +INF  FALL       1
I__427/I                          CascadeMux                     0              2614   +INF  FALL       1
I__427/O                          CascadeMux                     0              2614   +INF  FALL       1
rCycleCounter_3_LC_1_10_6/in2     LogicCell40_SEQ_MODE_1000      0              2614   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rCycleCounter_5_LC_1_10_2/in2
Capture Clock    : rCycleCounter_5_LC_1_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2564
---------------------------------------   ---- 
End-of-path arrival time (ps)             2564
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__393/I                          Odrv4                          0               923   +INF  FALL       1
I__393/O                          Odrv4                        372              1295   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1295   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1666   +INF  FALL       1
I__398/I                          Span4Mux_v                     0              1666   +INF  FALL       1
I__398/O                          Span4Mux_v                   372              2038   +INF  FALL       1
I__407/I                          LocalMux                       0              2038   +INF  FALL       1
I__407/O                          LocalMux                     309              2347   +INF  FALL       1
I__418/I                          InMux                          0              2347   +INF  FALL       1
I__418/O                          InMux                        217              2564   +INF  FALL       1
I__428/I                          CascadeMux                     0              2564   +INF  FALL       1
I__428/O                          CascadeMux                     0              2564   +INF  FALL       1
rCycleCounter_5_LC_1_10_2/in2     LogicCell40_SEQ_MODE_1000      0              2564   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_5_LC_1_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_5_LC_1_12_5/in3
Capture Clock    : rData_5_LC_1_12_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -217
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2614
---------------------------------------   ---- 
End-of-path arrival time (ps)             2614
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__398/I                          Span4Mux_v                     0              1716   +INF  FALL       1
I__398/O                          Span4Mux_v                   372              2088   +INF  FALL       1
I__408/I                          LocalMux                       0              2088   +INF  FALL       1
I__408/O                          LocalMux                     309              2397   +INF  FALL       1
I__420/I                          InMux                          0              2397   +INF  FALL       1
I__420/O                          InMux                        217              2614   +INF  FALL       1
rData_5_LC_1_12_5/in3             LogicCell40_SEQ_MODE_1000      0              2614   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__380/I                                           ClkMux                         0              2073  RISE       1
I__380/O                                           ClkMux                       309              2381  RISE       1
rData_5_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rState_fast_0_LC_5_10_7/in1
Capture Clock    : rState_fast_0_LC_5_10_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -379
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2930
---------------------------------------   ---- 
End-of-path arrival time (ps)             2930
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1716   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              2032   +INF  FALL       1
I__410/I                          Span4Mux_v                     0              2032   +INF  FALL       1
I__410/O                          Span4Mux_v                   372              2404   +INF  FALL       1
I__425/I                          LocalMux                       0              2404   +INF  FALL       1
I__425/O                          LocalMux                     309              2712   +INF  FALL       1
I__436/I                          InMux                          0              2712   +INF  FALL       1
I__436/O                          InMux                        217              2930   +INF  FALL       1
rState_fast_0_LC_5_10_7/in1       LogicCell40_SEQ_MODE_1000      0              2930   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rState_fast_1_LC_5_10_6/in2
Capture Clock    : rState_fast_1_LC_5_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2880
---------------------------------------   ---- 
End-of-path arrival time (ps)             2880
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__393/I                          Odrv4                          0               923   +INF  FALL       1
I__393/O                          Odrv4                        372              1295   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1295   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1666   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1666   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              1982   +INF  FALL       1
I__410/I                          Span4Mux_v                     0              1982   +INF  FALL       1
I__410/O                          Span4Mux_v                   372              2354   +INF  FALL       1
I__425/I                          LocalMux                       0              2354   +INF  FALL       1
I__425/O                          LocalMux                     309              2662   +INF  FALL       1
I__437/I                          InMux                          0              2662   +INF  FALL       1
I__437/O                          InMux                        217              2880   +INF  FALL       1
I__441/I                          CascadeMux                     0              2880   +INF  FALL       1
I__441/O                          CascadeMux                     0              2880   +INF  FALL       1
rState_fast_1_LC_5_10_6/in2       LogicCell40_SEQ_MODE_1000      0              2880   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rCycleCounter_6_LC_1_10_0/in2
Capture Clock    : rCycleCounter_6_LC_1_10_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2614
---------------------------------------   ---- 
End-of-path arrival time (ps)             2614
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__398/I                          Span4Mux_v                     0              1716   +INF  FALL       1
I__398/O                          Span4Mux_v                   372              2088   +INF  FALL       1
I__407/I                          LocalMux                       0              2088   +INF  FALL       1
I__407/O                          LocalMux                     309              2397   +INF  FALL       1
I__419/I                          InMux                          0              2397   +INF  FALL       1
I__419/O                          InMux                        217              2614   +INF  FALL       1
I__429/I                          CascadeMux                     0              2614   +INF  FALL       1
I__429/O                          CascadeMux                     0              2614   +INF  FALL       1
rCycleCounter_6_LC_1_10_0/in2     LogicCell40_SEQ_MODE_1000      0              2614   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_6_LC_1_10_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rState_0_rep1_LC_4_11_0/in3
Capture Clock    : rState_0_rep1_LC_4_11_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -217
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2930
---------------------------------------   ---- 
End-of-path arrival time (ps)             2930
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1716   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              2032   +INF  FALL       1
I__409/I                          Span4Mux_v                     0              2032   +INF  FALL       1
I__409/O                          Span4Mux_v                   372              2404   +INF  FALL       1
I__422/I                          LocalMux                       0              2404   +INF  FALL       1
I__422/O                          LocalMux                     309              2712   +INF  FALL       1
I__432/I                          InMux                          0              2712   +INF  FALL       1
I__432/O                          InMux                        217              2930   +INF  FALL       1
rState_0_rep1_LC_4_11_0/in3       LogicCell40_SEQ_MODE_1000      0              2930   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_7_LC_5_11_0/in0
Capture Clock    : rData_7_LC_5_11_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -400
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2930
---------------------------------------   ---- 
End-of-path arrival time (ps)             2930
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1716   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              2032   +INF  FALL       1
I__409/I                          Span4Mux_v                     0              2032   +INF  FALL       1
I__409/O                          Span4Mux_v                   372              2404   +INF  FALL       1
I__423/I                          LocalMux                       0              2404   +INF  FALL       1
I__423/O                          LocalMux                     309              2712   +INF  FALL       1
I__434/I                          InMux                          0              2712   +INF  FALL       1
I__434/O                          InMux                        217              2930   +INF  FALL       1
rData_7_LC_5_11_0/in0             LogicCell40_SEQ_MODE_1000      0              2930   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__388/I                                           ClkMux                         0              2073  RISE       1
I__388/O                                           ClkMux                       309              2381  RISE       1
rData_7_LC_5_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_3_LC_4_13_2/in3
Capture Clock    : rData_3_LC_4_13_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -217
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3301
---------------------------------------   ---- 
End-of-path arrival time (ps)             3301
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1716   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              2032   +INF  FALL       1
I__409/I                          Span4Mux_v                     0              2032   +INF  FALL       1
I__409/O                          Span4Mux_v                   372              2404   +INF  FALL       1
I__424/I                          Span4Mux_v                     0              2404   +INF  FALL       1
I__424/O                          Span4Mux_v                   372              2775   +INF  FALL       1
I__435/I                          LocalMux                       0              2775   +INF  FALL       1
I__435/O                          LocalMux                     309              3084   +INF  FALL       1
I__440/I                          InMux                          0              3084   +INF  FALL       1
I__440/O                          InMux                        217              3301   +INF  FALL       1
rData_3_LC_4_13_2/in3             LogicCell40_SEQ_MODE_1000      0              3301   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__389/I                                           ClkMux                         0              2073  RISE       1
I__389/O                                           ClkMux                       309              2381  RISE       1
rData_3_LC_4_13_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rState_1_LC_4_11_3/in2
Capture Clock    : rState_1_LC_4_11_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    +INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                    -323
--------------------------------------------   ----- 
End-of-path required time (ps)                  +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2930
---------------------------------------   ---- 
End-of-path arrival time (ps)             2930
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1716   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              2032   +INF  FALL       1
I__409/I                          Span4Mux_v                     0              2032   +INF  FALL       1
I__409/O                          Span4Mux_v                   372              2404   +INF  FALL       1
I__422/I                          LocalMux                       0              2404   +INF  FALL       1
I__422/O                          LocalMux                     309              2712   +INF  FALL       1
I__433/I                          InMux                          0              2712   +INF  FALL       1
I__433/O                          InMux                        217              2930   +INF  FALL       1
I__439/I                          CascadeMux                     0              2930   +INF  FALL       1
I__439/O                          CascadeMux                     0              2930   +INF  FALL       1
rState_1_LC_4_11_3/in2            LogicCell40_SEQ_MODE_1000      0              2930   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rState_fast_0_LC_5_10_7/in3
Capture Clock    : rState_fast_0_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__449/I                       LocalMux                       0              2921   1066  FALL       1
I__449/O                       LocalMux                     309              3230   1066  FALL       1
I__452/I                       InMux                          0              3230   1066  FALL       1
I__452/O                       InMux                        217              3447   1066  FALL       1
rState_fast_0_LC_5_10_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_1_LC_5_10_6/lcout
Path End         : rState_fast_1_LC_5_10_6/in0
Capture Clock    : rState_fast_1_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_1_LC_5_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__475/I                       LocalMux                       0              2921   1066  FALL       1
I__475/O                       LocalMux                     309              3230   1066  FALL       1
I__478/I                       InMux                          0              3230   1066  FALL       1
I__478/O                       InMux                        217              3447   1066  FALL       1
rState_fast_1_LC_5_10_6/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataReady_LC_5_9_3/lcout
Path End         : rDataReady_LC_5_9_3/in0
Capture Clock    : rDataReady_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__382/I                                           ClkMux                         0              2073  RISE       1
I__382/O                                           ClkMux                       309              2381  RISE       1
rDataReady_LC_5_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataReady_LC_5_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__533/I                   LocalMux                       0              2921   1066  FALL       1
I__533/O                   LocalMux                     309              3230   1066  FALL       1
I__535/I                   InMux                          0              3230   1066  FALL       1
I__535/O                   InMux                        217              3447   1066  FALL       1
rDataReady_LC_5_9_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__382/I                                           ClkMux                         0              2073  RISE       1
I__382/O                                           ClkMux                       309              2381  RISE       1
rDataReady_LC_5_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rState_fast_0_LC_5_10_7/in0
Capture Clock    : rState_fast_0_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__454/I                     LocalMux                       0              2921   1066  FALL       1
I__454/O                     LocalMux                     309              3230   1066  FALL       1
I__461/I                     InMux                          0              3230   1066  FALL       1
I__461/O                     InMux                        217              3447   1066  FALL       1
rState_fast_0_LC_5_10_7/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_fast_1_LC_5_10_6/in1
Capture Clock    : rState_fast_1_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__482/I                     LocalMux                       0              2921   1066  FALL       1
I__482/O                     LocalMux                     309              3230   1066  FALL       1
I__490/I                     InMux                          0              3230   1066  FALL       1
I__490/O                     InMux                        217              3447   1066  FALL       1
rState_fast_1_LC_5_10_6/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_rep1_LC_4_11_0/lcout
Path End         : rState_0_rep1_LC_4_11_0/in0
Capture Clock    : rState_0_rep1_LC_4_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_rep1_LC_4_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__303/I                       LocalMux                       0              2921   1066  FALL       1
I__303/O                       LocalMux                     309              3230   1066  FALL       1
I__309/I                       InMux                          0              3230   1066  FALL       1
I__309/O                       InMux                        217              3447   1066  FALL       1
rState_0_rep1_LC_4_11_0/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_1_LC_4_10_2/lcout
Path End         : rCycleCounter_1_LC_4_10_2/in3
Capture Clock    : rCycleCounter_1_LC_4_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_1_LC_4_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_1_LC_4_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__345/I                         LocalMux                       0              2921   1066  FALL       1
I__345/O                         LocalMux                     309              3230   1066  FALL       1
I__349/I                         InMux                          0              3230   1066  FALL       1
I__349/O                         InMux                        217              3447   1066  FALL       1
rCycleCounter_1_LC_4_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_1_LC_4_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_0_LC_4_10_1/lcout
Path End         : rCycleCounter_0_LC_4_10_1/in0
Capture Clock    : rCycleCounter_0_LC_4_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_0_LC_4_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__181/I                         LocalMux                       0              2921   1066  FALL       1
I__181/O                         LocalMux                     309              3230   1066  FALL       1
I__185/I                         InMux                          0              3230   1066  FALL       1
I__185/O                         InMux                        217              3447   1066  FALL       1
rCycleCounter_0_LC_4_10_1/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_rep1_LC_4_9_7/lcout
Path End         : rState_1_rep1_LC_4_9_7/in3
Capture Clock    : rState_1_rep1_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_rep1_LC_4_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__228/I                      LocalMux                       0              2921   1066  FALL       1
I__228/O                      LocalMux                     309              3230   1066  FALL       1
I__234/I                      InMux                          0              3230   1066  FALL       1
I__234/O                      InMux                        217              3447   1066  FALL       1
rState_1_rep1_LC_4_9_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataCounter_0_LC_2_10_7/lcout
Path End         : rDataCounter_0_LC_2_10_7/in2
Capture Clock    : rDataCounter_0_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataCounter_0_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__252/I                        LocalMux                       0              2921   1066  FALL       1
I__252/O                        LocalMux                     309              3230   1066  FALL       1
I__262/I                        InMux                          0              3230   1066  FALL       1
I__262/O                        InMux                        217              3447   1066  FALL       1
I__265/I                        CascadeMux                     0              3447   1066  FALL       1
I__265/O                        CascadeMux                     0              3447   1066  FALL       1
rDataCounter_0_LC_2_10_7/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataCounter_1_LC_2_10_1/lcout
Path End         : rDataCounter_1_LC_2_10_1/in3
Capture Clock    : rDataCounter_1_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_1_LC_2_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataCounter_1_LC_2_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__270/I                        LocalMux                       0              2921   1066  FALL       1
I__270/O                        LocalMux                     309              3230   1066  FALL       1
I__280/I                        InMux                          0              3230   1066  FALL       1
I__280/O                        InMux                        217              3447   1066  FALL       1
rDataCounter_1_LC_2_10_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_1_LC_2_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_7_LC_1_11_7/lcout
Path End         : rCycleCounter_7_LC_1_11_7/in2
Capture Clock    : rCycleCounter_7_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__377/I                                           ClkMux                         0              2073  RISE       1
I__377/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_7_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_7_LC_1_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__88/I                          LocalMux                       0              2921   1066  FALL       1
I__88/O                          LocalMux                     309              3230   1066  FALL       1
I__90/I                          InMux                          0              3230   1066  FALL       1
I__90/O                          InMux                        217              3447   1066  FALL       1
I__91/I                          CascadeMux                     0              3447   1066  FALL       1
I__91/O                          CascadeMux                     0              3447   1066  FALL       1
rCycleCounter_7_LC_1_11_7/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__377/I                                           ClkMux                         0              2073  RISE       1
I__377/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_7_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_4_LC_1_10_1/lcout
Path End         : rCycleCounter_4_LC_1_10_1/in2
Capture Clock    : rCycleCounter_4_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_4_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__111/I                         LocalMux                       0              2921   1066  FALL       1
I__111/O                         LocalMux                     309              3230   1066  FALL       1
I__114/I                         InMux                          0              3230   1066  FALL       1
I__114/O                         InMux                        217              3447   1066  FALL       1
I__116/I                         CascadeMux                     0              3447   1066  FALL       1
I__116/O                         CascadeMux                     0              3447   1066  FALL       1
rCycleCounter_4_LC_1_10_1/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rState_0_rep1_LC_4_11_0/in1
Capture Clock    : rState_0_rep1_LC_4_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__455/I                     LocalMux                       0              2921   1066  FALL       1
I__455/O                     LocalMux                     309              3230   1066  FALL       1
I__462/I                     InMux                          0              3230   1066  FALL       1
I__462/O                     InMux                        217              3447   1066  FALL       1
rState_0_rep1_LC_4_11_0/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rState_0_LC_4_11_1/in0
Capture Clock    : rState_0_LC_4_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__455/I                  LocalMux                       0              2921   1066  FALL       1
I__455/O                  LocalMux                     309              3230   1066  FALL       1
I__463/I                  InMux                          0              3230   1066  FALL       1
I__463/O                  InMux                        217              3447   1066  FALL       1
rState_0_LC_4_11_1/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rState_1_LC_4_11_3/in0
Capture Clock    : rState_1_LC_4_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__455/I                  LocalMux                       0              2921   1066  FALL       1
I__455/O                  LocalMux                     309              3230   1066  FALL       1
I__464/I                  InMux                          0              3230   1066  FALL       1
I__464/O                  InMux                        217              3447   1066  FALL       1
rState_1_LC_4_11_3/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_0_LC_4_11_1/in3
Capture Clock    : rState_0_LC_4_11_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__483/I                  LocalMux                       0              2921   1066  FALL       1
I__483/O                  LocalMux                     309              3230   1066  FALL       1
I__491/I                  InMux                          0              3230   1066  FALL       1
I__491/O                  InMux                        217              3447   1066  FALL       1
rState_0_LC_4_11_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_1_LC_4_11_3/in3
Capture Clock    : rState_1_LC_4_11_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              526
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3447
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__483/I                  LocalMux                       0              2921   1066  FALL       1
I__483/O                  LocalMux                     309              3230   1066  FALL       1
I__492/I                  InMux                          0              3230   1066  FALL       1
I__492/O                  InMux                        217              3447   1066  FALL       1
rState_1_LC_4_11_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataCounter_2_LC_2_10_3/lcout
Path End         : rDataCounter_2_LC_2_10_3/in2
Capture Clock    : rDataCounter_2_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              835
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3756
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_2_LC_2_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataCounter_2_LC_2_10_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       9
I__286/I                              LocalMux                       0              2921   1375  FALL       1
I__286/O                              LocalMux                     309              3230   1375  FALL       1
I__293/I                              InMux                          0              3230   1375  FALL       1
I__293/O                              InMux                        217              3447   1375  FALL       1
I__298/I                              CascadeMux                     0              3447   1375  FALL       1
I__298/O                              CascadeMux                     0              3447   1375  FALL       1
rDataCounter_RNO_0_2_LC_2_10_2/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
rDataCounter_RNO_0_2_LC_2_10_2/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1375  RISE       1
I__125/I                              CascadeMux                     0              3756   1375  RISE       1
I__125/O                              CascadeMux                     0              3756   1375  RISE       1
rDataCounter_2_LC_2_10_3/in2          LogicCell40_SEQ_MODE_1000      0              3756   1375  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_2_LC_2_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rDataReady_LC_5_9_3/in1
Capture Clock    : rDataReady_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              898
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3819
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__456/I                  Odrv4                          0              2921   1438  FALL       1
I__456/O                  Odrv4                        372              3293   1438  FALL       1
I__465/I                  LocalMux                       0              3293   1438  FALL       1
I__465/O                  LocalMux                     309              3602   1438  FALL       1
I__470/I                  InMux                          0              3602   1438  FALL       1
I__470/O                  InMux                        217              3819   1438  FALL       1
rDataReady_LC_5_9_3/in1   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__382/I                                           ClkMux                         0              2073  RISE       1
I__382/O                                           ClkMux                       309              2381  RISE       1
rDataReady_LC_5_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_1_rep1_LC_4_9_7/in1
Capture Clock    : rState_1_rep1_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              898
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3819
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout    LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__484/I                    Odrv4                          0              2921   1438  FALL       1
I__484/O                    Odrv4                        372              3293   1438  FALL       1
I__493/I                    LocalMux                       0              3293   1438  FALL       1
I__493/O                    LocalMux                     309              3602   1438  FALL       1
I__499/I                    InMux                          0              3602   1438  FALL       1
I__499/O                    InMux                        217              3819   1438  FALL       1
rState_1_rep1_LC_4_9_7/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rDataReady_LC_5_9_3/in3
Capture Clock    : rDataReady_LC_5_9_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              898
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3819
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__484/I                  Odrv4                          0              2921   1438  FALL       1
I__484/O                  Odrv4                        372              3293   1438  FALL       1
I__494/I                  LocalMux                       0              3293   1438  FALL       1
I__494/O                  LocalMux                     309              3602   1438  FALL       1
I__500/I                  InMux                          0              3602   1438  FALL       1
I__500/O                  InMux                        217              3819   1438  FALL       1
rDataReady_LC_5_9_3/in3   LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__382/I                                           ClkMux                         0              2073  RISE       1
I__382/O                                           ClkMux                       309              2381  RISE       1
rDataReady_LC_5_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_6_LC_1_10_0/lcout
Path End         : rCycleCounter_7_LC_1_11_7/in3
Capture Clock    : rCycleCounter_7_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                              989
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 3910
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_6_LC_1_10_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_6_LC_1_10_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__97/I                                   LocalMux                       0              2921   1529  FALL       1
I__97/O                                   LocalMux                     309              3230   1529  FALL       1
I__99/I                                   InMux                          0              3230   1529  FALL       1
I__99/O                                   InMux                        217              3447   1529  FALL       1
rCycleCounter_RNO_0_6_LC_1_11_6/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
rCycleCounter_RNO_0_6_LC_1_11_6/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       1
I__92/I                                   InMux                          0              3693   1529  FALL       1
I__92/O                                   InMux                        217              3910   1529  FALL       1
rCycleCounter_7_LC_1_11_7/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__377/I                                           ClkMux                         0              2073  RISE       1
I__377/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_7_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_2_LC_1_10_5/lcout
Path End         : rCycleCounter_2_LC_1_10_5/in2
Capture Clock    : rCycleCounter_2_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1101
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4022
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_2_LC_1_10_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       3
I__174/I                                 LocalMux                       0              2921   1641  FALL       1
I__174/O                                 LocalMux                     309              3230   1641  FALL       1
I__177/I                                 InMux                          0              3230   1641  FALL       1
I__177/O                                 InMux                        217              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__81/I                                  CascadeMux                     0              3714   1641  RISE       1
I__81/O                                  CascadeMux                     0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in2     LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/ltout   LogicCell40_SEQ_MODE_0000    309              4022   1641  RISE       1
I__80/I                                  CascadeMux                     0              4022   1641  RISE       1
I__80/O                                  CascadeMux                     0              4022   1641  RISE       1
rCycleCounter_2_LC_1_10_5/in2            LogicCell40_SEQ_MODE_1000      0              4022   1641  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rDataCounter_0_LC_2_10_7/in1
Capture Clock    : rDataCounter_0_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1270
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4191
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__481/I                      Odrv4                          0              2921   1809  FALL       1
I__481/O                      Odrv4                        372              3293   1809  FALL       1
I__487/I                      Span4Mux_v                     0              3293   1809  FALL       1
I__487/O                      Span4Mux_v                   372              3665   1809  FALL       1
I__498/I                      LocalMux                       0              3665   1809  FALL       1
I__498/O                      LocalMux                     309              3973   1809  FALL       1
I__501/I                      InMux                          0              3973   1809  FALL       1
I__501/O                      InMux                        217              4191   1809  FALL       1
rDataCounter_0_LC_2_10_7/in1  LogicCell40_SEQ_MODE_1000      0              4191   1809  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rCycleCounter_3_LC_1_10_6/in0
Capture Clock    : rCycleCounter_3_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1410
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4331
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__453/I                       Odrv4                          0              2921   1950  FALL       1
I__453/O                       Odrv4                        372              3293   1950  FALL       1
I__458/I                       Span4Mux_s0_h                  0              3293   1950  FALL       1
I__458/O                       Span4Mux_s0_h                140              3433   1950  FALL       1
I__468/I                       Span4Mux_v                     0              3433   1950  FALL       1
I__468/O                       Span4Mux_v                   372              3805   1950  FALL       1
I__471/I                       LocalMux                       0              3805   1950  FALL       1
I__471/O                       LocalMux                     309              4114   1950  FALL       1
I__472/I                       InMux                          0              4114   1950  FALL       1
I__472/O                       InMux                        217              4331   1950  FALL       1
rCycleCounter_3_LC_1_10_6/in0  LogicCell40_SEQ_MODE_1000      0              4331   1950  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rCycleCounter_6_LC_1_10_0/in0
Capture Clock    : rCycleCounter_6_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1410
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4331
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__453/I                       Odrv4                          0              2921   1950  FALL       1
I__453/O                       Odrv4                        372              3293   1950  FALL       1
I__458/I                       Span4Mux_s0_h                  0              3293   1950  FALL       1
I__458/O                       Span4Mux_s0_h                140              3433   1950  FALL       1
I__468/I                       Span4Mux_v                     0              3433   1950  FALL       1
I__468/O                       Span4Mux_v                   372              3805   1950  FALL       1
I__471/I                       LocalMux                       0              3805   1950  FALL       1
I__471/O                       LocalMux                     309              4114   1950  FALL       1
I__473/I                       InMux                          0              4114   1950  FALL       1
I__473/O                       InMux                        217              4331   1950  FALL       1
rCycleCounter_6_LC_1_10_0/in0  LogicCell40_SEQ_MODE_1000      0              4331   1950  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_6_LC_1_10_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_6_LC_1_10_0/lcout
Path End         : rCycleCounter_6_LC_1_10_0/in3
Capture Clock    : rCycleCounter_6_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1431
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4352
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_6_LC_1_10_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_6_LC_1_10_0/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       2
I__97/I                                LocalMux                       0              2921   1529  FALL       1
I__97/O                                LocalMux                     309              3230   1529  FALL       1
I__99/I                                InMux                          0              3230   1529  FALL       1
I__99/O                                InMux                        217              3447   1529  FALL       1
rCycleCounter_RNO_0_6_LC_1_11_6/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
rCycleCounter_RNO_0_6_LC_1_11_6/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__94/I                                LocalMux                       0              3826   1971  FALL       1
I__94/O                                LocalMux                     309              4135   1971  FALL       1
I__95/I                                InMux                          0              4135   1971  FALL       1
I__95/O                                InMux                        217              4352   1971  FALL       1
rCycleCounter_6_LC_1_10_0/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_6_LC_1_10_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_5_LC_1_10_2/lcout
Path End         : rCycleCounter_5_LC_1_10_2/in1
Capture Clock    : rCycleCounter_5_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1431
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4352
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_5_LC_1_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_5_LC_1_10_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1634  FALL       2
I__104/I                               LocalMux                       0              2921   1634  FALL       1
I__104/O                               LocalMux                     309              3230   1634  FALL       1
I__106/I                               InMux                          0              3230   1634  FALL       1
I__106/O                               InMux                        217              3447   1634  FALL       1
rCycleCounter_RNO_0_5_LC_1_11_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
rCycleCounter_RNO_0_5_LC_1_11_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__101/I                               LocalMux                       0              3826   1971  FALL       1
I__101/O                               LocalMux                     309              4135   1971  FALL       1
I__102/I                               InMux                          0              4135   1971  FALL       1
I__102/O                               InMux                        217              4352   1971  FALL       1
rCycleCounter_5_LC_1_10_2/in1          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_5_LC_1_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_2_LC_1_10_5/lcout
Path End         : rCycleCounter_2_LC_1_10_5/in1
Capture Clock    : rCycleCounter_2_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1431
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4352
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_2_LC_1_10_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       3
I__173/I                               LocalMux                       0              2921   1950  FALL       1
I__173/O                               LocalMux                     309              3230   1950  FALL       1
I__176/I                               InMux                          0              3230   1950  FALL       1
I__176/O                               InMux                        217              3447   1950  FALL       1
rCycleCounter_RNO_0_2_LC_1_11_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1950  FALL       1
rCycleCounter_RNO_0_2_LC_1_11_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__122/I                               LocalMux                       0              3826   1971  FALL       1
I__122/O                               LocalMux                     309              4135   1971  FALL       1
I__123/I                               InMux                          0              4135   1971  FALL       1
I__123/O                               InMux                        217              4352   1971  FALL       1
rCycleCounter_2_LC_1_10_5/in1          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_rep1_LC_4_9_7/lcout
Path End         : rDataCounter_1_LC_2_10_1/in2
Capture Clock    : rDataCounter_1_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1438
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4359
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_rep1_LC_4_9_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__224/I                                Odrv4                          0              2921   1978  FALL       1
I__224/O                                Odrv4                        372              3293   1978  FALL       1
I__229/I                                Span4Mux_s3_h                  0              3293   1978  FALL       1
I__229/O                                Span4Mux_s3_h                231              3525   1978  FALL       1
I__236/I                                LocalMux                       0              3525   1978  FALL       1
I__236/O                                LocalMux                     309              3833   1978  FALL       1
I__243/I                                InMux                          0              3833   1978  FALL       1
I__243/O                                InMux                        217              4051   1978  FALL       1
I__246/I                                CascadeMux                     0              4051   1978  FALL       1
I__246/O                                CascadeMux                     0              4051   1978  FALL       1
rState_0_rep1_RNIU3065_LC_2_10_0/in2    LogicCell40_SEQ_MODE_0000      0              4051   1978  FALL       1
rState_0_rep1_RNIU3065_LC_2_10_0/ltout  LogicCell40_SEQ_MODE_0000    309              4359   1978  RISE       1
I__126/I                                CascadeMux                     0              4359   1978  RISE       1
I__126/O                                CascadeMux                     0              4359   1978  RISE       1
rDataCounter_1_LC_2_10_1/in2            LogicCell40_SEQ_MODE_1000      0              4359   1978  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_1_LC_2_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_3_LC_1_10_6/lcout
Path End         : rDataCounter_0_LC_2_10_7/in0
Capture Clock    : rDataCounter_0_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1670
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4591
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_3_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1697  FALL       3
I__165/I                                  LocalMux                       0              2921   2209  FALL       1
I__165/O                                  LocalMux                     309              3230   2209  FALL       1
I__168/I                                  InMux                          0              3230   2209  FALL       1
I__168/O                                  InMux                        217              3447   2209  FALL       1
rCycleCounter_RNIEVAN1_0_LC_2_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
rCycleCounter_RNIEVAN1_0_LC_2_10_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__164/I                                  CascadeMux                     0              3714   2209  RISE       1
I__164/O                                  CascadeMux                     0              3714   2209  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__507/I                                  LocalMux                       0              4065   2209  FALL       1
I__507/O                                  LocalMux                     309              4373   2209  FALL       1
I__518/I                                  InMux                          0              4373   2209  FALL       1
I__518/O                                  InMux                        217              4591   2209  FALL       1
rDataCounter_0_LC_2_10_7/in0              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_2_LC_1_10_5/lcout
Path End         : rCycleCounter_3_LC_1_10_6/in3
Capture Clock    : rCycleCounter_3_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1670
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4591
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_2_LC_1_10_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       3
I__174/I                                 LocalMux                       0              2921   1641  FALL       1
I__174/O                                 LocalMux                     309              3230   1641  FALL       1
I__177/I                                 InMux                          0              3230   1641  FALL       1
I__177/O                                 InMux                        217              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__81/I                                  CascadeMux                     0              3714   1641  RISE       1
I__81/O                                  CascadeMux                     0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in2     LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__357/I                                 LocalMux                       0              4065   2209  FALL       1
I__357/O                                 LocalMux                     309              4373   2209  FALL       1
I__360/I                                 InMux                          0              4373   2209  FALL       1
I__360/O                                 InMux                        217              4591   2209  FALL       1
rCycleCounter_3_LC_1_10_6/in3            LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_2_LC_1_10_5/lcout
Path End         : rCycleCounter_7_LC_1_11_7/in0
Capture Clock    : rCycleCounter_7_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1670
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4591
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_2_LC_1_10_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       3
I__174/I                                 LocalMux                       0              2921   1641  FALL       1
I__174/O                                 LocalMux                     309              3230   1641  FALL       1
I__177/I                                 InMux                          0              3230   1641  FALL       1
I__177/O                                 InMux                        217              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__81/I                                  CascadeMux                     0              3714   1641  RISE       1
I__81/O                                  CascadeMux                     0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in2     LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__358/I                                 LocalMux                       0              4065   2209  FALL       1
I__358/O                                 LocalMux                     309              4373   2209  FALL       1
I__364/I                                 InMux                          0              4373   2209  FALL       1
I__364/O                                 InMux                        217              4591   2209  FALL       1
rCycleCounter_7_LC_1_11_7/in0            LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__377/I                                           ClkMux                         0              2073  RISE       1
I__377/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_7_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_2_LC_1_10_5/lcout
Path End         : rCycleCounter_5_LC_1_10_2/in3
Capture Clock    : rCycleCounter_5_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1670
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4591
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_2_LC_1_10_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       3
I__174/I                                 LocalMux                       0              2921   1641  FALL       1
I__174/O                                 LocalMux                     309              3230   1641  FALL       1
I__177/I                                 InMux                          0              3230   1641  FALL       1
I__177/O                                 InMux                        217              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__81/I                                  CascadeMux                     0              3714   1641  RISE       1
I__81/O                                  CascadeMux                     0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in2     LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__357/I                                 LocalMux                       0              4065   2209  FALL       1
I__357/O                                 LocalMux                     309              4373   2209  FALL       1
I__361/I                                 InMux                          0              4373   2209  FALL       1
I__361/O                                 InMux                        217              4591   2209  FALL       1
rCycleCounter_5_LC_1_10_2/in3            LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_5_LC_1_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_2_LC_1_10_5/lcout
Path End         : rCycleCounter_6_LC_1_10_0/in1
Capture Clock    : rCycleCounter_6_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1670
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4591
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_2_LC_1_10_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       3
I__174/I                                 LocalMux                       0              2921   1641  FALL       1
I__174/O                                 LocalMux                     309              3230   1641  FALL       1
I__177/I                                 InMux                          0              3230   1641  FALL       1
I__177/O                                 InMux                        217              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__81/I                                  CascadeMux                     0              3714   1641  RISE       1
I__81/O                                  CascadeMux                     0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in2     LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__357/I                                 LocalMux                       0              4065   2209  FALL       1
I__357/O                                 LocalMux                     309              4373   2209  FALL       1
I__362/I                                 InMux                          0              4373   2209  FALL       1
I__362/O                                 InMux                        217              4591   2209  FALL       1
rCycleCounter_6_LC_1_10_0/in1            LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_6_LC_1_10_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_2_LC_1_10_5/lcout
Path End         : rCycleCounter_4_LC_1_10_1/in0
Capture Clock    : rCycleCounter_4_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1670
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4591
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_2_LC_1_10_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       3
I__174/I                                 LocalMux                       0              2921   1641  FALL       1
I__174/O                                 LocalMux                     309              3230   1641  FALL       1
I__177/I                                 InMux                          0              3230   1641  FALL       1
I__177/O                                 InMux                        217              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__81/I                                  CascadeMux                     0              3714   1641  RISE       1
I__81/O                                  CascadeMux                     0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in2     LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__357/I                                 LocalMux                       0              4065   2209  FALL       1
I__357/O                                 LocalMux                     309              4373   2209  FALL       1
I__363/I                                 InMux                          0              4373   2209  FALL       1
I__363/O                                 InMux                        217              4591   2209  FALL       1
rCycleCounter_4_LC_1_10_1/in0            LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_3_LC_1_10_6/lcout
Path End         : rDataCounter_1_LC_2_10_1/in0
Capture Clock    : rDataCounter_1_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1670
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4591
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_3_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1697  FALL       3
I__165/I                                  LocalMux                       0              2921   2209  FALL       1
I__165/O                                  LocalMux                     309              3230   2209  FALL       1
I__168/I                                  InMux                          0              3230   2209  FALL       1
I__168/O                                  InMux                        217              3447   2209  FALL       1
rCycleCounter_RNIEVAN1_0_LC_2_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
rCycleCounter_RNIEVAN1_0_LC_2_10_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__164/I                                  CascadeMux                     0              3714   2209  RISE       1
I__164/O                                  CascadeMux                     0              3714   2209  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/lcout  LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL      13
I__507/I                                  LocalMux                       0              4065   2209  FALL       1
I__507/O                                  LocalMux                     309              4373   2209  FALL       1
I__519/I                                  InMux                          0              4373   2209  FALL       1
I__519/O                                  InMux                        217              4591   2209  FALL       1
rDataCounter_1_LC_2_10_1/in0              LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_1_LC_2_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_fast_0_LC_5_10_7/ce
Capture Clock    : rState_fast_0_LC_5_10_7/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1677
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4598
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__482/I                           LocalMux                       0              2921   1066  FALL       1
I__482/O                           LocalMux                     309              3230   1066  FALL       1
I__489/I                           InMux                          0              3230   2216  FALL       1
I__489/O                           InMux                        217              3447   2216  FALL       1
rState_RNI2GHJ5_1_LC_5_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2216  FALL       1
rState_RNI2GHJ5_1_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2216  FALL       6
I__442/I                           LocalMux                       0              3735   2216  FALL       1
I__442/O                           LocalMux                     309              4044   2216  FALL       1
I__445/I                           CEMux                          0              4044   2216  FALL       1
I__445/O                           CEMux                        554              4598   2216  FALL       1
rState_fast_0_LC_5_10_7/ce         LogicCell40_SEQ_MODE_1000      0              4598   2216  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_fast_1_LC_5_10_6/ce
Capture Clock    : rState_fast_1_LC_5_10_6/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1677
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4598
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__482/I                           LocalMux                       0              2921   1066  FALL       1
I__482/O                           LocalMux                     309              3230   1066  FALL       1
I__489/I                           InMux                          0              3230   2216  FALL       1
I__489/O                           InMux                        217              3447   2216  FALL       1
rState_RNI2GHJ5_1_LC_5_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2216  FALL       1
rState_RNI2GHJ5_1_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2216  FALL       6
I__442/I                           LocalMux                       0              3735   2216  FALL       1
I__442/O                           LocalMux                     309              4044   2216  FALL       1
I__445/I                           CEMux                          0              4044   2216  FALL       1
I__445/O                           CEMux                        554              4598   2216  FALL       1
rState_fast_1_LC_5_10_6/ce         LogicCell40_SEQ_MODE_1000      0              4598   2216  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_1_LC_4_11_3/ce
Capture Clock    : rState_1_LC_4_11_3/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1677
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4598
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__482/I                           LocalMux                       0              2921   1066  FALL       1
I__482/O                           LocalMux                     309              3230   1066  FALL       1
I__489/I                           InMux                          0              3230   2216  FALL       1
I__489/O                           InMux                        217              3447   2216  FALL       1
rState_RNI2GHJ5_1_LC_5_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2216  FALL       1
rState_RNI2GHJ5_1_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2216  FALL       6
I__443/I                           LocalMux                       0              3735   2216  FALL       1
I__443/O                           LocalMux                     309              4044   2216  FALL       1
I__446/I                           CEMux                          0              4044   2216  FALL       1
I__446/O                           CEMux                        554              4598   2216  FALL       1
rState_1_LC_4_11_3/ce              LogicCell40_SEQ_MODE_1000      0              4598   2216  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_0_LC_4_11_1/ce
Capture Clock    : rState_0_LC_4_11_1/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1677
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4598
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__482/I                           LocalMux                       0              2921   1066  FALL       1
I__482/O                           LocalMux                     309              3230   1066  FALL       1
I__489/I                           InMux                          0              3230   2216  FALL       1
I__489/O                           InMux                        217              3447   2216  FALL       1
rState_RNI2GHJ5_1_LC_5_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2216  FALL       1
rState_RNI2GHJ5_1_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2216  FALL       6
I__443/I                           LocalMux                       0              3735   2216  FALL       1
I__443/O                           LocalMux                     309              4044   2216  FALL       1
I__446/I                           CEMux                          0              4044   2216  FALL       1
I__446/O                           CEMux                        554              4598   2216  FALL       1
rState_0_LC_4_11_1/ce              LogicCell40_SEQ_MODE_1000      0              4598   2216  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_0_rep1_LC_4_11_0/ce
Capture Clock    : rState_0_rep1_LC_4_11_0/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1677
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4598
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__482/I                           LocalMux                       0              2921   1066  FALL       1
I__482/O                           LocalMux                     309              3230   1066  FALL       1
I__489/I                           InMux                          0              3230   2216  FALL       1
I__489/O                           InMux                        217              3447   2216  FALL       1
rState_RNI2GHJ5_1_LC_5_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2216  FALL       1
rState_RNI2GHJ5_1_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2216  FALL       6
I__443/I                           LocalMux                       0              3735   2216  FALL       1
I__443/O                           LocalMux                     309              4044   2216  FALL       1
I__446/I                           CEMux                          0              4044   2216  FALL       1
I__446/O                           CEMux                        554              4598   2216  FALL       1
rState_0_rep1_LC_4_11_0/ce         LogicCell40_SEQ_MODE_1000      0              4598   2216  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rState_1_rep1_LC_4_9_7/ce
Capture Clock    : rState_1_rep1_LC_4_9_7/clk
Hold Constraint  : 0p
Path slack       : 2217p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1677
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4598
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__482/I                           LocalMux                       0              2921   1066  FALL       1
I__482/O                           LocalMux                     309              3230   1066  FALL       1
I__489/I                           InMux                          0              3230   2216  FALL       1
I__489/O                           InMux                        217              3447   2216  FALL       1
rState_RNI2GHJ5_1_LC_5_10_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   2216  FALL       1
rState_RNI2GHJ5_1_LC_5_10_2/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2216  FALL       6
I__444/I                           LocalMux                       0              3735   2216  FALL       1
I__444/O                           LocalMux                     309              4044   2216  FALL       1
I__447/I                           CEMux                          0              4044   2216  FALL       1
I__447/O                           CEMux                        554              4598   2216  FALL       1
rState_1_rep1_LC_4_9_7/ce          LogicCell40_SEQ_MODE_1000      0              4598   2216  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_3_LC_1_10_6/lcout
Path End         : rCycleCounter_4_LC_1_10_1/in1
Capture Clock    : rCycleCounter_4_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 2231p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1691
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4612
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_3_LC_1_10_6/lcout                  LogicCell40_SEQ_MODE_1000    540              2921   1697  FALL       3
I__167/I                                         LocalMux                       0              2921   1732  FALL       1
I__167/O                                         LocalMux                     309              3230   1732  FALL       1
I__170/I                                         InMux                          0              3230   1732  FALL       1
I__170/O                                         InMux                        217              3447   1732  FALL       1
I__171/I                                         CascadeMux                     0              3447   1732  FALL       1
I__171/O                                         CascadeMux                     0              3447   1732  FALL       1
rCycleCounter_RNO_0_3_LC_1_11_3/in2              LogicCell40_SEQ_MODE_0000      0              3447   1732  FALL       1
rCycleCounter_RNO_0_3_LC_1_11_3/carryout         LogicCell40_SEQ_MODE_0000    133              3581   1732  FALL       2
I__108/I                                         InMux                          0              3581   2230  FALL       1
I__108/O                                         InMux                        217              3798   2230  FALL       1
rCycleCounter_cry_3_THRU_LUT4_0_LC_1_11_4/in3    LogicCell40_SEQ_MODE_0000      0              3798   2230  FALL       1
rCycleCounter_cry_3_THRU_LUT4_0_LC_1_11_4/lcout  LogicCell40_SEQ_MODE_0000    288              4086   2230  FALL       1
I__109/I                                         LocalMux                       0              4086   2230  FALL       1
I__109/O                                         LocalMux                     309              4394   2230  FALL       1
I__110/I                                         InMux                          0              4394   2230  FALL       1
I__110/O                                         InMux                        217              4612   2230  FALL       1
rCycleCounter_4_LC_1_10_1/in1                    LogicCell40_SEQ_MODE_1000      0              4612   2230  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rCycleCounter_2_LC_1_10_5/in3
Capture Clock    : rCycleCounter_2_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1712
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4633
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__448/I                               LocalMux                       0              2921   2251  FALL       1
I__448/O                               LocalMux                     309              3230   2251  FALL       1
I__450/I                               InMux                          0              3230   2251  FALL       1
I__450/O                               InMux                        217              3447   2251  FALL       1
rState_fast_RNIHNAF_0_LC_4_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
rState_fast_RNIHNAF_0_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       6
I__335/I                               Odrv4                          0              3735   2251  FALL       1
I__335/O                               Odrv4                        372              4107   2251  FALL       1
I__337/I                               LocalMux                       0              4107   2251  FALL       1
I__337/O                               LocalMux                     309              4415   2251  FALL       1
I__340/I                               InMux                          0              4415   2251  FALL       1
I__340/O                               InMux                        217              4633   2251  FALL       1
rCycleCounter_2_LC_1_10_5/in3          LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rCycleCounter_5_LC_1_10_2/in0
Capture Clock    : rCycleCounter_5_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1712
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4633
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__448/I                               LocalMux                       0              2921   2251  FALL       1
I__448/O                               LocalMux                     309              3230   2251  FALL       1
I__450/I                               InMux                          0              3230   2251  FALL       1
I__450/O                               InMux                        217              3447   2251  FALL       1
rState_fast_RNIHNAF_0_LC_4_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
rState_fast_RNIHNAF_0_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       6
I__335/I                               Odrv4                          0              3735   2251  FALL       1
I__335/O                               Odrv4                        372              4107   2251  FALL       1
I__337/I                               LocalMux                       0              4107   2251  FALL       1
I__337/O                               LocalMux                     309              4415   2251  FALL       1
I__341/I                               InMux                          0              4415   2251  FALL       1
I__341/O                               InMux                        217              4633   2251  FALL       1
rCycleCounter_5_LC_1_10_2/in0          LogicCell40_SEQ_MODE_1000      0              4633   2251  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_5_LC_1_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_3_LC_1_10_6/lcout
Path End         : rCycleCounter_3_LC_1_10_6/in1
Capture Clock    : rCycleCounter_3_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1775
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4696
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_3_LC_1_10_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1697  FALL       3
I__167/I                               LocalMux                       0              2921   1732  FALL       1
I__167/O                               LocalMux                     309              3230   1732  FALL       1
I__170/I                               InMux                          0              3230   1732  FALL       1
I__170/O                               InMux                        217              3447   1732  FALL       1
I__171/I                               CascadeMux                     0              3447   1732  FALL       1
I__171/O                               CascadeMux                     0              3447   1732  FALL       1
rCycleCounter_RNO_0_3_LC_1_11_3/in2    LogicCell40_SEQ_MODE_0000      0              3447   1732  FALL       1
rCycleCounter_RNO_0_3_LC_1_11_3/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2314  FALL       1
I__118/I                               Odrv4                          0              3798   2314  FALL       1
I__118/O                               Odrv4                        372              4170   2314  FALL       1
I__119/I                               LocalMux                       0              4170   2314  FALL       1
I__119/O                               LocalMux                     309              4478   2314  FALL       1
I__120/I                               InMux                          0              4478   2314  FALL       1
I__120/O                               InMux                        217              4696   2314  FALL       1
rCycleCounter_3_LC_1_10_6/in1          LogicCell40_SEQ_MODE_1000      0              4696   2314  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_rep1_LC_4_11_0/lcout
Path End         : rDataCounter_1_LC_2_10_1/in1
Capture Clock    : rDataCounter_1_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 2350p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1810
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4731
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_rep1_LC_4_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__301/I                               LocalMux                       0              2921   2350  FALL       1
I__301/O                               LocalMux                     309              3230   2350  FALL       1
I__307/I                               InMux                          0              3230   2350  FALL       1
I__307/O                               InMux                        217              3447   2350  FALL       1
rState_0_rep1_RNIDN6N_LC_4_10_4/in0    LogicCell40_SEQ_MODE_0000      0              3447   2350  FALL       1
rState_0_rep1_RNIDN6N_LC_4_10_4/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2350  FALL       2
I__330/I                               Odrv4                          0              3833   2350  FALL       1
I__330/O                               Odrv4                        372              4205   2350  FALL       1
I__332/I                               LocalMux                       0              4205   2350  FALL       1
I__332/O                               LocalMux                     309              4513   2350  FALL       1
I__334/I                               InMux                          0              4513   2350  FALL       1
I__334/O                               InMux                        217              4731   2350  FALL       1
rDataCounter_1_LC_2_10_1/in1           LogicCell40_SEQ_MODE_1000      0              4731   2350  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_1_LC_2_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_3_LC_1_10_6/lcout
Path End         : rCycleCounter_7_LC_1_11_7/in1
Capture Clock    : rCycleCounter_7_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 2518p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1978
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4899
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_3_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1697  FALL       3
I__165/I                                  LocalMux                       0              2921   2209  FALL       1
I__165/O                                  LocalMux                     309              3230   2209  FALL       1
I__168/I                                  InMux                          0              3230   2209  FALL       1
I__168/O                                  InMux                        217              3447   2209  FALL       1
rCycleCounter_RNIEVAN1_0_LC_2_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
rCycleCounter_RNIEVAN1_0_LC_2_10_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__164/I                                  CascadeMux                     0              3714   2209  RISE       1
I__164/O                                  CascadeMux                     0              3714   2209  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/ltout  LogicCell40_SEQ_MODE_0000    309              4022   2518  RISE       1
I__159/I                                  CascadeMux                     0              4022   2518  RISE       1
I__159/O                                  CascadeMux                     0              4022   2518  RISE       1
rState_0_rep1_RNIDT874_LC_2_10_6/in2      LogicCell40_SEQ_MODE_0000      0              4022   2518  RISE       1
rState_0_rep1_RNIDT874_LC_2_10_6/lcout    LogicCell40_SEQ_MODE_0000    351              4373   2518  FALL       2
I__155/I                                  LocalMux                       0              4373   2518  FALL       1
I__155/O                                  LocalMux                     309              4682   2518  FALL       1
I__157/I                                  InMux                          0              4682   2518  FALL       1
I__157/O                                  InMux                        217              4899   2518  FALL       1
rCycleCounter_7_LC_1_11_7/in1             LogicCell40_SEQ_MODE_1000      0              4899   2518  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__377/I                                           ClkMux                         0              2073  RISE       1
I__377/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_7_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_3_LC_1_10_6/lcout
Path End         : rCycleCounter_4_LC_1_10_1/in3
Capture Clock    : rCycleCounter_4_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 2518p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             1978
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4899
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_3_LC_1_10_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1697  FALL       3
I__165/I                                  LocalMux                       0              2921   2209  FALL       1
I__165/O                                  LocalMux                     309              3230   2209  FALL       1
I__168/I                                  InMux                          0              3230   2209  FALL       1
I__168/O                                  InMux                        217              3447   2209  FALL       1
rCycleCounter_RNIEVAN1_0_LC_2_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
rCycleCounter_RNIEVAN1_0_LC_2_10_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__164/I                                  CascadeMux                     0              3714   2209  RISE       1
I__164/O                                  CascadeMux                     0              3714   2209  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/in2    LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
rCycleCounter_RNICFME3_0_LC_2_10_5/ltout  LogicCell40_SEQ_MODE_0000    309              4022   2518  RISE       1
I__159/I                                  CascadeMux                     0              4022   2518  RISE       1
I__159/O                                  CascadeMux                     0              4022   2518  RISE       1
rState_0_rep1_RNIDT874_LC_2_10_6/in2      LogicCell40_SEQ_MODE_0000      0              4022   2518  RISE       1
rState_0_rep1_RNIDT874_LC_2_10_6/lcout    LogicCell40_SEQ_MODE_0000    351              4373   2518  FALL       2
I__156/I                                  LocalMux                       0              4373   2518  FALL       1
I__156/O                                  LocalMux                     309              4682   2518  FALL       1
I__158/I                                  InMux                          0              4682   2518  FALL       1
I__158/O                                  InMux                        217              4899   2518  FALL       1
rCycleCounter_4_LC_1_10_1/in3             LogicCell40_SEQ_MODE_1000      0              4899   2518  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_rep1_LC_4_9_7/lcout
Path End         : rDataCounter_2_LC_2_10_3/in3
Capture Clock    : rDataCounter_2_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 2546p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2006
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4927
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_rep1_LC_4_9_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__224/I                                Odrv4                          0              2921   1978  FALL       1
I__224/O                                Odrv4                        372              3293   1978  FALL       1
I__229/I                                Span4Mux_s3_h                  0              3293   1978  FALL       1
I__229/O                                Span4Mux_s3_h                231              3525   1978  FALL       1
I__236/I                                LocalMux                       0              3525   1978  FALL       1
I__236/O                                LocalMux                     309              3833   1978  FALL       1
I__243/I                                InMux                          0              3833   1978  FALL       1
I__243/O                                InMux                        217              4051   1978  FALL       1
I__246/I                                CascadeMux                     0              4051   1978  FALL       1
I__246/O                                CascadeMux                     0              4051   1978  FALL       1
rState_0_rep1_RNIU3065_LC_2_10_0/in2    LogicCell40_SEQ_MODE_0000      0              4051   1978  FALL       1
rState_0_rep1_RNIU3065_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_0000    351              4401   2546  FALL       2
I__152/I                                LocalMux                       0              4401   2546  FALL       1
I__152/O                                LocalMux                     309              4710   2546  FALL       1
I__153/I                                InMux                          0              4710   2546  FALL       1
I__153/O                                InMux                        217              4927   2546  FALL       1
rDataCounter_2_LC_2_10_3/in3            LogicCell40_SEQ_MODE_1000      0              4927   2546  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_2_LC_2_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_rep1_LC_4_9_7/lcout
Path End         : rDataCounter_0_LC_2_10_7/in3
Capture Clock    : rDataCounter_0_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 2546p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2006
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4927
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_rep1_LC_4_9_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__224/I                                Odrv4                          0              2921   1978  FALL       1
I__224/O                                Odrv4                        372              3293   1978  FALL       1
I__229/I                                Span4Mux_s3_h                  0              3293   1978  FALL       1
I__229/O                                Span4Mux_s3_h                231              3525   1978  FALL       1
I__236/I                                LocalMux                       0              3525   1978  FALL       1
I__236/O                                LocalMux                     309              3833   1978  FALL       1
I__243/I                                InMux                          0              3833   1978  FALL       1
I__243/O                                InMux                        217              4051   1978  FALL       1
I__246/I                                CascadeMux                     0              4051   1978  FALL       1
I__246/O                                CascadeMux                     0              4051   1978  FALL       1
rState_0_rep1_RNIU3065_LC_2_10_0/in2    LogicCell40_SEQ_MODE_0000      0              4051   1978  FALL       1
rState_0_rep1_RNIU3065_LC_2_10_0/lcout  LogicCell40_SEQ_MODE_0000    351              4401   2546  FALL       2
I__152/I                                LocalMux                       0              4401   2546  FALL       1
I__152/O                                LocalMux                     309              4710   2546  FALL       1
I__154/I                                InMux                          0              4710   2546  FALL       1
I__154/O                                InMux                        217              4927   2546  FALL       1
rDataCounter_0_LC_2_10_7/in3            LogicCell40_SEQ_MODE_1000      0              4927   2546  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataCounter_0_LC_2_10_7/lcout
Path End         : rData_4_LC_2_11_0/ce
Capture Clock    : rData_4_LC_2_11_0/clk
Hold Constraint  : 0p
Path slack       : 2546p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2006
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4927
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataCounter_0_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__248/I                        LocalMux                       0              2921   2202  FALL       1
I__248/O                        LocalMux                     309              3230   2202  FALL       1
I__256/I                        InMux                          0              3230   2546  FALL       1
I__256/O                        InMux                        217              3447   2546  FALL       1
rData_RNO_0_4_LC_2_11_1/in3     LogicCell40_SEQ_MODE_0000      0              3447   2546  FALL       1
rData_RNO_0_4_LC_2_11_1/ltout   LogicCell40_SEQ_MODE_0000    267              3714   2546  RISE       1
I__145/I                        CascadeMux                     0              3714   2546  RISE       1
I__145/O                        CascadeMux                     0              3714   2546  RISE       1
rData_RNO_4_LC_2_11_2/in2       LogicCell40_SEQ_MODE_0000      0              3714   2546  RISE       1
rData_RNO_4_LC_2_11_2/lcout     LogicCell40_SEQ_MODE_0000    351              4065   2546  FALL       1
I__143/I                        LocalMux                       0              4065   2546  FALL       1
I__143/O                        LocalMux                     309              4373   2546  FALL       1
I__144/I                        CEMux                          0              4373   2546  FALL       1
I__144/O                        CEMux                        554              4927   2546  FALL       1
rData_4_LC_2_11_0/ce            LogicCell40_SEQ_MODE_1000      0              4927   2546  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__381/I                                           ClkMux                         0              2073  RISE       1
I__381/O                                           ClkMux                       309              2381  RISE       1
rData_4_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataCounter_0_LC_2_10_7/lcout
Path End         : rData_0_LC_1_8_3/ce
Capture Clock    : rData_0_LC_1_8_3/clk
Hold Constraint  : 0p
Path slack       : 2546p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2006
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4927
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataCounter_0_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__249/I                        LocalMux                       0              2921   2546  FALL       1
I__249/O                        LocalMux                     309              3230   2546  FALL       1
I__259/I                        InMux                          0              3230   2546  FALL       1
I__259/O                        InMux                        217              3447   2546  FALL       1
rData_RNO_0_0_LC_2_9_1/in3      LogicCell40_SEQ_MODE_0000      0              3447   2546  FALL       1
rData_RNO_0_0_LC_2_9_1/ltout    LogicCell40_SEQ_MODE_0000    267              3714   2546  RISE       1
I__134/I                        CascadeMux                     0              3714   2546  RISE       1
I__134/O                        CascadeMux                     0              3714   2546  RISE       1
rData_RNO_0_LC_2_9_2/in2        LogicCell40_SEQ_MODE_0000      0              3714   2546  RISE       1
rData_RNO_0_LC_2_9_2/lcout      LogicCell40_SEQ_MODE_0000    351              4065   2546  FALL       1
I__132/I                        LocalMux                       0              4065   2546  FALL       1
I__132/O                        LocalMux                     309              4373   2546  FALL       1
I__133/I                        CEMux                          0              4373   2546  FALL       1
I__133/O                        CEMux                        554              4927   2546  FALL       1
rData_0_LC_1_8_3/ce             LogicCell40_SEQ_MODE_1000      0              4927   2546  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__376/I                                           ClkMux                         0              2073  RISE       1
I__376/O                                           ClkMux                       309              2381  RISE       1
rData_0_LC_1_8_3/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_2_LC_1_10_5/lcout
Path End         : rCycleCounter_0_LC_4_10_1/in3
Capture Clock    : rCycleCounter_0_LC_4_10_1/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2041
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4962
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_2_LC_1_10_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       3
I__174/I                                 LocalMux                       0              2921   1641  FALL       1
I__174/O                                 LocalMux                     309              3230   1641  FALL       1
I__177/I                                 InMux                          0              3230   1641  FALL       1
I__177/O                                 InMux                        217              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__81/I                                  CascadeMux                     0              3714   1641  RISE       1
I__81/O                                  CascadeMux                     0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in2     LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__359/I                                 Odrv4                          0              4065   2581  FALL       1
I__359/O                                 Odrv4                        372              4436   2581  FALL       1
I__365/I                                 LocalMux                       0              4436   2581  FALL       1
I__365/O                                 LocalMux                     309              4745   2581  FALL       1
I__366/I                                 InMux                          0              4745   2581  FALL       1
I__366/O                                 InMux                        217              4962   2581  FALL       1
rCycleCounter_0_LC_4_10_1/in3            LogicCell40_SEQ_MODE_1000      0              4962   2581  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_2_LC_1_10_5/lcout
Path End         : rCycleCounter_1_LC_4_10_2/in0
Capture Clock    : rCycleCounter_1_LC_4_10_2/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2041
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4962
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_2_LC_1_10_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       3
I__174/I                                 LocalMux                       0              2921   1641  FALL       1
I__174/O                                 LocalMux                     309              3230   1641  FALL       1
I__177/I                                 InMux                          0              3230   1641  FALL       1
I__177/O                                 InMux                        217              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
rCycleCounter_RNIPHLR_2_LC_1_10_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__81/I                                  CascadeMux                     0              3714   1641  RISE       1
I__81/O                                  CascadeMux                     0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/in2     LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
rState_fast_RNIEUBD4_0_LC_1_10_4/lcout   LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__359/I                                 Odrv4                          0              4065   2581  FALL       1
I__359/O                                 Odrv4                        372              4436   2581  FALL       1
I__365/I                                 LocalMux                       0              4436   2581  FALL       1
I__365/O                                 LocalMux                     309              4745   2581  FALL       1
I__367/I                                 InMux                          0              4745   2581  FALL       1
I__367/O                                 InMux                        217              4962   2581  FALL       1
rCycleCounter_1_LC_4_10_2/in0            LogicCell40_SEQ_MODE_1000      0              4962   2581  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_1_LC_4_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_rep1_LC_4_9_7/lcout
Path End         : rCycleCounter_1_LC_4_10_2/ce
Capture Clock    : rCycleCounter_1_LC_4_10_2/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2048
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4969
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_rep1_LC_4_9_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__225/I                               LocalMux                       0              2921   2588  FALL       1
I__225/O                               LocalMux                     309              3230   2588  FALL       1
I__230/I                               InMux                          0              3230   2588  FALL       1
I__230/O                               InMux                        217              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL       8
I__319/I                               Odrv4                          0              3735   2588  FALL       1
I__319/O                               Odrv4                        372              4107   2588  FALL       1
I__320/I                               LocalMux                       0              4107   2588  FALL       1
I__320/O                               LocalMux                     309              4415   2588  FALL       1
I__322/I                               CEMux                          0              4415   2588  FALL       1
I__322/O                               CEMux                        554              4969   2588  FALL       1
rCycleCounter_1_LC_4_10_2/ce           LogicCell40_SEQ_MODE_1000      0              4969   2588  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_1_LC_4_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_rep1_LC_4_9_7/lcout
Path End         : rCycleCounter_0_LC_4_10_1/ce
Capture Clock    : rCycleCounter_0_LC_4_10_1/clk
Hold Constraint  : 0p
Path slack       : 2588p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2048
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 4969
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_rep1_LC_4_9_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__225/I                               LocalMux                       0              2921   2588  FALL       1
I__225/O                               LocalMux                     309              3230   2588  FALL       1
I__230/I                               InMux                          0              3230   2588  FALL       1
I__230/O                               InMux                        217              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL       8
I__319/I                               Odrv4                          0              3735   2588  FALL       1
I__319/O                               Odrv4                        372              4107   2588  FALL       1
I__320/I                               LocalMux                       0              4107   2588  FALL       1
I__320/O                               LocalMux                     309              4415   2588  FALL       1
I__322/I                               CEMux                          0              4415   2588  FALL       1
I__322/O                               CEMux                        554              4969   2588  FALL       1
rCycleCounter_0_LC_4_10_1/ce           LogicCell40_SEQ_MODE_1000      0              4969   2588  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_LC_4_11_1/lcout
Path End         : rData_3_LC_4_13_2/ce
Capture Clock    : rData_3_LC_4_13_2/clk
Hold Constraint  : 0p
Path slack       : 2686p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2146
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5067
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_LC_4_11_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__480/I                     LocalMux                       0              2921   2686  FALL       1
I__480/O                     LocalMux                     309              3230   2686  FALL       1
I__485/I                     InMux                          0              3230   2686  FALL       1
I__485/O                     InMux                        217              3447   2686  FALL       1
rData_RNO_3_LC_4_12_7/in0    LogicCell40_SEQ_MODE_0000      0              3447   2686  FALL       1
rData_RNO_3_LC_4_12_7/lcout  LogicCell40_SEQ_MODE_0000    386              3833   2686  FALL       1
I__540/I                     Odrv4                          0              3833   2686  FALL       1
I__540/O                     Odrv4                        372              4205   2686  FALL       1
I__541/I                     LocalMux                       0              4205   2686  FALL       1
I__541/O                     LocalMux                     309              4513   2686  FALL       1
I__542/I                     CEMux                          0              4513   2686  FALL       1
I__542/O                     CEMux                        554              5067   2686  FALL       1
rData_3_LC_4_13_2/ce         LogicCell40_SEQ_MODE_1000      0              5067   2686  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__389/I                                           ClkMux                         0              2073  RISE       1
I__389/O                                           ClkMux                       309              2381  RISE       1
rData_3_LC_4_13_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rDataCounter_0_LC_2_10_7/sr
Capture Clock    : rDataCounter_0_LC_2_10_7/clk
Hold Constraint  : 0p
Path slack       : 2905p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -197
--------------------------------------------   ---- 
End-of-path required time (ps)                 2184

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2168
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5089
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__448/I                               LocalMux                       0              2921   2251  FALL       1
I__448/O                               LocalMux                     309              3230   2251  FALL       1
I__450/I                               InMux                          0              3230   2251  FALL       1
I__450/O                               InMux                        217              3447   2251  FALL       1
rState_fast_RNIHNAF_0_LC_4_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
rState_fast_RNIHNAF_0_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       6
I__336/I                               Odrv4                          0              3735   2905  FALL       1
I__336/O                               Odrv4                        372              4107   2905  FALL       1
I__338/I                               Span4Mux_h                     0              4107   2905  FALL       1
I__338/O                               Span4Mux_h                   316              4422   2905  FALL       1
I__342/I                               LocalMux                       0              4422   2905  FALL       1
I__342/O                               LocalMux                     309              4731   2905  FALL       1
I__343/I                               SRMux                          0              4731   2905  FALL       1
I__343/O                               SRMux                        358              5089   2905  FALL       1
rDataCounter_0_LC_2_10_7/sr            LogicCell40_SEQ_MODE_1000      0              5089   2905  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rDataCounter_2_LC_2_10_3/sr
Capture Clock    : rDataCounter_2_LC_2_10_3/clk
Hold Constraint  : 0p
Path slack       : 2905p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -197
--------------------------------------------   ---- 
End-of-path required time (ps)                 2184

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2168
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5089
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__448/I                               LocalMux                       0              2921   2251  FALL       1
I__448/O                               LocalMux                     309              3230   2251  FALL       1
I__450/I                               InMux                          0              3230   2251  FALL       1
I__450/O                               InMux                        217              3447   2251  FALL       1
rState_fast_RNIHNAF_0_LC_4_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
rState_fast_RNIHNAF_0_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       6
I__336/I                               Odrv4                          0              3735   2905  FALL       1
I__336/O                               Odrv4                        372              4107   2905  FALL       1
I__338/I                               Span4Mux_h                     0              4107   2905  FALL       1
I__338/O                               Span4Mux_h                   316              4422   2905  FALL       1
I__342/I                               LocalMux                       0              4422   2905  FALL       1
I__342/O                               LocalMux                     309              4731   2905  FALL       1
I__343/I                               SRMux                          0              4731   2905  FALL       1
I__343/O                               SRMux                        358              5089   2905  FALL       1
rDataCounter_2_LC_2_10_3/sr            LogicCell40_SEQ_MODE_1000      0              5089   2905  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_2_LC_2_10_3/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_fast_0_LC_5_10_7/lcout
Path End         : rDataCounter_1_LC_2_10_1/sr
Capture Clock    : rDataCounter_1_LC_2_10_1/clk
Hold Constraint  : 0p
Path slack       : 2905p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -197
--------------------------------------------   ---- 
End-of-path required time (ps)                 2184

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2168
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5089
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_fast_0_LC_5_10_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__448/I                               LocalMux                       0              2921   2251  FALL       1
I__448/O                               LocalMux                     309              3230   2251  FALL       1
I__450/I                               InMux                          0              3230   2251  FALL       1
I__450/O                               InMux                        217              3447   2251  FALL       1
rState_fast_RNIHNAF_0_LC_4_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   2251  FALL       1
rState_fast_RNIHNAF_0_LC_4_10_3/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2251  FALL       6
I__336/I                               Odrv4                          0              3735   2905  FALL       1
I__336/O                               Odrv4                        372              4107   2905  FALL       1
I__338/I                               Span4Mux_h                     0              4107   2905  FALL       1
I__338/O                               Span4Mux_h                   316              4422   2905  FALL       1
I__342/I                               LocalMux                       0              4422   2905  FALL       1
I__342/O                               LocalMux                     309              4731   2905  FALL       1
I__343/I                               SRMux                          0              4731   2905  FALL       1
I__343/O                               SRMux                        358              5089   2905  FALL       1
rDataCounter_1_LC_2_10_1/sr            LogicCell40_SEQ_MODE_1000      0              5089   2905  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_1_LC_2_10_1/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_LC_4_11_3/lcout
Path End         : rData_7_LC_5_11_0/ce
Capture Clock    : rData_7_LC_5_11_0/clk
Hold Constraint  : 0p
Path slack       : 3023p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2483
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5404
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_LC_4_11_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      11
I__454/I                     LocalMux                       0              2921   1066  FALL       1
I__454/O                     LocalMux                     309              3230   1066  FALL       1
I__459/I                     InMux                          0              3230   3023  FALL       1
I__459/O                     InMux                        217              3447   3023  FALL       1
I__469/I                     CascadeMux                     0              3447   3023  FALL       1
I__469/O                     CascadeMux                     0              3447   3023  FALL       1
rData_RNO_7_LC_5_10_5/in2    LogicCell40_SEQ_MODE_0000      0              3447   3023  FALL       1
rData_RNO_7_LC_5_10_5/lcout  LogicCell40_SEQ_MODE_0000    351              3798   3023  FALL       1
I__368/I                     Odrv4                          0              3798   3023  FALL       1
I__368/O                     Odrv4                        372              4170   3023  FALL       1
I__369/I                     Span4Mux_v                     0              4170   3023  FALL       1
I__369/O                     Span4Mux_v                   372              4541   3023  FALL       1
I__370/I                     LocalMux                       0              4541   3023  FALL       1
I__370/O                     LocalMux                     309              4850   3023  FALL       1
I__371/I                     CEMux                          0              4850   3023  FALL       1
I__371/O                     CEMux                        554              5404   3023  FALL       1
rData_7_LC_5_11_0/ce         LogicCell40_SEQ_MODE_1000      0              5404   3023  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__388/I                                           ClkMux                         0              2073  RISE       1
I__388/O                                           ClkMux                       309              2381  RISE       1
rData_7_LC_5_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataCounter_0_LC_2_10_7/lcout
Path End         : rData_6_LC_2_12_6/ce
Capture Clock    : rData_6_LC_2_12_6/clk
Hold Constraint  : 0p
Path slack       : 3086p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2546
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5467
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataCounter_0_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__248/I                        LocalMux                       0              2921   2202  FALL       1
I__248/O                        LocalMux                     309              3230   2202  FALL       1
I__255/I                        InMux                          0              3230   3086  FALL       1
I__255/O                        InMux                        217              3447   3086  FALL       1
rData_RNO_0_6_LC_2_11_5/in3     LogicCell40_SEQ_MODE_0000      0              3447   3086  FALL       1
rData_RNO_0_6_LC_2_11_5/ltout   LogicCell40_SEQ_MODE_0000    267              3714   3086  RISE       1
I__222/I                        CascadeMux                     0              3714   3086  RISE       1
I__222/O                        CascadeMux                     0              3714   3086  RISE       1
rData_RNO_6_LC_2_11_6/in2       LogicCell40_SEQ_MODE_0000      0              3714   3086  RISE       1
rData_RNO_6_LC_2_11_6/lcout     LogicCell40_SEQ_MODE_0000    351              4065   3086  FALL       1
I__215/I                        Odrv12                         0              4065   3086  FALL       1
I__215/O                        Odrv12                       540              4605   3086  FALL       1
I__216/I                        LocalMux                       0              4605   3086  FALL       1
I__216/O                        LocalMux                     309              4913   3086  FALL       1
I__217/I                        CEMux                          0              4913   3086  FALL       1
I__217/O                        CEMux                        554              5467   3086  FALL       1
rData_6_LC_2_12_6/ce            LogicCell40_SEQ_MODE_1000      0              5467   3086  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__384/I                                           ClkMux                         0              2073  RISE       1
I__384/O                                           ClkMux                       309              2381  RISE       1
rData_6_LC_2_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataCounter_0_LC_2_10_7/lcout
Path End         : rData_1_LC_1_9_4/ce
Capture Clock    : rData_1_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 3121p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2581
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5502
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataCounter_0_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__249/I                        LocalMux                       0              2921   2546  FALL       1
I__249/O                        LocalMux                     309              3230   2546  FALL       1
I__258/I                        InMux                          0              3230   3121  FALL       1
I__258/O                        InMux                        217              3447   3121  FALL       1
rData_RNO_0_1_LC_2_9_3/in3      LogicCell40_SEQ_MODE_0000      0              3447   3121  FALL       1
rData_RNO_0_1_LC_2_9_3/ltout    LogicCell40_SEQ_MODE_0000    267              3714   3121  RISE       1
I__131/I                        CascadeMux                     0              3714   3121  RISE       1
I__131/O                        CascadeMux                     0              3714   3121  RISE       1
rData_RNO_1_LC_2_9_4/in2        LogicCell40_SEQ_MODE_0000      0              3714   3121  RISE       1
rData_RNO_1_LC_2_9_4/lcout      LogicCell40_SEQ_MODE_0000    351              4065   3121  FALL       1
I__127/I                        Odrv4                          0              4065   3121  FALL       1
I__127/O                        Odrv4                        372              4436   3121  FALL       1
I__128/I                        Span4Mux_s2_h                  0              4436   3121  FALL       1
I__128/O                        Span4Mux_s2_h                203              4640   3121  FALL       1
I__129/I                        LocalMux                       0              4640   3121  FALL       1
I__129/O                        LocalMux                     309              4948   3121  FALL       1
I__130/I                        CEMux                          0              4948   3121  FALL       1
I__130/O                        CEMux                        554              5502   3121  FALL       1
rData_1_LC_1_9_4/ce             LogicCell40_SEQ_MODE_1000      0              5502   3121  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__374/I                                           ClkMux                         0              2073  RISE       1
I__374/O                                           ClkMux                       309              2381  RISE       1
rData_1_LC_1_9_4/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_rep1_LC_4_9_7/lcout
Path End         : rCycleCounter_3_LC_1_10_6/ce
Capture Clock    : rCycleCounter_3_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 3241p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2701
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5622
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_rep1_LC_4_9_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__225/I                               LocalMux                       0              2921   2588  FALL       1
I__225/O                               LocalMux                     309              3230   2588  FALL       1
I__230/I                               InMux                          0              3230   2588  FALL       1
I__230/O                               InMux                        217              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL       8
I__319/I                               Odrv4                          0              3735   2588  FALL       1
I__319/O                               Odrv4                        372              4107   2588  FALL       1
I__321/I                               Span4Mux_s1_h                  0              4107   3240  FALL       1
I__321/O                               Span4Mux_s1_h                168              4275   3240  FALL       1
I__323/I                               Span4Mux_h                     0              4275   3240  FALL       1
I__323/O                               Span4Mux_h                   316              4591   3240  FALL       1
I__324/I                               Span4Mux_s1_h                  0              4591   3240  FALL       1
I__324/O                               Span4Mux_s1_h                168              4759   3240  FALL       1
I__326/I                               LocalMux                       0              4759   3240  FALL       1
I__326/O                               LocalMux                     309              5067   3240  FALL       1
I__328/I                               CEMux                          0              5067   3240  FALL       1
I__328/O                               CEMux                        554              5622   3240  FALL       1
rCycleCounter_3_LC_1_10_6/ce           LogicCell40_SEQ_MODE_1000      0              5622   3240  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_rep1_LC_4_9_7/lcout
Path End         : rCycleCounter_2_LC_1_10_5/ce
Capture Clock    : rCycleCounter_2_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 3241p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2701
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5622
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_rep1_LC_4_9_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__225/I                               LocalMux                       0              2921   2588  FALL       1
I__225/O                               LocalMux                     309              3230   2588  FALL       1
I__230/I                               InMux                          0              3230   2588  FALL       1
I__230/O                               InMux                        217              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL       8
I__319/I                               Odrv4                          0              3735   2588  FALL       1
I__319/O                               Odrv4                        372              4107   2588  FALL       1
I__321/I                               Span4Mux_s1_h                  0              4107   3240  FALL       1
I__321/O                               Span4Mux_s1_h                168              4275   3240  FALL       1
I__323/I                               Span4Mux_h                     0              4275   3240  FALL       1
I__323/O                               Span4Mux_h                   316              4591   3240  FALL       1
I__324/I                               Span4Mux_s1_h                  0              4591   3240  FALL       1
I__324/O                               Span4Mux_s1_h                168              4759   3240  FALL       1
I__326/I                               LocalMux                       0              4759   3240  FALL       1
I__326/O                               LocalMux                     309              5067   3240  FALL       1
I__328/I                               CEMux                          0              5067   3240  FALL       1
I__328/O                               CEMux                        554              5622   3240  FALL       1
rCycleCounter_2_LC_1_10_5/ce           LogicCell40_SEQ_MODE_1000      0              5622   3240  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_rep1_LC_4_9_7/lcout
Path End         : rCycleCounter_5_LC_1_10_2/ce
Capture Clock    : rCycleCounter_5_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 3241p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2701
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5622
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_rep1_LC_4_9_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__225/I                               LocalMux                       0              2921   2588  FALL       1
I__225/O                               LocalMux                     309              3230   2588  FALL       1
I__230/I                               InMux                          0              3230   2588  FALL       1
I__230/O                               InMux                        217              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL       8
I__319/I                               Odrv4                          0              3735   2588  FALL       1
I__319/O                               Odrv4                        372              4107   2588  FALL       1
I__321/I                               Span4Mux_s1_h                  0              4107   3240  FALL       1
I__321/O                               Span4Mux_s1_h                168              4275   3240  FALL       1
I__323/I                               Span4Mux_h                     0              4275   3240  FALL       1
I__323/O                               Span4Mux_h                   316              4591   3240  FALL       1
I__324/I                               Span4Mux_s1_h                  0              4591   3240  FALL       1
I__324/O                               Span4Mux_s1_h                168              4759   3240  FALL       1
I__326/I                               LocalMux                       0              4759   3240  FALL       1
I__326/O                               LocalMux                     309              5067   3240  FALL       1
I__328/I                               CEMux                          0              5067   3240  FALL       1
I__328/O                               CEMux                        554              5622   3240  FALL       1
rCycleCounter_5_LC_1_10_2/ce           LogicCell40_SEQ_MODE_1000      0              5622   3240  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_5_LC_1_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_rep1_LC_4_9_7/lcout
Path End         : rCycleCounter_4_LC_1_10_1/ce
Capture Clock    : rCycleCounter_4_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 3241p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2701
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5622
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_rep1_LC_4_9_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__225/I                               LocalMux                       0              2921   2588  FALL       1
I__225/O                               LocalMux                     309              3230   2588  FALL       1
I__230/I                               InMux                          0              3230   2588  FALL       1
I__230/O                               InMux                        217              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL       8
I__319/I                               Odrv4                          0              3735   2588  FALL       1
I__319/O                               Odrv4                        372              4107   2588  FALL       1
I__321/I                               Span4Mux_s1_h                  0              4107   3240  FALL       1
I__321/O                               Span4Mux_s1_h                168              4275   3240  FALL       1
I__323/I                               Span4Mux_h                     0              4275   3240  FALL       1
I__323/O                               Span4Mux_h                   316              4591   3240  FALL       1
I__324/I                               Span4Mux_s1_h                  0              4591   3240  FALL       1
I__324/O                               Span4Mux_s1_h                168              4759   3240  FALL       1
I__326/I                               LocalMux                       0              4759   3240  FALL       1
I__326/O                               LocalMux                     309              5067   3240  FALL       1
I__328/I                               CEMux                          0              5067   3240  FALL       1
I__328/O                               CEMux                        554              5622   3240  FALL       1
rCycleCounter_4_LC_1_10_1/ce           LogicCell40_SEQ_MODE_1000      0              5622   3240  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_4_LC_1_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_rep1_LC_4_9_7/lcout
Path End         : rCycleCounter_6_LC_1_10_0/ce
Capture Clock    : rCycleCounter_6_LC_1_10_0/clk
Hold Constraint  : 0p
Path slack       : 3241p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2701
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5622
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_rep1_LC_4_9_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__225/I                               LocalMux                       0              2921   2588  FALL       1
I__225/O                               LocalMux                     309              3230   2588  FALL       1
I__230/I                               InMux                          0              3230   2588  FALL       1
I__230/O                               InMux                        217              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL       8
I__319/I                               Odrv4                          0              3735   2588  FALL       1
I__319/O                               Odrv4                        372              4107   2588  FALL       1
I__321/I                               Span4Mux_s1_h                  0              4107   3240  FALL       1
I__321/O                               Span4Mux_s1_h                168              4275   3240  FALL       1
I__323/I                               Span4Mux_h                     0              4275   3240  FALL       1
I__323/O                               Span4Mux_h                   316              4591   3240  FALL       1
I__324/I                               Span4Mux_s1_h                  0              4591   3240  FALL       1
I__324/O                               Span4Mux_s1_h                168              4759   3240  FALL       1
I__326/I                               LocalMux                       0              4759   3240  FALL       1
I__326/O                               LocalMux                     309              5067   3240  FALL       1
I__328/I                               CEMux                          0              5067   3240  FALL       1
I__328/O                               CEMux                        554              5622   3240  FALL       1
rCycleCounter_6_LC_1_10_0/ce           LogicCell40_SEQ_MODE_1000      0              5622   3240  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_6_LC_1_10_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_1_rep1_LC_4_9_7/lcout
Path End         : rCycleCounter_7_LC_1_11_7/ce
Capture Clock    : rCycleCounter_7_LC_1_11_7/clk
Hold Constraint  : 0p
Path slack       : 3444p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2904
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5825
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_1_rep1_LC_4_9_7/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__225/I                               LocalMux                       0              2921   2588  FALL       1
I__225/O                               LocalMux                     309              3230   2588  FALL       1
I__230/I                               InMux                          0              3230   2588  FALL       1
I__230/O                               InMux                        217              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   2588  FALL       1
rState_0_rep1_RNIJOJB_LC_4_10_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   2588  FALL       8
I__319/I                               Odrv4                          0              3735   2588  FALL       1
I__319/O                               Odrv4                        372              4107   2588  FALL       1
I__321/I                               Span4Mux_s1_h                  0              4107   3240  FALL       1
I__321/O                               Span4Mux_s1_h                168              4275   3240  FALL       1
I__323/I                               Span4Mux_h                     0              4275   3240  FALL       1
I__323/O                               Span4Mux_h                   316              4591   3240  FALL       1
I__325/I                               Span4Mux_v                     0              4591   3444  FALL       1
I__325/O                               Span4Mux_v                   372              4962   3444  FALL       1
I__327/I                               LocalMux                       0              4962   3444  FALL       1
I__327/O                               LocalMux                     309              5271   3444  FALL       1
I__329/I                               CEMux                          0              5271   3444  FALL       1
I__329/O                               CEMux                        554              5825   3444  FALL       1
rCycleCounter_7_LC_1_11_7/ce           LogicCell40_SEQ_MODE_1000      0              5825   3444  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__377/I                                           ClkMux                         0              2073  RISE       1
I__377/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_7_LC_1_11_7/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataCounter_0_LC_2_10_7/lcout
Path End         : rData_5_LC_1_12_5/ce
Capture Clock    : rData_5_LC_1_12_5/clk
Hold Constraint  : 0p
Path slack       : 3458p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2918
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5839
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__378/I                                           ClkMux                         0              2073  RISE       1
I__378/O                                           ClkMux                       309              2381  RISE       1
rDataCounter_0_LC_2_10_7/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataCounter_0_LC_2_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      10
I__248/I                        LocalMux                       0              2921   2202  FALL       1
I__248/O                        LocalMux                     309              3230   2202  FALL       1
I__254/I                        InMux                          0              3230   3458  FALL       1
I__254/O                        InMux                        217              3447   3458  FALL       1
rData_RNO_0_5_LC_2_11_3/in3     LogicCell40_SEQ_MODE_0000      0              3447   3458  FALL       1
rData_RNO_0_5_LC_2_11_3/ltout   LogicCell40_SEQ_MODE_0000    267              3714   3458  RISE       1
I__142/I                        CascadeMux                     0              3714   3458  RISE       1
I__142/O                        CascadeMux                     0              3714   3458  RISE       1
rData_RNO_5_LC_2_11_4/in2       LogicCell40_SEQ_MODE_0000      0              3714   3458  RISE       1
rData_RNO_5_LC_2_11_4/lcout     LogicCell40_SEQ_MODE_0000    351              4065   3458  FALL       1
I__137/I                        Odrv4                          0              4065   3458  FALL       1
I__137/O                        Odrv4                        372              4436   3458  FALL       1
I__138/I                        Span4Mux_s1_h                  0              4436   3458  FALL       1
I__138/O                        Span4Mux_s1_h                168              4605   3458  FALL       1
I__139/I                        Span4Mux_v                     0              4605   3458  FALL       1
I__139/O                        Span4Mux_v                   372              4976   3458  FALL       1
I__140/I                        LocalMux                       0              4976   3458  FALL       1
I__140/O                        LocalMux                     309              5285   3458  FALL       1
I__141/I                        CEMux                          0              5285   3458  FALL       1
I__141/O                        CEMux                        554              5839   3458  FALL       1
rData_5_LC_1_12_5/ce            LogicCell40_SEQ_MODE_1000      0              5839   3458  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__380/I                                           ClkMux                         0              2073  RISE       1
I__380/O                                           ClkMux                       309              2381  RISE       1
rData_5_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rState_0_rep1_LC_4_11_0/lcout
Path End         : rData_2_LC_1_13_7/ce
Capture Clock    : rData_2_LC_1_13_7/clk
Hold Constraint  : 0p
Path slack       : 3486p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             2946
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 5867
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rState_0_rep1_LC_4_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__300/I                       Odrv4                          0              2921   2911  FALL       1
I__300/O                       Odrv4                        372              3293   2911  FALL       1
I__305/I                       Span4Mux_s3_h                  0              3293   3486  FALL       1
I__305/O                       Span4Mux_s3_h                231              3525   3486  FALL       1
I__311/I                       LocalMux                       0              3525   3486  FALL       1
I__311/O                       LocalMux                     309              3833   3486  FALL       1
I__315/I                       InMux                          0              3833   3486  FALL       1
I__315/O                       InMux                        217              4051   3486  FALL       1
rData_RNO_2_LC_2_13_4/in1      LogicCell40_SEQ_MODE_0000      0              4051   3486  FALL       1
rData_RNO_2_LC_2_13_4/lcout    LogicCell40_SEQ_MODE_0000    379              4429   3486  FALL       1
I__193/I                       Odrv4                          0              4429   3486  FALL       1
I__193/O                       Odrv4                        372              4801   3486  FALL       1
I__194/I                       Span4Mux_s2_h                  0              4801   3486  FALL       1
I__194/O                       Span4Mux_s2_h                203              5004   3486  FALL       1
I__195/I                       LocalMux                       0              5004   3486  FALL       1
I__195/O                       LocalMux                     309              5313   3486  FALL       1
I__196/I                       CEMux                          0              5313   3486  FALL       1
I__196/O                       CEMux                        554              5867   3486  FALL       1
rData_2_LC_1_13_7/ce           LogicCell40_SEQ_MODE_1000      0              5867   3486  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__383/I                                           ClkMux                         0              2073  RISE       1
I__383/O                                           ClkMux                       309              2381  RISE       1
rData_2_LC_1_13_7/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rCycleCounter_0_LC_4_10_1/lcout
Path End         : rCycleCounter_1_LC_4_10_2/in1
Capture Clock    : rCycleCounter_1_LC_4_10_2/clk
Hold Constraint  : 0p
Path slack       : 3717p

Capture Clock Arrival Time (uartRx|iClk:R#1)      0
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
--------------------------------------------   ---- 
End-of-path required time (ps)                 2381

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             3177
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 6098
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_0_LC_4_10_1/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rCycleCounter_0_LC_4_10_1/lcout                  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__180/I                                         Odrv4                          0              2921   2637  FALL       1
I__180/O                                         Odrv4                        372              3293   2637  FALL       1
I__183/I                                         Span4Mux_v                     0              3293   2791  FALL       1
I__183/O                                         Span4Mux_v                   372              3665   2791  FALL       1
I__187/I                                         LocalMux                       0              3665   2791  FALL       1
I__187/O                                         LocalMux                     309              3973   2791  FALL       1
I__188/I                                         InMux                          0              3973   2791  FALL       1
I__188/O                                         InMux                        217              4191   2791  FALL       1
I__189/I                                         CascadeMux                     0              4191   2791  FALL       1
I__189/O                                         CascadeMux                     0              4191   2791  FALL       1
rCycleCounter_cry_c_0_LC_1_11_0/in2              LogicCell40_SEQ_MODE_0000      0              4191   2791  FALL       1
rCycleCounter_cry_c_0_LC_1_11_0/carryout         LogicCell40_SEQ_MODE_0000    133              4324   2791  FALL       2
I__124/I                                         InMux                          0              4324   3717  FALL       1
I__124/O                                         InMux                        217              4541   3717  FALL       1
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/in3    LogicCell40_SEQ_MODE_0000      0              4541   3717  FALL       1
rCycleCounter_cry_0_THRU_LUT4_0_LC_1_11_1/lcout  LogicCell40_SEQ_MODE_0000    288              4829   3717  FALL       1
I__353/I                                         Odrv4                          0              4829   3717  FALL       1
I__353/O                                         Odrv4                        372              5201   3717  FALL       1
I__354/I                                         Span4Mux_v                     0              5201   3717  FALL       1
I__354/O                                         Span4Mux_v                   372              5572   3717  FALL       1
I__355/I                                         LocalMux                       0              5572   3717  FALL       1
I__355/O                                         LocalMux                     309              5881   3717  FALL       1
I__356/I                                         InMux                          0              5881   3717  FALL       1
I__356/O                                         InMux                        217              6098   3717  FALL       1
rCycleCounter_1_LC_4_10_2/in1                    LogicCell40_SEQ_MODE_1000      0              6098   3717  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__385/I                                           ClkMux                         0              2073  RISE       1
I__385/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_1_LC_4_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_0_LC_1_8_3/in3
Capture Clock    : rData_0_LC_1_8_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2242
---------------------------------------   ---- 
End-of-path arrival time (ps)             2242
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__397/I                          LocalMux                       0              1716   +INF  FALL       1
I__397/O                          LocalMux                     309              2025   +INF  FALL       1
I__404/I                          InMux                          0              2025   +INF  FALL       1
I__404/O                          InMux                        217              2242   +INF  FALL       1
rData_0_LC_1_8_3/in3              LogicCell40_SEQ_MODE_1000      0              2242   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__376/I                                           ClkMux                         0              2073  RISE       1
I__376/O                                           ClkMux                       309              2381  RISE       1
rData_0_LC_1_8_3/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_1_LC_1_9_4/in3
Capture Clock    : rData_1_LC_1_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2564
---------------------------------------   ---- 
End-of-path arrival time (ps)             2564
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__393/I                          Odrv4                          0               923   +INF  FALL       1
I__393/O                          Odrv4                        372              1295   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1295   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1666   +INF  FALL       1
I__398/I                          Span4Mux_v                     0              1666   +INF  FALL       1
I__398/O                          Span4Mux_v                   372              2038   +INF  FALL       1
I__405/I                          LocalMux                       0              2038   +INF  FALL       1
I__405/O                          LocalMux                     309              2347   +INF  FALL       1
I__415/I                          InMux                          0              2347   +INF  FALL       1
I__415/O                          InMux                        217              2564   +INF  FALL       1
rData_1_LC_1_9_4/in3              LogicCell40_SEQ_MODE_1000      0              2564   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__374/I                                           ClkMux                         0              2073  RISE       1
I__374/O                                           ClkMux                       309              2381  RISE       1
rData_1_LC_1_9_4/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_7_LC_5_11_0/lcout
Path End         : oData[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5406
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8327
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__388/I                                           ClkMux                         0              2073  RISE       1
I__388/O                                           ClkMux                       309              2381  RISE       1
rData_7_LC_5_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_7_LC_5_11_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__390/I                           Odrv12                         0              2921   +INF  RISE       1
I__390/O                           Odrv12                       491              3412   +INF  RISE       1
I__391/I                           LocalMux                       0              3412   +INF  RISE       1
I__391/O                           LocalMux                     330              3742   +INF  RISE       1
I__392/I                           IoInMux                        0              3742   +INF  RISE       1
I__392/O                           IoInMux                      259              4001   +INF  RISE       1
oData_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
oData_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
oData_obuf_7_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
oData_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
oData[7]                           uartRx                         0              8327   +INF  FALL       1


++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rDataReady_LC_5_9_3/lcout
Path End         : oDataReady
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5784
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8705
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__382/I                                           ClkMux                         0              2073  RISE       1
I__382/O                                           ClkMux                       309              2381  RISE       1
rDataReady_LC_5_9_3/clk                            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rDataReady_LC_5_9_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__534/I                              Odrv4                          0              2921   +INF  RISE       1
I__534/O                              Odrv4                        351              3272   +INF  RISE       1
I__536/I                              Span4Mux_s3_h                  0              3272   +INF  RISE       1
I__536/O                              Span4Mux_s3_h                231              3503   +INF  RISE       1
I__537/I                              IoSpan4Mux                     0              3503   +INF  RISE       1
I__537/O                              IoSpan4Mux                   288              3791   +INF  RISE       1
I__538/I                              LocalMux                       0              3791   +INF  RISE       1
I__538/O                              LocalMux                     330              4121   +INF  RISE       1
I__539/I                              IoInMux                        0              4121   +INF  RISE       1
I__539/O                              IoInMux                      259              4380   +INF  RISE       1
oDataReady_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4380   +INF  RISE       1
oDataReady_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6617   +INF  FALL       1
oDataReady_obuf_iopad/DIN             IO_PAD                         0              6617   +INF  FALL       1
oDataReady_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8705   +INF  FALL       1
oDataReady                            uartRx                         0              8705   +INF  FALL       1


++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_3_LC_4_13_2/lcout
Path End         : oData[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5406
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8327
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__389/I                                           ClkMux                         0              2073  RISE       1
I__389/O                                           ClkMux                       309              2381  RISE       1
rData_3_LC_4_13_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_3_LC_4_13_2/lcout            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__543/I                           Odrv12                         0              2921   +INF  RISE       1
I__543/O                           Odrv12                       491              3412   +INF  RISE       1
I__544/I                           LocalMux                       0              3412   +INF  RISE       1
I__544/O                           LocalMux                     330              3742   +INF  RISE       1
I__545/I                           IoInMux                        0              3742   +INF  RISE       1
I__545/O                           IoInMux                      259              4001   +INF  RISE       1
oData_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
oData_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
oData_obuf_3_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
oData_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
oData[3]                           uartRx                         0              8327   +INF  FALL       1


++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_6_LC_2_12_6/lcout
Path End         : oData[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5469
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8390
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__384/I                                           ClkMux                         0              2073  RISE       1
I__384/O                                           ClkMux                       309              2381  RISE       1
rData_6_LC_2_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_6_LC_2_12_6/lcout            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__218/I                           Odrv4                          0              2921   +INF  RISE       1
I__218/O                           Odrv4                        351              3272   +INF  RISE       1
I__219/I                           Span4Mux_s1_v                  0              3272   +INF  RISE       1
I__219/O                           Span4Mux_s1_v                203              3475   +INF  RISE       1
I__220/I                           LocalMux                       0              3475   +INF  RISE       1
I__220/O                           LocalMux                     330              3805   +INF  RISE       1
I__221/I                           IoInMux                        0              3805   +INF  RISE       1
I__221/O                           IoInMux                      259              4065   +INF  RISE       1
oData_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4065   +INF  RISE       1
oData_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6302   +INF  FALL       1
oData_obuf_6_iopad/DIN             IO_PAD                         0              6302   +INF  FALL       1
oData_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              8390   +INF  FALL       1
oData[6]                           uartRx                         0              8390   +INF  FALL       1


++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_4_LC_2_11_0/lcout
Path End         : oData[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             6079
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 9000
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__381/I                                           ClkMux                         0              2073  RISE       1
I__381/O                                           ClkMux                       309              2381  RISE       1
rData_4_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_4_LC_2_11_0/lcout            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__146/I                           Odrv4                          0              2921   +INF  RISE       1
I__146/O                           Odrv4                        351              3272   +INF  RISE       1
I__147/I                           Span4Mux_v                     0              3272   +INF  RISE       1
I__147/O                           Span4Mux_v                   351              3623   +INF  RISE       1
I__148/I                           Span4Mux_s1_h                  0              3623   +INF  RISE       1
I__148/O                           Span4Mux_s1_h                175              3798   +INF  RISE       1
I__149/I                           IoSpan4Mux                     0              3798   +INF  RISE       1
I__149/O                           IoSpan4Mux                   288              4086   +INF  RISE       1
I__150/I                           LocalMux                       0              4086   +INF  RISE       1
I__150/O                           LocalMux                     330              4415   +INF  RISE       1
I__151/I                           IoInMux                        0              4415   +INF  RISE       1
I__151/O                           IoInMux                      259              4675   +INF  RISE       1
oData_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4675   +INF  RISE       1
oData_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6912   +INF  FALL       1
oData_obuf_4_iopad/DIN             IO_PAD                         0              6912   +INF  FALL       1
oData_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              9000   +INF  FALL       1
oData[4]                           uartRx                         0              9000   +INF  FALL       1


++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_2_LC_1_13_7/lcout
Path End         : oData[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4915
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7836
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__383/I                                           ClkMux                         0              2073  RISE       1
I__383/O                                           ClkMux                       309              2381  RISE       1
rData_2_LC_1_13_7/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_2_LC_1_13_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__135/I                           LocalMux                       0              2921   +INF  RISE       1
I__135/O                           LocalMux                     330              3251   +INF  RISE       1
I__136/I                           IoInMux                        0              3251   +INF  RISE       1
I__136/O                           IoInMux                      259              3510   +INF  RISE       1
oData_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
oData_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
oData_obuf_2_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
oData_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
oData[2]                           uartRx                         0              7836   +INF  FALL       1


++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_5_LC_1_12_5/lcout
Path End         : oData[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             5406
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 8327
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__380/I                                           ClkMux                         0              2073  RISE       1
I__380/O                                           ClkMux                       309              2381  RISE       1
rData_5_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_5_LC_1_12_5/lcout            LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__84/I                            Odrv12                         0              2921   +INF  RISE       1
I__84/O                            Odrv12                       491              3412   +INF  RISE       1
I__85/I                            LocalMux                       0              3412   +INF  RISE       1
I__85/O                            LocalMux                     330              3742   +INF  RISE       1
I__86/I                            IoInMux                        0              3742   +INF  RISE       1
I__86/O                            IoInMux                      259              4001   +INF  RISE       1
oData_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4001   +INF  RISE       1
oData_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6239   +INF  FALL       1
oData_obuf_5_iopad/DIN             IO_PAD                         0              6239   +INF  FALL       1
oData_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              8327   +INF  FALL       1
oData[5]                           uartRx                         0              8327   +INF  FALL       1


++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_1_LC_1_9_4/lcout
Path End         : oData[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4915
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7836
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__374/I                                           ClkMux                         0              2073  RISE       1
I__374/O                                           ClkMux                       309              2381  RISE       1
rData_1_LC_1_9_4/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_1_LC_1_9_4/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__82/I                            LocalMux                       0              2921   +INF  RISE       1
I__82/O                            LocalMux                     330              3251   +INF  RISE       1
I__83/I                            IoInMux                        0              3251   +INF  RISE       1
I__83/O                            IoInMux                      259              3510   +INF  RISE       1
oData_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
oData_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
oData_obuf_1_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
oData_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
oData[1]                           uartRx                         0              7836   +INF  FALL       1


++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rData_0_LC_1_8_3/lcout
Path End         : oData[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (uartRx|iClk:R#1)      0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2381
+ Clock To Q                                   540
+ Data Path Delay                             4915
-------------------------------------------   ---- 
End-of-path arrival time (ps)                 7836
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__376/I                                           ClkMux                         0              2073  RISE       1
I__376/O                                           ClkMux                       309              2381  RISE       1
rData_0_LC_1_8_3/clk                               LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rData_0_LC_1_8_3/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       1
I__78/I                            LocalMux                       0              2921   +INF  RISE       1
I__78/O                            LocalMux                     330              3251   +INF  RISE       1
I__79/I                            IoInMux                        0              3251   +INF  RISE       1
I__79/O                            IoInMux                      259              3510   +INF  RISE       1
oData_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3510   +INF  RISE       1
oData_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5748   +INF  FALL       1
oData_obuf_0_iopad/DIN             IO_PAD                         0              5748   +INF  FALL       1
oData_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              7836   +INF  FALL       1
oData[0]                           uartRx                         0              7836   +INF  FALL       1


++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_4_LC_2_11_0/in0
Capture Clock    : rData_4_LC_2_11_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__394/I                          Odrv12                         0               973   +INF  FALL       1
I__394/O                          Odrv12                       540              1513   +INF  FALL       1
I__396/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__401/I                          LocalMux                       0              2053   +INF  FALL       1
I__401/O                          LocalMux                     309              2362   +INF  FALL       1
I__412/I                          InMux                          0              2362   +INF  FALL       1
I__412/O                          InMux                        217              2579   +INF  FALL       1
rData_4_LC_2_11_0/in0             LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__381/I                                           ClkMux                         0              2073  RISE       1
I__381/O                                           ClkMux                       309              2381  RISE       1
rData_4_LC_2_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_2_LC_1_13_7/in0
Capture Clock    : rData_2_LC_1_13_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2978
---------------------------------------   ---- 
End-of-path arrival time (ps)             2978
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__394/I                          Odrv12                         0               923   +INF  FALL       1
I__394/O                          Odrv12                       540              1463   +INF  FALL       1
I__396/I                          Span12Mux_v                    0              1463   +INF  FALL       1
I__396/O                          Span12Mux_v                  540              2003   +INF  FALL       1
I__402/I                          Sp12to4                        0              2003   +INF  FALL       1
I__402/O                          Sp12to4                      449              2452   +INF  FALL       1
I__413/I                          LocalMux                       0              2452   +INF  FALL       1
I__413/O                          LocalMux                     309              2760   +INF  FALL       1
I__426/I                          InMux                          0              2760   +INF  FALL       1
I__426/O                          InMux                        217              2978   +INF  FALL       1
rData_2_LC_1_13_7/in0             LogicCell40_SEQ_MODE_1000      0              2978   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__383/I                                           ClkMux                         0              2073  RISE       1
I__383/O                                           ClkMux                       309              2381  RISE       1
rData_2_LC_1_13_7/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rCycleCounter_2_LC_1_10_5/in0
Capture Clock    : rCycleCounter_2_LC_1_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2614
---------------------------------------   ---- 
End-of-path arrival time (ps)             2614
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__398/I                          Span4Mux_v                     0              1716   +INF  FALL       1
I__398/O                          Span4Mux_v                   372              2088   +INF  FALL       1
I__406/I                          LocalMux                       0              2088   +INF  FALL       1
I__406/O                          LocalMux                     309              2397   +INF  FALL       1
I__416/I                          InMux                          0              2397   +INF  FALL       1
I__416/O                          InMux                        217              2614   +INF  FALL       1
rCycleCounter_2_LC_1_10_5/in0     LogicCell40_SEQ_MODE_1000      0              2614   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_2_LC_1_10_5/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rState_1_rep1_LC_4_9_7/in0
Capture Clock    : rState_1_rep1_LC_4_9_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2930
---------------------------------------   ---- 
End-of-path arrival time (ps)             2930
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1716   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              2032   +INF  FALL       1
I__409/I                          Span4Mux_v                     0              2032   +INF  FALL       1
I__409/O                          Span4Mux_v                   372              2404   +INF  FALL       1
I__421/I                          LocalMux                       0              2404   +INF  FALL       1
I__421/O                          LocalMux                     309              2712   +INF  FALL       1
I__430/I                          InMux                          0              2712   +INF  FALL       1
I__430/O                          InMux                        217              2930   +INF  FALL       1
rState_1_rep1_LC_4_9_7/in0        LogicCell40_SEQ_MODE_1000      0              2930   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__379/I                                           ClkMux                         0              2073  RISE       1
I__379/O                                           ClkMux                       309              2381  RISE       1
rState_1_rep1_LC_4_9_7/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rState_0_LC_4_11_1/in2
Capture Clock    : rState_0_LC_4_11_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2880
---------------------------------------   ---- 
End-of-path arrival time (ps)             2880
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__393/I                          Odrv4                          0               923   +INF  FALL       1
I__393/O                          Odrv4                        372              1295   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1295   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1666   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1666   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              1982   +INF  FALL       1
I__409/I                          Span4Mux_v                     0              1982   +INF  FALL       1
I__409/O                          Span4Mux_v                   372              2354   +INF  FALL       1
I__422/I                          LocalMux                       0              2354   +INF  FALL       1
I__422/O                          LocalMux                     309              2662   +INF  FALL       1
I__431/I                          InMux                          0              2662   +INF  FALL       1
I__431/O                          InMux                        217              2880   +INF  FALL       1
I__438/I                          CascadeMux                     0              2880   +INF  FALL       1
I__438/O                          CascadeMux                     0              2880   +INF  FALL       1
rState_0_LC_4_11_1/in2            LogicCell40_SEQ_MODE_1000      0              2880   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_LC_4_11_1/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_6_LC_2_12_6/in3
Capture Clock    : rData_6_LC_2_12_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2579
---------------------------------------   ---- 
End-of-path arrival time (ps)             2579
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__394/I                          Odrv12                         0               973   +INF  FALL       1
I__394/O                          Odrv12                       540              1513   +INF  FALL       1
I__396/I                          Span12Mux_v                    0              1513   +INF  FALL       1
I__396/O                          Span12Mux_v                  540              2053   +INF  FALL       1
I__403/I                          LocalMux                       0              2053   +INF  FALL       1
I__403/O                          LocalMux                     309              2362   +INF  FALL       1
I__414/I                          InMux                          0              2362   +INF  FALL       1
I__414/O                          InMux                        217              2579   +INF  FALL       1
rData_6_LC_2_12_6/in3             LogicCell40_SEQ_MODE_1000      0              2579   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__384/I                                           ClkMux                         0              2073  RISE       1
I__384/O                                           ClkMux                       309              2381  RISE       1
rData_6_LC_2_12_6/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rCycleCounter_3_LC_1_10_6/in2
Capture Clock    : rCycleCounter_3_LC_1_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2614
---------------------------------------   ---- 
End-of-path arrival time (ps)             2614
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__398/I                          Span4Mux_v                     0              1716   +INF  FALL       1
I__398/O                          Span4Mux_v                   372              2088   +INF  FALL       1
I__407/I                          LocalMux                       0              2088   +INF  FALL       1
I__407/O                          LocalMux                     309              2397   +INF  FALL       1
I__417/I                          InMux                          0              2397   +INF  FALL       1
I__417/O                          InMux                        217              2614   +INF  FALL       1
I__427/I                          CascadeMux                     0              2614   +INF  FALL       1
I__427/O                          CascadeMux                     0              2614   +INF  FALL       1
rCycleCounter_3_LC_1_10_6/in2     LogicCell40_SEQ_MODE_1000      0              2614   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_3_LC_1_10_6/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rCycleCounter_5_LC_1_10_2/in2
Capture Clock    : rCycleCounter_5_LC_1_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2564
---------------------------------------   ---- 
End-of-path arrival time (ps)             2564
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__393/I                          Odrv4                          0               923   +INF  FALL       1
I__393/O                          Odrv4                        372              1295   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1295   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1666   +INF  FALL       1
I__398/I                          Span4Mux_v                     0              1666   +INF  FALL       1
I__398/O                          Span4Mux_v                   372              2038   +INF  FALL       1
I__407/I                          LocalMux                       0              2038   +INF  FALL       1
I__407/O                          LocalMux                     309              2347   +INF  FALL       1
I__418/I                          InMux                          0              2347   +INF  FALL       1
I__418/O                          InMux                        217              2564   +INF  FALL       1
I__428/I                          CascadeMux                     0              2564   +INF  FALL       1
I__428/O                          CascadeMux                     0              2564   +INF  FALL       1
rCycleCounter_5_LC_1_10_2/in2     LogicCell40_SEQ_MODE_1000      0              2564   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_5_LC_1_10_2/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_5_LC_1_12_5/in3
Capture Clock    : rData_5_LC_1_12_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2614
---------------------------------------   ---- 
End-of-path arrival time (ps)             2614
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__398/I                          Span4Mux_v                     0              1716   +INF  FALL       1
I__398/O                          Span4Mux_v                   372              2088   +INF  FALL       1
I__408/I                          LocalMux                       0              2088   +INF  FALL       1
I__408/O                          LocalMux                     309              2397   +INF  FALL       1
I__420/I                          InMux                          0              2397   +INF  FALL       1
I__420/O                          InMux                        217              2614   +INF  FALL       1
rData_5_LC_1_12_5/in3             LogicCell40_SEQ_MODE_1000      0              2614   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__380/I                                           ClkMux                         0              2073  RISE       1
I__380/O                                           ClkMux                       309              2381  RISE       1
rData_5_LC_1_12_5/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rState_fast_0_LC_5_10_7/in1
Capture Clock    : rState_fast_0_LC_5_10_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2930
---------------------------------------   ---- 
End-of-path arrival time (ps)             2930
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1716   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              2032   +INF  FALL       1
I__410/I                          Span4Mux_v                     0              2032   +INF  FALL       1
I__410/O                          Span4Mux_v                   372              2404   +INF  FALL       1
I__425/I                          LocalMux                       0              2404   +INF  FALL       1
I__425/O                          LocalMux                     309              2712   +INF  FALL       1
I__436/I                          InMux                          0              2712   +INF  FALL       1
I__436/O                          InMux                        217              2930   +INF  FALL       1
rState_fast_0_LC_5_10_7/in1       LogicCell40_SEQ_MODE_1000      0              2930   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_0_LC_5_10_7/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rState_fast_1_LC_5_10_6/in2
Capture Clock    : rState_fast_1_LC_5_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2880
---------------------------------------   ---- 
End-of-path arrival time (ps)             2880
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__393/I                          Odrv4                          0               923   +INF  FALL       1
I__393/O                          Odrv4                        372              1295   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1295   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1666   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1666   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              1982   +INF  FALL       1
I__410/I                          Span4Mux_v                     0              1982   +INF  FALL       1
I__410/O                          Span4Mux_v                   372              2354   +INF  FALL       1
I__425/I                          LocalMux                       0              2354   +INF  FALL       1
I__425/O                          LocalMux                     309              2662   +INF  FALL       1
I__437/I                          InMux                          0              2662   +INF  FALL       1
I__437/O                          InMux                        217              2880   +INF  FALL       1
I__441/I                          CascadeMux                     0              2880   +INF  FALL       1
I__441/O                          CascadeMux                     0              2880   +INF  FALL       1
rState_fast_1_LC_5_10_6/in2       LogicCell40_SEQ_MODE_1000      0              2880   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__387/I                                           ClkMux                         0              2073  RISE       1
I__387/O                                           ClkMux                       309              2381  RISE       1
rState_fast_1_LC_5_10_6/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rCycleCounter_6_LC_1_10_0/in2
Capture Clock    : rCycleCounter_6_LC_1_10_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2614
---------------------------------------   ---- 
End-of-path arrival time (ps)             2614
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__398/I                          Span4Mux_v                     0              1716   +INF  FALL       1
I__398/O                          Span4Mux_v                   372              2088   +INF  FALL       1
I__407/I                          LocalMux                       0              2088   +INF  FALL       1
I__407/O                          LocalMux                     309              2397   +INF  FALL       1
I__419/I                          InMux                          0              2397   +INF  FALL       1
I__419/O                          InMux                        217              2614   +INF  FALL       1
I__429/I                          CascadeMux                     0              2614   +INF  FALL       1
I__429/O                          CascadeMux                     0              2614   +INF  FALL       1
rCycleCounter_6_LC_1_10_0/in2     LogicCell40_SEQ_MODE_1000      0              2614   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__375/I                                           ClkMux                         0              2073  RISE       1
I__375/O                                           ClkMux                       309              2381  RISE       1
rCycleCounter_6_LC_1_10_0/clk                      LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rState_0_rep1_LC_4_11_0/in3
Capture Clock    : rState_0_rep1_LC_4_11_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2930
---------------------------------------   ---- 
End-of-path arrival time (ps)             2930
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1716   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              2032   +INF  FALL       1
I__409/I                          Span4Mux_v                     0              2032   +INF  FALL       1
I__409/O                          Span4Mux_v                   372              2404   +INF  FALL       1
I__422/I                          LocalMux                       0              2404   +INF  FALL       1
I__422/O                          LocalMux                     309              2712   +INF  FALL       1
I__432/I                          InMux                          0              2712   +INF  FALL       1
I__432/O                          InMux                        217              2930   +INF  FALL       1
rState_0_rep1_LC_4_11_0/in3       LogicCell40_SEQ_MODE_1000      0              2930   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_0_rep1_LC_4_11_0/clk                        LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_7_LC_5_11_0/in0
Capture Clock    : rData_7_LC_5_11_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2930
---------------------------------------   ---- 
End-of-path arrival time (ps)             2930
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1716   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              2032   +INF  FALL       1
I__409/I                          Span4Mux_v                     0              2032   +INF  FALL       1
I__409/O                          Span4Mux_v                   372              2404   +INF  FALL       1
I__423/I                          LocalMux                       0              2404   +INF  FALL       1
I__423/O                          LocalMux                     309              2712   +INF  FALL       1
I__434/I                          InMux                          0              2712   +INF  FALL       1
I__434/O                          InMux                        217              2930   +INF  FALL       1
rData_7_LC_5_11_0/in0             LogicCell40_SEQ_MODE_1000      0              2930   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__388/I                                           ClkMux                         0              2073  RISE       1
I__388/O                                           ClkMux                       309              2381  RISE       1
rData_7_LC_5_11_0/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rData_3_LC_4_13_2/in3
Capture Clock    : rData_3_LC_4_13_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3301
---------------------------------------   ---- 
End-of-path arrival time (ps)             3301
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1716   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              2032   +INF  FALL       1
I__409/I                          Span4Mux_v                     0              2032   +INF  FALL       1
I__409/O                          Span4Mux_v                   372              2404   +INF  FALL       1
I__424/I                          Span4Mux_v                     0              2404   +INF  FALL       1
I__424/O                          Span4Mux_v                   372              2775   +INF  FALL       1
I__435/I                          LocalMux                       0              2775   +INF  FALL       1
I__435/O                          LocalMux                     309              3084   +INF  FALL       1
I__440/I                          InMux                          0              3084   +INF  FALL       1
I__440/O                          InMux                        217              3301   +INF  FALL       1
rData_3_LC_4_13_2/in3             LogicCell40_SEQ_MODE_1000      0              3301   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__389/I                                           ClkMux                         0              2073  RISE       1
I__389/O                                           ClkMux                       309              2381  RISE       1
rData_3_LC_4_13_2/clk                              LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : iSerial
Path End         : rState_1_LC_4_11_3/in2
Capture Clock    : rState_1_LC_4_11_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (uartRx|iClk:R#1)    -INF
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2381
- Setup Time                                       0
--------------------------------------------   ----- 
End-of-path required time (ps)                  -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2930
---------------------------------------   ---- 
End-of-path arrival time (ps)             2930
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
iSerial                           uartRx                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
iSerial_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
iSerial_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
iSerial_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__393/I                          Odrv4                          0               973   +INF  FALL       1
I__393/O                          Odrv4                        372              1345   +INF  FALL       1
I__395/I                          Span4Mux_v                     0              1345   +INF  FALL       1
I__395/O                          Span4Mux_v                   372              1716   +INF  FALL       1
I__399/I                          Span4Mux_h                     0              1716   +INF  FALL       1
I__399/O                          Span4Mux_h                   316              2032   +INF  FALL       1
I__409/I                          Span4Mux_v                     0              2032   +INF  FALL       1
I__409/O                          Span4Mux_v                   372              2404   +INF  FALL       1
I__422/I                          LocalMux                       0              2404   +INF  FALL       1
I__422/O                          LocalMux                     309              2712   +INF  FALL       1
I__433/I                          InMux                          0              2712   +INF  FALL       1
I__433/O                          InMux                        217              2930   +INF  FALL       1
I__439/I                          CascadeMux                     0              2930   +INF  FALL       1
I__439/O                          CascadeMux                     0              2930   +INF  FALL       1
rState_1_LC_4_11_3/in2            LogicCell40_SEQ_MODE_1000      0              2930   +INF  FALL       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
iClk                                               uartRx                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
iClk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
iClk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__372/I                                           gio2CtrlBuf                    0              1918  RISE       1
I__372/O                                           gio2CtrlBuf                    0              1918  RISE       1
I__373/I                                           GlobalMux                      0              1918  RISE       1
I__373/O                                           GlobalMux                    154              2073  RISE       1
I__386/I                                           ClkMux                         0              2073  RISE       1
I__386/O                                           ClkMux                       309              2381  RISE       1
rState_1_LC_4_11_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

