 ```verilog
always @(posedge clk or negedge areset) begin
    if (!areset)
        state <= 2'b01;
    else if (train_valid && train_taken)
        state <= state + 1; // Saturating at 3
    else if (train_valid && !train_taken)
        state <= state - 1; // Saturating at 0
end

assign state[1:0] = state; // Explicitly assigning to wire outputs
endmodule
```