Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 18:15:29 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                           Path #1                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                     25.000 |             25.000 |
| Path Delay                |               0.682 |                                                                                                                                                                                                                                                                                                                     23.483 |              0.627 |
| Logic Delay               | 0.098(15%)          | 6.796(29%)                                                                                                                                                                                                                                                                                                                 | 0.096(16%)         |
| Net Delay                 | 0.584(85%)          | 16.687(71%)                                                                                                                                                                                                                                                                                                                | 0.531(84%)         |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                                     -0.126 |             -0.035 |
| Slack                     |              24.202 |                                                                                                                                                                                                                                                                                                                      1.383 |             24.330 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 4%             | 10% x 4%                                                                                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                        385 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                         61 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                         61 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                         31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[245]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                           Path #2                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                     25.000 |             25.000 |
| Path Delay                |               0.682 |                                                                                                                                                                                                                                                                                                                     23.445 |              0.619 |
| Logic Delay               | 0.098(15%)          | 6.801(30%)                                                                                                                                                                                                                                                                                                                 | 0.096(16%)         |
| Net Delay                 | 0.584(85%)          | 16.644(70%)                                                                                                                                                                                                                                                                                                                | 0.523(84%)         |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                                     -0.132 |             -0.027 |
| Slack                     |              24.202 |                                                                                                                                                                                                                                                                                                                      1.415 |             24.346 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 4%             | 10% x 3%                                                                                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                        385 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                         61 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                         61 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                         31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[252]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                           Path #3                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                     25.000 |             25.000 |
| Path Delay                |               0.682 |                                                                                                                                                                                                                                                                                                                     23.350 |              0.572 |
| Logic Delay               | 0.098(15%)          | 6.810(30%)                                                                                                                                                                                                                                                                                                                 | 0.095(17%)         |
| Net Delay                 | 0.584(85%)          | 16.540(70%)                                                                                                                                                                                                                                                                                                                | 0.477(83%)         |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                                     -0.211 |             -0.009 |
| Slack                     |              24.202 |                                                                                                                                                                                                                                                                                                                      1.430 |             24.411 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 4%             | 10% x 3%                                                                                                                                                                                                                                                                                                                   | 0% x 1%            |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                                                                                                                                                                                                                     | (1, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                        385 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                         61 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                         61 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                         31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[242]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                           Path #4                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                     25.000 |             25.000 |
| Path Delay                |               0.682 |                                                                                                                                                                                                                                                                                                                     23.412 |              0.643 |
| Logic Delay               | 0.098(15%)          | 6.775(29%)                                                                                                                                                                                                                                                                                                                 | 0.097(16%)         |
| Net Delay                 | 0.584(85%)          | 16.637(71%)                                                                                                                                                                                                                                                                                                                | 0.546(84%)         |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                                     -0.131 |             -0.028 |
| Slack                     |              24.202 |                                                                                                                                                                                                                                                                                                                      1.449 |             24.321 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 4%             | 10% x 4%                                                                                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                        385 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                         61 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                         61 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                         31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[248]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                           Path #5                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                     25.000 |             25.000 |
| Path Delay                |               0.682 |                                                                                                                                                                                                                                                                                                                     23.328 |              0.326 |
| Logic Delay               | 0.098(15%)          | 6.813(30%)                                                                                                                                                                                                                                                                                                                 | 0.096(30%)         |
| Net Delay                 | 0.584(85%)          | 16.515(70%)                                                                                                                                                                                                                                                                                                                | 0.230(70%)         |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                                     -0.209 |             -0.027 |
| Slack                     |              24.202 |                                                                                                                                                                                                                                                                                                                      1.454 |             24.638 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 4%             | 10% x 3%                                                                                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                        385 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                         61 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                         61 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                         31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[247]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                           Path #6                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                     25.000 |             25.000 |
| Path Delay                |               0.682 |                                                                                                                                                                                                                                                                                                                     23.392 |              0.682 |
| Logic Delay               | 0.098(15%)          | 6.908(30%)                                                                                                                                                                                                                                                                                                                 | 0.096(15%)         |
| Net Delay                 | 0.584(85%)          | 16.484(70%)                                                                                                                                                                                                                                                                                                                | 0.586(85%)         |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                                     -0.120 |             -0.043 |
| Slack                     |              24.202 |                                                                                                                                                                                                                                                                                                                      1.480 |             24.266 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 4%             | 10% x 3%                                                                                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                        385 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                         61 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                         61 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                         31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[249]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                           Path #7                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                     25.000 |             25.000 |
| Path Delay                |               0.682 |                                                                                                                                                                                                                                                                                                                     23.377 |              0.633 |
| Logic Delay               | 0.098(15%)          | 6.844(30%)                                                                                                                                                                                                                                                                                                                 | 0.097(16%)         |
| Net Delay                 | 0.584(85%)          | 16.533(70%)                                                                                                                                                                                                                                                                                                                | 0.536(84%)         |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                                     -0.133 |             -0.029 |
| Slack                     |              24.202 |                                                                                                                                                                                                                                                                                                                      1.482 |             24.330 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 4%             | 10% x 3%                                                                                                                                                                                                                                                                                                                   | 0% x 1%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                        385 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                         61 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                         61 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                         31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[240]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                           Path #8                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                     25.000 |             25.000 |
| Path Delay                |               0.682 |                                                                                                                                                                                                                                                                                                                     23.357 |              0.608 |
| Logic Delay               | 0.098(15%)          | 6.798(30%)                                                                                                                                                                                                                                                                                                                 | 0.096(16%)         |
| Net Delay                 | 0.584(85%)          | 16.559(70%)                                                                                                                                                                                                                                                                                                                | 0.512(84%)         |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                                     -0.135 |             -0.019 |
| Slack                     |              24.202 |                                                                                                                                                                                                                                                                                                                      1.500 |             24.365 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 4%             | 10% x 3%                                                                                                                                                                                                                                                                                                                   | 0% x 1%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                        385 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                         61 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                         61 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                         31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[243]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                           Path #9                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                     25.000 |             25.000 |
| Path Delay                |               0.682 |                                                                                                                                                                                                                                                                                                                     23.352 |              0.452 |
| Logic Delay               | 0.098(15%)          | 6.882(30%)                                                                                                                                                                                                                                                                                                                 | 0.096(22%)         |
| Net Delay                 | 0.584(85%)          | 16.470(70%)                                                                                                                                                                                                                                                                                                                | 0.356(78%)         |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                                     -0.128 |             -0.032 |
| Slack                     |              24.202 |                                                                                                                                                                                                                                                                                                                      1.512 |             24.508 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 4%             | 10% x 3%                                                                                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                        385 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                         61 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                         61 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                         31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[255]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                          Path #10                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                     25.000 |             25.000 |
| Path Delay                |               0.682 |                                                                                                                                                                                                                                                                                                                     23.250 |              0.575 |
| Logic Delay               | 0.098(15%)          | 6.725(29%)                                                                                                                                                                                                                                                                                                                 | 0.096(17%)         |
| Net Delay                 | 0.584(85%)          | 16.525(71%)                                                                                                                                                                                                                                                                                                                | 0.479(83%)         |
| Clock Skew                |              -0.107 |                                                                                                                                                                                                                                                                                                                     -0.209 |             -0.011 |
| Slack                     |              24.202 |                                                                                                                                                                                                                                                                                                                      1.532 |             24.406 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 4%             | 10% x 3%                                                                                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (1, 0)                                                                                                                                                                                                                                                                                                                     | (1, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                        385 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                         61 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                         61 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                         31 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                                                                                                                                                                                                        | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[250]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 |  7 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 22 | 25 | 26 | 27 | 28 | 29 | 31 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 41 | 42 | 45 | 46 | 48 | 49 | 52 | 54 | 55 | 57 | 58 | 61 |
+-----------------+-------------+-----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 5 | 11 | 2 |  5 |  1 |  8 |  6 |  3 |  3 |  7 |  2 |  9 |  2 |  4 | 12 |  2 | 14 |  1 | 14 |  2 | 10 |  5 |  8 |  6 |  2 |  1 |  2 | 13 |  6 | 10 |  2 |  9 |  5 |  4 | 17 |  7 |  4 |  3 | 13 | 16 |
+-----------------+-------------+-----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                         Module                        | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                               wrapper | 0.33 |           2.61 |           13742 | 0(0.0%) | 241(4.6%) | 181(3.5%) | 209(4.0%) | 1910(36.7%) | 2664(51.2%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D000_IORET-freq40retfan16_rev_1 | 0.71 |           4.35 |            5119 | 0(0.0%) | 240(4.7%) | 181(3.5%) | 124(2.4%) | 1910(37.3%) | 2664(52.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                   shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |   0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       111% | (CLEM_X57Y440,CLEM_X60Y447)     | wrapper(100%) |            0% |       5.30469 | 97%          | 0%         |   5% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                2 |       100% | (CLEM_X57Y435,CLEM_X58Y438)     | wrapper(100%) |            0% |       5.32292 | 100%         | 0%         |  14% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        81% | (CLEL_R_X58Y425,CLEL_R_X58Y425) | wrapper(100%) |            0% |         5.375 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                1 |       104% | (CLEL_R_X55Y446,CLEM_X56Y447)   | wrapper(100%) |            0% |       5.34375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     | Global |                2 |           0.074% | (CLEM_X57Y432,CLEM_X58Y447)   | wrapper(100%) |            0% |       5.33073 | 99%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.024% | (CLEM_X56Y436,CLEM_X59Y439)   | wrapper(100%) |            0% |       5.00521 | 93%          | 0%         |  24% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                2 |           0.024% | (CLEM_X57Y425,CLEM_X60Y432)   | wrapper(100%) |            0% |       5.29167 | 98%          | 0%         |   5% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Long   |                1 |           0.005% | (CLEM_X60Y446,CLEM_X60Y447)   | wrapper(100%) |            0% |          3.75 | 68%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                1 |           0.004% | (CLEM_X58Y428,CLEM_X58Y430)   | wrapper(100%) |            0% |       5.41667 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Short  |                4 |           0.208% | (CLEM_X51Y427,CLEM_X58Y458)   | wrapper(100%) |            0% |       4.08558 | 75%          | 0%         |  16% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.094% | (CLEM_X51Y431,CLEM_X58Y446)   | wrapper(100%) |            0% |       3.96307 | 74%          | 0%         |  23% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.183% | (CLEL_R_X53Y422,CLEM_X60Y453) | wrapper(100%) |            0% |       4.68679 | 86%          | 0%         |  15% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X60Y454   | 363             | 461          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y458 | 356             | 457          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y450 | 352             | 465          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X58Y457   | 354             | 458          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X58Y458   | 354             | 457          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y460 | 356             | 455          | 38%                  | wrapper(100%) | N                   |
| CLEL_R_X57Y444 | 352             | 472          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X60Y455   | 363             | 460          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y457 | 356             | 458          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X58Y455   | 354             | 460          | 38%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X57Y445   | 350             | 471          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X57Y443   | 350             | 473          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y443 | 352             | 473          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y444 | 352             | 472          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y445 | 352             | 471          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y442 | 352             | 474          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X57Y442   | 350             | 474          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X57Y444   | 350             | 472          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X58Y445   | 354             | 471          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X56Y443   | 346             | 473          | 36%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


