# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition
# File: C:\Users\johnj\Documents\Development\FPGA\FPGA-Projects\Projects\RAM\SRAM\sram_test\sram_test.csv
# Generated on: Sat Sep 12 20:23:03 2015

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk_50mhz,Input,PIN_Y2,2,B2_N0,PIN_Y2,3.3-V LVTTL,,8mA,,,
heartbeat_led,Output,PIN_F17,7,B7_N2,PIN_F17,3.3-V LVTTL,,8mA,2,,
keys[3],Input,PIN_R24,5,B5_N0,PIN_R24,2.5 V,,8mA,,,
keys[2],Input,PIN_N21,6,B6_N2,PIN_N21,2.5 V,,8mA,,,
keys[1],Input,PIN_M21,6,B6_N1,PIN_M21,2.5 V,,8mA,,,
keys[0],Input,PIN_M23,6,B6_N2,PIN_M23,2.5 V,,8mA,,,
sram_addr[19],Output,PIN_H22,6,B6_N0,PIN_T8,3.3-V LVTTL,,8mA,2,,
sram_addr[18],Output,PIN_AB8,3,B3_N2,PIN_AB8,3.3-V LVTTL,,4mA,2,,
sram_addr[17],Output,PIN_AB9,3,B3_N2,PIN_AB9,3.3-V LVTTL,,4mA,2,,
sram_addr[16],Output,PIN_AC11,3,B3_N0,PIN_AC11,3.3-V LVTTL,,4mA,2,,
sram_addr[15],Output,PIN_AB11,3,B3_N1,PIN_AB11,3.3-V LVTTL,,4mA,2,,
sram_addr[14],Output,PIN_AA4,2,B2_N1,PIN_AA4,3.3-V LVTTL,,4mA,2,,
sram_addr[13],Output,PIN_AC3,2,B2_N1,PIN_AC3,3.3-V LVTTL,,4mA,2,,
sram_addr[12],Output,PIN_AB4,2,B2_N2,PIN_AB4,3.3-V LVTTL,,4mA,2,,
sram_addr[11],Output,PIN_AD3,2,B2_N1,PIN_AD3,3.3-V LVTTL,,4mA,2,,
sram_addr[10],Output,PIN_AF2,2,B2_N2,PIN_AF2,3.3-V LVTTL,,4mA,2,,
sram_addr[9],Output,PIN_T7,2,B2_N0,PIN_T7,3.3-V LVTTL,,4mA,2,,
sram_addr[8],Output,PIN_AF5,3,B3_N2,PIN_AF5,3.3-V LVTTL,,4mA,2,,
sram_addr[7],Output,PIN_AC5,2,B2_N2,PIN_AC5,3.3-V LVTTL,,4mA,2,,
sram_addr[6],Output,PIN_AB5,2,B2_N2,PIN_AB5,3.3-V LVTTL,,4mA,2,,
sram_addr[5],Output,PIN_AE6,3,B3_N2,PIN_AE6,3.3-V LVTTL,,4mA,2,,
sram_addr[4],Output,PIN_AB6,2,B2_N2,PIN_AB6,3.3-V LVTTL,,4mA,2,,
sram_addr[3],Output,PIN_AC7,3,B3_N2,PIN_AC7,3.3-V LVTTL,,4mA,2,,
sram_addr[2],Output,PIN_AE7,3,B3_N1,PIN_AE7,3.3-V LVTTL,,4mA,2,,
sram_addr[1],Output,PIN_AD7,3,B3_N2,PIN_AD7,3.3-V LVTTL,,4mA,2,,
sram_addr[0],Output,PIN_AB7,3,B3_N1,PIN_AB7,3.3-V LVTTL,,4mA,2,,
sram_ce,Output,PIN_AF8,3,B3_N1,PIN_AF8,3.3-V LVTTL,,4mA,2,,
sram_data[15],Bidir,PIN_AG3,3,B3_N2,PIN_AG3,3.3-V LVTTL,,4mA,2,,
sram_data[14],Bidir,PIN_AF3,3,B3_N2,PIN_AF3,3.3-V LVTTL,,4mA,2,,
sram_data[13],Bidir,PIN_AE4,3,B3_N2,PIN_AE4,3.3-V LVTTL,,4mA,2,,
sram_data[12],Bidir,PIN_AE3,2,B2_N2,PIN_AE3,3.3-V LVTTL,,4mA,2,,
sram_data[11],Bidir,PIN_AE1,2,B2_N1,PIN_AE1,3.3-V LVTTL,,4mA,2,,
sram_data[10],Bidir,PIN_AE2,2,B2_N1,PIN_AE2,3.3-V LVTTL,,4mA,2,,
sram_data[9],Bidir,PIN_AD2,2,B2_N1,PIN_AD2,3.3-V LVTTL,,4mA,2,,
sram_data[8],Bidir,PIN_AD1,2,B2_N1,PIN_AD1,3.3-V LVTTL,,4mA,2,,
sram_data[7],Bidir,PIN_AF7,3,B3_N1,PIN_AF7,3.3-V LVTTL,,4mA,2,,
sram_data[6],Bidir,PIN_AH6,3,B3_N2,PIN_AH6,3.3-V LVTTL,,4mA,2,,
sram_data[5],Bidir,PIN_AG6,3,B3_N2,PIN_AG6,3.3-V LVTTL,,4mA,2,,
sram_data[4],Bidir,PIN_AF6,3,B3_N2,PIN_AF6,3.3-V LVTTL,,4mA,2,,
sram_data[3],Bidir,PIN_AH4,3,B3_N2,PIN_AH4,3.3-V LVTTL,,4mA,2,,
sram_data[2],Bidir,PIN_AG4,3,B3_N2,PIN_AG4,3.3-V LVTTL,,4mA,2,,
sram_data[1],Bidir,PIN_AF4,3,B3_N2,PIN_AF4,3.3-V LVTTL,,4mA,2,,
sram_data[0],Bidir,PIN_AH3,3,B3_N2,PIN_AH3,3.3-V LVTTL,,4mA,2,,
sram_lb,Output,PIN_AD4,3,B3_N2,PIN_AD4,3.3-V LVTTL,,4mA,2,,
sram_oe,Output,PIN_AD5,3,B3_N2,PIN_AD5,3.3-V LVTTL,,4mA,2,,
sram_ub,Output,PIN_AC4,2,B2_N2,PIN_AC4,3.3-V LVTTL,,4mA,2,,
sram_we,Output,PIN_AE8,3,B3_N1,PIN_AE8,3.3-V LVTTL,,4mA,2,,
ssd0[6],Output,PIN_H22,6,B6_N0,PIN_C12,3.3-V LVTTL,,8mA,2,,
ssd0[5],Output,PIN_J22,6,B6_N0,PIN_J14,3.3-V LVTTL,,8mA,2,,
ssd0[4],Output,PIN_L25,6,B6_N1,PIN_D13,3.3-V LVTTL,,8mA,2,,
ssd0[3],Output,PIN_L26,6,B6_N1,PIN_D12,3.3-V LVTTL,,8mA,2,,
ssd0[2],Output,PIN_E17,7,B7_N2,PIN_C14,3.3-V LVTTL,,8mA,2,,
ssd0[1],Output,PIN_F22,7,B7_N0,PIN_D14,3.3-V LVTTL,,8mA,2,,
ssd0[0],Output,PIN_G18,7,B7_N2,PIN_C13,3.3-V LVTTL,,8mA,2,,
ssd1[6],Output,PIN_U24,5,B5_N0,PIN_U24,3.3-V LVTTL,,8mA,2,,
ssd1[5],Output,PIN_U23,5,B5_N1,PIN_U23,3.3-V LVTTL,,8mA,2,,
ssd1[4],Output,PIN_W25,5,B5_N1,PIN_W25,3.3-V LVTTL,,8mA,2,,
ssd1[3],Output,PIN_W22,5,B5_N0,PIN_W22,3.3-V LVTTL,,8mA,2,,
ssd1[2],Output,PIN_W21,5,B5_N1,PIN_W21,3.3-V LVTTL,,8mA,2,,
ssd1[1],Output,PIN_Y22,5,B5_N0,PIN_Y22,3.3-V LVTTL,,8mA,2,,
ssd1[0],Output,PIN_M24,6,B6_N2,PIN_M24,3.3-V LVTTL,,8mA,2,,
ssd2[6],Output,PIN_W28,5,B5_N1,PIN_W28,3.3-V LVTTL,,8mA,2,,
ssd2[5],Output,PIN_W27,5,B5_N1,PIN_W27,3.3-V LVTTL,,8mA,2,,
ssd2[4],Output,PIN_Y26,5,B5_N1,PIN_Y26,3.3-V LVTTL,,8mA,2,,
ssd2[3],Output,PIN_W26,5,B5_N1,PIN_W26,3.3-V LVTTL,,8mA,2,,
ssd2[2],Output,PIN_Y25,5,B5_N1,PIN_Y25,3.3-V LVTTL,,8mA,2,,
ssd2[1],Output,PIN_AA26,5,B5_N1,PIN_AA26,3.3-V LVTTL,,8mA,2,,
ssd2[0],Output,PIN_AA25,5,B5_N1,PIN_AA25,3.3-V LVTTL,,8mA,2,,
ssd3[6],Output,PIN_Y19,4,B4_N0,PIN_Y19,3.3-V LVTTL,,8mA,2,,
ssd3[5],Output,PIN_AF23,4,B4_N0,PIN_AF23,3.3-V LVTTL,,8mA,2,,
ssd3[4],Output,PIN_AD24,4,B4_N0,PIN_AD24,3.3-V LVTTL,,8mA,2,,
ssd3[3],Output,PIN_AA21,4,B4_N0,PIN_AA21,3.3-V LVTTL,,8mA,2,,
ssd3[2],Output,PIN_AB20,4,B4_N0,PIN_AB20,3.3-V LVTTL,,8mA,2,,
ssd3[1],Output,PIN_U21,5,B5_N0,PIN_U21,3.3-V LVTTL,,8mA,2,,
ssd3[0],Output,PIN_V21,5,B5_N1,PIN_V21,3.3-V LVTTL,,8mA,2,,
ssd4[6],Output,PIN_AE18,4,B4_N2,PIN_AE18,3.3-V LVTTL,,8mA,2,,
ssd4[5],Output,PIN_AF19,4,B4_N1,PIN_AF19,3.3-V LVTTL,,8mA,2,,
ssd4[4],Output,PIN_AE19,4,B4_N1,PIN_AE19,3.3-V LVTTL,,8mA,2,,
ssd4[3],Output,PIN_AH21,4,B4_N2,PIN_AH21,3.3-V LVTTL,,8mA,2,,
ssd4[2],Output,PIN_AG21,4,B4_N2,PIN_AG21,3.3-V LVTTL,,8mA,2,,
ssd4[1],Output,PIN_AA19,4,B4_N0,PIN_AA19,3.3-V LVTTL,,8mA,2,,
ssd4[0],Output,PIN_AB19,4,B4_N0,PIN_AB19,3.3-V LVTTL,,8mA,2,,
ssd5[6],Output,PIN_AH18,4,B4_N2,PIN_AH18,3.3-V LVTTL,,8mA,2,,
ssd5[5],Output,PIN_AF18,4,B4_N1,PIN_AF18,3.3-V LVTTL,,8mA,2,,
ssd5[4],Output,PIN_AG19,4,B4_N2,PIN_AG19,3.3-V LVTTL,,8mA,2,,
ssd5[3],Output,PIN_AH19,4,B4_N2,PIN_AH19,3.3-V LVTTL,,8mA,2,,
ssd5[2],Output,PIN_AB18,4,B4_N0,PIN_AB18,3.3-V LVTTL,,8mA,2,,
ssd5[1],Output,PIN_AC18,4,B4_N1,PIN_AC18,3.3-V LVTTL,,8mA,2,,
ssd5[0],Output,PIN_AD18,4,B4_N1,PIN_AD18,3.3-V LVTTL,,8mA,2,,
switch[7],Input,PIN_AB26,5,B5_N1,PIN_AB26,3.3-V LVTTL,,8mA,,,
switch[6],Input,PIN_AD26,5,B5_N2,PIN_AD26,3.3-V LVTTL,,8mA,,,
switch[5],Input,PIN_AC26,5,B5_N2,PIN_AC26,3.3-V LVTTL,,8mA,,,
switch[4],Input,PIN_AB27,5,B5_N1,PIN_AB27,3.3-V LVTTL,,8mA,,,
switch[3],Input,PIN_AD27,5,B5_N2,PIN_AD27,3.3-V LVTTL,,8mA,,,
switch[2],Input,PIN_AC27,5,B5_N2,PIN_AC27,3.3-V LVTTL,,8mA,,,
switch[1],Input,PIN_AC28,5,B5_N2,PIN_AC28,3.3-V LVTTL,,8mA,,,
switch[0],Input,PIN_AB28,5,B5_N1,PIN_AB28,3.3-V LVTTL,,8mA,,,
