{'fieldOut': {'CDeps': [[[]]],
              'CLines': [[None]],
              'Clocked': True,
              'DDeps': [['fieldIn']],
              'DLines': ['228:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff912640b50>]},
 'opcodeOut': {'CDeps': [[[]]],
               'CLines': [[None]],
               'Clocked': True,
               'DDeps': [['opcodeIn']],
               'DLines': ['227:D'],
               'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff912640390>]}}
