<stg><name>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
<literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %add_ln70_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln70

]]></Node>
<StgValue><ssdm name="add_ln70_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %i_24 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln69 = icmp_ult  i4 %i_24, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 10, i64 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %add_ln69 = add i4 %i_24, i4 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln69 = br i1 %icmp_ln69, void %.loopexit22.loopexit.exitStub, void %.split37

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="4">
<![CDATA[
.split37:0 %zext_ln70 = zext i4 %i_24

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split37:1 %add_ln70_1 = add i10 %add_ln70_read, i10 %zext_ln70

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="10">
<![CDATA[
.split37:2 %zext_ln70_1 = zext i10 %add_ln70_1

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split37:3 %dependency_predecessor_values_addr = getelementptr i8 %dependency_predecessor_values, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="dependency_predecessor_values_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="10">
<![CDATA[
.split37:5 %dependency_predecessor_values_load = load i10 %dependency_predecessor_values_addr

]]></Node>
<StgValue><ssdm name="dependency_predecessor_values_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split37:4 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="10">
<![CDATA[
.split37:5 %dependency_predecessor_values_load = load i10 %dependency_predecessor_values_addr

]]></Node>
<StgValue><ssdm name="dependency_predecessor_values_load"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split37:6 %icmp_ln70 = icmp_eq  i8 %dependency_predecessor_values_load, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split37:7 %br_ln70 = br i1 %icmp_ln70, void, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln69 = store i4 %add_ln69, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
<literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
.exitStub:0 %write_ln70 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %add_ln70_1_out, i10 %add_ln70_1

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %.loopexit22.loopexit.exitStub, i1 0, void %.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.loopexit22.loopexit.exitStub:0 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="add_ln70" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln70"/></StgValue>
</port>
<port id="45" name="add_ln70_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln70_1_out"/></StgValue>
</port>
<port id="46" name="dependency_predecessor_values" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="dependency_predecessor_values"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="StgValue_47" to="i" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i10" to="add_ln70_read" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="add_ln70" to="add_ln70_read" fromId="44" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_52" to="store_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="54" from="i" to="store_ln0" fromId="6" toId="8">
</dataflow>
<dataflow id="55" from="i" to="i_24" fromId="6" toId="10">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="56" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="11">
</dataflow>
<dataflow id="63" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="65" from="p_str" to="specpipeline_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="66" from="i_24" to="icmp_ln69" fromId="10" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_67" to="icmp_ln69" fromId="67" toId="12">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="69" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_71" to="empty" fromId="71" toId="13">
</dataflow>
<dataflow id="74" from="StgValue_73" to="empty" fromId="73" toId="13">
</dataflow>
<dataflow id="76" from="StgValue_75" to="empty" fromId="75" toId="13">
</dataflow>
<dataflow id="77" from="i_24" to="add_ln69" fromId="10" toId="14">
</dataflow>
<dataflow id="79" from="StgValue_78" to="add_ln69" fromId="78" toId="14">
</dataflow>
<dataflow id="80" from="icmp_ln69" to="br_ln69" fromId="12" toId="15">
</dataflow>
<dataflow id="81" from="i_24" to="zext_ln70" fromId="10" toId="16">
</dataflow>
<dataflow id="82" from="add_ln70_read" to="add_ln70_1" fromId="7" toId="17">
</dataflow>
<dataflow id="83" from="zext_ln70" to="add_ln70_1" fromId="16" toId="17">
</dataflow>
<dataflow id="84" from="add_ln70_1" to="zext_ln70_1" fromId="17" toId="18">
</dataflow>
<dataflow id="85" from="dependency_predecessor_values" to="dependency_predecessor_values_addr" fromId="46" toId="19">
</dataflow>
<dataflow id="87" from="StgValue_86" to="dependency_predecessor_values_addr" fromId="86" toId="19">
</dataflow>
<dataflow id="88" from="zext_ln70_1" to="dependency_predecessor_values_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="89" from="dependency_predecessor_values_addr" to="dependency_predecessor_values_load" fromId="19" toId="20">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecLoopName" to="specloopname_ln60" fromId="90" toId="21">
</dataflow>
<dataflow id="93" from="empty_52" to="specloopname_ln60" fromId="92" toId="21">
</dataflow>
<dataflow id="94" from="dependency_predecessor_values_addr" to="dependency_predecessor_values_load" fromId="19" toId="22">
</dataflow>
<dataflow id="95" from="dependency_predecessor_values_load" to="icmp_ln70" fromId="22" toId="23">
</dataflow>
<dataflow id="97" from="StgValue_96" to="icmp_ln70" fromId="96" toId="23">
</dataflow>
<dataflow id="98" from="icmp_ln70" to="br_ln70" fromId="23" toId="24">
</dataflow>
<dataflow id="99" from="add_ln69" to="store_ln69" fromId="14" toId="25">
</dataflow>
<dataflow id="100" from="i" to="store_ln69" fromId="6" toId="25">
</dataflow>
<dataflow id="102" from="_ssdm_op_Write.ap_auto.i10P0A" to="write_ln70" fromId="101" toId="27">
</dataflow>
<dataflow id="103" from="add_ln70_1_out" to="write_ln70" fromId="45" toId="27">
</dataflow>
<dataflow id="104" from="add_ln70_1" to="write_ln70" fromId="17" toId="27">
</dataflow>
<dataflow id="106" from="StgValue_105" to="UnifiedRetVal" fromId="105" toId="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="107" from="br_ln0" to="UnifiedRetVal" fromId="31" toId="29">
</dataflow>
<dataflow id="109" from="StgValue_108" to="UnifiedRetVal" fromId="108" toId="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="110" from="br_ln0" to="UnifiedRetVal" fromId="28" toId="29">
</dataflow>
<dataflow id="111" from="UnifiedRetVal" to="ret_ln0" fromId="29" toId="30">
</dataflow>
<dataflow id="112" from="icmp_ln69" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="113" from="icmp_ln69" to="StgValue_3" fromId="12" toId="3">
</dataflow>
<dataflow id="114" from="icmp_ln70" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="115" from="icmp_ln69" to="StgValue_4" fromId="12" toId="4">
</dataflow>
</dataflows>


</stg>
