{"vcs1":{"timestamp_begin":1700286310.718721061, "rt":10.25, "ut":9.21, "st":0.49}}
{"vcselab":{"timestamp_begin":1700286321.031118375, "rt":1.15, "ut":0.34, "st":0.16}}
{"link":{"timestamp_begin":1700286322.244547492, "rt":0.39, "ut":0.12, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700286310.176730826}
{"VCS_COMP_START_TIME": 1700286310.176730826}
{"VCS_COMP_END_TIME": 1700286324.938001130}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370196}}
{"stitch_vcselab": {"peak_mem": 240016}}
