[View]
Entity=cpu_testbench
Architecture=
TopLevelType=3
[file:.\src\Mux2x1.v]
Enabled=1
[file:.\src\Mux2x1_testbench.v]
Enabled=1
[file:.\src\Mux4x1.v]
Enabled=1
[file:.\src\Mux4x1_testbench.v]
Enabled=1
[file:.\src\ALU.v]
Enabled=1
[file:.\src\ALU_testbench.v]
Enabled=1
[file:.\src\RegFile.v]
Enabled=1
[file:.\src\ControlUnit.v]
Enabled=1
[file:.\src\RegFile_testbench.v]
Enabled=1
[file:.\src\ControlUnit_testbench.v]
Enabled=1
[file:.\src\InstructionMemory.v]
Enabled=1
[file:.\src\InstructionMemory_testbench.v]
Enabled=1
[file:.\src\DataMemory.v]
Enabled=1
[file:.\src\PC.v]
Enabled=1
[file:.\src\PC_testbench.v]
Enabled=1
[file:.\src\CPU.v]
Enabled=1
[file:.\src\Extender.v]
Enabled=1
[file:.\src\IR.v]
Enabled=1
[file:.\src\IR_testbench.v]
Enabled=1
[file:.\src\Adder.v]
Enabled=1
[file:.\src\Adder_testbench.v]
Enabled=1
[file:.\src\Extender_testbench.v]
Enabled=1
[file:.\src\DFlipFlop.v]
Enabled=1
[file:.\src\DFlipFlop_testbench.v]
Enabled=1
[file:.\src\DataMemory_testbench.v]
Enabled=1
[file:.\src\CPU_testbench.v]
Enabled=1
[file:.\src\concatenation.v]
Enabled=1
[file:.\src\Mux4x1.v]
Enabled=1
[file:.\src\concatenation_testbench.v]
Enabled=1
