<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_spi.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_spi.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_SPI_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_SPI_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Serial Peripheral Interface */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_SPI Serial Peripheral Interface */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Spi hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_spi.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_spi.html#ad734fbd4fd26168d4677c0620e5efc02">00042</a>   __O  uint32_t SPI_CR;        <span class="comment">/**&lt; \brief (Spi Offset: 0x00) Control Register */</span>
<a name="l00043"></a><a class="code" href="struct_spi.html#a648508291f5d4893e6e85546bcf153db">00043</a>   __IO uint32_t SPI_MR;        <span class="comment">/**&lt; \brief (Spi Offset: 0x04) Mode Register */</span>
<a name="l00044"></a><a class="code" href="struct_spi.html#af9e9f674383afb8c517e99b44a4fc9eb">00044</a>   __I  uint32_t SPI_RDR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x08) Receive Data Register */</span>
<a name="l00045"></a><a class="code" href="struct_spi.html#a8c8f55ee122f6b0ad33d438a4f1ff1ef">00045</a>   __O  uint32_t SPI_TDR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x0C) Transmit Data Register */</span>
<a name="l00046"></a><a class="code" href="struct_spi.html#ae1f91a373e95428f2e2b1d6bfab333b2">00046</a>   __I  uint32_t SPI_SR;        <span class="comment">/**&lt; \brief (Spi Offset: 0x10) Status Register */</span>
<a name="l00047"></a><a class="code" href="struct_spi.html#a2cde5578804cb090b599fe07eeaa04d4">00047</a>   __O  uint32_t SPI_IER;       <span class="comment">/**&lt; \brief (Spi Offset: 0x14) Interrupt Enable Register */</span>
<a name="l00048"></a><a class="code" href="struct_spi.html#a8c8575c6d9cf819ce6aff62ea79276eb">00048</a>   __O  uint32_t SPI_IDR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x18) Interrupt Disable Register */</span>
<a name="l00049"></a><a class="code" href="struct_spi.html#a9b25e67749c807004595f3301c65b9ad">00049</a>   __I  uint32_t SPI_IMR;       <span class="comment">/**&lt; \brief (Spi Offset: 0x1C) Interrupt Mask Register */</span>
<a name="l00050"></a>00050   __I  uint32_t Reserved1[4];
<a name="l00051"></a><a class="code" href="struct_spi.html#aa87a90974ab3e726b0e2e9c6c1041891">00051</a>   __IO uint32_t SPI_CSR[4];    <span class="comment">/**&lt; \brief (Spi Offset: 0x30) Chip Select Register */</span>
<a name="l00052"></a>00052   __I  uint32_t Reserved2[41];
<a name="l00053"></a><a class="code" href="struct_spi.html#aa50a6b8d402cbb0f75e48cdbfd3a077c">00053</a>   __IO uint32_t SPI_WPMR;      <span class="comment">/**&lt; \brief (Spi Offset: 0xE4) Write Protection Mode Register */</span>
<a name="l00054"></a><a class="code" href="struct_spi.html#adc4d26963ecf8db62fc9fea6e8841c33">00054</a>   __I  uint32_t SPI_WPSR;      <span class="comment">/**&lt; \brief (Spi Offset: 0xE8) Write Protection Status Register */</span>
<a name="l00055"></a>00055 } <a class="code" href="struct_spi.html" title="Spi hardware registers.">Spi</a>;
<a name="l00056"></a>00056 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00057"></a>00057 <span class="comment">/* -------- SPI_CR : (SPI Offset: 0x00) Control Register -------- */</span>
<a name="l00058"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga18e49c9e57711f924dfedfd2f0ed649c">00058</a> <span class="preprocessor">#define SPI_CR_SPIEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_CR) SPI Enable */</span>
<a name="l00059"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga6033c504d035c6742001457c4af46117">00059</a> <span class="preprocessor">#define SPI_CR_SPIDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_CR) SPI Disable */</span>
<a name="l00060"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gae38a67df1f3efd301c202f553c2731b3">00060</a> <span class="preprocessor">#define SPI_CR_SWRST (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SPI_CR) SPI Software Reset */</span>
<a name="l00061"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gaee7187afaf8a064de2b4386d5ca386b2">00061</a> <span class="preprocessor">#define SPI_CR_LASTXFER (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SPI_CR) Last Transfer */</span>
<a name="l00062"></a>00062 <span class="comment">/* -------- SPI_MR : (SPI Offset: 0x04) Mode Register -------- */</span>
<a name="l00063"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga6cb9df56f1ed31b09bb13f2cb667b7b0">00063</a> <span class="preprocessor">#define SPI_MR_MSTR (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_MR) Master/Slave Mode */</span>
<a name="l00064"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga9ca9841edc87c230a7133e73225eace4">00064</a> <span class="preprocessor">#define SPI_MR_PS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_MR) Peripheral Select */</span>
<a name="l00065"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gaabed13bbc11a6de9dd4973503c65efb1">00065</a> <span class="preprocessor">#define SPI_MR_PCSDEC (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_MR) Chip Select Decode */</span>
<a name="l00066"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gad83d639a5fcafd4e97017d4cc9fb8975">00066</a> <span class="preprocessor">#define SPI_MR_MODFDIS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_MR) Mode Fault Detection */</span>
<a name="l00067"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gab353dbc5ae459b9babad4a2b3cc1be97">00067</a> <span class="preprocessor">#define SPI_MR_WDRBT (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SPI_MR) Wait Data Read Before Transfer */</span>
<a name="l00068"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gab385ebbd203f156ff46a39ea17755452">00068</a> <span class="preprocessor">#define SPI_MR_LLB (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SPI_MR) Local Loopback Enable */</span>
<a name="l00069"></a>00069 <span class="preprocessor">#define SPI_MR_PCS_Pos 16</span>
<a name="l00070"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga204505b639ffd30a0b3fe42cdaf5754c">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_MR_PCS_Msk (0xfu &lt;&lt; SPI_MR_PCS_Pos) </span><span class="comment">/**&lt; \brief (SPI_MR) Peripheral Chip Select */</span>
<a name="l00071"></a>00071 <span class="preprocessor">#define SPI_MR_PCS(value) ((SPI_MR_PCS_Msk &amp; ((value) &lt;&lt; SPI_MR_PCS_Pos)))</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define SPI_MR_DLYBCS_Pos 24</span>
<a name="l00073"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga9ba686c6d3aba29bfa363b65ddd16877">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_MR_DLYBCS_Msk (0xffu &lt;&lt; SPI_MR_DLYBCS_Pos) </span><span class="comment">/**&lt; \brief (SPI_MR) Delay Between Chip Selects */</span>
<a name="l00074"></a>00074 <span class="preprocessor">#define SPI_MR_DLYBCS(value) ((SPI_MR_DLYBCS_Msk &amp; ((value) &lt;&lt; SPI_MR_DLYBCS_Pos)))</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="comment">/* -------- SPI_RDR : (SPI Offset: 0x08) Receive Data Register -------- */</span>
<a name="l00076"></a>00076 <span class="preprocessor">#define SPI_RDR_RD_Pos 0</span>
<a name="l00077"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga09e45fbff420a0436869160ea3e96b4b">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_RDR_RD_Msk (0xffffu &lt;&lt; SPI_RDR_RD_Pos) </span><span class="comment">/**&lt; \brief (SPI_RDR) Receive Data */</span>
<a name="l00078"></a>00078 <span class="preprocessor">#define SPI_RDR_PCS_Pos 16</span>
<a name="l00079"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga2dd5820a581e24546853af787e511dbd">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_RDR_PCS_Msk (0xfu &lt;&lt; SPI_RDR_PCS_Pos) </span><span class="comment">/**&lt; \brief (SPI_RDR) Peripheral Chip Select */</span>
<a name="l00080"></a>00080 <span class="comment">/* -------- SPI_TDR : (SPI Offset: 0x0C) Transmit Data Register -------- */</span>
<a name="l00081"></a>00081 <span class="preprocessor">#define SPI_TDR_TD_Pos 0</span>
<a name="l00082"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gabbaac983bfec5d0d9a48192c549e2581">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TDR_TD_Msk (0xffffu &lt;&lt; SPI_TDR_TD_Pos) </span><span class="comment">/**&lt; \brief (SPI_TDR) Transmit Data */</span>
<a name="l00083"></a>00083 <span class="preprocessor">#define SPI_TDR_TD(value) ((SPI_TDR_TD_Msk &amp; ((value) &lt;&lt; SPI_TDR_TD_Pos)))</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define SPI_TDR_PCS_Pos 16</span>
<a name="l00085"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga0b195ce01bdd06c5f0eb6c892108f1fc">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TDR_PCS_Msk (0xfu &lt;&lt; SPI_TDR_PCS_Pos) </span><span class="comment">/**&lt; \brief (SPI_TDR) Peripheral Chip Select */</span>
<a name="l00086"></a>00086 <span class="preprocessor">#define SPI_TDR_PCS(value) ((SPI_TDR_PCS_Msk &amp; ((value) &lt;&lt; SPI_TDR_PCS_Pos)))</span>
<a name="l00087"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga6cafe9086ebb0a0b39ada838a98528bc">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_TDR_LASTXFER (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SPI_TDR) Last Transfer */</span>
<a name="l00088"></a>00088 <span class="comment">/* -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- */</span>
<a name="l00089"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gab1016447bf7e9804ded0679d3acceb6c">00089</a> <span class="preprocessor">#define SPI_SR_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_SR) Receive Data Register Full (cleared by reading SPI_RDR) */</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga83c040f5551321ce4d005ed71ae179ad">00090</a> <span class="preprocessor">#define SPI_SR_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_SR) Transmit Data Register Empty (cleared by writing SPI_TDR) */</span>
<a name="l00091"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gabaa043349833dc7b8138969c64f63adf">00091</a> <span class="preprocessor">#define SPI_SR_MODF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_SR) Mode Fault Error (cleared on read) */</span>
<a name="l00092"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gaf26d14d58b00dde1fc4e9b6ee306f187">00092</a> <span class="preprocessor">#define SPI_SR_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_SR) Overrun Error Status (cleared on read) */</span>
<a name="l00093"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gabeda016ebc9ea6b515755cd56e78a8fe">00093</a> <span class="preprocessor">#define SPI_SR_NSSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_SR) NSS Rising (cleared on read) */</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga84407cd4d97c87ff79ddf135427ecfe4">00094</a> <span class="preprocessor">#define SPI_SR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SPI_SR) Transmission Registers Empty (cleared by writing SPI_TDR) */</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gaaa676bbaa36a74be559ee6a5d46eaa9d">00095</a> <span class="preprocessor">#define SPI_SR_UNDES (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SPI_SR) Underrun Error Status (Slave mode only) (cleared on read) */</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gae7580fa93c7e03c5bb5538abc0dfc152">00096</a> <span class="preprocessor">#define SPI_SR_SPIENS (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SPI_SR) SPI Enable Status */</span>
<a name="l00097"></a>00097 <span class="comment">/* -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- */</span>
<a name="l00098"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga1105f94156b60c5ee82de84925b30178">00098</a> <span class="preprocessor">#define SPI_IER_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_IER) Receive Data Register Full Interrupt Enable */</span>
<a name="l00099"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga04e042ee66fcf2a93c27921abca640e4">00099</a> <span class="preprocessor">#define SPI_IER_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_IER) SPI Transmit Data Register Empty Interrupt Enable */</span>
<a name="l00100"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga052ed154bfbc9fa3aa97e3a3aa619687">00100</a> <span class="preprocessor">#define SPI_IER_MODF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_IER) Mode Fault Error Interrupt Enable */</span>
<a name="l00101"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga34a22f2529e88361ef639e93eb318659">00101</a> <span class="preprocessor">#define SPI_IER_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_IER) Overrun Error Interrupt Enable */</span>
<a name="l00102"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gaccb704204fcb7d07ca807b608c3e19ca">00102</a> <span class="preprocessor">#define SPI_IER_NSSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_IER) NSS Rising Interrupt Enable */</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga0113a457347e793c91055a4edb98e5a3">00103</a> <span class="preprocessor">#define SPI_IER_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SPI_IER) Transmission Registers Empty Enable */</span>
<a name="l00104"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga1ff8797fb0a9d82230514cd9d5caac59">00104</a> <span class="preprocessor">#define SPI_IER_UNDES (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SPI_IER) Underrun Error Interrupt Enable */</span>
<a name="l00105"></a>00105 <span class="comment">/* -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- */</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gabdb3e78af146a108e460424053a9db92">00106</a> <span class="preprocessor">#define SPI_IDR_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_IDR) Receive Data Register Full Interrupt Disable */</span>
<a name="l00107"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga87757165dbe02f10c128f465eec220ba">00107</a> <span class="preprocessor">#define SPI_IDR_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_IDR) SPI Transmit Data Register Empty Interrupt Disable */</span>
<a name="l00108"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga30165a04bb5f28d0b4868be8474acf1c">00108</a> <span class="preprocessor">#define SPI_IDR_MODF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_IDR) Mode Fault Error Interrupt Disable */</span>
<a name="l00109"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga2d169c1bd619fe85b3387b374f580b09">00109</a> <span class="preprocessor">#define SPI_IDR_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_IDR) Overrun Error Interrupt Disable */</span>
<a name="l00110"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga728d5a8cad7c29250360f0157b5e8f79">00110</a> <span class="preprocessor">#define SPI_IDR_NSSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_IDR) NSS Rising Interrupt Disable */</span>
<a name="l00111"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gaddf4b26c2541629e1997132e50178b4f">00111</a> <span class="preprocessor">#define SPI_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SPI_IDR) Transmission Registers Empty Disable */</span>
<a name="l00112"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga795088b6ea6b89af56c9d5bd3bba66cb">00112</a> <span class="preprocessor">#define SPI_IDR_UNDES (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SPI_IDR) Underrun Error Interrupt Disable */</span>
<a name="l00113"></a>00113 <span class="comment">/* -------- SPI_IMR : (SPI Offset: 0x1C) Interrupt Mask Register -------- */</span>
<a name="l00114"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gacba1530f6c28a001ec4c36c25d391cdf">00114</a> <span class="preprocessor">#define SPI_IMR_RDRF (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_IMR) Receive Data Register Full Interrupt Mask */</span>
<a name="l00115"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga1ae4f282e180509cbb5e8b19598243b9">00115</a> <span class="preprocessor">#define SPI_IMR_TDRE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_IMR) SPI Transmit Data Register Empty Interrupt Mask */</span>
<a name="l00116"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga8a2186d7a3469d20ed526dd3678bcbf2">00116</a> <span class="preprocessor">#define SPI_IMR_MODF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_IMR) Mode Fault Error Interrupt Mask */</span>
<a name="l00117"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gac07260e5ce36c6a0b6911ffe0a8b0a63">00117</a> <span class="preprocessor">#define SPI_IMR_OVRES (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_IMR) Overrun Error Interrupt Mask */</span>
<a name="l00118"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga19e20161f498a459839b5b2b1e45be4b">00118</a> <span class="preprocessor">#define SPI_IMR_NSSR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_IMR) NSS Rising Interrupt Mask */</span>
<a name="l00119"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gad4614e5714a116d626d45bb98fabac74">00119</a> <span class="preprocessor">#define SPI_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SPI_IMR) Transmission Registers Empty Mask */</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga4b17e314a7181955c68b713a74d2a386">00120</a> <span class="preprocessor">#define SPI_IMR_UNDES (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SPI_IMR) Underrun Error Interrupt Mask */</span>
<a name="l00121"></a>00121 <span class="comment">/* -------- SPI_CSR[4] : (SPI Offset: 0x30) Chip Select Register -------- */</span>
<a name="l00122"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gaa32540a52ce9bec344c733e63578c1e5">00122</a> <span class="preprocessor">#define SPI_CSR_CPOL (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Clock Polarity */</span>
<a name="l00123"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gab1ac2d1468b0bcaf5699b4f7ca338278">00123</a> <span class="preprocessor">#define SPI_CSR_NCPHA (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Clock Phase */</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gaf55a6eabcdcc72e93d8316de76e22f0f">00124</a> <span class="preprocessor">#define SPI_CSR_CSNAAT (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Chip Select Not Active After Transfer (Ignored if CSAAT = 1) */</span>
<a name="l00125"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gaa80e81d8dc4efe289e56e31f04896bb1">00125</a> <span class="preprocessor">#define SPI_CSR_CSAAT (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Chip Select Active After Transfer */</span>
<a name="l00126"></a>00126 <span class="preprocessor">#define SPI_CSR_BITS_Pos 4</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga9f4c680f57d1ded5c34993cffc91bd94">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_BITS_Msk (0xfu &lt;&lt; SPI_CSR_BITS_Pos) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Bits Per Transfer */</span>
<a name="l00128"></a>00128 <span class="preprocessor">#define SPI_CSR_BITS(value) ((SPI_CSR_BITS_Msk &amp; ((value) &lt;&lt; SPI_CSR_BITS_Pos)))</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga8549c361b375d157602dee315513c150">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define   SPI_CSR_BITS_8_BIT (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 8 bits for transfer */</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gab02437662c1d559ea485ac7d39e88dba">00130</a> <span class="preprocessor">#define   SPI_CSR_BITS_9_BIT (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 9 bits for transfer */</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga6fc81b52de5354cd3b92615ad1b55496">00131</a> <span class="preprocessor">#define   SPI_CSR_BITS_10_BIT (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 10 bits for transfer */</span>
<a name="l00132"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga0cb17f459512707bd7d1dd718a3abe6e">00132</a> <span class="preprocessor">#define   SPI_CSR_BITS_11_BIT (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 11 bits for transfer */</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga4d7b32df6f855f2dddf62b27a61c167f">00133</a> <span class="preprocessor">#define   SPI_CSR_BITS_12_BIT (0x4u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 12 bits for transfer */</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga73c6f8ce576ea59ae84a0745bde2fcf9">00134</a> <span class="preprocessor">#define   SPI_CSR_BITS_13_BIT (0x5u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 13 bits for transfer */</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga9f50944da65963d4e710e798eb1b4ffb">00135</a> <span class="preprocessor">#define   SPI_CSR_BITS_14_BIT (0x6u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 14 bits for transfer */</span>
<a name="l00136"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga421d68bc73d5065443e29cdd9f3fc2d8">00136</a> <span class="preprocessor">#define   SPI_CSR_BITS_15_BIT (0x7u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 15 bits for transfer */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga04ecfd6c12d345ef631c6e8cfc29df6c">00137</a> <span class="preprocessor">#define   SPI_CSR_BITS_16_BIT (0x8u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) 16 bits for transfer */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define SPI_CSR_SCBR_Pos 8</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga2f43c4d328adbac6ce40e5cfbf489c3d">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_SCBR_Msk (0xffu &lt;&lt; SPI_CSR_SCBR_Pos) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Serial Clock Bit Rate */</span>
<a name="l00140"></a>00140 <span class="preprocessor">#define SPI_CSR_SCBR(value) ((SPI_CSR_SCBR_Msk &amp; ((value) &lt;&lt; SPI_CSR_SCBR_Pos)))</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_DLYBS_Pos 16</span>
<a name="l00142"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gaa09d39f94f35fb03298dc0fd811d86b5">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_DLYBS_Msk (0xffu &lt;&lt; SPI_CSR_DLYBS_Pos) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Delay Before SPCK */</span>
<a name="l00143"></a>00143 <span class="preprocessor">#define SPI_CSR_DLYBS(value) ((SPI_CSR_DLYBS_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBS_Pos)))</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_DLYBCT_Pos 24</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gacfa9a89f587873cca6797fb1a3a1f76d">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_CSR_DLYBCT_Msk (0xffu &lt;&lt; SPI_CSR_DLYBCT_Pos) </span><span class="comment">/**&lt; \brief (SPI_CSR[4]) Delay Between Consecutive Transfers */</span>
<a name="l00146"></a>00146 <span class="preprocessor">#define SPI_CSR_DLYBCT(value) ((SPI_CSR_DLYBCT_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBCT_Pos)))</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="comment">/* -------- SPI_WPMR : (SPI Offset: 0xE4) Write Protection Mode Register -------- */</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gabac843beb0be37bdb38953c1180c7761">00148</a> <span class="preprocessor">#define SPI_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_WPMR) Write Protection Enable */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define SPI_WPMR_WPKEY_Pos 8</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga7254c94ec647be0fb21569bd816dff76">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; SPI_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (SPI_WPMR) Write Protection Key */</span>
<a name="l00151"></a>00151 <span class="preprocessor">#define SPI_WPMR_WPKEY(value) ((SPI_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; SPI_WPMR_WPKEY_Pos)))</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#gad5eacda218874e9f160526fd09b840f7">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define   SPI_WPMR_WPKEY_PASSWD (0x535049u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SPI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0. */</span>
<a name="l00153"></a>00153 <span class="comment">/* -------- SPI_WPSR : (SPI Offset: 0xE8) Write Protection Status Register -------- */</span>
<a name="l00154"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga2fdfc086344d7f94c78b3411f9300ff6">00154</a> <span class="preprocessor">#define SPI_WPSR_WPVS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SPI_WPSR) Write Protection Violation Status */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#define SPI_WPSR_WPVSRC_Pos 8</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___s_p_i.html#ga85243137e58ab2f2dfe757f0d5847744">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define SPI_WPSR_WPVSRC_Msk (0xffu &lt;&lt; SPI_WPSR_WPVSRC_Pos) </span><span class="comment">/**&lt; \brief (SPI_WPSR) Write Protection Violation Source */</span>
<a name="l00157"></a>00157 <span class="comment"></span>
<a name="l00158"></a>00158 <span class="comment">/*@}*/</span>
<a name="l00159"></a>00159 
<a name="l00160"></a>00160 
<a name="l00161"></a>00161 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_SPI_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
