
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets rst]

set_property IOSTANDARD LVCMOS18 [get_ports {data[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {data[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {r[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports rst]
set_property PACKAGE_PIN U2 [get_ports {data[15]}]
set_property PACKAGE_PIN U1 [get_ports {data[14]}]
set_property PACKAGE_PIN T2 [get_ports {data[13]}]
set_property PACKAGE_PIN R1 [get_ports {data[12]}]
set_property PACKAGE_PIN R2 [get_ports {data[11]}]
set_property PACKAGE_PIN P1 [get_ports {data[10]}]
set_property PACKAGE_PIN N1 [get_ports {data[9]}]
set_property PACKAGE_PIN T8 [get_ports {data[7]}]
set_property PACKAGE_PIN R8 [get_ports {data[6]}]
set_property PACKAGE_PIN T7 [get_ports {data[5]}]
set_property PACKAGE_PIN R5 [get_ports {data[4]}]
set_property PACKAGE_PIN P4 [get_ports {data[3]}]
set_property PACKAGE_PIN P3 [get_ports {data[2]}]
set_property PACKAGE_PIN N4 [get_ports {data[1]}]
set_property PACKAGE_PIN N2 [get_ports {data[8]}]
set_property PACKAGE_PIN N3 [get_ports {data[0]}]
set_property PACKAGE_PIN E18 [get_ports {r[15]}]
set_property PACKAGE_PIN E17 [get_ports {r[14]}]
set_property PACKAGE_PIN A19 [get_ports {r[13]}]
set_property PACKAGE_PIN A18 [get_ports {r[12]}]
set_property PACKAGE_PIN D19 [get_ports {r[11]}]
set_property PACKAGE_PIN B17 [get_ports {r[10]}]
set_property PACKAGE_PIN F17 [get_ports {r[9]}]
set_property PACKAGE_PIN C17 [get_ports {r[8]}]
set_property PACKAGE_PIN F20 [get_ports {r[7]}]
set_property PACKAGE_PIN F19 [get_ports {r[6]}]
set_property PACKAGE_PIN F18 [get_ports {r[5]}]
set_property PACKAGE_PIN G17 [get_ports {r[4]}]
set_property PACKAGE_PIN H17 [get_ports {r[3]}]
set_property PACKAGE_PIN E16 [get_ports {r[2]}]
set_property PACKAGE_PIN G16 [get_ports {r[1]}]
set_property PACKAGE_PIN A17 [get_ports {r[0]}]
set_property PACKAGE_PIN H19 [get_ports clk]
set_property PACKAGE_PIN F22 [get_ports rst]
