{"Source Block": ["hdl/library/util_dac_unpack/util_dac_unpack.v@132:142@HdlIdDef", "  wire                           dac_chan_valid;\n\n  reg [DATA_WIDTH*CHANNELS-1:0]  dac_data = 'h00;\n  reg [DMA_WIDTH-1:0]            buffer = 'h00;\n  reg                            dma_rd = 1'b0;\n  reg [$clog2(CHANNELS)-1:0]     counter = 'h00;\n  reg [CHANNELS-1:0]             dac_enable_d1 = 'h00;\n\n  assign dac_enable[0] = dac_enable_00;\n  assign dac_enable[1] = dac_enable_01;\n  assign dac_enable[2] = dac_enable_02;\n"], "Clone Blocks": [["hdl/library/util_dac_unpack/util_dac_unpack.v@130:140", "\n  wire [$clog2(CHANNELS)-1:0]    offset [0:CHANNELS-1];\n  wire                           dac_chan_valid;\n\n  reg [DATA_WIDTH*CHANNELS-1:0]  dac_data = 'h00;\n  reg [DMA_WIDTH-1:0]            buffer = 'h00;\n  reg                            dma_rd = 1'b0;\n  reg [$clog2(CHANNELS)-1:0]     counter = 'h00;\n  reg [CHANNELS-1:0]             dac_enable_d1 = 'h00;\n\n  assign dac_enable[0] = dac_enable_00;\n"], ["hdl/library/util_dac_unpack/util_dac_unpack.v@135:145", "  reg [DMA_WIDTH-1:0]            buffer = 'h00;\n  reg                            dma_rd = 1'b0;\n  reg [$clog2(CHANNELS)-1:0]     counter = 'h00;\n  reg [CHANNELS-1:0]             dac_enable_d1 = 'h00;\n\n  assign dac_enable[0] = dac_enable_00;\n  assign dac_enable[1] = dac_enable_01;\n  assign dac_enable[2] = dac_enable_02;\n  assign dac_enable[3] = dac_enable_03;\n  assign dac_valid[0] = dac_valid_00;\n  assign dac_valid[1] = dac_valid_01;\n"], ["hdl/library/util_dac_unpack/util_dac_unpack.v@133:143", "\n  reg [DATA_WIDTH*CHANNELS-1:0]  dac_data = 'h00;\n  reg [DMA_WIDTH-1:0]            buffer = 'h00;\n  reg                            dma_rd = 1'b0;\n  reg [$clog2(CHANNELS)-1:0]     counter = 'h00;\n  reg [CHANNELS-1:0]             dac_enable_d1 = 'h00;\n\n  assign dac_enable[0] = dac_enable_00;\n  assign dac_enable[1] = dac_enable_01;\n  assign dac_enable[2] = dac_enable_02;\n  assign dac_enable[3] = dac_enable_03;\n"], ["hdl/library/util_dac_unpack/util_dac_unpack.v@136:146", "  reg                            dma_rd = 1'b0;\n  reg [$clog2(CHANNELS)-1:0]     counter = 'h00;\n  reg [CHANNELS-1:0]             dac_enable_d1 = 'h00;\n\n  assign dac_enable[0] = dac_enable_00;\n  assign dac_enable[1] = dac_enable_01;\n  assign dac_enable[2] = dac_enable_02;\n  assign dac_enable[3] = dac_enable_03;\n  assign dac_valid[0] = dac_valid_00;\n  assign dac_valid[1] = dac_valid_01;\n  assign dac_valid[2] = dac_valid_02;\n"]], "Diff Content": {"Delete": [[137, "  reg [$clog2(CHANNELS)-1:0]     counter = 'h00;\n"]], "Add": [[137, "  reg [$clog2(CHANNELS)-1:0]     rd_counter = 'h00;\n"], [137, "  reg [$clog2(CHANNELS)-1:0]     req_counter = 'h00;\n"]]}}