{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 10 16:43:58 2017 " "Info: Processing started: Fri Mar 10 16:43:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IM -c IM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IM -c IM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "address\[0\] i_out6\[14\] 15.204 ns Longest " "Info: Longest tpd from source pin \"address\[0\]\" to destination pin \"i_out6\[14\]\" is 15.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns address\[0\] 1 PIN PIN_93 26 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_93; Fanout = 26; PIN Node = 'address\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "IM.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/IM/IM.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.226 ns) + CELL(0.590 ns) 7.291 ns mem_initial~507 2 COMB LC_X20_Y1_N4 2 " "Info: 2: + IC(5.226 ns) + CELL(0.590 ns) = 7.291 ns; Loc. = LC_X20_Y1_N4; Fanout = 2; COMB Node = 'mem_initial~507'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.816 ns" { address[0] mem_initial~507 } "NODE_NAME" } } { "IM.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/IM/IM.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.442 ns) 9.355 ns mem_initial~509 3 COMB LC_X20_Y6_N8 4 " "Info: 3: + IC(1.622 ns) + CELL(0.442 ns) = 9.355 ns; Loc. = LC_X20_Y6_N8; Fanout = 4; COMB Node = 'mem_initial~509'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { mem_initial~507 mem_initial~509 } "NODE_NAME" } } { "IM.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/IM/IM.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.741 ns) + CELL(2.108 ns) 15.204 ns i_out6\[14\] 4 PIN PIN_215 0 " "Info: 4: + IC(3.741 ns) + CELL(2.108 ns) = 15.204 ns; Loc. = PIN_215; Fanout = 0; PIN Node = 'i_out6\[14\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.849 ns" { mem_initial~509 i_out6[14] } "NODE_NAME" } } { "IM.vhd" "" { Text "D:/JISUANJIZUCHENGDAZUOYE/IM/IM.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.615 ns ( 30.35 % ) " "Info: Total cell delay = 4.615 ns ( 30.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.589 ns ( 69.65 % ) " "Info: Total interconnect delay = 10.589 ns ( 69.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "15.204 ns" { address[0] mem_initial~507 mem_initial~509 i_out6[14] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "15.204 ns" { address[0] {} address[0]~out0 {} mem_initial~507 {} mem_initial~509 {} i_out6[14] {} } { 0.000ns 0.000ns 5.226ns 1.622ns 3.741ns } { 0.000ns 1.475ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 10 16:43:58 2017 " "Info: Processing ended: Fri Mar 10 16:43:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
