-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\ltehdlDownlinkSyncDemod\LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Transfer_Timing_Offset.vhd
-- Created: 2022-05-23 17:26:44
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Transfer_Timing_Offset
-- Source Path: ltehdlDownlinkSyncDemod/Transfer Timing Offset
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Transfer_Timing_Offset IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        enb_1_2_1                         :   IN    std_logic;
        tin                               :   IN    std_logic_vector(14 DOWNTO 0);  -- ufix15
        tout                              :   OUT   std_logic_vector(18 DOWNTO 0)  -- ufix19
        );
END LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Transfer_Timing_Offset;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Transfer_Timing_Offset IS

  -- Signals
  SIGNAL tin_unsigned                     : unsigned(14 DOWNTO 0);  -- ufix15
  SIGNAL Gain1_cast                       : unsigned(19 DOWNTO 0);  -- ufix20
  SIGNAL Gain1_out1                       : unsigned(18 DOWNTO 0);  -- ufix19
  SIGNAL ofdm_timingOffset                : unsigned(18 DOWNTO 0);  -- ufix19
  SIGNAL Delay5_out1                      : unsigned(18 DOWNTO 0);  -- ufix19

BEGIN
  tin_unsigned <= unsigned(tin);

  Gain1_cast <= resize(tin_unsigned & '0' & '0' & '0' & '0', 20);
  Gain1_out1 <= Gain1_cast(18 DOWNTO 0);

  -- Downsample by 2 register (Sample offset 0)
  Downsample1_output_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        ofdm_timingOffset <= to_unsigned(16#00000#, 19);
      ELSIF enb_1_2_1 = '1' THEN
        ofdm_timingOffset <= Gain1_out1;
      END IF;
    END IF;
  END PROCESS Downsample1_output_process;


  Delay5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay5_out1 <= to_unsigned(16#00000#, 19);
      ELSIF enb_1_2_0 = '1' THEN
        Delay5_out1 <= ofdm_timingOffset;
      END IF;
    END IF;
  END PROCESS Delay5_process;


  tout <= std_logic_vector(Delay5_out1);

END rtl;

