Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = topdiv00.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is TRUE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.9/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_3/impl1 (searchpath added)
-p C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_3 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_3/impl1/source/div00.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_3/impl1/source/packagediv00.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_3/impl1/source/topdiv00.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_3/impl1/source/osc00.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_3/impl1/source/packageReg0.vhd
VHDL design file = C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_3/impl1/source/topReg0.vhd
NGD file = practica3_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.9/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_3/impl1". VHDL-1504
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/div00.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/div00.vhd(6): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/div00.vhd(10): analyzing entity div00. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/div00.vhd(17): analyzing architecture div0. VHDL-1010
unit topdiv00 is not yet analyzed. VHDL-1485
unit topdiv00 is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/packagediv00.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/packagediv00.vhd(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/packagediv00.vhd(8): analyzing package packagediv00. VHDL-1014
unit topdiv00 is not yet analyzed. VHDL-1485
unit topdiv00 is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/topdiv00.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/topdiv00.vhd(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/topdiv00.vhd(9): analyzing entity topdiv00. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/topdiv00.vhd(17): analyzing architecture topdiv0. VHDL-1010
unit topdiv00 is not yet analyzed. VHDL-1485
unit topdiv00 is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/osc00.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/osc00.vhd(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/osc00.vhd(8): analyzing entity osc00. VHDL-1012
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/osc00.vhd(13): analyzing architecture osc0. VHDL-1010
unit topdiv00 is not yet analyzed. VHDL-1485
unit topdiv00 is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/packagereg0.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/packagereg0.vhd(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/packagereg0.vhd(8): analyzing package packagereg0. VHDL-1014
unit topdiv00 is not yet analyzed. VHDL-1485
unit topdiv00 is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/topreg0.vhd. VHDL-1481
WARNING - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/topreg0.vhd(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/topreg0.vhd(9): analyzing entity topreg0. VHDL-1012
ERROR - synthesis: c:/users/jcvelmon/desktop/semestre actual/dsd/practica_3/impl1/source/topreg0.vhd(21): syntax error near ). VHDL-1261
