Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov 12 15:07:39 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_cmod_a7_timing_summary_routed.rpt -pb hello_world_cmod_a7_timing_summary_routed.pb -rpx hello_world_cmod_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_cmod_a7
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     55.278        0.000                      0                 4492        0.146        0.000                      0                 4492       41.160        0.000                       0                  1536  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              55.278        0.000                      0                 4492        0.146        0.000                      0                 4492       41.160        0.000                       0                  1536  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       55.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.278ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.477ns  (logic 3.981ns (14.488%)  route 23.496ns (85.512%))
  Logic Levels:           19  (CARRY4=4 LUT4=3 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.624     5.168    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/Q
                         net (fo=107, routed)         3.986     9.610    rvsteel_soc_instance/rvsteel_core_instance/current_state[2]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.150     9.760 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[31]_i_4/O
                         net (fo=47, routed)          2.012    11.772    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[2]_1
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.098 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[31]_i_6/O
                         net (fo=109, routed)         4.990    17.087    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[12]_i_5_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.211 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15/O
                         net (fo=1, routed)           0.000    17.211    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15_n_0
    SLICE_X35Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    17.456 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7/O
                         net (fo=1, routed)           0.800    18.256    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.298    18.554 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_3/O
                         net (fo=8, routed)           1.687    20.241    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_2
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124    20.365 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59/O
                         net (fo=1, routed)           0.000    20.365    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.915 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.915    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.029 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.001    21.030    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.144    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.765    22.023    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.124    22.147 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.788    22.935    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.059 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.883    23.943    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    24.067 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.680    24.746    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124    24.870 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          2.606    27.477    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.124    27.601 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.931    28.531    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.124    28.655 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7/O
                         net (fo=1, routed)           0.295    28.951    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124    29.075 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    30.738    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    30.888 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    31.619    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    31.967 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.678    32.645    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X4Y37          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.513    88.208    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/C
                         clock pessimism              0.179    88.387    
                         clock uncertainty           -0.035    88.352    
    SLICE_X4Y37          FDRE (Setup_fdre_C_R)       -0.429    87.923    rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         87.923    
                         arrival time                         -32.645    
  -------------------------------------------------------------------
                         slack                                 55.278    

Slack (MET) :             55.284ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.472ns  (logic 3.981ns (14.491%)  route 23.491ns (85.509%))
  Logic Levels:           19  (CARRY4=4 LUT4=3 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.624     5.168    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/Q
                         net (fo=107, routed)         3.986     9.610    rvsteel_soc_instance/rvsteel_core_instance/current_state[2]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.150     9.760 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[31]_i_4/O
                         net (fo=47, routed)          2.012    11.772    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[2]_1
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.098 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[31]_i_6/O
                         net (fo=109, routed)         4.990    17.087    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[12]_i_5_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.211 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15/O
                         net (fo=1, routed)           0.000    17.211    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15_n_0
    SLICE_X35Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    17.456 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7/O
                         net (fo=1, routed)           0.800    18.256    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.298    18.554 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_3/O
                         net (fo=8, routed)           1.687    20.241    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_2
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124    20.365 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59/O
                         net (fo=1, routed)           0.000    20.365    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.915 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.915    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.029 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.001    21.030    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.144    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.765    22.023    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.124    22.147 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.788    22.935    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.059 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.883    23.943    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    24.067 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.680    24.746    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124    24.870 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          2.606    27.477    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.124    27.601 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.931    28.531    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.124    28.655 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7/O
                         net (fo=1, routed)           0.295    28.951    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124    29.075 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    30.738    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    30.888 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    31.619    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    31.967 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    32.640    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514    88.209    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/C
                         clock pessimism              0.179    88.388    
                         clock uncertainty           -0.035    88.353    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    87.924    rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         87.924    
                         arrival time                         -32.640    
  -------------------------------------------------------------------
                         slack                                 55.284    

Slack (MET) :             55.284ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.472ns  (logic 3.981ns (14.491%)  route 23.491ns (85.509%))
  Logic Levels:           19  (CARRY4=4 LUT4=3 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.624     5.168    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/Q
                         net (fo=107, routed)         3.986     9.610    rvsteel_soc_instance/rvsteel_core_instance/current_state[2]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.150     9.760 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[31]_i_4/O
                         net (fo=47, routed)          2.012    11.772    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[2]_1
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.098 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[31]_i_6/O
                         net (fo=109, routed)         4.990    17.087    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[12]_i_5_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.211 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15/O
                         net (fo=1, routed)           0.000    17.211    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15_n_0
    SLICE_X35Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    17.456 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7/O
                         net (fo=1, routed)           0.800    18.256    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.298    18.554 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_3/O
                         net (fo=8, routed)           1.687    20.241    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_2
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124    20.365 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59/O
                         net (fo=1, routed)           0.000    20.365    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.915 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.915    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.029 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.001    21.030    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.144    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.765    22.023    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.124    22.147 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.788    22.935    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.059 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.883    23.943    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    24.067 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.680    24.746    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124    24.870 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          2.606    27.477    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.124    27.601 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.931    28.531    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.124    28.655 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7/O
                         net (fo=1, routed)           0.295    28.951    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124    29.075 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    30.738    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    30.888 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    31.619    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    31.967 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    32.640    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514    88.209    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[2]/C
                         clock pessimism              0.179    88.388    
                         clock uncertainty           -0.035    88.353    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    87.924    rvsteel_soc_instance/uart_instance/mem_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         87.924    
                         arrival time                         -32.640    
  -------------------------------------------------------------------
                         slack                                 55.284    

Slack (MET) :             55.284ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.472ns  (logic 3.981ns (14.491%)  route 23.491ns (85.509%))
  Logic Levels:           19  (CARRY4=4 LUT4=3 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.624     5.168    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/Q
                         net (fo=107, routed)         3.986     9.610    rvsteel_soc_instance/rvsteel_core_instance/current_state[2]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.150     9.760 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[31]_i_4/O
                         net (fo=47, routed)          2.012    11.772    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[2]_1
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.098 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[31]_i_6/O
                         net (fo=109, routed)         4.990    17.087    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[12]_i_5_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.211 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15/O
                         net (fo=1, routed)           0.000    17.211    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15_n_0
    SLICE_X35Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    17.456 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7/O
                         net (fo=1, routed)           0.800    18.256    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.298    18.554 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_3/O
                         net (fo=8, routed)           1.687    20.241    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_2
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124    20.365 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59/O
                         net (fo=1, routed)           0.000    20.365    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.915 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.915    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.029 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.001    21.030    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.144    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.765    22.023    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.124    22.147 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.788    22.935    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.059 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.883    23.943    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    24.067 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.680    24.746    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124    24.870 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          2.606    27.477    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.124    27.601 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.931    28.531    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.124    28.655 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7/O
                         net (fo=1, routed)           0.295    28.951    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124    29.075 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    30.738    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    30.888 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    31.619    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    31.967 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    32.640    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514    88.209    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]/C
                         clock pessimism              0.179    88.388    
                         clock uncertainty           -0.035    88.353    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    87.924    rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         87.924    
                         arrival time                         -32.640    
  -------------------------------------------------------------------
                         slack                                 55.284    

Slack (MET) :             55.284ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.472ns  (logic 3.981ns (14.491%)  route 23.491ns (85.509%))
  Logic Levels:           19  (CARRY4=4 LUT4=3 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.624     5.168    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/Q
                         net (fo=107, routed)         3.986     9.610    rvsteel_soc_instance/rvsteel_core_instance/current_state[2]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.150     9.760 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[31]_i_4/O
                         net (fo=47, routed)          2.012    11.772    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[2]_1
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.098 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[31]_i_6/O
                         net (fo=109, routed)         4.990    17.087    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[12]_i_5_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.211 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15/O
                         net (fo=1, routed)           0.000    17.211    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15_n_0
    SLICE_X35Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    17.456 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7/O
                         net (fo=1, routed)           0.800    18.256    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.298    18.554 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_3/O
                         net (fo=8, routed)           1.687    20.241    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_2
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124    20.365 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59/O
                         net (fo=1, routed)           0.000    20.365    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.915 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.915    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.029 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.001    21.030    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.144    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.765    22.023    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.124    22.147 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.788    22.935    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.059 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.883    23.943    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    24.067 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.680    24.746    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124    24.870 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          2.606    27.477    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.124    27.601 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.931    28.531    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.124    28.655 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7/O
                         net (fo=1, routed)           0.295    28.951    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124    29.075 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    30.738    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    30.888 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    31.619    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    31.967 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    32.640    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514    88.209    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[4]/C
                         clock pessimism              0.179    88.388    
                         clock uncertainty           -0.035    88.353    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    87.924    rvsteel_soc_instance/uart_instance/mem_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         87.924    
                         arrival time                         -32.640    
  -------------------------------------------------------------------
                         slack                                 55.284    

Slack (MET) :             55.284ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.472ns  (logic 3.981ns (14.491%)  route 23.491ns (85.509%))
  Logic Levels:           19  (CARRY4=4 LUT4=3 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.624     5.168    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/Q
                         net (fo=107, routed)         3.986     9.610    rvsteel_soc_instance/rvsteel_core_instance/current_state[2]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.150     9.760 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[31]_i_4/O
                         net (fo=47, routed)          2.012    11.772    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[2]_1
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.098 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[31]_i_6/O
                         net (fo=109, routed)         4.990    17.087    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[12]_i_5_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.211 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15/O
                         net (fo=1, routed)           0.000    17.211    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15_n_0
    SLICE_X35Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    17.456 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7/O
                         net (fo=1, routed)           0.800    18.256    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.298    18.554 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_3/O
                         net (fo=8, routed)           1.687    20.241    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_2
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124    20.365 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59/O
                         net (fo=1, routed)           0.000    20.365    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.915 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.915    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.029 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.001    21.030    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.144    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.765    22.023    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.124    22.147 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.788    22.935    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.059 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.883    23.943    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    24.067 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.680    24.746    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124    24.870 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          2.606    27.477    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.124    27.601 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.931    28.531    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.124    28.655 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7/O
                         net (fo=1, routed)           0.295    28.951    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124    29.075 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    30.738    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    30.888 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    31.619    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    31.967 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    32.640    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514    88.209    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[5]/C
                         clock pessimism              0.179    88.388    
                         clock uncertainty           -0.035    88.353    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    87.924    rvsteel_soc_instance/uart_instance/mem_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         87.924    
                         arrival time                         -32.640    
  -------------------------------------------------------------------
                         slack                                 55.284    

Slack (MET) :             55.284ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.472ns  (logic 3.981ns (14.491%)  route 23.491ns (85.509%))
  Logic Levels:           19  (CARRY4=4 LUT4=3 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.624     5.168    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/Q
                         net (fo=107, routed)         3.986     9.610    rvsteel_soc_instance/rvsteel_core_instance/current_state[2]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.150     9.760 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[31]_i_4/O
                         net (fo=47, routed)          2.012    11.772    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[2]_1
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.098 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[31]_i_6/O
                         net (fo=109, routed)         4.990    17.087    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[12]_i_5_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.211 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15/O
                         net (fo=1, routed)           0.000    17.211    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15_n_0
    SLICE_X35Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    17.456 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7/O
                         net (fo=1, routed)           0.800    18.256    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.298    18.554 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_3/O
                         net (fo=8, routed)           1.687    20.241    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_2
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124    20.365 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59/O
                         net (fo=1, routed)           0.000    20.365    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.915 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.915    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.029 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.001    21.030    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.144    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.765    22.023    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.124    22.147 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.788    22.935    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.059 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.883    23.943    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    24.067 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.680    24.746    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124    24.870 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          2.606    27.477    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.124    27.601 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.931    28.531    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.124    28.655 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7/O
                         net (fo=1, routed)           0.295    28.951    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124    29.075 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    30.738    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    30.888 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    31.619    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    31.967 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    32.640    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514    88.209    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[6]/C
                         clock pessimism              0.179    88.388    
                         clock uncertainty           -0.035    88.353    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    87.924    rvsteel_soc_instance/uart_instance/mem_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         87.924    
                         arrival time                         -32.640    
  -------------------------------------------------------------------
                         slack                                 55.284    

Slack (MET) :             55.284ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.472ns  (logic 3.981ns (14.491%)  route 23.491ns (85.509%))
  Logic Levels:           19  (CARRY4=4 LUT4=3 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.624     5.168    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/Q
                         net (fo=107, routed)         3.986     9.610    rvsteel_soc_instance/rvsteel_core_instance/current_state[2]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.150     9.760 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[31]_i_4/O
                         net (fo=47, routed)          2.012    11.772    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[2]_1
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.098 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[31]_i_6/O
                         net (fo=109, routed)         4.990    17.087    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[12]_i_5_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.211 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15/O
                         net (fo=1, routed)           0.000    17.211    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15_n_0
    SLICE_X35Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    17.456 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7/O
                         net (fo=1, routed)           0.800    18.256    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.298    18.554 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_3/O
                         net (fo=8, routed)           1.687    20.241    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_2
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124    20.365 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59/O
                         net (fo=1, routed)           0.000    20.365    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.915 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.915    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.029 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.001    21.030    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.144    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.765    22.023    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.124    22.147 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.788    22.935    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.059 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.883    23.943    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    24.067 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.680    24.746    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124    24.870 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          2.606    27.477    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.124    27.601 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.931    28.531    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.124    28.655 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7/O
                         net (fo=1, routed)           0.295    28.951    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124    29.075 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    30.738    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    30.888 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    31.619    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    31.967 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    32.640    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514    88.209    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[7]/C
                         clock pessimism              0.179    88.388    
                         clock uncertainty           -0.035    88.353    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    87.924    rvsteel_soc_instance/uart_instance/mem_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         87.924    
                         arrival time                         -32.640    
  -------------------------------------------------------------------
                         slack                                 55.284    

Slack (MET) :             55.298ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.614ns  (logic 3.757ns (13.605%)  route 23.857ns (86.395%))
  Logic Levels:           19  (CARRY4=4 LUT4=3 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.624     5.168    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/Q
                         net (fo=107, routed)         3.986     9.610    rvsteel_soc_instance/rvsteel_core_instance/current_state[2]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.150     9.760 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[31]_i_4/O
                         net (fo=47, routed)          2.012    11.772    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[2]_1
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.098 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[31]_i_6/O
                         net (fo=109, routed)         4.990    17.087    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[12]_i_5_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.211 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15/O
                         net (fo=1, routed)           0.000    17.211    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15_n_0
    SLICE_X35Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    17.456 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7/O
                         net (fo=1, routed)           0.800    18.256    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.298    18.554 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_3/O
                         net (fo=8, routed)           1.687    20.241    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_2
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124    20.365 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59/O
                         net (fo=1, routed)           0.000    20.365    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.915 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.915    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.029 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.001    21.030    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.144    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.765    22.023    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.124    22.147 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.788    22.935    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.059 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.883    23.943    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    24.067 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.680    24.746    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124    24.870 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          2.606    27.477    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.124    27.601 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.931    28.531    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.124    28.655 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7/O
                         net (fo=1, routed)           0.295    28.951    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124    29.075 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.569    30.644    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124    30.768 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.309    32.077    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X8Y36          LUT5 (Prop_lut5_I3_O)        0.150    32.227 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[1]_i_1/O
                         net (fo=1, routed)           0.555    32.782    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_2[1]
    SLICE_X7Y36          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.512    88.207    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/C
                         clock pessimism              0.179    88.386    
                         clock uncertainty           -0.035    88.351    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)       -0.271    88.080    rvsteel_soc_instance/uart_instance/tx_register_reg[1]
  -------------------------------------------------------------------
                         required time                         88.080    
                         arrival time                         -32.782    
  -------------------------------------------------------------------
                         slack                                 55.298    

Slack (MET) :             55.424ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        27.033ns  (logic 3.725ns (13.779%)  route 23.308ns (86.220%))
  Logic Levels:           19  (CARRY4=4 LUT4=4 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.624     5.168    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     5.624 f  rvsteel_soc_instance/rvsteel_core_instance/current_state_reg[2]/Q
                         net (fo=107, routed)         3.986     9.610    rvsteel_soc_instance/rvsteel_core_instance/current_state[2]
    SLICE_X13Y45         LUT4 (Prop_lut4_I1_O)        0.150     9.760 f  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction[31]_i_4/O
                         net (fo=47, routed)          2.012    11.772    rvsteel_soc_instance/bus_mux_instance/prev_instruction_reg[2]_1
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.326    12.098 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[31]_i_6/O
                         net (fo=109, routed)         4.990    17.087    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[12]_i_5_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I2_O)        0.124    17.211 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15/O
                         net (fo=1, routed)           0.000    17.211    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_15_n_0
    SLICE_X35Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    17.456 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7/O
                         net (fo=1, routed)           0.800    18.256    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[3]_i_7_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.298    18.554 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[3]_i_3/O
                         net (fo=8, routed)           1.687    20.241    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_reg[24]_2
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124    20.365 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59/O
                         net (fo=1, routed)           0.000    20.365    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_59_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.915 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.915    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_40_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.029 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26/CO[3]
                         net (fo=1, routed)           0.001    21.030    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_26_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.144 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.144    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_13_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.258 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.765    22.023    rvsteel_soc_instance/bus_mux_instance/CO[0]
    SLICE_X13Y50         LUT6 (Prop_lut6_I1_O)        0.124    22.147 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6/O
                         net (fo=1, routed)           0.788    22.935    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_6_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.059 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.883    23.943    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X7Y43          LUT6 (Prop_lut6_I3_O)        0.124    24.067 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.680    24.746    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124    24.870 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          2.606    27.477    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X3Y62          LUT6 (Prop_lut6_I3_O)        0.124    27.601 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.931    28.531    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X1Y63          LUT5 (Prop_lut5_I2_O)        0.124    28.655 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7/O
                         net (fo=1, routed)           0.295    28.951    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_7_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124    29.075 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.569    30.644    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124    30.768 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.462    31.231    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y36          LUT4 (Prop_lut4_I3_O)        0.118    31.349 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.852    32.200    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X2Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.512    88.207    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.179    88.386    
                         clock uncertainty           -0.035    88.351    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.726    87.625    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         87.625    
                         arrival time                         -32.200    
  -------------------------------------------------------------------
                         slack                                 55.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.206ns (39.628%)  route 0.314ns (60.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.596     1.500    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[11]/Q
                         net (fo=4, routed)           0.314     1.977    rvsteel_soc_instance/bus_mux_instance/Q[10]
    SLICE_X5Y52          LUT3 (Prop_lut3_I0_O)        0.042     2.019 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[11]_i_1/O
                         net (fo=1, routed)           0.000     2.019    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[9]
    SLICE_X5Y52          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.863     2.012    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X5Y52          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[11]/C
                         clock pessimism             -0.245     1.767    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.107     1.874    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.491%)  route 0.171ns (32.509%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.596     1.500    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[16]/Q
                         net (fo=2, routed)           0.170     1.811    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[63]_0[16]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.856 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle[16]_i_2/O
                         net (fo=1, routed)           0.000     1.856    rvsteel_soc_instance/bus_mux_instance/csr_mcycle[16]_i_2_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.971 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[16]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[63]_1[17]
    SLICE_X3Y50          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.864     2.014    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]/C
                         clock pessimism             -0.245     1.769    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.874    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.592     1.496    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y37          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.101     1.737    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg_n_0_[2]
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  rvsteel_soc_instance/uart_instance/tx_bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.782    rvsteel_soc_instance/uart_instance/tx_bit_counter[1]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.862     2.011    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[1]/C
                         clock pessimism             -0.502     1.509    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121     1.630    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.157%)  route 0.171ns (31.843%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.596     1.500    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X3Y49          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[16]/Q
                         net (fo=2, routed)           0.170     1.811    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[63]_0[16]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.856 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle[16]_i_2/O
                         net (fo=1, routed)           0.000     1.856    rvsteel_soc_instance/bus_mux_instance/csr_mcycle[16]_i_2_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.971 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.972    rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[16]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.037 r  rvsteel_soc_instance/bus_mux_instance/csr_mcycle_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.037    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[63]_1[19]
    SLICE_X3Y50          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.864     2.014    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[19]/C
                         clock pessimism             -0.245     1.769    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.874    rvsteel_soc_instance/rvsteel_core_instance/csr_mcycle_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.942%)  route 0.124ns (40.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.592     1.496    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[21]/Q
                         net (fo=4, routed)           0.124     1.761    rvsteel_soc_instance/bus_mux_instance/Q[20]
    SLICE_X2Y57          LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[21]_i_1/O
                         net (fo=1, routed)           0.000     1.806    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[21]_0
    SLICE_X2Y57          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.862     2.012    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X2Y57          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[21]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.120     1.632    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.590     1.494    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/Q
                         net (fo=7, routed)           0.132     1.766    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]
    SLICE_X2Y33          LUT5 (Prop_lut5_I2_O)        0.048     1.814 r  rvsteel_soc_instance/uart_instance/tx_cycle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    rvsteel_soc_instance/uart_instance/p_0_in__0[4]
    SLICE_X2Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.859     2.008    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.131     1.638    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.207ns (37.223%)  route 0.349ns (62.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.596     1.500    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[13]/Q
                         net (fo=4, routed)           0.349     2.013    rvsteel_soc_instance/bus_mux_instance/Q[12]
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.043     2.056 r  rvsteel_soc_instance/bus_mux_instance/csr_mepc[13]_i_1/O
                         net (fo=1, routed)           0.000     2.056    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[31]_0[11]
    SLICE_X1Y50          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.864     2.014    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[13]/C
                         clock pessimism             -0.245     1.769    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.107     1.876    rvsteel_soc_instance/rvsteel_core_instance/csr_mepc_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.263%)  route 0.134ns (48.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.589     1.493    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  rvsteel_soc_instance/uart_instance/rx_register_reg[4]/Q
                         net (fo=2, routed)           0.134     1.768    rvsteel_soc_instance/uart_instance/p_2_in[3]
    SLICE_X4Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.862     2.011    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_data_reg[4]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.075     1.586    rvsteel_soc_instance/uart_instance/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.590     1.494    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/Q
                         net (fo=7, routed)           0.132     1.766    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]
    SLICE_X2Y33          LUT4 (Prop_lut4_I1_O)        0.045     1.811 r  rvsteel_soc_instance/uart_instance/tx_cycle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.811    rvsteel_soc_instance/uart_instance/p_0_in__0[3]
    SLICE_X2Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.859     2.008    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120     1.627    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.590     1.494    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/Q
                         net (fo=7, routed)           0.136     1.770    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  rvsteel_soc_instance/uart_instance/tx_cycle_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    rvsteel_soc_instance/uart_instance/p_0_in__0[5]
    SLICE_X2Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.859     2.008    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121     1.628    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB36_X0Y7    rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB36_X0Y8    rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y7    rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y8    rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         83.330      82.330     SLICE_X8Y39    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X8Y37    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X7Y38    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X8Y39    rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X8Y39    rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         41.670      41.170     SLICE_X8Y39    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         41.670      41.170     SLICE_X8Y39    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y37    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y37    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X7Y38    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X7Y38    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y39    rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y39    rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y39    rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y39    rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         41.660      41.160     SLICE_X8Y39    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         41.660      41.160     SLICE_X8Y39    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X8Y37    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X8Y37    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X7Y38    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X7Y38    rvsteel_soc_instance/bus_mux_instance/response_sel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X8Y39    rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X8Y39    rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X8Y39    rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X8Y39    rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 4.043ns (68.968%)  route 1.819ns (31.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.630     5.174    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518     5.692 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           1.819     7.511    uart_tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.036 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.036    uart_tx
    J18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.390ns (78.747%)  route 0.375ns (21.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.589     1.493    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.375     2.032    uart_tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.257 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.257    uart_tx
    J18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay          1774 Endpoints
Min Delay          1774 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.358ns  (logic 2.226ns (12.126%)  route 16.132ns (87.874%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=52, routed)          5.474     6.930    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.124     7.054 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        5.044    12.098    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124    12.222 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1/O
                         net (fo=2, routed)           1.020    13.241    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1_n_0
    SLICE_X1Y56          LUT4 (Prop_lut4_I0_O)        0.124    13.365 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=1, routed)           1.162    14.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124    14.651 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.569    16.221    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124    16.345 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          1.309    17.653    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X8Y36          LUT5 (Prop_lut5_I3_O)        0.150    17.803 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[1]_i_1/O
                         net (fo=1, routed)           0.555    18.358    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_2[1]
    SLICE_X7Y36          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.512     4.877    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X7Y36          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.221ns  (logic 2.450ns (13.447%)  route 15.771ns (86.553%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=52, routed)          5.474     6.930    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.124     7.054 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        5.044    12.098    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124    12.222 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1/O
                         net (fo=2, routed)           1.020    13.241    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1_n_0
    SLICE_X1Y56          LUT4 (Prop_lut4_I0_O)        0.124    13.365 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=1, routed)           1.162    14.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124    14.651 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    16.315    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    16.465 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    17.195    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    17.543 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.678    18.221    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X4Y37          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.513     4.878    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.216ns  (logic 2.450ns (13.451%)  route 15.766ns (86.549%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=52, routed)          5.474     6.930    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.124     7.054 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        5.044    12.098    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124    12.222 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1/O
                         net (fo=2, routed)           1.020    13.241    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1_n_0
    SLICE_X1Y56          LUT4 (Prop_lut4_I0_O)        0.124    13.365 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=1, routed)           1.162    14.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124    14.651 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    16.315    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    16.465 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    17.195    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    17.543 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    18.216    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514     4.879    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.216ns  (logic 2.450ns (13.451%)  route 15.766ns (86.549%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=52, routed)          5.474     6.930    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.124     7.054 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        5.044    12.098    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124    12.222 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1/O
                         net (fo=2, routed)           1.020    13.241    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1_n_0
    SLICE_X1Y56          LUT4 (Prop_lut4_I0_O)        0.124    13.365 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=1, routed)           1.162    14.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124    14.651 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    16.315    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    16.465 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    17.195    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    17.543 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    18.216    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514     4.879    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.216ns  (logic 2.450ns (13.451%)  route 15.766ns (86.549%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=52, routed)          5.474     6.930    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.124     7.054 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        5.044    12.098    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124    12.222 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1/O
                         net (fo=2, routed)           1.020    13.241    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1_n_0
    SLICE_X1Y56          LUT4 (Prop_lut4_I0_O)        0.124    13.365 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=1, routed)           1.162    14.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124    14.651 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    16.315    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    16.465 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    17.195    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    17.543 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    18.216    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514     4.879    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.216ns  (logic 2.450ns (13.451%)  route 15.766ns (86.549%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=52, routed)          5.474     6.930    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.124     7.054 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        5.044    12.098    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124    12.222 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1/O
                         net (fo=2, routed)           1.020    13.241    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1_n_0
    SLICE_X1Y56          LUT4 (Prop_lut4_I0_O)        0.124    13.365 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=1, routed)           1.162    14.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124    14.651 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    16.315    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    16.465 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    17.195    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    17.543 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    18.216    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514     4.879    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.216ns  (logic 2.450ns (13.451%)  route 15.766ns (86.549%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=52, routed)          5.474     6.930    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.124     7.054 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        5.044    12.098    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124    12.222 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1/O
                         net (fo=2, routed)           1.020    13.241    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1_n_0
    SLICE_X1Y56          LUT4 (Prop_lut4_I0_O)        0.124    13.365 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=1, routed)           1.162    14.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124    14.651 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    16.315    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    16.465 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    17.195    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    17.543 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    18.216    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514     4.879    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.216ns  (logic 2.450ns (13.451%)  route 15.766ns (86.549%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=52, routed)          5.474     6.930    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.124     7.054 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        5.044    12.098    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124    12.222 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1/O
                         net (fo=2, routed)           1.020    13.241    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1_n_0
    SLICE_X1Y56          LUT4 (Prop_lut4_I0_O)        0.124    13.365 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=1, routed)           1.162    14.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124    14.651 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    16.315    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    16.465 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    17.195    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    17.543 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    18.216    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514     4.879    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/mem_read_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.216ns  (logic 2.450ns (13.451%)  route 15.766ns (86.549%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=52, routed)          5.474     6.930    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.124     7.054 f  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        5.044    12.098    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124    12.222 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1/O
                         net (fo=2, routed)           1.020    13.241    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1_n_0
    SLICE_X1Y56          LUT4 (Prop_lut4_I0_O)        0.124    13.365 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=1, routed)           1.162    14.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124    14.651 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.664    16.315    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.150    16.465 f  rvsteel_soc_instance/rvsteel_core_instance/response_sel[0]_i_2/O
                         net (fo=6, routed)           0.731    17.195    rvsteel_soc_instance/rvsteel_core_instance/bus_mux_instance/s1_valid_access__0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.348    17.543 r  rvsteel_soc_instance/rvsteel_core_instance/mem_read_data[7]_i_1/O
                         net (fo=8, routed)           0.672    18.216    rvsteel_soc_instance/uart_instance/SR[0]
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.514     4.879    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/mem_read_data_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.777ns  (logic 2.194ns (12.343%)  route 15.583ns (87.657%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=52, routed)          5.474     6.930    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y37          LUT2 (Prop_lut2_I1_O)        0.124     7.054 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1501, routed)        5.044    12.098    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X1Y55          LUT6 (Prop_lut6_I5_O)        0.124    12.222 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1/O
                         net (fo=2, routed)           1.020    13.241    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1_n_0
    SLICE_X1Y56          LUT4 (Prop_lut4_I0_O)        0.124    13.365 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6/O
                         net (fo=1, routed)           1.162    14.527    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124    14.651 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4/O
                         net (fo=10, routed)          1.569    16.221    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_4_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124    16.345 r  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_2/O
                         net (fo=14, routed)          0.462    16.807    rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter1__1
    SLICE_X7Y36          LUT4 (Prop_lut4_I3_O)        0.118    16.925 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.852    17.777    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X3Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        1.512     4.877    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.234ns (35.727%)  route 0.421ns (64.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.421     0.655    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y36          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.859     2.008    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.324ns (30.956%)  route 0.723ns (69.044%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.570     0.804    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.045     0.849 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_5/O
                         net (fo=2, routed)           0.153     1.002    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.045     1.047 r  rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.047    rvsteel_soc_instance/uart_instance/rx_bit_counter[3]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.864     2.013    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_bit_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.279ns (26.505%)  route 0.774ns (73.495%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.592     0.826    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.871 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.181     1.053    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.858     2.007    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.279ns (26.505%)  route 0.774ns (73.495%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.592     0.826    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.871 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.181     1.053    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.858     2.007    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[11]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.279ns (26.505%)  route 0.774ns (73.495%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.592     0.826    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.871 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.181     1.053    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.858     2.007    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.279ns (26.505%)  route 0.774ns (73.495%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.592     0.826    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.871 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.181     1.053    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.858     2.007    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[9]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.279ns (24.992%)  route 0.838ns (75.008%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.592     0.826    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.871 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.245     1.117    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.857     2.006    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.279ns (24.992%)  route 0.838ns (75.008%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.592     0.826    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.871 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.245     1.117    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.857     2.006    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.279ns (24.992%)  route 0.838ns (75.008%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.592     0.826    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.871 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.245     1.117    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.857     2.006    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.279ns (24.992%)  route 0.838ns (75.008%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.592     0.826    rvsteel_soc_instance/uart_instance/D[0]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.871 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1/O
                         net (fo=12, routed)          0.245     1.117    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1535, routed)        0.857     2.006    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[7]/C





