arch                                                     	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k4_N8_topology-0.85sL2-0.15gL4-on-cb-off-sb_22nm_22nm.xml	ch_intrinsics.v	c8151c4     	success   	     	901                	1031                 	668                 	301                   	15          	15           	71     	99    	130        	1           	0       	6689                 	2.70453       	-528.522            	-2.70453            	6782             	15                               	2.91487            	-560.172 	-2.91487 	-1      	-1      	0.200894 	1.30611   	0.734935            	50384      	6148        	27564      
