module sqrt (
    input  wire [31:0] in,
    output reg  [15:0] out  // Raiz de 32 bits cabe em 16 bits
);
    integer i;
    reg [15:0] x;

    always @(*) begin
        x = 0;
        for (i = 15; i >= 0; i = i - 1) begin
            if (((x | (1 << i)) * (x | (1 << i))) <= in)
                x = x | (1 << i);
        end
        out = x;
    end
endmodule