# Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../../../schemas/inst_schema.json

$schema: inst_schema.json#
kind: instruction
name: qc.brev32
long_name: Reverse bit order
description: |
  Reverses the bit order of `rs1` and writes the result to `rd`.
  Instruction encoded in I instruction format
definedBy:
  allOf:
    - xlen: 32
    - extension:
        name: Xqcibm
format:
  size: 32
  operands:
    - $ref: inst_operand/qc.xs1-n0.yaml#
    - $ref: inst_operand/xd-n0.yaml#
  opcodes:
    - displayName: funct7
      location: 31-25
      value: 0b0000110
    - displayName: funct5
      location: 24-20
      value: 0b00000
    - displayName: funct3
      location: 14-12
      value: 0b011
    - $ref: inst_opcode/custom-0.yaml#
assembly: xd, xs1
access:
  s: always
  u: always
  vs: always
  vu: always
operation(): |
  XReg orig_val = X[xs1];
  XReg tmp;

  for (U32 i=0; i<xlen(); i++) {
    tmp[xlen() - 1 - i] = orig_val[i];
  }

  X[xd] = tmp;
