
ATmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000c2  00800200  0000192e  000019c2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000192e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000024  008002c2  008002c2  00001a84  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a84  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002e0  00000000  00000000  00001ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000020e7  00000000  00000000  00001dc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001157  00000000  00000000  00003ea7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001711  00000000  00000000  00004ffe  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000062c  00000000  00000000  00006710  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000852  00000000  00000000  00006d3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000f55  00000000  00000000  0000758e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000218  00000000  00000000  000084e3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	ff c2       	rjmp	.+1534   	; 0x60c <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	1f c5       	rjmp	.+2622   	; 0xadc <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	89 05       	cpc	r24, r9
      e6:	db 05       	cpc	r29, r11
      e8:	db 05       	cpc	r29, r11
      ea:	db 05       	cpc	r29, r11
      ec:	db 05       	cpc	r29, r11
      ee:	db 05       	cpc	r29, r11
      f0:	db 05       	cpc	r29, r11
      f2:	db 05       	cpc	r29, r11
      f4:	89 05       	cpc	r24, r9
      f6:	db 05       	cpc	r29, r11
      f8:	db 05       	cpc	r29, r11
      fa:	db 05       	cpc	r29, r11
      fc:	db 05       	cpc	r29, r11
      fe:	db 05       	cpc	r29, r11
     100:	db 05       	cpc	r29, r11
     102:	db 05       	cpc	r29, r11
     104:	8b 05       	cpc	r24, r11
     106:	db 05       	cpc	r29, r11
     108:	db 05       	cpc	r29, r11
     10a:	db 05       	cpc	r29, r11
     10c:	db 05       	cpc	r29, r11
     10e:	db 05       	cpc	r29, r11
     110:	db 05       	cpc	r29, r11
     112:	db 05       	cpc	r29, r11
     114:	db 05       	cpc	r29, r11
     116:	db 05       	cpc	r29, r11
     118:	db 05       	cpc	r29, r11
     11a:	db 05       	cpc	r29, r11
     11c:	db 05       	cpc	r29, r11
     11e:	db 05       	cpc	r29, r11
     120:	db 05       	cpc	r29, r11
     122:	db 05       	cpc	r29, r11
     124:	8b 05       	cpc	r24, r11
     126:	db 05       	cpc	r29, r11
     128:	db 05       	cpc	r29, r11
     12a:	db 05       	cpc	r29, r11
     12c:	db 05       	cpc	r29, r11
     12e:	db 05       	cpc	r29, r11
     130:	db 05       	cpc	r29, r11
     132:	db 05       	cpc	r29, r11
     134:	db 05       	cpc	r29, r11
     136:	db 05       	cpc	r29, r11
     138:	db 05       	cpc	r29, r11
     13a:	db 05       	cpc	r29, r11
     13c:	db 05       	cpc	r29, r11
     13e:	db 05       	cpc	r29, r11
     140:	db 05       	cpc	r29, r11
     142:	db 05       	cpc	r29, r11
     144:	d7 05       	cpc	r29, r7
     146:	db 05       	cpc	r29, r11
     148:	db 05       	cpc	r29, r11
     14a:	db 05       	cpc	r29, r11
     14c:	db 05       	cpc	r29, r11
     14e:	db 05       	cpc	r29, r11
     150:	db 05       	cpc	r29, r11
     152:	db 05       	cpc	r29, r11
     154:	b4 05       	cpc	r27, r4
     156:	db 05       	cpc	r29, r11
     158:	db 05       	cpc	r29, r11
     15a:	db 05       	cpc	r29, r11
     15c:	db 05       	cpc	r29, r11
     15e:	db 05       	cpc	r29, r11
     160:	db 05       	cpc	r29, r11
     162:	db 05       	cpc	r29, r11
     164:	db 05       	cpc	r29, r11
     166:	db 05       	cpc	r29, r11
     168:	db 05       	cpc	r29, r11
     16a:	db 05       	cpc	r29, r11
     16c:	db 05       	cpc	r29, r11
     16e:	db 05       	cpc	r29, r11
     170:	db 05       	cpc	r29, r11
     172:	db 05       	cpc	r29, r11
     174:	a8 05       	cpc	r26, r8
     176:	db 05       	cpc	r29, r11
     178:	db 05       	cpc	r29, r11
     17a:	db 05       	cpc	r29, r11
     17c:	db 05       	cpc	r29, r11
     17e:	db 05       	cpc	r29, r11
     180:	db 05       	cpc	r29, r11
     182:	db 05       	cpc	r29, r11
     184:	c6 05       	cpc	r28, r6

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ee e2       	ldi	r30, 0x2E	; 46
     19e:	f9 e1       	ldi	r31, 0x19	; 25
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 3c       	cpi	r26, 0xC2	; 194
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a2 ec       	ldi	r26, 0xC2	; 194
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a6 3e       	cpi	r26, 0xE6	; 230
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	03 d0       	rcall	.+6      	; 0x1c8 <main>
     1c2:	0c 94 95 0c 	jmp	0x192a	; 0x192a <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <main>:
#include "drivers/motor.h"
#include "drivers/solenoid.h"
#include "controller.h"

int main(void)
{
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	66 97       	sbiw	r28, 0x16	; 22
     1d2:	0f b6       	in	r0, 0x3f	; 63
     1d4:	f8 94       	cli
     1d6:	de bf       	out	0x3e, r29	; 62
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	cd bf       	out	0x3d, r28	; 61
	UART_init(MYUBRR);
     1dc:	87 e6       	ldi	r24, 0x67	; 103
     1de:	90 e0       	ldi	r25, 0x00	; 0
     1e0:	12 d5       	rcall	.+2596   	; 0xc06 <UART_init>
	CAN_init();
     1e2:	1f d1       	rcall	.+574    	; 0x422 <CAN_init>
	IR_init();
     1e4:	4f d2       	rcall	.+1182   	; 0x684 <IR_init>
	SERVO_init();
     1e6:	d7 d3       	rcall	.+1966   	; 0x996 <SERVO_init>
	MOTOR_init();
     1e8:	93 d3       	rcall	.+1830   	; 0x910 <MOTOR_init>
	SOLENOID_init();
     1ea:	27 d4       	rcall	.+2126   	; 0xa3a <SOLENOID_init>
		printf("Received message\n");
		printf("id: %d\ndata: %d\n\n", receive_msg.id, receive_msg.data[0]);
		_delay_ms(10);
	}*/

	uint8_t ir_value = IR_read();
     1ec:	4d d2       	rcall	.+1178   	; 0x688 <IR_read>
     1ee:	f8 2e       	mov	r15, r24
			int8_t ref = receive_msg.data[1]; // Use right slider position as reference
			CONTROLLER_set_reference(ref);
		}
		
		ir_value = IR_read();
		printf("%d %d\n", ir_value, old_ir_value);
     1f0:	04 e1       	ldi	r16, 0x14	; 20
     1f2:	12 e0       	ldi	r17, 0x02	; 2
		if(ir_value != old_ir_value) {
			// Send score to node 1
			send_msg.id = 2;
     1f4:	68 94       	set
     1f6:	aa 24       	eor	r10, r10
     1f8:	a1 f8       	bld	r10, 1
     1fa:	b1 2c       	mov	r11, r1
			send_msg.length = 1;
     1fc:	88 24       	eor	r8, r8
     1fe:	83 94       	inc	r8
		}

		// Apply controller
		float encoder_value = (100.0f * MOTOR_read_encoder())/MOTOR_max_encoder_value();
		float vel = CONTROLLER_actuate(encoder_value);
		MOTOR_set_dir_right(vel > 0);
     200:	31 2c       	mov	r3, r1

	uint8_t ir_value = IR_read();
	uint8_t old_ir_value = ir_value;

	while(1) {
		receive_msg = CAN_data_receive();
     202:	ce 01       	movw	r24, r28
     204:	0c 96       	adiw	r24, 0x0c	; 12
     206:	76 d1       	rcall	.+748    	; 0x4f4 <CAN_data_receive>
     208:	8c 85       	ldd	r24, Y+12	; 0x0c
     20a:	9d 85       	ldd	r25, Y+13	; 0x0d
		if(receive_msg.id == 1) {
     20c:	81 30       	cpi	r24, 0x01	; 1
     20e:	91 05       	cpc	r25, r1
     210:	39 f4       	brne	.+14     	; 0x220 <main+0x58>
			// Message is joystick data
			int8_t x = receive_msg.data[0];
			int8_t click = receive_msg.data[2];
     212:	e9 88       	ldd	r14, Y+17	; 0x11
			
			SERVO_write(-x);
     214:	8f 85       	ldd	r24, Y+15	; 0x0f
     216:	81 95       	neg	r24
     218:	c9 d3       	rcall	.+1938   	; 0x9ac <SERVO_write>
			SOLENOID_shoot(click);
     21a:	8e 2d       	mov	r24, r14
     21c:	10 d4       	rcall	.+2080   	; 0xa3e <SOLENOID_shoot>
     21e:	0a c0       	rjmp	.+20     	; 0x234 <main+0x6c>
		} else if(receive_msg.id == 3) {
     220:	03 97       	sbiw	r24, 0x03	; 3
     222:	41 f4       	brne	.+16     	; 0x234 <main+0x6c>
			// Slider data
			int8_t ref = receive_msg.data[1]; // Use right slider position as reference
			CONTROLLER_set_reference(ref);
     224:	68 89       	ldd	r22, Y+16	; 0x10
     226:	77 27       	eor	r23, r23
     228:	67 fd       	sbrc	r22, 7
     22a:	70 95       	com	r23
     22c:	87 2f       	mov	r24, r23
     22e:	97 2f       	mov	r25, r23
     230:	fb d5       	rcall	.+3062   	; 0xe28 <__floatsisf>
     232:	58 d0       	rcall	.+176    	; 0x2e4 <CONTROLLER_set_reference>
		}
		
		ir_value = IR_read();
     234:	29 d2       	rcall	.+1106   	; 0x688 <IR_read>
     236:	98 2e       	mov	r9, r24
		printf("%d %d\n", ir_value, old_ir_value);
     238:	1f 92       	push	r1
     23a:	ff 92       	push	r15
     23c:	1f 92       	push	r1
     23e:	8f 93       	push	r24
     240:	1f 93       	push	r17
     242:	0f 93       	push	r16
     244:	58 d7       	rcall	.+3760   	; 0x10f6 <printf>
		if(ir_value != old_ir_value) {
     246:	0f 90       	pop	r0
     248:	0f 90       	pop	r0
     24a:	0f 90       	pop	r0
     24c:	0f 90       	pop	r0
     24e:	0f 90       	pop	r0
     250:	0f 90       	pop	r0
     252:	9f 14       	cp	r9, r15
     254:	39 f0       	breq	.+14     	; 0x264 <main+0x9c>
			// Send score to node 1
			send_msg.id = 2;
     256:	ba 82       	std	Y+2, r11	; 0x02
     258:	a9 82       	std	Y+1, r10	; 0x01
			send_msg.length = 1;
     25a:	8b 82       	std	Y+3, r8	; 0x03
			send_msg.data[0] = ir_value;
     25c:	9c 82       	std	Y+4, r9	; 0x04
			CAN_message_send(&send_msg);
     25e:	ce 01       	movw	r24, r28
     260:	01 96       	adiw	r24, 0x01	; 1
     262:	f8 d0       	rcall	.+496    	; 0x454 <CAN_message_send>
			old_ir_value = ir_value;
		}

		// Apply controller
		float encoder_value = (100.0f * MOTOR_read_encoder())/MOTOR_max_encoder_value();
     264:	b9 d2       	rcall	.+1394   	; 0x7d8 <MOTOR_read_encoder>
     266:	7c 01       	movw	r14, r24
     268:	9d d2       	rcall	.+1338   	; 0x7a4 <MOTOR_max_encoder_value>
     26a:	6c 01       	movw	r12, r24
     26c:	b7 01       	movw	r22, r14
     26e:	88 27       	eor	r24, r24
     270:	77 fd       	sbrc	r23, 7
     272:	80 95       	com	r24
     274:	98 2f       	mov	r25, r24
     276:	d8 d5       	rcall	.+2992   	; 0xe28 <__floatsisf>
     278:	20 e0       	ldi	r18, 0x00	; 0
     27a:	30 e0       	ldi	r19, 0x00	; 0
     27c:	48 ec       	ldi	r20, 0xC8	; 200
     27e:	52 e4       	ldi	r21, 0x42	; 66
     280:	87 d6       	rcall	.+3342   	; 0xf90 <__mulsf3>
     282:	2b 01       	movw	r4, r22
     284:	3c 01       	movw	r6, r24
     286:	b6 01       	movw	r22, r12
     288:	88 27       	eor	r24, r24
     28a:	77 fd       	sbrc	r23, 7
     28c:	80 95       	com	r24
     28e:	98 2f       	mov	r25, r24
     290:	cb d5       	rcall	.+2966   	; 0xe28 <__floatsisf>
     292:	9b 01       	movw	r18, r22
     294:	ac 01       	movw	r20, r24
     296:	c3 01       	movw	r24, r6
     298:	b2 01       	movw	r22, r4
     29a:	30 d5       	rcall	.+2656   	; 0xcfc <__divsf3>
		float vel = CONTROLLER_actuate(encoder_value);
     29c:	2c d0       	rcall	.+88     	; 0x2f6 <CONTROLLER_actuate>
     29e:	6b 01       	movw	r12, r22
     2a0:	7c 01       	movw	r14, r24
		MOTOR_set_dir_right(vel > 0);
     2a2:	58 2c       	mov	r5, r8
     2a4:	20 e0       	ldi	r18, 0x00	; 0
     2a6:	30 e0       	ldi	r19, 0x00	; 0
     2a8:	a9 01       	movw	r20, r18
     2aa:	6e d6       	rcall	.+3292   	; 0xf88 <__gesf2>
     2ac:	18 16       	cp	r1, r24
     2ae:	0c f0       	brlt	.+2      	; 0x2b2 <main+0xea>
     2b0:	53 2c       	mov	r5, r3
     2b2:	85 2d       	mov	r24, r5
     2b4:	83 d2       	rcall	.+1286   	; 0x7bc <MOTOR_set_dir_right>
		MOTOR_set_velocity(vel/100.0f * 0xFF);
     2b6:	20 e0       	ldi	r18, 0x00	; 0
     2b8:	30 e0       	ldi	r19, 0x00	; 0
     2ba:	48 ec       	ldi	r20, 0xC8	; 200
     2bc:	52 e4       	ldi	r21, 0x42	; 66
     2be:	c7 01       	movw	r24, r14
     2c0:	b6 01       	movw	r22, r12
     2c2:	1c d5       	rcall	.+2616   	; 0xcfc <__divsf3>
     2c4:	20 e0       	ldi	r18, 0x00	; 0
     2c6:	30 e0       	ldi	r19, 0x00	; 0
     2c8:	4f e7       	ldi	r20, 0x7F	; 127
     2ca:	53 e4       	ldi	r21, 0x43	; 67
     2cc:	61 d6       	rcall	.+3266   	; 0xf90 <__mulsf3>
     2ce:	7e d5       	rcall	.+2812   	; 0xdcc <__fixunssfsi>
     2d0:	86 2f       	mov	r24, r22
     2d2:	6d d2       	rcall	.+1242   	; 0x7ae <MOTOR_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2d4:	8f e3       	ldi	r24, 0x3F	; 63
     2d6:	9c e9       	ldi	r25, 0x9C	; 156
     2d8:	01 97       	sbiw	r24, 0x01	; 1
     2da:	f1 f7       	brne	.-4      	; 0x2d8 <main+0x110>
     2dc:	00 c0       	rjmp	.+0      	; 0x2de <main+0x116>
     2de:	00 00       	nop
     2e0:	f9 2c       	mov	r15, r9
     2e2:	8f cf       	rjmp	.-226    	; 0x202 <main+0x3a>

000002e4 <CONTROLLER_set_reference>:
float integral = 0.0;

volatile uint16_t* timer_source = &TCNT1;

void CONTROLLER_set_reference(float ref) {
	reference = ref;
     2e4:	60 93 ca 02 	sts	0x02CA, r22
     2e8:	70 93 cb 02 	sts	0x02CB, r23
     2ec:	80 93 cc 02 	sts	0x02CC, r24
     2f0:	90 93 cd 02 	sts	0x02CD, r25
     2f4:	08 95       	ret

000002f6 <CONTROLLER_actuate>:
}

float CONTROLLER_actuate(float y) {
     2f6:	4f 92       	push	r4
     2f8:	5f 92       	push	r5
     2fa:	6f 92       	push	r6
     2fc:	7f 92       	push	r7
     2fe:	8f 92       	push	r8
     300:	9f 92       	push	r9
     302:	af 92       	push	r10
     304:	bf 92       	push	r11
     306:	cf 92       	push	r12
     308:	df 92       	push	r13
     30a:	ef 92       	push	r14
     30c:	ff 92       	push	r15
     30e:	cf 93       	push	r28
     310:	df 93       	push	r29
     312:	6b 01       	movw	r12, r22
     314:	7c 01       	movw	r14, r24
	float dt = ((float)*timer_source)/((float)F_CPU);
     316:	c0 91 06 02 	lds	r28, 0x0206
     31a:	d0 91 07 02 	lds	r29, 0x0207
     31e:	68 81       	ld	r22, Y
     320:	79 81       	ldd	r23, Y+1	; 0x01
     322:	80 e0       	ldi	r24, 0x00	; 0
     324:	90 e0       	ldi	r25, 0x00	; 0
     326:	7e d5       	rcall	.+2812   	; 0xe24 <__floatunsisf>
     328:	20 e0       	ldi	r18, 0x00	; 0
     32a:	34 e2       	ldi	r19, 0x24	; 36
     32c:	44 e7       	ldi	r20, 0x74	; 116
     32e:	5b e4       	ldi	r21, 0x4B	; 75
     330:	e5 d4       	rcall	.+2506   	; 0xcfc <__divsf3>
     332:	2b 01       	movw	r4, r22
     334:	3c 01       	movw	r6, r24
	*timer_source = 0;
     336:	19 82       	std	Y+1, r1	; 0x01
     338:	18 82       	st	Y, r1
	
	float err = reference - y;
     33a:	a7 01       	movw	r20, r14
     33c:	96 01       	movw	r18, r12
     33e:	60 91 ca 02 	lds	r22, 0x02CA
     342:	70 91 cb 02 	lds	r23, 0x02CB
     346:	80 91 cc 02 	lds	r24, 0x02CC
     34a:	90 91 cd 02 	lds	r25, 0x02CD
     34e:	6d d4       	rcall	.+2266   	; 0xc2a <__subsf3>
     350:	6b 01       	movw	r12, r22
     352:	7c 01       	movw	r14, r24
	
	integral += err * dt;
     354:	a3 01       	movw	r20, r6
     356:	92 01       	movw	r18, r4
     358:	1b d6       	rcall	.+3126   	; 0xf90 <__mulsf3>
     35a:	20 91 c2 02 	lds	r18, 0x02C2
     35e:	30 91 c3 02 	lds	r19, 0x02C3
     362:	40 91 c4 02 	lds	r20, 0x02C4
     366:	50 91 c5 02 	lds	r21, 0x02C5
     36a:	60 d4       	rcall	.+2240   	; 0xc2c <__addsf3>
     36c:	4b 01       	movw	r8, r22
     36e:	5c 01       	movw	r10, r24
     370:	60 93 c2 02 	sts	0x02C2, r22
     374:	70 93 c3 02 	sts	0x02C3, r23
     378:	80 93 c4 02 	sts	0x02C4, r24
     37c:	90 93 c5 02 	sts	0x02C5, r25

	float derivative = (err - prev_err)/dt;
     380:	20 91 c6 02 	lds	r18, 0x02C6
     384:	30 91 c7 02 	lds	r19, 0x02C7
     388:	40 91 c8 02 	lds	r20, 0x02C8
     38c:	50 91 c9 02 	lds	r21, 0x02C9
     390:	c7 01       	movw	r24, r14
     392:	b6 01       	movw	r22, r12
     394:	4a d4       	rcall	.+2196   	; 0xc2a <__subsf3>
     396:	a3 01       	movw	r20, r6
     398:	92 01       	movw	r18, r4
     39a:	b0 d4       	rcall	.+2400   	; 0xcfc <__divsf3>
     39c:	2b 01       	movw	r4, r22
     39e:	3c 01       	movw	r6, r24
	prev_err = err;	
     3a0:	c0 92 c6 02 	sts	0x02C6, r12
     3a4:	d0 92 c7 02 	sts	0x02C7, r13
     3a8:	e0 92 c8 02 	sts	0x02C8, r14
     3ac:	f0 92 c9 02 	sts	0x02C9, r15
	
	return Kp*err + Ki*integral + Kd*derivative;
     3b0:	a5 01       	movw	r20, r10
     3b2:	94 01       	movw	r18, r8
     3b4:	c7 01       	movw	r24, r14
     3b6:	b6 01       	movw	r22, r12
     3b8:	39 d4       	rcall	.+2162   	; 0xc2c <__addsf3>
     3ba:	6b 01       	movw	r12, r22
     3bc:	7c 01       	movw	r14, r24
     3be:	20 e0       	ldi	r18, 0x00	; 0
     3c0:	30 e0       	ldi	r19, 0x00	; 0
     3c2:	a9 01       	movw	r20, r18
     3c4:	c3 01       	movw	r24, r6
     3c6:	b2 01       	movw	r22, r4
     3c8:	e3 d5       	rcall	.+3014   	; 0xf90 <__mulsf3>
     3ca:	9b 01       	movw	r18, r22
     3cc:	ac 01       	movw	r20, r24
     3ce:	c7 01       	movw	r24, r14
     3d0:	b6 01       	movw	r22, r12
     3d2:	2c d4       	rcall	.+2136   	; 0xc2c <__addsf3>
     3d4:	df 91       	pop	r29
     3d6:	cf 91       	pop	r28
     3d8:	ff 90       	pop	r15
     3da:	ef 90       	pop	r14
     3dc:	df 90       	pop	r13
     3de:	cf 90       	pop	r12
     3e0:	bf 90       	pop	r11
     3e2:	af 90       	pop	r10
     3e4:	9f 90       	pop	r9
     3e6:	8f 90       	pop	r8
     3e8:	7f 90       	pop	r7
     3ea:	6f 90       	pop	r6
     3ec:	5f 90       	pop	r5
     3ee:	4f 90       	pop	r4
     3f0:	08 95       	ret

000003f2 <ADC_init>:
     3f2:	ea e7       	ldi	r30, 0x7A	; 122
     3f4:	f0 e0       	ldi	r31, 0x00	; 0
     3f6:	80 81       	ld	r24, Z
     3f8:	80 68       	ori	r24, 0x80	; 128
     3fa:	80 83       	st	Z, r24
     3fc:	80 81       	ld	r24, Z
     3fe:	87 60       	ori	r24, 0x07	; 7
     400:	80 83       	st	Z, r24
     402:	08 95       	ret

00000404 <ADC_read>:
     404:	8f 71       	andi	r24, 0x1F	; 31
     406:	80 66       	ori	r24, 0x60	; 96
     408:	80 93 7c 00 	sts	0x007C, r24
     40c:	ea e7       	ldi	r30, 0x7A	; 122
     40e:	f0 e0       	ldi	r31, 0x00	; 0
     410:	80 81       	ld	r24, Z
     412:	80 64       	ori	r24, 0x40	; 64
     414:	80 83       	st	Z, r24
     416:	80 81       	ld	r24, Z
     418:	86 fd       	sbrc	r24, 6
     41a:	fd cf       	rjmp	.-6      	; 0x416 <ADC_read+0x12>
     41c:	80 91 79 00 	lds	r24, 0x0079
     420:	08 95       	ret

00000422 <CAN_init>:
	.data[0] = 0
};

void CAN_init() {
	// Initialize MCP2551
	MCP2515_init();
     422:	a2 d1       	rcall	.+836    	; 0x768 <MCP2515_init>
	// Set normal mode
	MCP2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     424:	40 e0       	ldi	r20, 0x00	; 0
     426:	60 ee       	ldi	r22, 0xE0	; 224
     428:	8f e0       	ldi	r24, 0x0F	; 15
     42a:	81 d1       	rcall	.+770    	; 0x72e <MCP2515_bit_modify>

	uint8_t value = MCP2515_read_data(MCP_CANSTAT);
     42c:	8e e0       	ldi	r24, 0x0E	; 14
     42e:	40 d1       	rcall	.+640    	; 0x6b0 <MCP2515_read_data>
	if ((value & MODE_MASK) != MODE_NORMAL) {
     430:	80 7e       	andi	r24, 0xE0	; 224
     432:	21 f0       	breq	.+8      	; 0x43c <CAN_init+0x1a>
		printf("MCP2551 is NOT in normal mode after reset!\n");
     434:	8b e1       	ldi	r24, 0x1B	; 27
     436:	92 e0       	ldi	r25, 0x02	; 2
     438:	6f c6       	rjmp	.+3294   	; 0x1118 <puts>
		return 1;
     43a:	08 95       	ret
	}

	// Enable interrupts for receive and error
	MCP2515_bit_modify(MCP_CANINTE, 0xFF, MCP_RX_INT | MCP_ERRIE);
     43c:	43 e2       	ldi	r20, 0x23	; 35
     43e:	6f ef       	ldi	r22, 0xFF	; 255
     440:	8b e2       	ldi	r24, 0x2B	; 43
     442:	75 d1       	rcall	.+746    	; 0x72e <MCP2515_bit_modify>
	
	EICRA	|= (1 << ISC21);
     444:	e9 e6       	ldi	r30, 0x69	; 105
     446:	f0 e0       	ldi	r31, 0x00	; 0
     448:	80 81       	ld	r24, Z
     44a:	80 62       	ori	r24, 0x20	; 32
     44c:	80 83       	st	Z, r24
	EIMSK	|= (1 << INT2);
     44e:	ea 9a       	sbi	0x1d, 2	; 29
	sei();
     450:	78 94       	sei
     452:	08 95       	ret

00000454 <CAN_message_send>:
		rx_flag = 1;
	}
	MCP2515_bit_modify(MCP_CANINTF, 0xFF, 0);
}

void CAN_message_send(struct can_message_t* msg){
     454:	0f 93       	push	r16
     456:	1f 93       	push	r17
     458:	cf 93       	push	r28
     45a:	df 93       	push	r29
     45c:	cd b7       	in	r28, 0x3d	; 61
     45e:	de b7       	in	r29, 0x3e	; 62
     460:	dc 01       	movw	r26, r24
	}
	// Write starting from TXB0SIDH
	MCP2515_write_data(MCP_TXB0SIDH, data, data_length); 
	// Request to send from buffer TX0
	MCP2515_request_to_send(1);
}
     462:	0d b7       	in	r16, 0x3d	; 61
     464:	1e b7       	in	r17, 0x3e	; 62
	}
	MCP2515_bit_modify(MCP_CANINTF, 0xFF, 0);
}

void CAN_message_send(struct can_message_t* msg){
	int data_length = 5 + msg->length;
     466:	12 96       	adiw	r26, 0x02	; 2
     468:	4c 91       	ld	r20, X
     46a:	12 97       	sbiw	r26, 0x02	; 2
     46c:	50 e0       	ldi	r21, 0x00	; 0
     46e:	4b 5f       	subi	r20, 0xFB	; 251
     470:	5f 4f       	sbci	r21, 0xFF	; 255
	uint8_t data[data_length];
     472:	8d b7       	in	r24, 0x3d	; 61
     474:	9e b7       	in	r25, 0x3e	; 62
     476:	84 1b       	sub	r24, r20
     478:	95 0b       	sbc	r25, r21
     47a:	0f b6       	in	r0, 0x3f	; 63
     47c:	f8 94       	cli
     47e:	9e bf       	out	0x3e, r25	; 62
     480:	0f be       	out	0x3f, r0	; 63
     482:	8d bf       	out	0x3d, r24	; 61
     484:	6d b7       	in	r22, 0x3d	; 61
     486:	7e b7       	in	r23, 0x3e	; 62
     488:	6f 5f       	subi	r22, 0xFF	; 255
     48a:	7f 4f       	sbci	r23, 0xFF	; 255
	data[0] = msg->id >> 3; // Bit 0 to 2 to TXB0SIDH
     48c:	8d 91       	ld	r24, X+
     48e:	9c 91       	ld	r25, X
     490:	11 97       	sbiw	r26, 0x01	; 1
     492:	96 95       	lsr	r25
     494:	87 95       	ror	r24
     496:	96 95       	lsr	r25
     498:	87 95       	ror	r24
     49a:	96 95       	lsr	r25
     49c:	87 95       	ror	r24
     49e:	ed b7       	in	r30, 0x3d	; 61
     4a0:	fe b7       	in	r31, 0x3e	; 62
     4a2:	81 83       	std	Z+1, r24	; 0x01
	data[1] = msg->id << 5; // Bit 3 to 10 to TXB0SIDL
     4a4:	8c 91       	ld	r24, X
     4a6:	82 95       	swap	r24
     4a8:	88 0f       	add	r24, r24
     4aa:	80 7e       	andi	r24, 0xE0	; 224
     4ac:	fb 01       	movw	r30, r22
     4ae:	81 83       	std	Z+1, r24	; 0x01
	// Not using extended ID
	data[2] = 0;
     4b0:	12 82       	std	Z+2, r1	; 0x02
	data[3] = 0;
     4b2:	13 82       	std	Z+3, r1	; 0x03
	// length to TXB0DLC
	data[4] = msg->length;
     4b4:	12 96       	adiw	r26, 0x02	; 2
     4b6:	8c 91       	ld	r24, X
     4b8:	12 97       	sbiw	r26, 0x02	; 2
     4ba:	84 83       	std	Z+4, r24	; 0x04
	// Fill rest of array with message data
	for(int i = 5; i < data_length; i++) {
     4bc:	46 30       	cpi	r20, 0x06	; 6
     4be:	51 05       	cpc	r21, r1
     4c0:	5c f0       	brlt	.+22     	; 0x4d8 <CAN_message_send+0x84>
     4c2:	13 96       	adiw	r26, 0x03	; 3
     4c4:	35 96       	adiw	r30, 0x05	; 5
     4c6:	25 e0       	ldi	r18, 0x05	; 5
     4c8:	30 e0       	ldi	r19, 0x00	; 0
		data[i] = msg->data[i - 5];
     4ca:	8d 91       	ld	r24, X+
     4cc:	81 93       	st	Z+, r24
	data[2] = 0;
	data[3] = 0;
	// length to TXB0DLC
	data[4] = msg->length;
	// Fill rest of array with message data
	for(int i = 5; i < data_length; i++) {
     4ce:	2f 5f       	subi	r18, 0xFF	; 255
     4d0:	3f 4f       	sbci	r19, 0xFF	; 255
     4d2:	24 17       	cp	r18, r20
     4d4:	35 07       	cpc	r19, r21
     4d6:	cc f3       	brlt	.-14     	; 0x4ca <CAN_message_send+0x76>
		data[i] = msg->data[i - 5];
	}
	// Write starting from TXB0SIDH
	MCP2515_write_data(MCP_TXB0SIDH, data, data_length); 
     4d8:	81 e3       	ldi	r24, 0x31	; 49
     4da:	fa d0       	rcall	.+500    	; 0x6d0 <MCP2515_write_data>
	// Request to send from buffer TX0
	MCP2515_request_to_send(1);
     4dc:	81 e0       	ldi	r24, 0x01	; 1
     4de:	1b d1       	rcall	.+566    	; 0x716 <MCP2515_request_to_send>
}
     4e0:	0f b6       	in	r0, 0x3f	; 63
     4e2:	f8 94       	cli
     4e4:	1e bf       	out	0x3e, r17	; 62
     4e6:	0f be       	out	0x3f, r0	; 63
     4e8:	0d bf       	out	0x3d, r16	; 61
     4ea:	df 91       	pop	r29
     4ec:	cf 91       	pop	r28
     4ee:	1f 91       	pop	r17
     4f0:	0f 91       	pop	r16
     4f2:	08 95       	ret

000004f4 <CAN_data_receive>:

struct can_message_t CAN_data_receive() {
     4f4:	8f 92       	push	r8
     4f6:	9f 92       	push	r9
     4f8:	af 92       	push	r10
     4fa:	bf 92       	push	r11
     4fc:	cf 92       	push	r12
     4fe:	df 92       	push	r13
     500:	ef 92       	push	r14
     502:	ff 92       	push	r15
     504:	0f 93       	push	r16
     506:	1f 93       	push	r17
     508:	cf 93       	push	r28
     50a:	df 93       	push	r29
     50c:	cd b7       	in	r28, 0x3d	; 61
     50e:	de b7       	in	r29, 0x3e	; 62
     510:	2b 97       	sbiw	r28, 0x0b	; 11
     512:	0f b6       	in	r0, 0x3f	; 63
     514:	f8 94       	cli
     516:	de bf       	out	0x3e, r29	; 62
     518:	0f be       	out	0x3f, r0	; 63
     51a:	cd bf       	out	0x3d, r28	; 61
     51c:	7c 01       	movw	r14, r24
	struct can_message_t msg;

	if(rx_flag) {
     51e:	80 91 d9 02 	lds	r24, 0x02D9
     522:	88 23       	and	r24, r24
     524:	b1 f1       	breq	.+108    	; 0x592 <CAN_data_receive+0x9e>
		msg.id = (MCP2515_read_data(MCP_RXB0SIDH) << 3) | (MCP2515_read_data(MCP_RXB0SIDL) >> 5);
     526:	81 e6       	ldi	r24, 0x61	; 97
     528:	c3 d0       	rcall	.+390    	; 0x6b0 <MCP2515_read_data>
     52a:	a8 2e       	mov	r10, r24
     52c:	82 e6       	ldi	r24, 0x62	; 98
     52e:	c0 d0       	rcall	.+384    	; 0x6b0 <MCP2515_read_data>
     530:	82 95       	swap	r24
     532:	86 95       	lsr	r24
     534:	87 70       	andi	r24, 0x07	; 7
     536:	b1 2c       	mov	r11, r1
     538:	aa 0c       	add	r10, r10
     53a:	bb 1c       	adc	r11, r11
     53c:	aa 0c       	add	r10, r10
     53e:	bb 1c       	adc	r11, r11
     540:	aa 0c       	add	r10, r10
     542:	bb 1c       	adc	r11, r11
     544:	a8 2a       	or	r10, r24
		msg.length = (0x0F) & MCP2515_read_data(MCP_RXB0DLC);
     546:	85 e6       	ldi	r24, 0x65	; 101
     548:	b3 d0       	rcall	.+358    	; 0x6b0 <MCP2515_read_data>
     54a:	8f 70       	andi	r24, 0x0F	; 15
     54c:	88 2e       	mov	r8, r24
		for(int i = 0; i < msg.length; i++) {
     54e:	99 f0       	breq	.+38     	; 0x576 <CAN_data_receive+0x82>
     550:	8e 01       	movw	r16, r28
     552:	0c 5f       	subi	r16, 0xFC	; 252
     554:	1f 4f       	sbci	r17, 0xFF	; 255
     556:	68 01       	movw	r12, r16
     558:	c8 0e       	add	r12, r24
     55a:	d1 1c       	adc	r13, r1
     55c:	0f 2e       	mov	r0, r31
     55e:	f6 e6       	ldi	r31, 0x66	; 102
     560:	9f 2e       	mov	r9, r31
     562:	f0 2d       	mov	r31, r0
			msg.data[i] = MCP2515_read_data(MCP_RXB0D0 + i);
     564:	89 2d       	mov	r24, r9
     566:	a4 d0       	rcall	.+328    	; 0x6b0 <MCP2515_read_data>
     568:	f8 01       	movw	r30, r16
     56a:	81 93       	st	Z+, r24
     56c:	8f 01       	movw	r16, r30
     56e:	93 94       	inc	r9
	struct can_message_t msg;

	if(rx_flag) {
		msg.id = (MCP2515_read_data(MCP_RXB0SIDH) << 3) | (MCP2515_read_data(MCP_RXB0SIDL) >> 5);
		msg.length = (0x0F) & MCP2515_read_data(MCP_RXB0DLC);
		for(int i = 0; i < msg.length; i++) {
     570:	ec 15       	cp	r30, r12
     572:	fd 05       	cpc	r31, r13
     574:	b9 f7       	brne	.-18     	; 0x564 <CAN_data_receive+0x70>
			msg.data[i] = MCP2515_read_data(MCP_RXB0D0 + i);
		}
		rx_flag = 0;
     576:	10 92 d9 02 	sts	0x02D9, r1
	} else {
		return empty_msg;
	}
	return msg;
     57a:	ba 82       	std	Y+2, r11	; 0x02
     57c:	a9 82       	std	Y+1, r10	; 0x01
     57e:	8b 82       	std	Y+3, r8	; 0x03
     580:	8b e0       	ldi	r24, 0x0B	; 11
     582:	fe 01       	movw	r30, r28
     584:	31 96       	adiw	r30, 0x01	; 1
     586:	d7 01       	movw	r26, r14
     588:	01 90       	ld	r0, Z+
     58a:	0d 92       	st	X+, r0
     58c:	8a 95       	dec	r24
     58e:	e1 f7       	brne	.-8      	; 0x588 <CAN_data_receive+0x94>
     590:	08 c0       	rjmp	.+16     	; 0x5a2 <CAN_data_receive+0xae>
		for(int i = 0; i < msg.length; i++) {
			msg.data[i] = MCP2515_read_data(MCP_RXB0D0 + i);
		}
		rx_flag = 0;
	} else {
		return empty_msg;
     592:	8b e0       	ldi	r24, 0x0B	; 11
     594:	e8 e0       	ldi	r30, 0x08	; 8
     596:	f2 e0       	ldi	r31, 0x02	; 2
     598:	d7 01       	movw	r26, r14
     59a:	01 90       	ld	r0, Z+
     59c:	0d 92       	st	X+, r0
     59e:	8a 95       	dec	r24
     5a0:	e1 f7       	brne	.-8      	; 0x59a <CAN_data_receive+0xa6>
	}
	return msg;
}
     5a2:	c7 01       	movw	r24, r14
     5a4:	2b 96       	adiw	r28, 0x0b	; 11
     5a6:	0f b6       	in	r0, 0x3f	; 63
     5a8:	f8 94       	cli
     5aa:	de bf       	out	0x3e, r29	; 62
     5ac:	0f be       	out	0x3f, r0	; 63
     5ae:	cd bf       	out	0x3d, r28	; 61
     5b0:	df 91       	pop	r29
     5b2:	cf 91       	pop	r28
     5b4:	1f 91       	pop	r17
     5b6:	0f 91       	pop	r16
     5b8:	ff 90       	pop	r15
     5ba:	ef 90       	pop	r14
     5bc:	df 90       	pop	r13
     5be:	cf 90       	pop	r12
     5c0:	bf 90       	pop	r11
     5c2:	af 90       	pop	r10
     5c4:	9f 90       	pop	r9
     5c6:	8f 90       	pop	r8
     5c8:	08 95       	ret

000005ca <CAN_error>:

void CAN_error() {
     5ca:	cf 93       	push	r28
	uint8_t error = MCP2515_read_data(MCP_EFLG);
     5cc:	8d e2       	ldi	r24, 0x2D	; 45
     5ce:	70 d0       	rcall	.+224    	; 0x6b0 <MCP2515_read_data>
     5d0:	c8 2f       	mov	r28, r24
	if(error & MCP_TXWAR) {
     5d2:	82 ff       	sbrs	r24, 2
     5d4:	03 c0       	rjmp	.+6      	; 0x5dc <CAN_error+0x12>
		printf("(E) can.c: Transmission error\n");
     5d6:	86 e4       	ldi	r24, 0x46	; 70
     5d8:	92 e0       	ldi	r25, 0x02	; 2
     5da:	9e d5       	rcall	.+2876   	; 0x1118 <puts>
	}
	if(error & MCP_RXWAR) {
     5dc:	c1 ff       	sbrs	r28, 1
     5de:	03 c0       	rjmp	.+6      	; 0x5e6 <CAN_error+0x1c>
		printf("(E) can.c: Receive error\n");
     5e0:	84 e6       	ldi	r24, 0x64	; 100
     5e2:	92 e0       	ldi	r25, 0x02	; 2
     5e4:	99 d5       	rcall	.+2866   	; 0x1118 <puts>
	}
}
     5e6:	cf 91       	pop	r28
     5e8:	08 95       	ret

000005ea <CAN_int_vect>:

ISR(INT2_vect) {
	CAN_int_vect();
}

void CAN_int_vect() {
     5ea:	cf 93       	push	r28
	uint8_t interrupt = MCP2515_read_data(MCP_CANINTF);
     5ec:	8c e2       	ldi	r24, 0x2C	; 44
     5ee:	60 d0       	rcall	.+192    	; 0x6b0 <MCP2515_read_data>
     5f0:	c8 2f       	mov	r28, r24
	if(interrupt & MCP_ERRIF) {
     5f2:	85 fd       	sbrc	r24, 5
		CAN_error();
     5f4:	ea df       	rcall	.-44     	; 0x5ca <CAN_error>
	}
	if(interrupt & MCP_RX0IF) {
     5f6:	c0 ff       	sbrs	r28, 0
     5f8:	03 c0       	rjmp	.+6      	; 0x600 <CAN_int_vect+0x16>
		rx_flag = 1;
     5fa:	81 e0       	ldi	r24, 0x01	; 1
     5fc:	80 93 d9 02 	sts	0x02D9, r24
	}
	MCP2515_bit_modify(MCP_CANINTF, 0xFF, 0);
     600:	40 e0       	ldi	r20, 0x00	; 0
     602:	6f ef       	ldi	r22, 0xFF	; 255
     604:	8c e2       	ldi	r24, 0x2C	; 44
     606:	93 d0       	rcall	.+294    	; 0x72e <MCP2515_bit_modify>
}
     608:	cf 91       	pop	r28
     60a:	08 95       	ret

0000060c <__vector_3>:
	EICRA	|= (1 << ISC21);
	EIMSK	|= (1 << INT2);
	sei();
}

ISR(INT2_vect) {
     60c:	1f 92       	push	r1
     60e:	0f 92       	push	r0
     610:	0f b6       	in	r0, 0x3f	; 63
     612:	0f 92       	push	r0
     614:	11 24       	eor	r1, r1
     616:	0b b6       	in	r0, 0x3b	; 59
     618:	0f 92       	push	r0
     61a:	2f 93       	push	r18
     61c:	3f 93       	push	r19
     61e:	4f 93       	push	r20
     620:	5f 93       	push	r21
     622:	6f 93       	push	r22
     624:	7f 93       	push	r23
     626:	8f 93       	push	r24
     628:	9f 93       	push	r25
     62a:	af 93       	push	r26
     62c:	bf 93       	push	r27
     62e:	ef 93       	push	r30
     630:	ff 93       	push	r31
	CAN_int_vect();
     632:	db df       	rcall	.-74     	; 0x5ea <CAN_int_vect>
}
     634:	ff 91       	pop	r31
     636:	ef 91       	pop	r30
     638:	bf 91       	pop	r27
     63a:	af 91       	pop	r26
     63c:	9f 91       	pop	r25
     63e:	8f 91       	pop	r24
     640:	7f 91       	pop	r23
     642:	6f 91       	pop	r22
     644:	5f 91       	pop	r21
     646:	4f 91       	pop	r20
     648:	3f 91       	pop	r19
     64a:	2f 91       	pop	r18
     64c:	0f 90       	pop	r0
     64e:	0b be       	out	0x3b, r0	; 59
     650:	0f 90       	pop	r0
     652:	0f be       	out	0x3f, r0	; 63
     654:	0f 90       	pop	r0
     656:	1f 90       	pop	r1
     658:	18 95       	reti

0000065a <DAC_init>:

#include "dac.h"
#include "TWI_Master.h"

void DAC_init() {
	TWI_Master_Initialise();
     65a:	14 c2       	rjmp	.+1064   	; 0xa84 <TWI_Master_Initialise>
     65c:	08 95       	ret

0000065e <DAC_write>:
}

void DAC_write(uint8_t value) {
     65e:	cf 93       	push	r28
     660:	df 93       	push	r29
     662:	00 d0       	rcall	.+0      	; 0x664 <DAC_write+0x6>
     664:	cd b7       	in	r28, 0x3d	; 61
     666:	de b7       	in	r29, 0x3e	; 62
	uint8_t twi_msg[3] = {
     668:	90 e5       	ldi	r25, 0x50	; 80
     66a:	99 83       	std	Y+1, r25	; 0x01
     66c:	1a 82       	std	Y+2, r1	; 0x02
     66e:	8b 83       	std	Y+3, r24	; 0x03
		MAX520_TWI_ADDRESS,
		0x00,
		value
	};
	TWI_Start_Transceiver_With_Data(twi_msg, 3);
     670:	63 e0       	ldi	r22, 0x03	; 3
     672:	ce 01       	movw	r24, r28
     674:	01 96       	adiw	r24, 0x01	; 1
     676:	10 d2       	rcall	.+1056   	; 0xa98 <TWI_Start_Transceiver_With_Data>
     678:	0f 90       	pop	r0
     67a:	0f 90       	pop	r0
     67c:	0f 90       	pop	r0
     67e:	df 91       	pop	r29
     680:	cf 91       	pop	r28
     682:	08 95       	ret

00000684 <IR_init>:
#include "adc.h"

const uint8_t threshold = 0xF0;

void IR_init() {
	ADC_init();
     684:	b6 ce       	rjmp	.-660    	; 0x3f2 <ADC_init>
     686:	08 95       	ret

00000688 <IR_read>:
}

uint8_t IR_read() {
	// Using a 3rd order moving average filter
	static uint8_t filter[3];
	uint8_t value = ADC_read(IR_CHANNEL);
     688:	80 e0       	ldi	r24, 0x00	; 0
     68a:	bc de       	rcall	.-648    	; 0x404 <ADC_read>
	uint8_t avg_value = value;
	for(int i = 1; i < 3; i++) {
		avg_value += filter[i];
     68c:	af ec       	ldi	r26, 0xCF	; 207
     68e:	b2 e0       	ldi	r27, 0x02	; 2
		filter[i - 1] = filter[i];
     690:	9c 91       	ld	r25, X
     692:	90 93 ce 02 	sts	0x02CE, r25
	// Using a 3rd order moving average filter
	static uint8_t filter[3];
	uint8_t value = ADC_read(IR_CHANNEL);
	uint8_t avg_value = value;
	for(int i = 1; i < 3; i++) {
		avg_value += filter[i];
     696:	e0 ed       	ldi	r30, 0xD0	; 208
     698:	f2 e0       	ldi	r31, 0x02	; 2
		filter[i - 1] = filter[i];
     69a:	90 81       	ld	r25, Z
     69c:	9c 93       	st	X, r25
	}
	avg_value /= 3;
	filter[2] = value;
     69e:	80 83       	st	Z, r24

	return (ADC_read(IR_CHANNEL) < threshold);
     6a0:	80 e0       	ldi	r24, 0x00	; 0
     6a2:	b0 de       	rcall	.-672    	; 0x404 <ADC_read>
     6a4:	91 e0       	ldi	r25, 0x01	; 1
     6a6:	80 3f       	cpi	r24, 0xF0	; 240
     6a8:	08 f0       	brcs	.+2      	; 0x6ac <IR_read+0x24>
     6aa:	90 e0       	ldi	r25, 0x00	; 0
     6ac:	89 2f       	mov	r24, r25
     6ae:	08 95       	ret

000006b0 <MCP2515_read_data>:
	SPI_transcieve(address);
	result = SPI_transcieve(0);
	SPI_SS_high();
	sei();
	return result;
}
     6b0:	cf 93       	push	r28
     6b2:	c8 2f       	mov	r28, r24
     6b4:	f8 94       	cli
     6b6:	e2 d1       	rcall	.+964    	; 0xa7c <SPI_SS_low>
     6b8:	83 e0       	ldi	r24, 0x03	; 3
     6ba:	da d1       	rcall	.+948    	; 0xa70 <SPI_transcieve>
     6bc:	8c 2f       	mov	r24, r28
     6be:	d8 d1       	rcall	.+944    	; 0xa70 <SPI_transcieve>
     6c0:	80 e0       	ldi	r24, 0x00	; 0
     6c2:	d6 d1       	rcall	.+940    	; 0xa70 <SPI_transcieve>
     6c4:	c8 2f       	mov	r28, r24
     6c6:	dc d1       	rcall	.+952    	; 0xa80 <SPI_SS_high>
     6c8:	78 94       	sei
     6ca:	8c 2f       	mov	r24, r28
     6cc:	cf 91       	pop	r28
     6ce:	08 95       	ret

000006d0 <MCP2515_write_data>:
     6d0:	ef 92       	push	r14
     6d2:	ff 92       	push	r15
     6d4:	0f 93       	push	r16
     6d6:	1f 93       	push	r17
     6d8:	cf 93       	push	r28
     6da:	df 93       	push	r29
     6dc:	c8 2f       	mov	r28, r24
     6de:	7b 01       	movw	r14, r22
     6e0:	8a 01       	movw	r16, r20
     6e2:	f8 94       	cli
     6e4:	cb d1       	rcall	.+918    	; 0xa7c <SPI_SS_low>
     6e6:	82 e0       	ldi	r24, 0x02	; 2
     6e8:	c3 d1       	rcall	.+902    	; 0xa70 <SPI_transcieve>
     6ea:	8c 2f       	mov	r24, r28
     6ec:	c1 d1       	rcall	.+898    	; 0xa70 <SPI_transcieve>
     6ee:	10 16       	cp	r1, r16
     6f0:	11 06       	cpc	r1, r17
     6f2:	44 f4       	brge	.+16     	; 0x704 <MCP2515_write_data+0x34>
     6f4:	e7 01       	movw	r28, r14
     6f6:	0e 0d       	add	r16, r14
     6f8:	1f 1d       	adc	r17, r15
     6fa:	89 91       	ld	r24, Y+
     6fc:	b9 d1       	rcall	.+882    	; 0xa70 <SPI_transcieve>
     6fe:	c0 17       	cp	r28, r16
     700:	d1 07       	cpc	r29, r17
     702:	d9 f7       	brne	.-10     	; 0x6fa <MCP2515_write_data+0x2a>
     704:	bd d1       	rcall	.+890    	; 0xa80 <SPI_SS_high>
     706:	78 94       	sei
     708:	df 91       	pop	r29
     70a:	cf 91       	pop	r28
     70c:	1f 91       	pop	r17
     70e:	0f 91       	pop	r16
     710:	ff 90       	pop	r15
     712:	ef 90       	pop	r14
     714:	08 95       	ret

00000716 <MCP2515_request_to_send>:
     716:	cf 93       	push	r28
     718:	c8 2f       	mov	r28, r24
     71a:	f8 94       	cli
     71c:	af d1       	rcall	.+862    	; 0xa7c <SPI_SS_low>
     71e:	8c 2f       	mov	r24, r28
     720:	87 70       	andi	r24, 0x07	; 7
     722:	80 68       	ori	r24, 0x80	; 128
     724:	a5 d1       	rcall	.+842    	; 0xa70 <SPI_transcieve>
     726:	ac d1       	rcall	.+856    	; 0xa80 <SPI_SS_high>
     728:	78 94       	sei
     72a:	cf 91       	pop	r28
     72c:	08 95       	ret

0000072e <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) {
     72e:	1f 93       	push	r17
     730:	cf 93       	push	r28
     732:	df 93       	push	r29
     734:	18 2f       	mov	r17, r24
     736:	d6 2f       	mov	r29, r22
     738:	c4 2f       	mov	r28, r20
	cli();
     73a:	f8 94       	cli
	SPI_SS_low();
     73c:	9f d1       	rcall	.+830    	; 0xa7c <SPI_SS_low>
	SPI_transcieve(MCP_BITMOD);
     73e:	85 e0       	ldi	r24, 0x05	; 5
     740:	97 d1       	rcall	.+814    	; 0xa70 <SPI_transcieve>
	SPI_transcieve(address);
     742:	81 2f       	mov	r24, r17
     744:	95 d1       	rcall	.+810    	; 0xa70 <SPI_transcieve>
	SPI_transcieve(mask);
     746:	8d 2f       	mov	r24, r29
     748:	93 d1       	rcall	.+806    	; 0xa70 <SPI_transcieve>
	SPI_transcieve(data);
     74a:	8c 2f       	mov	r24, r28
     74c:	91 d1       	rcall	.+802    	; 0xa70 <SPI_transcieve>
	SPI_SS_high();
     74e:	98 d1       	rcall	.+816    	; 0xa80 <SPI_SS_high>
	sei();
     750:	78 94       	sei
}
     752:	df 91       	pop	r29
     754:	cf 91       	pop	r28
     756:	1f 91       	pop	r17
     758:	08 95       	ret

0000075a <MCP2515_reset>:

void MCP2515_reset() {
	cli();
     75a:	f8 94       	cli
	SPI_SS_low(); // Select CAN controller
     75c:	8f d1       	rcall	.+798    	; 0xa7c <SPI_SS_low>
	SPI_transcieve(MCP_RESET);
     75e:	80 ec       	ldi	r24, 0xC0	; 192
     760:	87 d1       	rcall	.+782    	; 0xa70 <SPI_transcieve>
	SPI_SS_high(); // Deselect CAN controller
     762:	8e d1       	rcall	.+796    	; 0xa80 <SPI_SS_high>
	sei();
     764:	78 94       	sei
     766:	08 95       	ret

00000768 <MCP2515_init>:
#include <avr/interrupt.h>

#include "MCP2515.h"
#include "spi.h"

uint8_t MCP2515_init(){
     768:	cf 93       	push	r28
     76a:	df 93       	push	r29
     76c:	1f 92       	push	r1
     76e:	cd b7       	in	r28, 0x3d	; 61
     770:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	SPI_master_init();
     772:	77 d1       	rcall	.+750    	; 0xa62 <SPI_master_init>
	
	MCP2515_reset();
     774:	f2 df       	rcall	.-28     	; 0x75a <MCP2515_reset>
     776:	8f e3       	ldi	r24, 0x3F	; 63
     778:	9c e9       	ldi	r25, 0x9C	; 156
     77a:	01 97       	sbiw	r24, 0x01	; 1
     77c:	f1 f7       	brne	.-4      	; 0x77a <MCP2515_init+0x12>
     77e:	00 c0       	rjmp	.+0      	; 0x780 <MCP2515_init+0x18>
     780:	00 00       	nop
	_delay_ms(10);
	
	// Self test
	value = MCP2515_read_data(MCP_CANSTAT);
     782:	8e e0       	ldi	r24, 0x0E	; 14
     784:	95 df       	rcall	.-214    	; 0x6b0 <MCP2515_read_data>
     786:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG) {
     788:	89 81       	ldd	r24, Y+1	; 0x01
     78a:	80 7e       	andi	r24, 0xE0	; 224
     78c:	80 38       	cpi	r24, 0x80	; 128
     78e:	29 f0       	breq	.+10     	; 0x79a <MCP2515_init+0x32>
		printf("MCP2551 is NOT in configuration mode after reset!\n");
     790:	8d e7       	ldi	r24, 0x7D	; 125
     792:	92 e0       	ldi	r25, 0x02	; 2
     794:	c1 d4       	rcall	.+2434   	; 0x1118 <puts>
		return 1;
     796:	81 e0       	ldi	r24, 0x01	; 1
     798:	01 c0       	rjmp	.+2      	; 0x79c <MCP2515_init+0x34>
	}
	return 0;
     79a:	80 e0       	ldi	r24, 0x00	; 0
}
     79c:	0f 90       	pop	r0
     79e:	df 91       	pop	r29
     7a0:	cf 91       	pop	r28
     7a2:	08 95       	ret

000007a4 <MOTOR_max_encoder_value>:
		if(byte & (1 << i)) {
			reversed_byte |= (1 << (7 - i));
		}
	}
	return reversed_byte;
}
     7a4:	80 91 da 02 	lds	r24, 0x02DA
     7a8:	90 91 db 02 	lds	r25, 0x02DB
     7ac:	08 95       	ret

000007ae <MOTOR_set_velocity>:
     7ae:	88 23       	and	r24, r24
     7b0:	14 f0       	brlt	.+4      	; 0x7b6 <MOTOR_set_velocity+0x8>
     7b2:	55 cf       	rjmp	.-342    	; 0x65e <DAC_write>
     7b4:	08 95       	ret
     7b6:	80 e8       	ldi	r24, 0x80	; 128
     7b8:	52 cf       	rjmp	.-348    	; 0x65e <DAC_write>
     7ba:	08 95       	ret

000007bc <MOTOR_set_dir_right>:
     7bc:	88 23       	and	r24, r24
     7be:	31 f0       	breq	.+12     	; 0x7cc <MOTOR_set_dir_right+0x10>
     7c0:	e2 e0       	ldi	r30, 0x02	; 2
     7c2:	f1 e0       	ldi	r31, 0x01	; 1
     7c4:	80 81       	ld	r24, Z
     7c6:	82 60       	ori	r24, 0x02	; 2
     7c8:	80 83       	st	Z, r24
     7ca:	08 95       	ret
     7cc:	e2 e0       	ldi	r30, 0x02	; 2
     7ce:	f1 e0       	ldi	r31, 0x01	; 1
     7d0:	80 81       	ld	r24, Z
     7d2:	8d 7f       	andi	r24, 0xFD	; 253
     7d4:	80 83       	st	Z, r24
     7d6:	08 95       	ret

000007d8 <MOTOR_read_encoder>:

int16_t MOTOR_read_encoder() {
     7d8:	cf 93       	push	r28
     7da:	df 93       	push	r29
     7dc:	1f 92       	push	r1
     7de:	1f 92       	push	r1
     7e0:	cd b7       	in	r28, 0x3d	; 61
     7e2:	de b7       	in	r29, 0x3e	; 62
	volatile int16_t encoder_value = 0;
     7e4:	1a 82       	std	Y+2, r1	; 0x02
     7e6:	19 82       	std	Y+1, r1	; 0x01

	MJ1_PORT &= ~(1 << OE); // Set !OE low to enable output of encoder
     7e8:	e2 e0       	ldi	r30, 0x02	; 2
     7ea:	f1 e0       	ldi	r31, 0x01	; 1
     7ec:	80 81       	ld	r24, Z
     7ee:	8f 7d       	andi	r24, 0xDF	; 223
     7f0:	80 83       	st	Z, r24

	MJ1_PORT |= (1 << SEL); // Set SEL low to get low byte
     7f2:	80 81       	ld	r24, Z
     7f4:	88 60       	ori	r24, 0x08	; 8
     7f6:	80 83       	st	Z, r24
     7f8:	2f ef       	ldi	r18, 0xFF	; 255
     7fa:	89 ef       	ldi	r24, 0xF9	; 249
     7fc:	90 e0       	ldi	r25, 0x00	; 0
     7fe:	21 50       	subi	r18, 0x01	; 1
     800:	80 40       	sbci	r24, 0x00	; 0
     802:	90 40       	sbci	r25, 0x00	; 0
     804:	e1 f7       	brne	.-8      	; 0x7fe <MOTOR_read_encoder+0x26>
     806:	00 c0       	rjmp	.+0      	; 0x808 <MOTOR_read_encoder+0x30>
     808:	00 00       	nop
	_delay_ms(20);
	encoder_value |= (MJ2_DATA << 0);
     80a:	20 91 06 01 	lds	r18, 0x0106
     80e:	89 81       	ldd	r24, Y+1	; 0x01
     810:	9a 81       	ldd	r25, Y+2	; 0x02
     812:	82 2b       	or	r24, r18
     814:	9a 83       	std	Y+2, r25	; 0x02
     816:	89 83       	std	Y+1, r24	; 0x01

	MJ1_PORT &= ~(1 << SEL); // Set SEL high to get high byte
     818:	80 81       	ld	r24, Z
     81a:	87 7f       	andi	r24, 0xF7	; 247
     81c:	80 83       	st	Z, r24
     81e:	2f ef       	ldi	r18, 0xFF	; 255
     820:	89 ef       	ldi	r24, 0xF9	; 249
     822:	90 e0       	ldi	r25, 0x00	; 0
     824:	21 50       	subi	r18, 0x01	; 1
     826:	80 40       	sbci	r24, 0x00	; 0
     828:	90 40       	sbci	r25, 0x00	; 0
     82a:	e1 f7       	brne	.-8      	; 0x824 <MOTOR_read_encoder+0x4c>
     82c:	00 c0       	rjmp	.+0      	; 0x82e <MOTOR_read_encoder+0x56>
     82e:	00 00       	nop
	_delay_ms(20);
	encoder_value |= (MJ2_DATA << 8);
     830:	20 91 06 01 	lds	r18, 0x0106
     834:	89 81       	ldd	r24, Y+1	; 0x01
     836:	9a 81       	ldd	r25, Y+2	; 0x02
     838:	92 2b       	or	r25, r18
     83a:	9a 83       	std	Y+2, r25	; 0x02
     83c:	89 83       	std	Y+1, r24	; 0x01

	/*MJ1_PORT &= ~(1 << RST); // Toggle !RST to reset encoder
	_delay_ms(20);
	MJ1_PORT |= (1 << RST);*/

	MJ1_PORT |= (1 << OE); // Set !OE high to disable output of encoder
     83e:	80 81       	ld	r24, Z
     840:	80 62       	ori	r24, 0x20	; 32
     842:	80 83       	st	Z, r24
	
	// Return negative of encoder value as we want right to be the positive direction
	return -encoder_value;
     844:	89 81       	ldd	r24, Y+1	; 0x01
     846:	9a 81       	ldd	r25, Y+2	; 0x02
     848:	91 95       	neg	r25
     84a:	81 95       	neg	r24
     84c:	91 09       	sbc	r25, r1
     84e:	0f 90       	pop	r0
     850:	0f 90       	pop	r0
     852:	df 91       	pop	r29
     854:	cf 91       	pop	r28
     856:	08 95       	ret

00000858 <MOTOR_calibrate>:
	
	MOTOR_calibrate();
}

void MOTOR_calibrate() {
	MOTOR_set_dir_right(0);
     858:	80 e0       	ldi	r24, 0x00	; 0
     85a:	b0 df       	rcall	.-160    	; 0x7bc <MOTOR_set_dir_right>
	MOTOR_set_velocity(0x80);
     85c:	80 e8       	ldi	r24, 0x80	; 128
     85e:	a7 df       	rcall	.-178    	; 0x7ae <MOTOR_set_velocity>
     860:	2f ef       	ldi	r18, 0xFF	; 255
     862:	8b e7       	ldi	r24, 0x7B	; 123
     864:	92 e9       	ldi	r25, 0x92	; 146
     866:	21 50       	subi	r18, 0x01	; 1
     868:	80 40       	sbci	r24, 0x00	; 0
     86a:	90 40       	sbci	r25, 0x00	; 0
     86c:	e1 f7       	brne	.-8      	; 0x866 <MOTOR_calibrate+0xe>
     86e:	00 c0       	rjmp	.+0      	; 0x870 <MOTOR_calibrate+0x18>
     870:	00 00       	nop
	_delay_ms(3000);
	MOTOR_set_velocity(0);
     872:	80 e0       	ldi	r24, 0x00	; 0
     874:	9c df       	rcall	.-200    	; 0x7ae <MOTOR_set_velocity>
     876:	2f ef       	ldi	r18, 0xFF	; 255
     878:	89 ef       	ldi	r24, 0xF9	; 249
     87a:	90 e0       	ldi	r25, 0x00	; 0
     87c:	21 50       	subi	r18, 0x01	; 1
     87e:	80 40       	sbci	r24, 0x00	; 0
     880:	90 40       	sbci	r25, 0x00	; 0
     882:	e1 f7       	brne	.-8      	; 0x87c <MOTOR_calibrate+0x24>
     884:	00 c0       	rjmp	.+0      	; 0x886 <MOTOR_calibrate+0x2e>
     886:	00 00       	nop
	_delay_ms(20);
	
	// Toggle !RST to reset encoder
	MJ1_PORT &= ~(1 << RST);
     888:	e2 e0       	ldi	r30, 0x02	; 2
     88a:	f1 e0       	ldi	r31, 0x01	; 1
     88c:	80 81       	ld	r24, Z
     88e:	8f 7b       	andi	r24, 0xBF	; 191
     890:	80 83       	st	Z, r24
     892:	2f ef       	ldi	r18, 0xFF	; 255
     894:	89 ef       	ldi	r24, 0xF9	; 249
     896:	90 e0       	ldi	r25, 0x00	; 0
     898:	21 50       	subi	r18, 0x01	; 1
     89a:	80 40       	sbci	r24, 0x00	; 0
     89c:	90 40       	sbci	r25, 0x00	; 0
     89e:	e1 f7       	brne	.-8      	; 0x898 <MOTOR_calibrate+0x40>
     8a0:	00 c0       	rjmp	.+0      	; 0x8a2 <MOTOR_calibrate+0x4a>
     8a2:	00 00       	nop
	_delay_ms(20);
	MJ1_PORT |= (1 << RST);
     8a4:	80 81       	ld	r24, Z
     8a6:	80 64       	ori	r24, 0x40	; 64
     8a8:	80 83       	st	Z, r24
	
	printf("Zero: %d\n", MOTOR_read_encoder());
     8aa:	96 df       	rcall	.-212    	; 0x7d8 <MOTOR_read_encoder>
     8ac:	9f 93       	push	r25
     8ae:	8f 93       	push	r24
     8b0:	8f ea       	ldi	r24, 0xAF	; 175
     8b2:	92 e0       	ldi	r25, 0x02	; 2
     8b4:	9f 93       	push	r25
     8b6:	8f 93       	push	r24
     8b8:	1e d4       	rcall	.+2108   	; 0x10f6 <printf>
	
	MOTOR_set_dir_right(1);
     8ba:	81 e0       	ldi	r24, 0x01	; 1
     8bc:	7f df       	rcall	.-258    	; 0x7bc <MOTOR_set_dir_right>
	MOTOR_set_velocity(0x80);
     8be:	80 e8       	ldi	r24, 0x80	; 128
     8c0:	76 df       	rcall	.-276    	; 0x7ae <MOTOR_set_velocity>
     8c2:	2f ef       	ldi	r18, 0xFF	; 255
     8c4:	8b e7       	ldi	r24, 0x7B	; 123
     8c6:	92 e9       	ldi	r25, 0x92	; 146
     8c8:	21 50       	subi	r18, 0x01	; 1
     8ca:	80 40       	sbci	r24, 0x00	; 0
     8cc:	90 40       	sbci	r25, 0x00	; 0
     8ce:	e1 f7       	brne	.-8      	; 0x8c8 <MOTOR_calibrate+0x70>
     8d0:	00 c0       	rjmp	.+0      	; 0x8d2 <MOTOR_calibrate+0x7a>
     8d2:	00 00       	nop
	_delay_ms(3000);
	//MOTOR_set_velocity(0);

	max_encoder_value = MOTOR_read_encoder();
     8d4:	81 df       	rcall	.-254    	; 0x7d8 <MOTOR_read_encoder>
     8d6:	80 93 da 02 	sts	0x02DA, r24
     8da:	90 93 db 02 	sts	0x02DB, r25
	
	printf("Max: %d\n", max_encoder_value);
     8de:	9f 93       	push	r25
     8e0:	8f 93       	push	r24
     8e2:	89 eb       	ldi	r24, 0xB9	; 185
     8e4:	92 e0       	ldi	r25, 0x02	; 2
     8e6:	9f 93       	push	r25
     8e8:	8f 93       	push	r24
     8ea:	05 d4       	rcall	.+2058   	; 0x10f6 <printf>
     8ec:	2f ef       	ldi	r18, 0xFF	; 255
     8ee:	83 ed       	ldi	r24, 0xD3	; 211
     8f0:	90 e3       	ldi	r25, 0x30	; 48
     8f2:	21 50       	subi	r18, 0x01	; 1
     8f4:	80 40       	sbci	r24, 0x00	; 0
     8f6:	90 40       	sbci	r25, 0x00	; 0
     8f8:	e1 f7       	brne	.-8      	; 0x8f2 <MOTOR_calibrate+0x9a>
     8fa:	00 c0       	rjmp	.+0      	; 0x8fc <MOTOR_calibrate+0xa4>
     8fc:	00 00       	nop
     8fe:	8d b7       	in	r24, 0x3d	; 61
     900:	9e b7       	in	r25, 0x3e	; 62
     902:	08 96       	adiw	r24, 0x08	; 8
     904:	0f b6       	in	r0, 0x3f	; 63
     906:	f8 94       	cli
     908:	9e bf       	out	0x3e, r25	; 62
     90a:	0f be       	out	0x3f, r0	; 63
     90c:	8d bf       	out	0x3d, r24	; 61
     90e:	08 95       	ret

00000910 <MOTOR_init>:
const uint8_t max_velocity = 0x80;

int16_t max_encoder_value;

void MOTOR_init() {
	DAC_init();
     910:	a4 de       	rcall	.-696    	; 0x65a <DAC_init>
	// Set MJ1_PORT to input
	MJ1_DDR		|= (1 << DIR) | (1 << EN) | (1 << SEL) | (1 << OE) | (1 << RST);
     912:	e1 e0       	ldi	r30, 0x01	; 1
     914:	f1 e0       	ldi	r31, 0x01	; 1
     916:	80 81       	ld	r24, Z
     918:	8a 67       	ori	r24, 0x7A	; 122
     91a:	80 83       	st	Z, r24
	// Set MJ2_PORT to output
	MJ2_DDR		= 0x00;
     91c:	10 92 07 01 	sts	0x0107, r1
	// Enable motor and set direction to 1
	MJ1_PORT	|= (1 << EN) | (1 << DIR);
     920:	e2 e0       	ldi	r30, 0x02	; 2
     922:	f1 e0       	ldi	r31, 0x01	; 1
     924:	80 81       	ld	r24, Z
     926:	82 61       	ori	r24, 0x12	; 18
     928:	80 83       	st	Z, r24
	// Toggle !RST to reset encoder
	MJ1_PORT &= ~(1 << RST); 
     92a:	80 81       	ld	r24, Z
     92c:	8f 7b       	andi	r24, 0xBF	; 191
     92e:	80 83       	st	Z, r24
     930:	2f ef       	ldi	r18, 0xFF	; 255
     932:	89 ef       	ldi	r24, 0xF9	; 249
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	21 50       	subi	r18, 0x01	; 1
     938:	80 40       	sbci	r24, 0x00	; 0
     93a:	90 40       	sbci	r25, 0x00	; 0
     93c:	e1 f7       	brne	.-8      	; 0x936 <MOTOR_init+0x26>
     93e:	00 c0       	rjmp	.+0      	; 0x940 <MOTOR_init+0x30>
     940:	00 00       	nop
	_delay_ms(20);
	MJ1_PORT |= (1 << RST);
     942:	80 81       	ld	r24, Z
     944:	80 64       	ori	r24, 0x40	; 64
     946:	80 83       	st	Z, r24
	
	MOTOR_calibrate();
     948:	87 cf       	rjmp	.-242    	; 0x858 <MOTOR_calibrate>
     94a:	08 95       	ret

0000094c <PWM_set_period>:
     94c:	a0 e8       	ldi	r26, 0x80	; 128
     94e:	b0 e0       	ldi	r27, 0x00	; 0
     950:	22 e0       	ldi	r18, 0x02	; 2
     952:	2c 93       	st	X, r18
     954:	e1 e8       	ldi	r30, 0x81	; 129
     956:	f0 e0       	ldi	r31, 0x00	; 0
     958:	28 e1       	ldi	r18, 0x18	; 24
     95a:	20 83       	st	Z, r18
     95c:	2c 91       	ld	r18, X
     95e:	20 68       	ori	r18, 0x80	; 128
     960:	2c 93       	st	X, r18
     962:	20 81       	ld	r18, Z
     964:	23 60       	ori	r18, 0x03	; 3
     966:	20 83       	st	Z, r18
     968:	20 e0       	ldi	r18, 0x00	; 0
     96a:	30 e0       	ldi	r19, 0x00	; 0
     96c:	4a e7       	ldi	r20, 0x7A	; 122
     96e:	53 e4       	ldi	r21, 0x43	; 67
     970:	0f d3       	rcall	.+1566   	; 0xf90 <__mulsf3>
     972:	2c d2       	rcall	.+1112   	; 0xdcc <__fixunssfsi>
     974:	70 93 87 00 	sts	0x0087, r23
     978:	60 93 86 00 	sts	0x0086, r22
     97c:	25 9a       	sbi	0x04, 5	; 4
     97e:	08 95       	ret

00000980 <PWM_set_pulse_width>:
     980:	20 e0       	ldi	r18, 0x00	; 0
     982:	30 e0       	ldi	r19, 0x00	; 0
     984:	4a e7       	ldi	r20, 0x7A	; 122
     986:	53 e4       	ldi	r21, 0x43	; 67
     988:	03 d3       	rcall	.+1542   	; 0xf90 <__mulsf3>
     98a:	20 d2       	rcall	.+1088   	; 0xdcc <__fixunssfsi>
     98c:	70 93 89 00 	sts	0x0089, r23
     990:	60 93 88 00 	sts	0x0088, r22
     994:	08 95       	ret

00000996 <SERVO_init>:
     996:	60 e0       	ldi	r22, 0x00	; 0
     998:	70 e0       	ldi	r23, 0x00	; 0
     99a:	80 ea       	ldi	r24, 0xA0	; 160
     99c:	91 e4       	ldi	r25, 0x41	; 65
     99e:	d6 df       	rcall	.-84     	; 0x94c <PWM_set_period>
     9a0:	67 ed       	ldi	r22, 0xD7	; 215
     9a2:	73 ea       	ldi	r23, 0xA3	; 163
     9a4:	80 ec       	ldi	r24, 0xC0	; 192
     9a6:	9f e3       	ldi	r25, 0x3F	; 63
     9a8:	eb cf       	rjmp	.-42     	; 0x980 <PWM_set_pulse_width>
     9aa:	08 95       	ret

000009ac <SERVO_write>:
     9ac:	cf 92       	push	r12
     9ae:	df 92       	push	r13
     9b0:	ef 92       	push	r14
     9b2:	ff 92       	push	r15
     9b4:	68 2f       	mov	r22, r24
     9b6:	77 27       	eor	r23, r23
     9b8:	67 fd       	sbrc	r22, 7
     9ba:	70 95       	com	r23
     9bc:	87 2f       	mov	r24, r23
     9be:	97 2f       	mov	r25, r23
     9c0:	33 d2       	rcall	.+1126   	; 0xe28 <__floatsisf>
     9c2:	20 e0       	ldi	r18, 0x00	; 0
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	48 ec       	ldi	r20, 0xC8	; 200
     9c8:	52 e4       	ldi	r21, 0x42	; 66
     9ca:	98 d1       	rcall	.+816    	; 0xcfc <__divsf3>
     9cc:	20 e0       	ldi	r18, 0x00	; 0
     9ce:	30 e0       	ldi	r19, 0x00	; 0
     9d0:	40 e0       	ldi	r20, 0x00	; 0
     9d2:	5f e3       	ldi	r21, 0x3F	; 63
     9d4:	dd d2       	rcall	.+1466   	; 0xf90 <__mulsf3>
     9d6:	20 e0       	ldi	r18, 0x00	; 0
     9d8:	30 e0       	ldi	r19, 0x00	; 0
     9da:	40 ec       	ldi	r20, 0xC0	; 192
     9dc:	5f e3       	ldi	r21, 0x3F	; 63
     9de:	26 d1       	rcall	.+588    	; 0xc2c <__addsf3>
     9e0:	6b 01       	movw	r12, r22
     9e2:	7c 01       	movw	r14, r24
     9e4:	26 e6       	ldi	r18, 0x66	; 102
     9e6:	36 e6       	ldi	r19, 0x66	; 102
     9e8:	46 e0       	ldi	r20, 0x06	; 6
     9ea:	50 e4       	ldi	r21, 0x40	; 64
     9ec:	cd d2       	rcall	.+1434   	; 0xf88 <__gesf2>
     9ee:	18 16       	cp	r1, r24
     9f0:	54 f0       	brlt	.+20     	; 0xa06 <SERVO_write+0x5a>
     9f2:	26 e6       	ldi	r18, 0x66	; 102
     9f4:	36 e6       	ldi	r19, 0x66	; 102
     9f6:	46 e6       	ldi	r20, 0x66	; 102
     9f8:	5f e3       	ldi	r21, 0x3F	; 63
     9fa:	c7 01       	movw	r24, r14
     9fc:	b6 01       	movw	r22, r12
     9fe:	7a d1       	rcall	.+756    	; 0xcf4 <__cmpsf2>
     a00:	88 23       	and	r24, r24
     a02:	5c f0       	brlt	.+22     	; 0xa1a <SERVO_write+0x6e>
     a04:	12 c0       	rjmp	.+36     	; 0xa2a <SERVO_write+0x7e>
     a06:	0f 2e       	mov	r0, r31
     a08:	f6 e6       	ldi	r31, 0x66	; 102
     a0a:	cf 2e       	mov	r12, r31
     a0c:	dc 2c       	mov	r13, r12
     a0e:	f6 e0       	ldi	r31, 0x06	; 6
     a10:	ef 2e       	mov	r14, r31
     a12:	f0 e4       	ldi	r31, 0x40	; 64
     a14:	ff 2e       	mov	r15, r31
     a16:	f0 2d       	mov	r31, r0
     a18:	08 c0       	rjmp	.+16     	; 0xa2a <SERVO_write+0x7e>
     a1a:	0f 2e       	mov	r0, r31
     a1c:	f6 e6       	ldi	r31, 0x66	; 102
     a1e:	cf 2e       	mov	r12, r31
     a20:	dc 2c       	mov	r13, r12
     a22:	ec 2c       	mov	r14, r12
     a24:	ff e3       	ldi	r31, 0x3F	; 63
     a26:	ff 2e       	mov	r15, r31
     a28:	f0 2d       	mov	r31, r0
     a2a:	c7 01       	movw	r24, r14
     a2c:	b6 01       	movw	r22, r12
     a2e:	a8 df       	rcall	.-176    	; 0x980 <PWM_set_pulse_width>
     a30:	ff 90       	pop	r15
     a32:	ef 90       	pop	r14
     a34:	df 90       	pop	r13
     a36:	cf 90       	pop	r12
     a38:	08 95       	ret

00000a3a <SOLENOID_init>:
#include <util/delay.h>

#include "solenoid.h"

void SOLENOID_init() {
	SOLENOID_DDR |= (1 << SOLENOID_PIN);
     a3a:	6c 9a       	sbi	0x0d, 4	; 13
     a3c:	08 95       	ret

00000a3e <SOLENOID_shoot>:
}

void SOLENOID_shoot(uint8_t enable) {
	static uint8_t enabled = 0;
	if(enable != enabled) {
     a3e:	90 91 d1 02 	lds	r25, 0x02D1
     a42:	89 17       	cp	r24, r25
     a44:	69 f0       	breq	.+26     	; 0xa60 <SOLENOID_shoot+0x22>
		if(enable) {
     a46:	88 23       	and	r24, r24
     a48:	11 f0       	breq	.+4      	; 0xa4e <SOLENOID_shoot+0x10>
			SOLENOID_PORT &= ~(1 << SOLENOID_PIN);
     a4a:	74 98       	cbi	0x0e, 4	; 14
     a4c:	01 c0       	rjmp	.+2      	; 0xa50 <SOLENOID_shoot+0x12>
		} else {
			SOLENOID_PORT |= (1 << SOLENOID_PIN);
     a4e:	74 9a       	sbi	0x0e, 4	; 14
     a50:	ef e3       	ldi	r30, 0x3F	; 63
     a52:	fc e9       	ldi	r31, 0x9C	; 156
     a54:	31 97       	sbiw	r30, 0x01	; 1
     a56:	f1 f7       	brne	.-4      	; 0xa54 <SOLENOID_shoot+0x16>
     a58:	00 c0       	rjmp	.+0      	; 0xa5a <SOLENOID_shoot+0x1c>
     a5a:	00 00       	nop
		}
		_delay_ms(10);
		enabled = enable;
     a5c:	80 93 d1 02 	sts	0x02D1, r24
     a60:	08 95       	ret

00000a62 <SPI_master_init>:
     a62:	87 e8       	ldi	r24, 0x87	; 135
     a64:	84 b9       	out	0x04, r24	; 4
     a66:	28 9a       	sbi	0x05, 0	; 5
     a68:	8c b5       	in	r24, 0x2c	; 44
     a6a:	81 65       	ori	r24, 0x51	; 81
     a6c:	8c bd       	out	0x2c, r24	; 44
     a6e:	08 95       	ret

00000a70 <SPI_transcieve>:
     a70:	8e bd       	out	0x2e, r24	; 46
     a72:	0d b4       	in	r0, 0x2d	; 45
     a74:	07 fe       	sbrs	r0, 7
     a76:	fd cf       	rjmp	.-6      	; 0xa72 <SPI_transcieve+0x2>
     a78:	8e b5       	in	r24, 0x2e	; 46
     a7a:	08 95       	ret

00000a7c <SPI_SS_low>:
     a7c:	2f 98       	cbi	0x05, 7	; 5
     a7e:	08 95       	ret

00000a80 <SPI_SS_high>:
     a80:	2f 9a       	sbi	0x05, 7	; 5
     a82:	08 95       	ret

00000a84 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     a84:	8c e0       	ldi	r24, 0x0C	; 12
     a86:	80 93 b8 00 	sts	0x00B8, r24
     a8a:	8f ef       	ldi	r24, 0xFF	; 255
     a8c:	80 93 bb 00 	sts	0x00BB, r24
     a90:	84 e0       	ldi	r24, 0x04	; 4
     a92:	80 93 bc 00 	sts	0x00BC, r24
     a96:	08 95       	ret

00000a98 <TWI_Start_Transceiver_With_Data>:
     a98:	ec eb       	ldi	r30, 0xBC	; 188
     a9a:	f0 e0       	ldi	r31, 0x00	; 0
     a9c:	20 81       	ld	r18, Z
     a9e:	20 fd       	sbrc	r18, 0
     aa0:	fd cf       	rjmp	.-6      	; 0xa9c <TWI_Start_Transceiver_With_Data+0x4>
     aa2:	60 93 d4 02 	sts	0x02D4, r22
     aa6:	fc 01       	movw	r30, r24
     aa8:	20 81       	ld	r18, Z
     aaa:	20 93 d5 02 	sts	0x02D5, r18
     aae:	20 fd       	sbrc	r18, 0
     ab0:	0c c0       	rjmp	.+24     	; 0xaca <TWI_Start_Transceiver_With_Data+0x32>
     ab2:	62 30       	cpi	r22, 0x02	; 2
     ab4:	50 f0       	brcs	.+20     	; 0xaca <TWI_Start_Transceiver_With_Data+0x32>
     ab6:	dc 01       	movw	r26, r24
     ab8:	11 96       	adiw	r26, 0x01	; 1
     aba:	e6 ed       	ldi	r30, 0xD6	; 214
     abc:	f2 e0       	ldi	r31, 0x02	; 2
     abe:	81 e0       	ldi	r24, 0x01	; 1
     ac0:	9d 91       	ld	r25, X+
     ac2:	91 93       	st	Z+, r25
     ac4:	8f 5f       	subi	r24, 0xFF	; 255
     ac6:	86 13       	cpse	r24, r22
     ac8:	fb cf       	rjmp	.-10     	; 0xac0 <TWI_Start_Transceiver_With_Data+0x28>
     aca:	10 92 d3 02 	sts	0x02D3, r1
     ace:	88 ef       	ldi	r24, 0xF8	; 248
     ad0:	80 93 13 02 	sts	0x0213, r24
     ad4:	85 ea       	ldi	r24, 0xA5	; 165
     ad6:	80 93 bc 00 	sts	0x00BC, r24
     ada:	08 95       	ret

00000adc <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     adc:	1f 92       	push	r1
     ade:	0f 92       	push	r0
     ae0:	0f b6       	in	r0, 0x3f	; 63
     ae2:	0f 92       	push	r0
     ae4:	11 24       	eor	r1, r1
     ae6:	0b b6       	in	r0, 0x3b	; 59
     ae8:	0f 92       	push	r0
     aea:	2f 93       	push	r18
     aec:	3f 93       	push	r19
     aee:	8f 93       	push	r24
     af0:	9f 93       	push	r25
     af2:	af 93       	push	r26
     af4:	bf 93       	push	r27
     af6:	ef 93       	push	r30
     af8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     afa:	80 91 b9 00 	lds	r24, 0x00B9
     afe:	90 e0       	ldi	r25, 0x00	; 0
     b00:	fc 01       	movw	r30, r24
     b02:	38 97       	sbiw	r30, 0x08	; 8
     b04:	e1 35       	cpi	r30, 0x51	; 81
     b06:	f1 05       	cpc	r31, r1
     b08:	08 f0       	brcs	.+2      	; 0xb0c <__vector_39+0x30>
     b0a:	55 c0       	rjmp	.+170    	; 0xbb6 <__vector_39+0xda>
     b0c:	ee 58       	subi	r30, 0x8E	; 142
     b0e:	ff 4f       	sbci	r31, 0xFF	; 255
     b10:	a2 c2       	rjmp	.+1348   	; 0x1056 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     b12:	10 92 d2 02 	sts	0x02D2, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     b16:	e0 91 d2 02 	lds	r30, 0x02D2
     b1a:	80 91 d4 02 	lds	r24, 0x02D4
     b1e:	e8 17       	cp	r30, r24
     b20:	70 f4       	brcc	.+28     	; 0xb3e <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     b22:	81 e0       	ldi	r24, 0x01	; 1
     b24:	8e 0f       	add	r24, r30
     b26:	80 93 d2 02 	sts	0x02D2, r24
     b2a:	f0 e0       	ldi	r31, 0x00	; 0
     b2c:	eb 52       	subi	r30, 0x2B	; 43
     b2e:	fd 4f       	sbci	r31, 0xFD	; 253
     b30:	80 81       	ld	r24, Z
     b32:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b36:	85 e8       	ldi	r24, 0x85	; 133
     b38:	80 93 bc 00 	sts	0x00BC, r24
     b3c:	43 c0       	rjmp	.+134    	; 0xbc4 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b3e:	80 91 d3 02 	lds	r24, 0x02D3
     b42:	81 60       	ori	r24, 0x01	; 1
     b44:	80 93 d3 02 	sts	0x02D3, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b48:	84 e9       	ldi	r24, 0x94	; 148
     b4a:	80 93 bc 00 	sts	0x00BC, r24
     b4e:	3a c0       	rjmp	.+116    	; 0xbc4 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     b50:	e0 91 d2 02 	lds	r30, 0x02D2
     b54:	81 e0       	ldi	r24, 0x01	; 1
     b56:	8e 0f       	add	r24, r30
     b58:	80 93 d2 02 	sts	0x02D2, r24
     b5c:	80 91 bb 00 	lds	r24, 0x00BB
     b60:	f0 e0       	ldi	r31, 0x00	; 0
     b62:	eb 52       	subi	r30, 0x2B	; 43
     b64:	fd 4f       	sbci	r31, 0xFD	; 253
     b66:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b68:	20 91 d2 02 	lds	r18, 0x02D2
     b6c:	30 e0       	ldi	r19, 0x00	; 0
     b6e:	80 91 d4 02 	lds	r24, 0x02D4
     b72:	90 e0       	ldi	r25, 0x00	; 0
     b74:	01 97       	sbiw	r24, 0x01	; 1
     b76:	28 17       	cp	r18, r24
     b78:	39 07       	cpc	r19, r25
     b7a:	24 f4       	brge	.+8      	; 0xb84 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b7c:	85 ec       	ldi	r24, 0xC5	; 197
     b7e:	80 93 bc 00 	sts	0x00BC, r24
     b82:	20 c0       	rjmp	.+64     	; 0xbc4 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b84:	85 e8       	ldi	r24, 0x85	; 133
     b86:	80 93 bc 00 	sts	0x00BC, r24
     b8a:	1c c0       	rjmp	.+56     	; 0xbc4 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     b8c:	80 91 bb 00 	lds	r24, 0x00BB
     b90:	e0 91 d2 02 	lds	r30, 0x02D2
     b94:	f0 e0       	ldi	r31, 0x00	; 0
     b96:	eb 52       	subi	r30, 0x2B	; 43
     b98:	fd 4f       	sbci	r31, 0xFD	; 253
     b9a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b9c:	80 91 d3 02 	lds	r24, 0x02D3
     ba0:	81 60       	ori	r24, 0x01	; 1
     ba2:	80 93 d3 02 	sts	0x02D3, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ba6:	84 e9       	ldi	r24, 0x94	; 148
     ba8:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     bac:	0b c0       	rjmp	.+22     	; 0xbc4 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bae:	85 ea       	ldi	r24, 0xA5	; 165
     bb0:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     bb4:	07 c0       	rjmp	.+14     	; 0xbc4 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     bb6:	80 91 b9 00 	lds	r24, 0x00B9
     bba:	80 93 13 02 	sts	0x0213, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     bbe:	84 e0       	ldi	r24, 0x04	; 4
     bc0:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     bc4:	ff 91       	pop	r31
     bc6:	ef 91       	pop	r30
     bc8:	bf 91       	pop	r27
     bca:	af 91       	pop	r26
     bcc:	9f 91       	pop	r25
     bce:	8f 91       	pop	r24
     bd0:	3f 91       	pop	r19
     bd2:	2f 91       	pop	r18
     bd4:	0f 90       	pop	r0
     bd6:	0b be       	out	0x3b, r0	; 59
     bd8:	0f 90       	pop	r0
     bda:	0f be       	out	0x3f, r0	; 63
     bdc:	0f 90       	pop	r0
     bde:	1f 90       	pop	r1
     be0:	18 95       	reti

00000be2 <UART_transmit>:
	
	return 0;
}

int UART_transmit(char data){
	while ( !( UCSR0A & (1 << UDRE0)));
     be2:	e0 ec       	ldi	r30, 0xC0	; 192
     be4:	f0 e0       	ldi	r31, 0x00	; 0
     be6:	90 81       	ld	r25, Z
     be8:	95 ff       	sbrs	r25, 5
     bea:	fd cf       	rjmp	.-6      	; 0xbe6 <UART_transmit+0x4>
	UDR0 = data;
     bec:	80 93 c6 00 	sts	0x00C6, r24
	
	return 0;
}
     bf0:	80 e0       	ldi	r24, 0x00	; 0
     bf2:	90 e0       	ldi	r25, 0x00	; 0
     bf4:	08 95       	ret

00000bf6 <UART_receive>:

unsigned char UART_receive(void){
	while(!(UCSR0A & (1 << RXC0)));
     bf6:	e0 ec       	ldi	r30, 0xC0	; 192
     bf8:	f0 e0       	ldi	r31, 0x00	; 0
     bfa:	80 81       	ld	r24, Z
     bfc:	88 23       	and	r24, r24
     bfe:	ec f7       	brge	.-6      	; 0xbfa <UART_receive+0x4>
	return UDR0;
     c00:	80 91 c6 00 	lds	r24, 0x00C6
}
     c04:	08 95       	ret

00000c06 <UART_init>:
#include <avr/io.h>
#include <util/delay.h>

int UART_init(unsigned int ubrr){
	/* Set Baud rate */
	UBRR0H = (unsigned char)(ubrr >> 8);
     c06:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     c0a:	80 93 c4 00 	sts	0x00C4, r24
	/* Enable receiver and transmitter*/
	UCSR0B = (1 << RXEN0)|(1 << TXEN0);
     c0e:	88 e1       	ldi	r24, 0x18	; 24
     c10:	80 93 c1 00 	sts	0x00C1, r24
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1 << USBS0)|(3 << UCSZ00);
     c14:	8e e0       	ldi	r24, 0x0E	; 14
     c16:	80 93 c2 00 	sts	0x00C2, r24
	//enable printf
	fdevopen(&UART_transmit, &UART_receive);
     c1a:	6b ef       	ldi	r22, 0xFB	; 251
     c1c:	75 e0       	ldi	r23, 0x05	; 5
     c1e:	81 ef       	ldi	r24, 0xF1	; 241
     c20:	95 e0       	ldi	r25, 0x05	; 5
     c22:	1f d2       	rcall	.+1086   	; 0x1062 <fdevopen>
	
	return 0;
}
     c24:	80 e0       	ldi	r24, 0x00	; 0
     c26:	90 e0       	ldi	r25, 0x00	; 0
     c28:	08 95       	ret

00000c2a <__subsf3>:
     c2a:	50 58       	subi	r21, 0x80	; 128

00000c2c <__addsf3>:
     c2c:	bb 27       	eor	r27, r27
     c2e:	aa 27       	eor	r26, r26
     c30:	0e d0       	rcall	.+28     	; 0xc4e <__addsf3x>
     c32:	70 c1       	rjmp	.+736    	; 0xf14 <__fp_round>
     c34:	61 d1       	rcall	.+706    	; 0xef8 <__fp_pscA>
     c36:	30 f0       	brcs	.+12     	; 0xc44 <__addsf3+0x18>
     c38:	66 d1       	rcall	.+716    	; 0xf06 <__fp_pscB>
     c3a:	20 f0       	brcs	.+8      	; 0xc44 <__addsf3+0x18>
     c3c:	31 f4       	brne	.+12     	; 0xc4a <__addsf3+0x1e>
     c3e:	9f 3f       	cpi	r25, 0xFF	; 255
     c40:	11 f4       	brne	.+4      	; 0xc46 <__addsf3+0x1a>
     c42:	1e f4       	brtc	.+6      	; 0xc4a <__addsf3+0x1e>
     c44:	56 c1       	rjmp	.+684    	; 0xef2 <__fp_nan>
     c46:	0e f4       	brtc	.+2      	; 0xc4a <__addsf3+0x1e>
     c48:	e0 95       	com	r30
     c4a:	e7 fb       	bst	r30, 7
     c4c:	4c c1       	rjmp	.+664    	; 0xee6 <__fp_inf>

00000c4e <__addsf3x>:
     c4e:	e9 2f       	mov	r30, r25
     c50:	72 d1       	rcall	.+740    	; 0xf36 <__fp_split3>
     c52:	80 f3       	brcs	.-32     	; 0xc34 <__addsf3+0x8>
     c54:	ba 17       	cp	r27, r26
     c56:	62 07       	cpc	r22, r18
     c58:	73 07       	cpc	r23, r19
     c5a:	84 07       	cpc	r24, r20
     c5c:	95 07       	cpc	r25, r21
     c5e:	18 f0       	brcs	.+6      	; 0xc66 <__addsf3x+0x18>
     c60:	71 f4       	brne	.+28     	; 0xc7e <__addsf3x+0x30>
     c62:	9e f5       	brtc	.+102    	; 0xcca <__addsf3x+0x7c>
     c64:	8a c1       	rjmp	.+788    	; 0xf7a <__fp_zero>
     c66:	0e f4       	brtc	.+2      	; 0xc6a <__addsf3x+0x1c>
     c68:	e0 95       	com	r30
     c6a:	0b 2e       	mov	r0, r27
     c6c:	ba 2f       	mov	r27, r26
     c6e:	a0 2d       	mov	r26, r0
     c70:	0b 01       	movw	r0, r22
     c72:	b9 01       	movw	r22, r18
     c74:	90 01       	movw	r18, r0
     c76:	0c 01       	movw	r0, r24
     c78:	ca 01       	movw	r24, r20
     c7a:	a0 01       	movw	r20, r0
     c7c:	11 24       	eor	r1, r1
     c7e:	ff 27       	eor	r31, r31
     c80:	59 1b       	sub	r21, r25
     c82:	99 f0       	breq	.+38     	; 0xcaa <__addsf3x+0x5c>
     c84:	59 3f       	cpi	r21, 0xF9	; 249
     c86:	50 f4       	brcc	.+20     	; 0xc9c <__addsf3x+0x4e>
     c88:	50 3e       	cpi	r21, 0xE0	; 224
     c8a:	68 f1       	brcs	.+90     	; 0xce6 <__addsf3x+0x98>
     c8c:	1a 16       	cp	r1, r26
     c8e:	f0 40       	sbci	r31, 0x00	; 0
     c90:	a2 2f       	mov	r26, r18
     c92:	23 2f       	mov	r18, r19
     c94:	34 2f       	mov	r19, r20
     c96:	44 27       	eor	r20, r20
     c98:	58 5f       	subi	r21, 0xF8	; 248
     c9a:	f3 cf       	rjmp	.-26     	; 0xc82 <__addsf3x+0x34>
     c9c:	46 95       	lsr	r20
     c9e:	37 95       	ror	r19
     ca0:	27 95       	ror	r18
     ca2:	a7 95       	ror	r26
     ca4:	f0 40       	sbci	r31, 0x00	; 0
     ca6:	53 95       	inc	r21
     ca8:	c9 f7       	brne	.-14     	; 0xc9c <__addsf3x+0x4e>
     caa:	7e f4       	brtc	.+30     	; 0xcca <__addsf3x+0x7c>
     cac:	1f 16       	cp	r1, r31
     cae:	ba 0b       	sbc	r27, r26
     cb0:	62 0b       	sbc	r22, r18
     cb2:	73 0b       	sbc	r23, r19
     cb4:	84 0b       	sbc	r24, r20
     cb6:	ba f0       	brmi	.+46     	; 0xce6 <__addsf3x+0x98>
     cb8:	91 50       	subi	r25, 0x01	; 1
     cba:	a1 f0       	breq	.+40     	; 0xce4 <__addsf3x+0x96>
     cbc:	ff 0f       	add	r31, r31
     cbe:	bb 1f       	adc	r27, r27
     cc0:	66 1f       	adc	r22, r22
     cc2:	77 1f       	adc	r23, r23
     cc4:	88 1f       	adc	r24, r24
     cc6:	c2 f7       	brpl	.-16     	; 0xcb8 <__addsf3x+0x6a>
     cc8:	0e c0       	rjmp	.+28     	; 0xce6 <__addsf3x+0x98>
     cca:	ba 0f       	add	r27, r26
     ccc:	62 1f       	adc	r22, r18
     cce:	73 1f       	adc	r23, r19
     cd0:	84 1f       	adc	r24, r20
     cd2:	48 f4       	brcc	.+18     	; 0xce6 <__addsf3x+0x98>
     cd4:	87 95       	ror	r24
     cd6:	77 95       	ror	r23
     cd8:	67 95       	ror	r22
     cda:	b7 95       	ror	r27
     cdc:	f7 95       	ror	r31
     cde:	9e 3f       	cpi	r25, 0xFE	; 254
     ce0:	08 f0       	brcs	.+2      	; 0xce4 <__addsf3x+0x96>
     ce2:	b3 cf       	rjmp	.-154    	; 0xc4a <__addsf3+0x1e>
     ce4:	93 95       	inc	r25
     ce6:	88 0f       	add	r24, r24
     ce8:	08 f0       	brcs	.+2      	; 0xcec <__addsf3x+0x9e>
     cea:	99 27       	eor	r25, r25
     cec:	ee 0f       	add	r30, r30
     cee:	97 95       	ror	r25
     cf0:	87 95       	ror	r24
     cf2:	08 95       	ret

00000cf4 <__cmpsf2>:
     cf4:	d4 d0       	rcall	.+424    	; 0xe9e <__fp_cmp>
     cf6:	08 f4       	brcc	.+2      	; 0xcfa <__cmpsf2+0x6>
     cf8:	81 e0       	ldi	r24, 0x01	; 1
     cfa:	08 95       	ret

00000cfc <__divsf3>:
     cfc:	0c d0       	rcall	.+24     	; 0xd16 <__divsf3x>
     cfe:	0a c1       	rjmp	.+532    	; 0xf14 <__fp_round>
     d00:	02 d1       	rcall	.+516    	; 0xf06 <__fp_pscB>
     d02:	40 f0       	brcs	.+16     	; 0xd14 <__divsf3+0x18>
     d04:	f9 d0       	rcall	.+498    	; 0xef8 <__fp_pscA>
     d06:	30 f0       	brcs	.+12     	; 0xd14 <__divsf3+0x18>
     d08:	21 f4       	brne	.+8      	; 0xd12 <__divsf3+0x16>
     d0a:	5f 3f       	cpi	r21, 0xFF	; 255
     d0c:	19 f0       	breq	.+6      	; 0xd14 <__divsf3+0x18>
     d0e:	eb c0       	rjmp	.+470    	; 0xee6 <__fp_inf>
     d10:	51 11       	cpse	r21, r1
     d12:	34 c1       	rjmp	.+616    	; 0xf7c <__fp_szero>
     d14:	ee c0       	rjmp	.+476    	; 0xef2 <__fp_nan>

00000d16 <__divsf3x>:
     d16:	0f d1       	rcall	.+542    	; 0xf36 <__fp_split3>
     d18:	98 f3       	brcs	.-26     	; 0xd00 <__divsf3+0x4>

00000d1a <__divsf3_pse>:
     d1a:	99 23       	and	r25, r25
     d1c:	c9 f3       	breq	.-14     	; 0xd10 <__divsf3+0x14>
     d1e:	55 23       	and	r21, r21
     d20:	b1 f3       	breq	.-20     	; 0xd0e <__divsf3+0x12>
     d22:	95 1b       	sub	r25, r21
     d24:	55 0b       	sbc	r21, r21
     d26:	bb 27       	eor	r27, r27
     d28:	aa 27       	eor	r26, r26
     d2a:	62 17       	cp	r22, r18
     d2c:	73 07       	cpc	r23, r19
     d2e:	84 07       	cpc	r24, r20
     d30:	38 f0       	brcs	.+14     	; 0xd40 <__divsf3_pse+0x26>
     d32:	9f 5f       	subi	r25, 0xFF	; 255
     d34:	5f 4f       	sbci	r21, 0xFF	; 255
     d36:	22 0f       	add	r18, r18
     d38:	33 1f       	adc	r19, r19
     d3a:	44 1f       	adc	r20, r20
     d3c:	aa 1f       	adc	r26, r26
     d3e:	a9 f3       	breq	.-22     	; 0xd2a <__divsf3_pse+0x10>
     d40:	33 d0       	rcall	.+102    	; 0xda8 <__divsf3_pse+0x8e>
     d42:	0e 2e       	mov	r0, r30
     d44:	3a f0       	brmi	.+14     	; 0xd54 <__divsf3_pse+0x3a>
     d46:	e0 e8       	ldi	r30, 0x80	; 128
     d48:	30 d0       	rcall	.+96     	; 0xdaa <__divsf3_pse+0x90>
     d4a:	91 50       	subi	r25, 0x01	; 1
     d4c:	50 40       	sbci	r21, 0x00	; 0
     d4e:	e6 95       	lsr	r30
     d50:	00 1c       	adc	r0, r0
     d52:	ca f7       	brpl	.-14     	; 0xd46 <__divsf3_pse+0x2c>
     d54:	29 d0       	rcall	.+82     	; 0xda8 <__divsf3_pse+0x8e>
     d56:	fe 2f       	mov	r31, r30
     d58:	27 d0       	rcall	.+78     	; 0xda8 <__divsf3_pse+0x8e>
     d5a:	66 0f       	add	r22, r22
     d5c:	77 1f       	adc	r23, r23
     d5e:	88 1f       	adc	r24, r24
     d60:	bb 1f       	adc	r27, r27
     d62:	26 17       	cp	r18, r22
     d64:	37 07       	cpc	r19, r23
     d66:	48 07       	cpc	r20, r24
     d68:	ab 07       	cpc	r26, r27
     d6a:	b0 e8       	ldi	r27, 0x80	; 128
     d6c:	09 f0       	breq	.+2      	; 0xd70 <__divsf3_pse+0x56>
     d6e:	bb 0b       	sbc	r27, r27
     d70:	80 2d       	mov	r24, r0
     d72:	bf 01       	movw	r22, r30
     d74:	ff 27       	eor	r31, r31
     d76:	93 58       	subi	r25, 0x83	; 131
     d78:	5f 4f       	sbci	r21, 0xFF	; 255
     d7a:	2a f0       	brmi	.+10     	; 0xd86 <__divsf3_pse+0x6c>
     d7c:	9e 3f       	cpi	r25, 0xFE	; 254
     d7e:	51 05       	cpc	r21, r1
     d80:	68 f0       	brcs	.+26     	; 0xd9c <__divsf3_pse+0x82>
     d82:	b1 c0       	rjmp	.+354    	; 0xee6 <__fp_inf>
     d84:	fb c0       	rjmp	.+502    	; 0xf7c <__fp_szero>
     d86:	5f 3f       	cpi	r21, 0xFF	; 255
     d88:	ec f3       	brlt	.-6      	; 0xd84 <__divsf3_pse+0x6a>
     d8a:	98 3e       	cpi	r25, 0xE8	; 232
     d8c:	dc f3       	brlt	.-10     	; 0xd84 <__divsf3_pse+0x6a>
     d8e:	86 95       	lsr	r24
     d90:	77 95       	ror	r23
     d92:	67 95       	ror	r22
     d94:	b7 95       	ror	r27
     d96:	f7 95       	ror	r31
     d98:	9f 5f       	subi	r25, 0xFF	; 255
     d9a:	c9 f7       	brne	.-14     	; 0xd8e <__divsf3_pse+0x74>
     d9c:	88 0f       	add	r24, r24
     d9e:	91 1d       	adc	r25, r1
     da0:	96 95       	lsr	r25
     da2:	87 95       	ror	r24
     da4:	97 f9       	bld	r25, 7
     da6:	08 95       	ret
     da8:	e1 e0       	ldi	r30, 0x01	; 1
     daa:	66 0f       	add	r22, r22
     dac:	77 1f       	adc	r23, r23
     dae:	88 1f       	adc	r24, r24
     db0:	bb 1f       	adc	r27, r27
     db2:	62 17       	cp	r22, r18
     db4:	73 07       	cpc	r23, r19
     db6:	84 07       	cpc	r24, r20
     db8:	ba 07       	cpc	r27, r26
     dba:	20 f0       	brcs	.+8      	; 0xdc4 <__divsf3_pse+0xaa>
     dbc:	62 1b       	sub	r22, r18
     dbe:	73 0b       	sbc	r23, r19
     dc0:	84 0b       	sbc	r24, r20
     dc2:	ba 0b       	sbc	r27, r26
     dc4:	ee 1f       	adc	r30, r30
     dc6:	88 f7       	brcc	.-30     	; 0xdaa <__divsf3_pse+0x90>
     dc8:	e0 95       	com	r30
     dca:	08 95       	ret

00000dcc <__fixunssfsi>:
     dcc:	bc d0       	rcall	.+376    	; 0xf46 <__fp_splitA>
     dce:	88 f0       	brcs	.+34     	; 0xdf2 <__fixunssfsi+0x26>
     dd0:	9f 57       	subi	r25, 0x7F	; 127
     dd2:	90 f0       	brcs	.+36     	; 0xdf8 <__fixunssfsi+0x2c>
     dd4:	b9 2f       	mov	r27, r25
     dd6:	99 27       	eor	r25, r25
     dd8:	b7 51       	subi	r27, 0x17	; 23
     dda:	a0 f0       	brcs	.+40     	; 0xe04 <__fixunssfsi+0x38>
     ddc:	d1 f0       	breq	.+52     	; 0xe12 <__fixunssfsi+0x46>
     dde:	66 0f       	add	r22, r22
     de0:	77 1f       	adc	r23, r23
     de2:	88 1f       	adc	r24, r24
     de4:	99 1f       	adc	r25, r25
     de6:	1a f0       	brmi	.+6      	; 0xdee <__fixunssfsi+0x22>
     de8:	ba 95       	dec	r27
     dea:	c9 f7       	brne	.-14     	; 0xdde <__fixunssfsi+0x12>
     dec:	12 c0       	rjmp	.+36     	; 0xe12 <__fixunssfsi+0x46>
     dee:	b1 30       	cpi	r27, 0x01	; 1
     df0:	81 f0       	breq	.+32     	; 0xe12 <__fixunssfsi+0x46>
     df2:	c3 d0       	rcall	.+390    	; 0xf7a <__fp_zero>
     df4:	b1 e0       	ldi	r27, 0x01	; 1
     df6:	08 95       	ret
     df8:	c0 c0       	rjmp	.+384    	; 0xf7a <__fp_zero>
     dfa:	67 2f       	mov	r22, r23
     dfc:	78 2f       	mov	r23, r24
     dfe:	88 27       	eor	r24, r24
     e00:	b8 5f       	subi	r27, 0xF8	; 248
     e02:	39 f0       	breq	.+14     	; 0xe12 <__fixunssfsi+0x46>
     e04:	b9 3f       	cpi	r27, 0xF9	; 249
     e06:	cc f3       	brlt	.-14     	; 0xdfa <__fixunssfsi+0x2e>
     e08:	86 95       	lsr	r24
     e0a:	77 95       	ror	r23
     e0c:	67 95       	ror	r22
     e0e:	b3 95       	inc	r27
     e10:	d9 f7       	brne	.-10     	; 0xe08 <__fixunssfsi+0x3c>
     e12:	3e f4       	brtc	.+14     	; 0xe22 <__fixunssfsi+0x56>
     e14:	90 95       	com	r25
     e16:	80 95       	com	r24
     e18:	70 95       	com	r23
     e1a:	61 95       	neg	r22
     e1c:	7f 4f       	sbci	r23, 0xFF	; 255
     e1e:	8f 4f       	sbci	r24, 0xFF	; 255
     e20:	9f 4f       	sbci	r25, 0xFF	; 255
     e22:	08 95       	ret

00000e24 <__floatunsisf>:
     e24:	e8 94       	clt
     e26:	09 c0       	rjmp	.+18     	; 0xe3a <__floatsisf+0x12>

00000e28 <__floatsisf>:
     e28:	97 fb       	bst	r25, 7
     e2a:	3e f4       	brtc	.+14     	; 0xe3a <__floatsisf+0x12>
     e2c:	90 95       	com	r25
     e2e:	80 95       	com	r24
     e30:	70 95       	com	r23
     e32:	61 95       	neg	r22
     e34:	7f 4f       	sbci	r23, 0xFF	; 255
     e36:	8f 4f       	sbci	r24, 0xFF	; 255
     e38:	9f 4f       	sbci	r25, 0xFF	; 255
     e3a:	99 23       	and	r25, r25
     e3c:	a9 f0       	breq	.+42     	; 0xe68 <__floatsisf+0x40>
     e3e:	f9 2f       	mov	r31, r25
     e40:	96 e9       	ldi	r25, 0x96	; 150
     e42:	bb 27       	eor	r27, r27
     e44:	93 95       	inc	r25
     e46:	f6 95       	lsr	r31
     e48:	87 95       	ror	r24
     e4a:	77 95       	ror	r23
     e4c:	67 95       	ror	r22
     e4e:	b7 95       	ror	r27
     e50:	f1 11       	cpse	r31, r1
     e52:	f8 cf       	rjmp	.-16     	; 0xe44 <__floatsisf+0x1c>
     e54:	fa f4       	brpl	.+62     	; 0xe94 <__floatsisf+0x6c>
     e56:	bb 0f       	add	r27, r27
     e58:	11 f4       	brne	.+4      	; 0xe5e <__floatsisf+0x36>
     e5a:	60 ff       	sbrs	r22, 0
     e5c:	1b c0       	rjmp	.+54     	; 0xe94 <__floatsisf+0x6c>
     e5e:	6f 5f       	subi	r22, 0xFF	; 255
     e60:	7f 4f       	sbci	r23, 0xFF	; 255
     e62:	8f 4f       	sbci	r24, 0xFF	; 255
     e64:	9f 4f       	sbci	r25, 0xFF	; 255
     e66:	16 c0       	rjmp	.+44     	; 0xe94 <__floatsisf+0x6c>
     e68:	88 23       	and	r24, r24
     e6a:	11 f0       	breq	.+4      	; 0xe70 <__floatsisf+0x48>
     e6c:	96 e9       	ldi	r25, 0x96	; 150
     e6e:	11 c0       	rjmp	.+34     	; 0xe92 <__floatsisf+0x6a>
     e70:	77 23       	and	r23, r23
     e72:	21 f0       	breq	.+8      	; 0xe7c <__floatsisf+0x54>
     e74:	9e e8       	ldi	r25, 0x8E	; 142
     e76:	87 2f       	mov	r24, r23
     e78:	76 2f       	mov	r23, r22
     e7a:	05 c0       	rjmp	.+10     	; 0xe86 <__floatsisf+0x5e>
     e7c:	66 23       	and	r22, r22
     e7e:	71 f0       	breq	.+28     	; 0xe9c <__floatsisf+0x74>
     e80:	96 e8       	ldi	r25, 0x86	; 134
     e82:	86 2f       	mov	r24, r22
     e84:	70 e0       	ldi	r23, 0x00	; 0
     e86:	60 e0       	ldi	r22, 0x00	; 0
     e88:	2a f0       	brmi	.+10     	; 0xe94 <__floatsisf+0x6c>
     e8a:	9a 95       	dec	r25
     e8c:	66 0f       	add	r22, r22
     e8e:	77 1f       	adc	r23, r23
     e90:	88 1f       	adc	r24, r24
     e92:	da f7       	brpl	.-10     	; 0xe8a <__floatsisf+0x62>
     e94:	88 0f       	add	r24, r24
     e96:	96 95       	lsr	r25
     e98:	87 95       	ror	r24
     e9a:	97 f9       	bld	r25, 7
     e9c:	08 95       	ret

00000e9e <__fp_cmp>:
     e9e:	99 0f       	add	r25, r25
     ea0:	00 08       	sbc	r0, r0
     ea2:	55 0f       	add	r21, r21
     ea4:	aa 0b       	sbc	r26, r26
     ea6:	e0 e8       	ldi	r30, 0x80	; 128
     ea8:	fe ef       	ldi	r31, 0xFE	; 254
     eaa:	16 16       	cp	r1, r22
     eac:	17 06       	cpc	r1, r23
     eae:	e8 07       	cpc	r30, r24
     eb0:	f9 07       	cpc	r31, r25
     eb2:	c0 f0       	brcs	.+48     	; 0xee4 <__fp_cmp+0x46>
     eb4:	12 16       	cp	r1, r18
     eb6:	13 06       	cpc	r1, r19
     eb8:	e4 07       	cpc	r30, r20
     eba:	f5 07       	cpc	r31, r21
     ebc:	98 f0       	brcs	.+38     	; 0xee4 <__fp_cmp+0x46>
     ebe:	62 1b       	sub	r22, r18
     ec0:	73 0b       	sbc	r23, r19
     ec2:	84 0b       	sbc	r24, r20
     ec4:	95 0b       	sbc	r25, r21
     ec6:	39 f4       	brne	.+14     	; 0xed6 <__fp_cmp+0x38>
     ec8:	0a 26       	eor	r0, r26
     eca:	61 f0       	breq	.+24     	; 0xee4 <__fp_cmp+0x46>
     ecc:	23 2b       	or	r18, r19
     ece:	24 2b       	or	r18, r20
     ed0:	25 2b       	or	r18, r21
     ed2:	21 f4       	brne	.+8      	; 0xedc <__fp_cmp+0x3e>
     ed4:	08 95       	ret
     ed6:	0a 26       	eor	r0, r26
     ed8:	09 f4       	brne	.+2      	; 0xedc <__fp_cmp+0x3e>
     eda:	a1 40       	sbci	r26, 0x01	; 1
     edc:	a6 95       	lsr	r26
     ede:	8f ef       	ldi	r24, 0xFF	; 255
     ee0:	81 1d       	adc	r24, r1
     ee2:	81 1d       	adc	r24, r1
     ee4:	08 95       	ret

00000ee6 <__fp_inf>:
     ee6:	97 f9       	bld	r25, 7
     ee8:	9f 67       	ori	r25, 0x7F	; 127
     eea:	80 e8       	ldi	r24, 0x80	; 128
     eec:	70 e0       	ldi	r23, 0x00	; 0
     eee:	60 e0       	ldi	r22, 0x00	; 0
     ef0:	08 95       	ret

00000ef2 <__fp_nan>:
     ef2:	9f ef       	ldi	r25, 0xFF	; 255
     ef4:	80 ec       	ldi	r24, 0xC0	; 192
     ef6:	08 95       	ret

00000ef8 <__fp_pscA>:
     ef8:	00 24       	eor	r0, r0
     efa:	0a 94       	dec	r0
     efc:	16 16       	cp	r1, r22
     efe:	17 06       	cpc	r1, r23
     f00:	18 06       	cpc	r1, r24
     f02:	09 06       	cpc	r0, r25
     f04:	08 95       	ret

00000f06 <__fp_pscB>:
     f06:	00 24       	eor	r0, r0
     f08:	0a 94       	dec	r0
     f0a:	12 16       	cp	r1, r18
     f0c:	13 06       	cpc	r1, r19
     f0e:	14 06       	cpc	r1, r20
     f10:	05 06       	cpc	r0, r21
     f12:	08 95       	ret

00000f14 <__fp_round>:
     f14:	09 2e       	mov	r0, r25
     f16:	03 94       	inc	r0
     f18:	00 0c       	add	r0, r0
     f1a:	11 f4       	brne	.+4      	; 0xf20 <__fp_round+0xc>
     f1c:	88 23       	and	r24, r24
     f1e:	52 f0       	brmi	.+20     	; 0xf34 <__fp_round+0x20>
     f20:	bb 0f       	add	r27, r27
     f22:	40 f4       	brcc	.+16     	; 0xf34 <__fp_round+0x20>
     f24:	bf 2b       	or	r27, r31
     f26:	11 f4       	brne	.+4      	; 0xf2c <__fp_round+0x18>
     f28:	60 ff       	sbrs	r22, 0
     f2a:	04 c0       	rjmp	.+8      	; 0xf34 <__fp_round+0x20>
     f2c:	6f 5f       	subi	r22, 0xFF	; 255
     f2e:	7f 4f       	sbci	r23, 0xFF	; 255
     f30:	8f 4f       	sbci	r24, 0xFF	; 255
     f32:	9f 4f       	sbci	r25, 0xFF	; 255
     f34:	08 95       	ret

00000f36 <__fp_split3>:
     f36:	57 fd       	sbrc	r21, 7
     f38:	90 58       	subi	r25, 0x80	; 128
     f3a:	44 0f       	add	r20, r20
     f3c:	55 1f       	adc	r21, r21
     f3e:	59 f0       	breq	.+22     	; 0xf56 <__fp_splitA+0x10>
     f40:	5f 3f       	cpi	r21, 0xFF	; 255
     f42:	71 f0       	breq	.+28     	; 0xf60 <__fp_splitA+0x1a>
     f44:	47 95       	ror	r20

00000f46 <__fp_splitA>:
     f46:	88 0f       	add	r24, r24
     f48:	97 fb       	bst	r25, 7
     f4a:	99 1f       	adc	r25, r25
     f4c:	61 f0       	breq	.+24     	; 0xf66 <__fp_splitA+0x20>
     f4e:	9f 3f       	cpi	r25, 0xFF	; 255
     f50:	79 f0       	breq	.+30     	; 0xf70 <__fp_splitA+0x2a>
     f52:	87 95       	ror	r24
     f54:	08 95       	ret
     f56:	12 16       	cp	r1, r18
     f58:	13 06       	cpc	r1, r19
     f5a:	14 06       	cpc	r1, r20
     f5c:	55 1f       	adc	r21, r21
     f5e:	f2 cf       	rjmp	.-28     	; 0xf44 <__fp_split3+0xe>
     f60:	46 95       	lsr	r20
     f62:	f1 df       	rcall	.-30     	; 0xf46 <__fp_splitA>
     f64:	08 c0       	rjmp	.+16     	; 0xf76 <__fp_splitA+0x30>
     f66:	16 16       	cp	r1, r22
     f68:	17 06       	cpc	r1, r23
     f6a:	18 06       	cpc	r1, r24
     f6c:	99 1f       	adc	r25, r25
     f6e:	f1 cf       	rjmp	.-30     	; 0xf52 <__fp_splitA+0xc>
     f70:	86 95       	lsr	r24
     f72:	71 05       	cpc	r23, r1
     f74:	61 05       	cpc	r22, r1
     f76:	08 94       	sec
     f78:	08 95       	ret

00000f7a <__fp_zero>:
     f7a:	e8 94       	clt

00000f7c <__fp_szero>:
     f7c:	bb 27       	eor	r27, r27
     f7e:	66 27       	eor	r22, r22
     f80:	77 27       	eor	r23, r23
     f82:	cb 01       	movw	r24, r22
     f84:	97 f9       	bld	r25, 7
     f86:	08 95       	ret

00000f88 <__gesf2>:
     f88:	8a df       	rcall	.-236    	; 0xe9e <__fp_cmp>
     f8a:	08 f4       	brcc	.+2      	; 0xf8e <__gesf2+0x6>
     f8c:	8f ef       	ldi	r24, 0xFF	; 255
     f8e:	08 95       	ret

00000f90 <__mulsf3>:
     f90:	0b d0       	rcall	.+22     	; 0xfa8 <__mulsf3x>
     f92:	c0 cf       	rjmp	.-128    	; 0xf14 <__fp_round>
     f94:	b1 df       	rcall	.-158    	; 0xef8 <__fp_pscA>
     f96:	28 f0       	brcs	.+10     	; 0xfa2 <__mulsf3+0x12>
     f98:	b6 df       	rcall	.-148    	; 0xf06 <__fp_pscB>
     f9a:	18 f0       	brcs	.+6      	; 0xfa2 <__mulsf3+0x12>
     f9c:	95 23       	and	r25, r21
     f9e:	09 f0       	breq	.+2      	; 0xfa2 <__mulsf3+0x12>
     fa0:	a2 cf       	rjmp	.-188    	; 0xee6 <__fp_inf>
     fa2:	a7 cf       	rjmp	.-178    	; 0xef2 <__fp_nan>
     fa4:	11 24       	eor	r1, r1
     fa6:	ea cf       	rjmp	.-44     	; 0xf7c <__fp_szero>

00000fa8 <__mulsf3x>:
     fa8:	c6 df       	rcall	.-116    	; 0xf36 <__fp_split3>
     faa:	a0 f3       	brcs	.-24     	; 0xf94 <__mulsf3+0x4>

00000fac <__mulsf3_pse>:
     fac:	95 9f       	mul	r25, r21
     fae:	d1 f3       	breq	.-12     	; 0xfa4 <__mulsf3+0x14>
     fb0:	95 0f       	add	r25, r21
     fb2:	50 e0       	ldi	r21, 0x00	; 0
     fb4:	55 1f       	adc	r21, r21
     fb6:	62 9f       	mul	r22, r18
     fb8:	f0 01       	movw	r30, r0
     fba:	72 9f       	mul	r23, r18
     fbc:	bb 27       	eor	r27, r27
     fbe:	f0 0d       	add	r31, r0
     fc0:	b1 1d       	adc	r27, r1
     fc2:	63 9f       	mul	r22, r19
     fc4:	aa 27       	eor	r26, r26
     fc6:	f0 0d       	add	r31, r0
     fc8:	b1 1d       	adc	r27, r1
     fca:	aa 1f       	adc	r26, r26
     fcc:	64 9f       	mul	r22, r20
     fce:	66 27       	eor	r22, r22
     fd0:	b0 0d       	add	r27, r0
     fd2:	a1 1d       	adc	r26, r1
     fd4:	66 1f       	adc	r22, r22
     fd6:	82 9f       	mul	r24, r18
     fd8:	22 27       	eor	r18, r18
     fda:	b0 0d       	add	r27, r0
     fdc:	a1 1d       	adc	r26, r1
     fde:	62 1f       	adc	r22, r18
     fe0:	73 9f       	mul	r23, r19
     fe2:	b0 0d       	add	r27, r0
     fe4:	a1 1d       	adc	r26, r1
     fe6:	62 1f       	adc	r22, r18
     fe8:	83 9f       	mul	r24, r19
     fea:	a0 0d       	add	r26, r0
     fec:	61 1d       	adc	r22, r1
     fee:	22 1f       	adc	r18, r18
     ff0:	74 9f       	mul	r23, r20
     ff2:	33 27       	eor	r19, r19
     ff4:	a0 0d       	add	r26, r0
     ff6:	61 1d       	adc	r22, r1
     ff8:	23 1f       	adc	r18, r19
     ffa:	84 9f       	mul	r24, r20
     ffc:	60 0d       	add	r22, r0
     ffe:	21 1d       	adc	r18, r1
    1000:	82 2f       	mov	r24, r18
    1002:	76 2f       	mov	r23, r22
    1004:	6a 2f       	mov	r22, r26
    1006:	11 24       	eor	r1, r1
    1008:	9f 57       	subi	r25, 0x7F	; 127
    100a:	50 40       	sbci	r21, 0x00	; 0
    100c:	8a f0       	brmi	.+34     	; 0x1030 <__mulsf3_pse+0x84>
    100e:	e1 f0       	breq	.+56     	; 0x1048 <__mulsf3_pse+0x9c>
    1010:	88 23       	and	r24, r24
    1012:	4a f0       	brmi	.+18     	; 0x1026 <__mulsf3_pse+0x7a>
    1014:	ee 0f       	add	r30, r30
    1016:	ff 1f       	adc	r31, r31
    1018:	bb 1f       	adc	r27, r27
    101a:	66 1f       	adc	r22, r22
    101c:	77 1f       	adc	r23, r23
    101e:	88 1f       	adc	r24, r24
    1020:	91 50       	subi	r25, 0x01	; 1
    1022:	50 40       	sbci	r21, 0x00	; 0
    1024:	a9 f7       	brne	.-22     	; 0x1010 <__mulsf3_pse+0x64>
    1026:	9e 3f       	cpi	r25, 0xFE	; 254
    1028:	51 05       	cpc	r21, r1
    102a:	70 f0       	brcs	.+28     	; 0x1048 <__mulsf3_pse+0x9c>
    102c:	5c cf       	rjmp	.-328    	; 0xee6 <__fp_inf>
    102e:	a6 cf       	rjmp	.-180    	; 0xf7c <__fp_szero>
    1030:	5f 3f       	cpi	r21, 0xFF	; 255
    1032:	ec f3       	brlt	.-6      	; 0x102e <__mulsf3_pse+0x82>
    1034:	98 3e       	cpi	r25, 0xE8	; 232
    1036:	dc f3       	brlt	.-10     	; 0x102e <__mulsf3_pse+0x82>
    1038:	86 95       	lsr	r24
    103a:	77 95       	ror	r23
    103c:	67 95       	ror	r22
    103e:	b7 95       	ror	r27
    1040:	f7 95       	ror	r31
    1042:	e7 95       	ror	r30
    1044:	9f 5f       	subi	r25, 0xFF	; 255
    1046:	c1 f7       	brne	.-16     	; 0x1038 <__mulsf3_pse+0x8c>
    1048:	fe 2b       	or	r31, r30
    104a:	88 0f       	add	r24, r24
    104c:	91 1d       	adc	r25, r1
    104e:	96 95       	lsr	r25
    1050:	87 95       	ror	r24
    1052:	97 f9       	bld	r25, 7
    1054:	08 95       	ret

00001056 <__tablejump2__>:
    1056:	ee 0f       	add	r30, r30
    1058:	ff 1f       	adc	r31, r31

0000105a <__tablejump__>:
    105a:	05 90       	lpm	r0, Z+
    105c:	f4 91       	lpm	r31, Z
    105e:	e0 2d       	mov	r30, r0
    1060:	19 94       	eijmp

00001062 <fdevopen>:
    1062:	0f 93       	push	r16
    1064:	1f 93       	push	r17
    1066:	cf 93       	push	r28
    1068:	df 93       	push	r29
    106a:	ec 01       	movw	r28, r24
    106c:	8b 01       	movw	r16, r22
    106e:	00 97       	sbiw	r24, 0x00	; 0
    1070:	31 f4       	brne	.+12     	; 0x107e <fdevopen+0x1c>
    1072:	61 15       	cp	r22, r1
    1074:	71 05       	cpc	r23, r1
    1076:	19 f4       	brne	.+6      	; 0x107e <fdevopen+0x1c>
    1078:	80 e0       	ldi	r24, 0x00	; 0
    107a:	90 e0       	ldi	r25, 0x00	; 0
    107c:	37 c0       	rjmp	.+110    	; 0x10ec <fdevopen+0x8a>
    107e:	6e e0       	ldi	r22, 0x0E	; 14
    1080:	70 e0       	ldi	r23, 0x00	; 0
    1082:	81 e0       	ldi	r24, 0x01	; 1
    1084:	90 e0       	ldi	r25, 0x00	; 0
    1086:	63 d2       	rcall	.+1222   	; 0x154e <calloc>
    1088:	fc 01       	movw	r30, r24
    108a:	00 97       	sbiw	r24, 0x00	; 0
    108c:	a9 f3       	breq	.-22     	; 0x1078 <fdevopen+0x16>
    108e:	80 e8       	ldi	r24, 0x80	; 128
    1090:	83 83       	std	Z+3, r24	; 0x03
    1092:	01 15       	cp	r16, r1
    1094:	11 05       	cpc	r17, r1
    1096:	71 f0       	breq	.+28     	; 0x10b4 <fdevopen+0x52>
    1098:	13 87       	std	Z+11, r17	; 0x0b
    109a:	02 87       	std	Z+10, r16	; 0x0a
    109c:	81 e8       	ldi	r24, 0x81	; 129
    109e:	83 83       	std	Z+3, r24	; 0x03
    10a0:	80 91 dc 02 	lds	r24, 0x02DC
    10a4:	90 91 dd 02 	lds	r25, 0x02DD
    10a8:	89 2b       	or	r24, r25
    10aa:	21 f4       	brne	.+8      	; 0x10b4 <fdevopen+0x52>
    10ac:	f0 93 dd 02 	sts	0x02DD, r31
    10b0:	e0 93 dc 02 	sts	0x02DC, r30
    10b4:	20 97       	sbiw	r28, 0x00	; 0
    10b6:	c9 f0       	breq	.+50     	; 0x10ea <fdevopen+0x88>
    10b8:	d1 87       	std	Z+9, r29	; 0x09
    10ba:	c0 87       	std	Z+8, r28	; 0x08
    10bc:	83 81       	ldd	r24, Z+3	; 0x03
    10be:	82 60       	ori	r24, 0x02	; 2
    10c0:	83 83       	std	Z+3, r24	; 0x03
    10c2:	80 91 de 02 	lds	r24, 0x02DE
    10c6:	90 91 df 02 	lds	r25, 0x02DF
    10ca:	89 2b       	or	r24, r25
    10cc:	71 f4       	brne	.+28     	; 0x10ea <fdevopen+0x88>
    10ce:	f0 93 df 02 	sts	0x02DF, r31
    10d2:	e0 93 de 02 	sts	0x02DE, r30
    10d6:	80 91 e0 02 	lds	r24, 0x02E0
    10da:	90 91 e1 02 	lds	r25, 0x02E1
    10de:	89 2b       	or	r24, r25
    10e0:	21 f4       	brne	.+8      	; 0x10ea <fdevopen+0x88>
    10e2:	f0 93 e1 02 	sts	0x02E1, r31
    10e6:	e0 93 e0 02 	sts	0x02E0, r30
    10ea:	cf 01       	movw	r24, r30
    10ec:	df 91       	pop	r29
    10ee:	cf 91       	pop	r28
    10f0:	1f 91       	pop	r17
    10f2:	0f 91       	pop	r16
    10f4:	08 95       	ret

000010f6 <printf>:
    10f6:	cf 93       	push	r28
    10f8:	df 93       	push	r29
    10fa:	cd b7       	in	r28, 0x3d	; 61
    10fc:	de b7       	in	r29, 0x3e	; 62
    10fe:	fe 01       	movw	r30, r28
    1100:	36 96       	adiw	r30, 0x06	; 6
    1102:	61 91       	ld	r22, Z+
    1104:	71 91       	ld	r23, Z+
    1106:	af 01       	movw	r20, r30
    1108:	80 91 de 02 	lds	r24, 0x02DE
    110c:	90 91 df 02 	lds	r25, 0x02DF
    1110:	30 d0       	rcall	.+96     	; 0x1172 <vfprintf>
    1112:	df 91       	pop	r29
    1114:	cf 91       	pop	r28
    1116:	08 95       	ret

00001118 <puts>:
    1118:	0f 93       	push	r16
    111a:	1f 93       	push	r17
    111c:	cf 93       	push	r28
    111e:	df 93       	push	r29
    1120:	e0 91 de 02 	lds	r30, 0x02DE
    1124:	f0 91 df 02 	lds	r31, 0x02DF
    1128:	23 81       	ldd	r18, Z+3	; 0x03
    112a:	21 ff       	sbrs	r18, 1
    112c:	1b c0       	rjmp	.+54     	; 0x1164 <puts+0x4c>
    112e:	ec 01       	movw	r28, r24
    1130:	00 e0       	ldi	r16, 0x00	; 0
    1132:	10 e0       	ldi	r17, 0x00	; 0
    1134:	89 91       	ld	r24, Y+
    1136:	60 91 de 02 	lds	r22, 0x02DE
    113a:	70 91 df 02 	lds	r23, 0x02DF
    113e:	db 01       	movw	r26, r22
    1140:	18 96       	adiw	r26, 0x08	; 8
    1142:	ed 91       	ld	r30, X+
    1144:	fc 91       	ld	r31, X
    1146:	19 97       	sbiw	r26, 0x09	; 9
    1148:	88 23       	and	r24, r24
    114a:	31 f0       	breq	.+12     	; 0x1158 <puts+0x40>
    114c:	19 95       	eicall
    114e:	89 2b       	or	r24, r25
    1150:	89 f3       	breq	.-30     	; 0x1134 <puts+0x1c>
    1152:	0f ef       	ldi	r16, 0xFF	; 255
    1154:	1f ef       	ldi	r17, 0xFF	; 255
    1156:	ee cf       	rjmp	.-36     	; 0x1134 <puts+0x1c>
    1158:	8a e0       	ldi	r24, 0x0A	; 10
    115a:	19 95       	eicall
    115c:	89 2b       	or	r24, r25
    115e:	11 f4       	brne	.+4      	; 0x1164 <puts+0x4c>
    1160:	c8 01       	movw	r24, r16
    1162:	02 c0       	rjmp	.+4      	; 0x1168 <puts+0x50>
    1164:	8f ef       	ldi	r24, 0xFF	; 255
    1166:	9f ef       	ldi	r25, 0xFF	; 255
    1168:	df 91       	pop	r29
    116a:	cf 91       	pop	r28
    116c:	1f 91       	pop	r17
    116e:	0f 91       	pop	r16
    1170:	08 95       	ret

00001172 <vfprintf>:
    1172:	2f 92       	push	r2
    1174:	3f 92       	push	r3
    1176:	4f 92       	push	r4
    1178:	5f 92       	push	r5
    117a:	6f 92       	push	r6
    117c:	7f 92       	push	r7
    117e:	8f 92       	push	r8
    1180:	9f 92       	push	r9
    1182:	af 92       	push	r10
    1184:	bf 92       	push	r11
    1186:	cf 92       	push	r12
    1188:	df 92       	push	r13
    118a:	ef 92       	push	r14
    118c:	ff 92       	push	r15
    118e:	0f 93       	push	r16
    1190:	1f 93       	push	r17
    1192:	cf 93       	push	r28
    1194:	df 93       	push	r29
    1196:	cd b7       	in	r28, 0x3d	; 61
    1198:	de b7       	in	r29, 0x3e	; 62
    119a:	2c 97       	sbiw	r28, 0x0c	; 12
    119c:	0f b6       	in	r0, 0x3f	; 63
    119e:	f8 94       	cli
    11a0:	de bf       	out	0x3e, r29	; 62
    11a2:	0f be       	out	0x3f, r0	; 63
    11a4:	cd bf       	out	0x3d, r28	; 61
    11a6:	7c 01       	movw	r14, r24
    11a8:	6b 01       	movw	r12, r22
    11aa:	8a 01       	movw	r16, r20
    11ac:	fc 01       	movw	r30, r24
    11ae:	17 82       	std	Z+7, r1	; 0x07
    11b0:	16 82       	std	Z+6, r1	; 0x06
    11b2:	83 81       	ldd	r24, Z+3	; 0x03
    11b4:	81 ff       	sbrs	r24, 1
    11b6:	b0 c1       	rjmp	.+864    	; 0x1518 <vfprintf+0x3a6>
    11b8:	ce 01       	movw	r24, r28
    11ba:	01 96       	adiw	r24, 0x01	; 1
    11bc:	4c 01       	movw	r8, r24
    11be:	f7 01       	movw	r30, r14
    11c0:	93 81       	ldd	r25, Z+3	; 0x03
    11c2:	f6 01       	movw	r30, r12
    11c4:	93 fd       	sbrc	r25, 3
    11c6:	85 91       	lpm	r24, Z+
    11c8:	93 ff       	sbrs	r25, 3
    11ca:	81 91       	ld	r24, Z+
    11cc:	6f 01       	movw	r12, r30
    11ce:	88 23       	and	r24, r24
    11d0:	09 f4       	brne	.+2      	; 0x11d4 <vfprintf+0x62>
    11d2:	9e c1       	rjmp	.+828    	; 0x1510 <vfprintf+0x39e>
    11d4:	85 32       	cpi	r24, 0x25	; 37
    11d6:	39 f4       	brne	.+14     	; 0x11e6 <vfprintf+0x74>
    11d8:	93 fd       	sbrc	r25, 3
    11da:	85 91       	lpm	r24, Z+
    11dc:	93 ff       	sbrs	r25, 3
    11de:	81 91       	ld	r24, Z+
    11e0:	6f 01       	movw	r12, r30
    11e2:	85 32       	cpi	r24, 0x25	; 37
    11e4:	21 f4       	brne	.+8      	; 0x11ee <vfprintf+0x7c>
    11e6:	b7 01       	movw	r22, r14
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	0f d3       	rcall	.+1566   	; 0x180a <fputc>
    11ec:	e8 cf       	rjmp	.-48     	; 0x11be <vfprintf+0x4c>
    11ee:	51 2c       	mov	r5, r1
    11f0:	31 2c       	mov	r3, r1
    11f2:	20 e0       	ldi	r18, 0x00	; 0
    11f4:	20 32       	cpi	r18, 0x20	; 32
    11f6:	a0 f4       	brcc	.+40     	; 0x1220 <vfprintf+0xae>
    11f8:	8b 32       	cpi	r24, 0x2B	; 43
    11fa:	69 f0       	breq	.+26     	; 0x1216 <vfprintf+0xa4>
    11fc:	30 f4       	brcc	.+12     	; 0x120a <vfprintf+0x98>
    11fe:	80 32       	cpi	r24, 0x20	; 32
    1200:	59 f0       	breq	.+22     	; 0x1218 <vfprintf+0xa6>
    1202:	83 32       	cpi	r24, 0x23	; 35
    1204:	69 f4       	brne	.+26     	; 0x1220 <vfprintf+0xae>
    1206:	20 61       	ori	r18, 0x10	; 16
    1208:	2c c0       	rjmp	.+88     	; 0x1262 <vfprintf+0xf0>
    120a:	8d 32       	cpi	r24, 0x2D	; 45
    120c:	39 f0       	breq	.+14     	; 0x121c <vfprintf+0xaa>
    120e:	80 33       	cpi	r24, 0x30	; 48
    1210:	39 f4       	brne	.+14     	; 0x1220 <vfprintf+0xae>
    1212:	21 60       	ori	r18, 0x01	; 1
    1214:	26 c0       	rjmp	.+76     	; 0x1262 <vfprintf+0xf0>
    1216:	22 60       	ori	r18, 0x02	; 2
    1218:	24 60       	ori	r18, 0x04	; 4
    121a:	23 c0       	rjmp	.+70     	; 0x1262 <vfprintf+0xf0>
    121c:	28 60       	ori	r18, 0x08	; 8
    121e:	21 c0       	rjmp	.+66     	; 0x1262 <vfprintf+0xf0>
    1220:	27 fd       	sbrc	r18, 7
    1222:	27 c0       	rjmp	.+78     	; 0x1272 <vfprintf+0x100>
    1224:	30 ed       	ldi	r19, 0xD0	; 208
    1226:	38 0f       	add	r19, r24
    1228:	3a 30       	cpi	r19, 0x0A	; 10
    122a:	78 f4       	brcc	.+30     	; 0x124a <vfprintf+0xd8>
    122c:	26 ff       	sbrs	r18, 6
    122e:	06 c0       	rjmp	.+12     	; 0x123c <vfprintf+0xca>
    1230:	fa e0       	ldi	r31, 0x0A	; 10
    1232:	5f 9e       	mul	r5, r31
    1234:	30 0d       	add	r19, r0
    1236:	11 24       	eor	r1, r1
    1238:	53 2e       	mov	r5, r19
    123a:	13 c0       	rjmp	.+38     	; 0x1262 <vfprintf+0xf0>
    123c:	8a e0       	ldi	r24, 0x0A	; 10
    123e:	38 9e       	mul	r3, r24
    1240:	30 0d       	add	r19, r0
    1242:	11 24       	eor	r1, r1
    1244:	33 2e       	mov	r3, r19
    1246:	20 62       	ori	r18, 0x20	; 32
    1248:	0c c0       	rjmp	.+24     	; 0x1262 <vfprintf+0xf0>
    124a:	8e 32       	cpi	r24, 0x2E	; 46
    124c:	21 f4       	brne	.+8      	; 0x1256 <vfprintf+0xe4>
    124e:	26 fd       	sbrc	r18, 6
    1250:	5f c1       	rjmp	.+702    	; 0x1510 <vfprintf+0x39e>
    1252:	20 64       	ori	r18, 0x40	; 64
    1254:	06 c0       	rjmp	.+12     	; 0x1262 <vfprintf+0xf0>
    1256:	8c 36       	cpi	r24, 0x6C	; 108
    1258:	11 f4       	brne	.+4      	; 0x125e <vfprintf+0xec>
    125a:	20 68       	ori	r18, 0x80	; 128
    125c:	02 c0       	rjmp	.+4      	; 0x1262 <vfprintf+0xf0>
    125e:	88 36       	cpi	r24, 0x68	; 104
    1260:	41 f4       	brne	.+16     	; 0x1272 <vfprintf+0x100>
    1262:	f6 01       	movw	r30, r12
    1264:	93 fd       	sbrc	r25, 3
    1266:	85 91       	lpm	r24, Z+
    1268:	93 ff       	sbrs	r25, 3
    126a:	81 91       	ld	r24, Z+
    126c:	6f 01       	movw	r12, r30
    126e:	81 11       	cpse	r24, r1
    1270:	c1 cf       	rjmp	.-126    	; 0x11f4 <vfprintf+0x82>
    1272:	98 2f       	mov	r25, r24
    1274:	9f 7d       	andi	r25, 0xDF	; 223
    1276:	95 54       	subi	r25, 0x45	; 69
    1278:	93 30       	cpi	r25, 0x03	; 3
    127a:	28 f4       	brcc	.+10     	; 0x1286 <vfprintf+0x114>
    127c:	0c 5f       	subi	r16, 0xFC	; 252
    127e:	1f 4f       	sbci	r17, 0xFF	; 255
    1280:	ff e3       	ldi	r31, 0x3F	; 63
    1282:	f9 83       	std	Y+1, r31	; 0x01
    1284:	0d c0       	rjmp	.+26     	; 0x12a0 <vfprintf+0x12e>
    1286:	83 36       	cpi	r24, 0x63	; 99
    1288:	31 f0       	breq	.+12     	; 0x1296 <vfprintf+0x124>
    128a:	83 37       	cpi	r24, 0x73	; 115
    128c:	71 f0       	breq	.+28     	; 0x12aa <vfprintf+0x138>
    128e:	83 35       	cpi	r24, 0x53	; 83
    1290:	09 f0       	breq	.+2      	; 0x1294 <vfprintf+0x122>
    1292:	57 c0       	rjmp	.+174    	; 0x1342 <vfprintf+0x1d0>
    1294:	21 c0       	rjmp	.+66     	; 0x12d8 <vfprintf+0x166>
    1296:	f8 01       	movw	r30, r16
    1298:	80 81       	ld	r24, Z
    129a:	89 83       	std	Y+1, r24	; 0x01
    129c:	0e 5f       	subi	r16, 0xFE	; 254
    129e:	1f 4f       	sbci	r17, 0xFF	; 255
    12a0:	44 24       	eor	r4, r4
    12a2:	43 94       	inc	r4
    12a4:	51 2c       	mov	r5, r1
    12a6:	54 01       	movw	r10, r8
    12a8:	14 c0       	rjmp	.+40     	; 0x12d2 <vfprintf+0x160>
    12aa:	38 01       	movw	r6, r16
    12ac:	f2 e0       	ldi	r31, 0x02	; 2
    12ae:	6f 0e       	add	r6, r31
    12b0:	71 1c       	adc	r7, r1
    12b2:	f8 01       	movw	r30, r16
    12b4:	a0 80       	ld	r10, Z
    12b6:	b1 80       	ldd	r11, Z+1	; 0x01
    12b8:	26 ff       	sbrs	r18, 6
    12ba:	03 c0       	rjmp	.+6      	; 0x12c2 <vfprintf+0x150>
    12bc:	65 2d       	mov	r22, r5
    12be:	70 e0       	ldi	r23, 0x00	; 0
    12c0:	02 c0       	rjmp	.+4      	; 0x12c6 <vfprintf+0x154>
    12c2:	6f ef       	ldi	r22, 0xFF	; 255
    12c4:	7f ef       	ldi	r23, 0xFF	; 255
    12c6:	c5 01       	movw	r24, r10
    12c8:	2c 87       	std	Y+12, r18	; 0x0c
    12ca:	94 d2       	rcall	.+1320   	; 0x17f4 <strnlen>
    12cc:	2c 01       	movw	r4, r24
    12ce:	83 01       	movw	r16, r6
    12d0:	2c 85       	ldd	r18, Y+12	; 0x0c
    12d2:	2f 77       	andi	r18, 0x7F	; 127
    12d4:	22 2e       	mov	r2, r18
    12d6:	16 c0       	rjmp	.+44     	; 0x1304 <vfprintf+0x192>
    12d8:	38 01       	movw	r6, r16
    12da:	f2 e0       	ldi	r31, 0x02	; 2
    12dc:	6f 0e       	add	r6, r31
    12de:	71 1c       	adc	r7, r1
    12e0:	f8 01       	movw	r30, r16
    12e2:	a0 80       	ld	r10, Z
    12e4:	b1 80       	ldd	r11, Z+1	; 0x01
    12e6:	26 ff       	sbrs	r18, 6
    12e8:	03 c0       	rjmp	.+6      	; 0x12f0 <vfprintf+0x17e>
    12ea:	65 2d       	mov	r22, r5
    12ec:	70 e0       	ldi	r23, 0x00	; 0
    12ee:	02 c0       	rjmp	.+4      	; 0x12f4 <vfprintf+0x182>
    12f0:	6f ef       	ldi	r22, 0xFF	; 255
    12f2:	7f ef       	ldi	r23, 0xFF	; 255
    12f4:	c5 01       	movw	r24, r10
    12f6:	2c 87       	std	Y+12, r18	; 0x0c
    12f8:	6b d2       	rcall	.+1238   	; 0x17d0 <strnlen_P>
    12fa:	2c 01       	movw	r4, r24
    12fc:	2c 85       	ldd	r18, Y+12	; 0x0c
    12fe:	20 68       	ori	r18, 0x80	; 128
    1300:	22 2e       	mov	r2, r18
    1302:	83 01       	movw	r16, r6
    1304:	23 fc       	sbrc	r2, 3
    1306:	19 c0       	rjmp	.+50     	; 0x133a <vfprintf+0x1c8>
    1308:	83 2d       	mov	r24, r3
    130a:	90 e0       	ldi	r25, 0x00	; 0
    130c:	48 16       	cp	r4, r24
    130e:	59 06       	cpc	r5, r25
    1310:	a0 f4       	brcc	.+40     	; 0x133a <vfprintf+0x1c8>
    1312:	b7 01       	movw	r22, r14
    1314:	80 e2       	ldi	r24, 0x20	; 32
    1316:	90 e0       	ldi	r25, 0x00	; 0
    1318:	78 d2       	rcall	.+1264   	; 0x180a <fputc>
    131a:	3a 94       	dec	r3
    131c:	f5 cf       	rjmp	.-22     	; 0x1308 <vfprintf+0x196>
    131e:	f5 01       	movw	r30, r10
    1320:	27 fc       	sbrc	r2, 7
    1322:	85 91       	lpm	r24, Z+
    1324:	27 fe       	sbrs	r2, 7
    1326:	81 91       	ld	r24, Z+
    1328:	5f 01       	movw	r10, r30
    132a:	b7 01       	movw	r22, r14
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	6d d2       	rcall	.+1242   	; 0x180a <fputc>
    1330:	31 10       	cpse	r3, r1
    1332:	3a 94       	dec	r3
    1334:	f1 e0       	ldi	r31, 0x01	; 1
    1336:	4f 1a       	sub	r4, r31
    1338:	51 08       	sbc	r5, r1
    133a:	41 14       	cp	r4, r1
    133c:	51 04       	cpc	r5, r1
    133e:	79 f7       	brne	.-34     	; 0x131e <vfprintf+0x1ac>
    1340:	de c0       	rjmp	.+444    	; 0x14fe <vfprintf+0x38c>
    1342:	84 36       	cpi	r24, 0x64	; 100
    1344:	11 f0       	breq	.+4      	; 0x134a <vfprintf+0x1d8>
    1346:	89 36       	cpi	r24, 0x69	; 105
    1348:	31 f5       	brne	.+76     	; 0x1396 <vfprintf+0x224>
    134a:	f8 01       	movw	r30, r16
    134c:	27 ff       	sbrs	r18, 7
    134e:	07 c0       	rjmp	.+14     	; 0x135e <vfprintf+0x1ec>
    1350:	60 81       	ld	r22, Z
    1352:	71 81       	ldd	r23, Z+1	; 0x01
    1354:	82 81       	ldd	r24, Z+2	; 0x02
    1356:	93 81       	ldd	r25, Z+3	; 0x03
    1358:	0c 5f       	subi	r16, 0xFC	; 252
    135a:	1f 4f       	sbci	r17, 0xFF	; 255
    135c:	08 c0       	rjmp	.+16     	; 0x136e <vfprintf+0x1fc>
    135e:	60 81       	ld	r22, Z
    1360:	71 81       	ldd	r23, Z+1	; 0x01
    1362:	88 27       	eor	r24, r24
    1364:	77 fd       	sbrc	r23, 7
    1366:	80 95       	com	r24
    1368:	98 2f       	mov	r25, r24
    136a:	0e 5f       	subi	r16, 0xFE	; 254
    136c:	1f 4f       	sbci	r17, 0xFF	; 255
    136e:	2f 76       	andi	r18, 0x6F	; 111
    1370:	b2 2e       	mov	r11, r18
    1372:	97 ff       	sbrs	r25, 7
    1374:	09 c0       	rjmp	.+18     	; 0x1388 <vfprintf+0x216>
    1376:	90 95       	com	r25
    1378:	80 95       	com	r24
    137a:	70 95       	com	r23
    137c:	61 95       	neg	r22
    137e:	7f 4f       	sbci	r23, 0xFF	; 255
    1380:	8f 4f       	sbci	r24, 0xFF	; 255
    1382:	9f 4f       	sbci	r25, 0xFF	; 255
    1384:	20 68       	ori	r18, 0x80	; 128
    1386:	b2 2e       	mov	r11, r18
    1388:	2a e0       	ldi	r18, 0x0A	; 10
    138a:	30 e0       	ldi	r19, 0x00	; 0
    138c:	a4 01       	movw	r20, r8
    138e:	6f d2       	rcall	.+1246   	; 0x186e <__ultoa_invert>
    1390:	a8 2e       	mov	r10, r24
    1392:	a8 18       	sub	r10, r8
    1394:	43 c0       	rjmp	.+134    	; 0x141c <vfprintf+0x2aa>
    1396:	85 37       	cpi	r24, 0x75	; 117
    1398:	29 f4       	brne	.+10     	; 0x13a4 <vfprintf+0x232>
    139a:	2f 7e       	andi	r18, 0xEF	; 239
    139c:	b2 2e       	mov	r11, r18
    139e:	2a e0       	ldi	r18, 0x0A	; 10
    13a0:	30 e0       	ldi	r19, 0x00	; 0
    13a2:	25 c0       	rjmp	.+74     	; 0x13ee <vfprintf+0x27c>
    13a4:	f2 2f       	mov	r31, r18
    13a6:	f9 7f       	andi	r31, 0xF9	; 249
    13a8:	bf 2e       	mov	r11, r31
    13aa:	8f 36       	cpi	r24, 0x6F	; 111
    13ac:	c1 f0       	breq	.+48     	; 0x13de <vfprintf+0x26c>
    13ae:	18 f4       	brcc	.+6      	; 0x13b6 <vfprintf+0x244>
    13b0:	88 35       	cpi	r24, 0x58	; 88
    13b2:	79 f0       	breq	.+30     	; 0x13d2 <vfprintf+0x260>
    13b4:	ad c0       	rjmp	.+346    	; 0x1510 <vfprintf+0x39e>
    13b6:	80 37       	cpi	r24, 0x70	; 112
    13b8:	19 f0       	breq	.+6      	; 0x13c0 <vfprintf+0x24e>
    13ba:	88 37       	cpi	r24, 0x78	; 120
    13bc:	21 f0       	breq	.+8      	; 0x13c6 <vfprintf+0x254>
    13be:	a8 c0       	rjmp	.+336    	; 0x1510 <vfprintf+0x39e>
    13c0:	2f 2f       	mov	r18, r31
    13c2:	20 61       	ori	r18, 0x10	; 16
    13c4:	b2 2e       	mov	r11, r18
    13c6:	b4 fe       	sbrs	r11, 4
    13c8:	0d c0       	rjmp	.+26     	; 0x13e4 <vfprintf+0x272>
    13ca:	8b 2d       	mov	r24, r11
    13cc:	84 60       	ori	r24, 0x04	; 4
    13ce:	b8 2e       	mov	r11, r24
    13d0:	09 c0       	rjmp	.+18     	; 0x13e4 <vfprintf+0x272>
    13d2:	24 ff       	sbrs	r18, 4
    13d4:	0a c0       	rjmp	.+20     	; 0x13ea <vfprintf+0x278>
    13d6:	9f 2f       	mov	r25, r31
    13d8:	96 60       	ori	r25, 0x06	; 6
    13da:	b9 2e       	mov	r11, r25
    13dc:	06 c0       	rjmp	.+12     	; 0x13ea <vfprintf+0x278>
    13de:	28 e0       	ldi	r18, 0x08	; 8
    13e0:	30 e0       	ldi	r19, 0x00	; 0
    13e2:	05 c0       	rjmp	.+10     	; 0x13ee <vfprintf+0x27c>
    13e4:	20 e1       	ldi	r18, 0x10	; 16
    13e6:	30 e0       	ldi	r19, 0x00	; 0
    13e8:	02 c0       	rjmp	.+4      	; 0x13ee <vfprintf+0x27c>
    13ea:	20 e1       	ldi	r18, 0x10	; 16
    13ec:	32 e0       	ldi	r19, 0x02	; 2
    13ee:	f8 01       	movw	r30, r16
    13f0:	b7 fe       	sbrs	r11, 7
    13f2:	07 c0       	rjmp	.+14     	; 0x1402 <vfprintf+0x290>
    13f4:	60 81       	ld	r22, Z
    13f6:	71 81       	ldd	r23, Z+1	; 0x01
    13f8:	82 81       	ldd	r24, Z+2	; 0x02
    13fa:	93 81       	ldd	r25, Z+3	; 0x03
    13fc:	0c 5f       	subi	r16, 0xFC	; 252
    13fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1400:	06 c0       	rjmp	.+12     	; 0x140e <vfprintf+0x29c>
    1402:	60 81       	ld	r22, Z
    1404:	71 81       	ldd	r23, Z+1	; 0x01
    1406:	80 e0       	ldi	r24, 0x00	; 0
    1408:	90 e0       	ldi	r25, 0x00	; 0
    140a:	0e 5f       	subi	r16, 0xFE	; 254
    140c:	1f 4f       	sbci	r17, 0xFF	; 255
    140e:	a4 01       	movw	r20, r8
    1410:	2e d2       	rcall	.+1116   	; 0x186e <__ultoa_invert>
    1412:	a8 2e       	mov	r10, r24
    1414:	a8 18       	sub	r10, r8
    1416:	fb 2d       	mov	r31, r11
    1418:	ff 77       	andi	r31, 0x7F	; 127
    141a:	bf 2e       	mov	r11, r31
    141c:	b6 fe       	sbrs	r11, 6
    141e:	0b c0       	rjmp	.+22     	; 0x1436 <vfprintf+0x2c4>
    1420:	2b 2d       	mov	r18, r11
    1422:	2e 7f       	andi	r18, 0xFE	; 254
    1424:	a5 14       	cp	r10, r5
    1426:	50 f4       	brcc	.+20     	; 0x143c <vfprintf+0x2ca>
    1428:	b4 fe       	sbrs	r11, 4
    142a:	0a c0       	rjmp	.+20     	; 0x1440 <vfprintf+0x2ce>
    142c:	b2 fc       	sbrc	r11, 2
    142e:	08 c0       	rjmp	.+16     	; 0x1440 <vfprintf+0x2ce>
    1430:	2b 2d       	mov	r18, r11
    1432:	2e 7e       	andi	r18, 0xEE	; 238
    1434:	05 c0       	rjmp	.+10     	; 0x1440 <vfprintf+0x2ce>
    1436:	7a 2c       	mov	r7, r10
    1438:	2b 2d       	mov	r18, r11
    143a:	03 c0       	rjmp	.+6      	; 0x1442 <vfprintf+0x2d0>
    143c:	7a 2c       	mov	r7, r10
    143e:	01 c0       	rjmp	.+2      	; 0x1442 <vfprintf+0x2d0>
    1440:	75 2c       	mov	r7, r5
    1442:	24 ff       	sbrs	r18, 4
    1444:	0d c0       	rjmp	.+26     	; 0x1460 <vfprintf+0x2ee>
    1446:	fe 01       	movw	r30, r28
    1448:	ea 0d       	add	r30, r10
    144a:	f1 1d       	adc	r31, r1
    144c:	80 81       	ld	r24, Z
    144e:	80 33       	cpi	r24, 0x30	; 48
    1450:	11 f4       	brne	.+4      	; 0x1456 <vfprintf+0x2e4>
    1452:	29 7e       	andi	r18, 0xE9	; 233
    1454:	09 c0       	rjmp	.+18     	; 0x1468 <vfprintf+0x2f6>
    1456:	22 ff       	sbrs	r18, 2
    1458:	06 c0       	rjmp	.+12     	; 0x1466 <vfprintf+0x2f4>
    145a:	73 94       	inc	r7
    145c:	73 94       	inc	r7
    145e:	04 c0       	rjmp	.+8      	; 0x1468 <vfprintf+0x2f6>
    1460:	82 2f       	mov	r24, r18
    1462:	86 78       	andi	r24, 0x86	; 134
    1464:	09 f0       	breq	.+2      	; 0x1468 <vfprintf+0x2f6>
    1466:	73 94       	inc	r7
    1468:	23 fd       	sbrc	r18, 3
    146a:	12 c0       	rjmp	.+36     	; 0x1490 <vfprintf+0x31e>
    146c:	20 ff       	sbrs	r18, 0
    146e:	06 c0       	rjmp	.+12     	; 0x147c <vfprintf+0x30a>
    1470:	5a 2c       	mov	r5, r10
    1472:	73 14       	cp	r7, r3
    1474:	18 f4       	brcc	.+6      	; 0x147c <vfprintf+0x30a>
    1476:	53 0c       	add	r5, r3
    1478:	57 18       	sub	r5, r7
    147a:	73 2c       	mov	r7, r3
    147c:	73 14       	cp	r7, r3
    147e:	60 f4       	brcc	.+24     	; 0x1498 <vfprintf+0x326>
    1480:	b7 01       	movw	r22, r14
    1482:	80 e2       	ldi	r24, 0x20	; 32
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	2c 87       	std	Y+12, r18	; 0x0c
    1488:	c0 d1       	rcall	.+896    	; 0x180a <fputc>
    148a:	73 94       	inc	r7
    148c:	2c 85       	ldd	r18, Y+12	; 0x0c
    148e:	f6 cf       	rjmp	.-20     	; 0x147c <vfprintf+0x30a>
    1490:	73 14       	cp	r7, r3
    1492:	10 f4       	brcc	.+4      	; 0x1498 <vfprintf+0x326>
    1494:	37 18       	sub	r3, r7
    1496:	01 c0       	rjmp	.+2      	; 0x149a <vfprintf+0x328>
    1498:	31 2c       	mov	r3, r1
    149a:	24 ff       	sbrs	r18, 4
    149c:	11 c0       	rjmp	.+34     	; 0x14c0 <vfprintf+0x34e>
    149e:	b7 01       	movw	r22, r14
    14a0:	80 e3       	ldi	r24, 0x30	; 48
    14a2:	90 e0       	ldi	r25, 0x00	; 0
    14a4:	2c 87       	std	Y+12, r18	; 0x0c
    14a6:	b1 d1       	rcall	.+866    	; 0x180a <fputc>
    14a8:	2c 85       	ldd	r18, Y+12	; 0x0c
    14aa:	22 ff       	sbrs	r18, 2
    14ac:	16 c0       	rjmp	.+44     	; 0x14da <vfprintf+0x368>
    14ae:	21 ff       	sbrs	r18, 1
    14b0:	03 c0       	rjmp	.+6      	; 0x14b8 <vfprintf+0x346>
    14b2:	88 e5       	ldi	r24, 0x58	; 88
    14b4:	90 e0       	ldi	r25, 0x00	; 0
    14b6:	02 c0       	rjmp	.+4      	; 0x14bc <vfprintf+0x34a>
    14b8:	88 e7       	ldi	r24, 0x78	; 120
    14ba:	90 e0       	ldi	r25, 0x00	; 0
    14bc:	b7 01       	movw	r22, r14
    14be:	0c c0       	rjmp	.+24     	; 0x14d8 <vfprintf+0x366>
    14c0:	82 2f       	mov	r24, r18
    14c2:	86 78       	andi	r24, 0x86	; 134
    14c4:	51 f0       	breq	.+20     	; 0x14da <vfprintf+0x368>
    14c6:	21 fd       	sbrc	r18, 1
    14c8:	02 c0       	rjmp	.+4      	; 0x14ce <vfprintf+0x35c>
    14ca:	80 e2       	ldi	r24, 0x20	; 32
    14cc:	01 c0       	rjmp	.+2      	; 0x14d0 <vfprintf+0x35e>
    14ce:	8b e2       	ldi	r24, 0x2B	; 43
    14d0:	27 fd       	sbrc	r18, 7
    14d2:	8d e2       	ldi	r24, 0x2D	; 45
    14d4:	b7 01       	movw	r22, r14
    14d6:	90 e0       	ldi	r25, 0x00	; 0
    14d8:	98 d1       	rcall	.+816    	; 0x180a <fputc>
    14da:	a5 14       	cp	r10, r5
    14dc:	30 f4       	brcc	.+12     	; 0x14ea <vfprintf+0x378>
    14de:	b7 01       	movw	r22, r14
    14e0:	80 e3       	ldi	r24, 0x30	; 48
    14e2:	90 e0       	ldi	r25, 0x00	; 0
    14e4:	92 d1       	rcall	.+804    	; 0x180a <fputc>
    14e6:	5a 94       	dec	r5
    14e8:	f8 cf       	rjmp	.-16     	; 0x14da <vfprintf+0x368>
    14ea:	aa 94       	dec	r10
    14ec:	f4 01       	movw	r30, r8
    14ee:	ea 0d       	add	r30, r10
    14f0:	f1 1d       	adc	r31, r1
    14f2:	80 81       	ld	r24, Z
    14f4:	b7 01       	movw	r22, r14
    14f6:	90 e0       	ldi	r25, 0x00	; 0
    14f8:	88 d1       	rcall	.+784    	; 0x180a <fputc>
    14fa:	a1 10       	cpse	r10, r1
    14fc:	f6 cf       	rjmp	.-20     	; 0x14ea <vfprintf+0x378>
    14fe:	33 20       	and	r3, r3
    1500:	09 f4       	brne	.+2      	; 0x1504 <vfprintf+0x392>
    1502:	5d ce       	rjmp	.-838    	; 0x11be <vfprintf+0x4c>
    1504:	b7 01       	movw	r22, r14
    1506:	80 e2       	ldi	r24, 0x20	; 32
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	7f d1       	rcall	.+766    	; 0x180a <fputc>
    150c:	3a 94       	dec	r3
    150e:	f7 cf       	rjmp	.-18     	; 0x14fe <vfprintf+0x38c>
    1510:	f7 01       	movw	r30, r14
    1512:	86 81       	ldd	r24, Z+6	; 0x06
    1514:	97 81       	ldd	r25, Z+7	; 0x07
    1516:	02 c0       	rjmp	.+4      	; 0x151c <vfprintf+0x3aa>
    1518:	8f ef       	ldi	r24, 0xFF	; 255
    151a:	9f ef       	ldi	r25, 0xFF	; 255
    151c:	2c 96       	adiw	r28, 0x0c	; 12
    151e:	0f b6       	in	r0, 0x3f	; 63
    1520:	f8 94       	cli
    1522:	de bf       	out	0x3e, r29	; 62
    1524:	0f be       	out	0x3f, r0	; 63
    1526:	cd bf       	out	0x3d, r28	; 61
    1528:	df 91       	pop	r29
    152a:	cf 91       	pop	r28
    152c:	1f 91       	pop	r17
    152e:	0f 91       	pop	r16
    1530:	ff 90       	pop	r15
    1532:	ef 90       	pop	r14
    1534:	df 90       	pop	r13
    1536:	cf 90       	pop	r12
    1538:	bf 90       	pop	r11
    153a:	af 90       	pop	r10
    153c:	9f 90       	pop	r9
    153e:	8f 90       	pop	r8
    1540:	7f 90       	pop	r7
    1542:	6f 90       	pop	r6
    1544:	5f 90       	pop	r5
    1546:	4f 90       	pop	r4
    1548:	3f 90       	pop	r3
    154a:	2f 90       	pop	r2
    154c:	08 95       	ret

0000154e <calloc>:
    154e:	0f 93       	push	r16
    1550:	1f 93       	push	r17
    1552:	cf 93       	push	r28
    1554:	df 93       	push	r29
    1556:	86 9f       	mul	r24, r22
    1558:	80 01       	movw	r16, r0
    155a:	87 9f       	mul	r24, r23
    155c:	10 0d       	add	r17, r0
    155e:	96 9f       	mul	r25, r22
    1560:	10 0d       	add	r17, r0
    1562:	11 24       	eor	r1, r1
    1564:	c8 01       	movw	r24, r16
    1566:	0d d0       	rcall	.+26     	; 0x1582 <malloc>
    1568:	ec 01       	movw	r28, r24
    156a:	00 97       	sbiw	r24, 0x00	; 0
    156c:	21 f0       	breq	.+8      	; 0x1576 <calloc+0x28>
    156e:	a8 01       	movw	r20, r16
    1570:	60 e0       	ldi	r22, 0x00	; 0
    1572:	70 e0       	ldi	r23, 0x00	; 0
    1574:	38 d1       	rcall	.+624    	; 0x17e6 <memset>
    1576:	ce 01       	movw	r24, r28
    1578:	df 91       	pop	r29
    157a:	cf 91       	pop	r28
    157c:	1f 91       	pop	r17
    157e:	0f 91       	pop	r16
    1580:	08 95       	ret

00001582 <malloc>:
    1582:	cf 93       	push	r28
    1584:	df 93       	push	r29
    1586:	82 30       	cpi	r24, 0x02	; 2
    1588:	91 05       	cpc	r25, r1
    158a:	10 f4       	brcc	.+4      	; 0x1590 <malloc+0xe>
    158c:	82 e0       	ldi	r24, 0x02	; 2
    158e:	90 e0       	ldi	r25, 0x00	; 0
    1590:	e0 91 e4 02 	lds	r30, 0x02E4
    1594:	f0 91 e5 02 	lds	r31, 0x02E5
    1598:	20 e0       	ldi	r18, 0x00	; 0
    159a:	30 e0       	ldi	r19, 0x00	; 0
    159c:	a0 e0       	ldi	r26, 0x00	; 0
    159e:	b0 e0       	ldi	r27, 0x00	; 0
    15a0:	30 97       	sbiw	r30, 0x00	; 0
    15a2:	39 f1       	breq	.+78     	; 0x15f2 <malloc+0x70>
    15a4:	40 81       	ld	r20, Z
    15a6:	51 81       	ldd	r21, Z+1	; 0x01
    15a8:	48 17       	cp	r20, r24
    15aa:	59 07       	cpc	r21, r25
    15ac:	b8 f0       	brcs	.+46     	; 0x15dc <malloc+0x5a>
    15ae:	48 17       	cp	r20, r24
    15b0:	59 07       	cpc	r21, r25
    15b2:	71 f4       	brne	.+28     	; 0x15d0 <malloc+0x4e>
    15b4:	82 81       	ldd	r24, Z+2	; 0x02
    15b6:	93 81       	ldd	r25, Z+3	; 0x03
    15b8:	10 97       	sbiw	r26, 0x00	; 0
    15ba:	29 f0       	breq	.+10     	; 0x15c6 <malloc+0x44>
    15bc:	13 96       	adiw	r26, 0x03	; 3
    15be:	9c 93       	st	X, r25
    15c0:	8e 93       	st	-X, r24
    15c2:	12 97       	sbiw	r26, 0x02	; 2
    15c4:	2c c0       	rjmp	.+88     	; 0x161e <malloc+0x9c>
    15c6:	90 93 e5 02 	sts	0x02E5, r25
    15ca:	80 93 e4 02 	sts	0x02E4, r24
    15ce:	27 c0       	rjmp	.+78     	; 0x161e <malloc+0x9c>
    15d0:	21 15       	cp	r18, r1
    15d2:	31 05       	cpc	r19, r1
    15d4:	31 f0       	breq	.+12     	; 0x15e2 <malloc+0x60>
    15d6:	42 17       	cp	r20, r18
    15d8:	53 07       	cpc	r21, r19
    15da:	18 f0       	brcs	.+6      	; 0x15e2 <malloc+0x60>
    15dc:	a9 01       	movw	r20, r18
    15de:	db 01       	movw	r26, r22
    15e0:	01 c0       	rjmp	.+2      	; 0x15e4 <malloc+0x62>
    15e2:	ef 01       	movw	r28, r30
    15e4:	9a 01       	movw	r18, r20
    15e6:	bd 01       	movw	r22, r26
    15e8:	df 01       	movw	r26, r30
    15ea:	02 80       	ldd	r0, Z+2	; 0x02
    15ec:	f3 81       	ldd	r31, Z+3	; 0x03
    15ee:	e0 2d       	mov	r30, r0
    15f0:	d7 cf       	rjmp	.-82     	; 0x15a0 <malloc+0x1e>
    15f2:	21 15       	cp	r18, r1
    15f4:	31 05       	cpc	r19, r1
    15f6:	f9 f0       	breq	.+62     	; 0x1636 <malloc+0xb4>
    15f8:	28 1b       	sub	r18, r24
    15fa:	39 0b       	sbc	r19, r25
    15fc:	24 30       	cpi	r18, 0x04	; 4
    15fe:	31 05       	cpc	r19, r1
    1600:	80 f4       	brcc	.+32     	; 0x1622 <malloc+0xa0>
    1602:	8a 81       	ldd	r24, Y+2	; 0x02
    1604:	9b 81       	ldd	r25, Y+3	; 0x03
    1606:	61 15       	cp	r22, r1
    1608:	71 05       	cpc	r23, r1
    160a:	21 f0       	breq	.+8      	; 0x1614 <malloc+0x92>
    160c:	fb 01       	movw	r30, r22
    160e:	93 83       	std	Z+3, r25	; 0x03
    1610:	82 83       	std	Z+2, r24	; 0x02
    1612:	04 c0       	rjmp	.+8      	; 0x161c <malloc+0x9a>
    1614:	90 93 e5 02 	sts	0x02E5, r25
    1618:	80 93 e4 02 	sts	0x02E4, r24
    161c:	fe 01       	movw	r30, r28
    161e:	32 96       	adiw	r30, 0x02	; 2
    1620:	44 c0       	rjmp	.+136    	; 0x16aa <malloc+0x128>
    1622:	fe 01       	movw	r30, r28
    1624:	e2 0f       	add	r30, r18
    1626:	f3 1f       	adc	r31, r19
    1628:	81 93       	st	Z+, r24
    162a:	91 93       	st	Z+, r25
    162c:	22 50       	subi	r18, 0x02	; 2
    162e:	31 09       	sbc	r19, r1
    1630:	39 83       	std	Y+1, r19	; 0x01
    1632:	28 83       	st	Y, r18
    1634:	3a c0       	rjmp	.+116    	; 0x16aa <malloc+0x128>
    1636:	20 91 e2 02 	lds	r18, 0x02E2
    163a:	30 91 e3 02 	lds	r19, 0x02E3
    163e:	23 2b       	or	r18, r19
    1640:	41 f4       	brne	.+16     	; 0x1652 <malloc+0xd0>
    1642:	20 91 02 02 	lds	r18, 0x0202
    1646:	30 91 03 02 	lds	r19, 0x0203
    164a:	30 93 e3 02 	sts	0x02E3, r19
    164e:	20 93 e2 02 	sts	0x02E2, r18
    1652:	20 91 00 02 	lds	r18, 0x0200
    1656:	30 91 01 02 	lds	r19, 0x0201
    165a:	21 15       	cp	r18, r1
    165c:	31 05       	cpc	r19, r1
    165e:	41 f4       	brne	.+16     	; 0x1670 <malloc+0xee>
    1660:	2d b7       	in	r18, 0x3d	; 61
    1662:	3e b7       	in	r19, 0x3e	; 62
    1664:	40 91 04 02 	lds	r20, 0x0204
    1668:	50 91 05 02 	lds	r21, 0x0205
    166c:	24 1b       	sub	r18, r20
    166e:	35 0b       	sbc	r19, r21
    1670:	e0 91 e2 02 	lds	r30, 0x02E2
    1674:	f0 91 e3 02 	lds	r31, 0x02E3
    1678:	e2 17       	cp	r30, r18
    167a:	f3 07       	cpc	r31, r19
    167c:	a0 f4       	brcc	.+40     	; 0x16a6 <malloc+0x124>
    167e:	2e 1b       	sub	r18, r30
    1680:	3f 0b       	sbc	r19, r31
    1682:	28 17       	cp	r18, r24
    1684:	39 07       	cpc	r19, r25
    1686:	78 f0       	brcs	.+30     	; 0x16a6 <malloc+0x124>
    1688:	ac 01       	movw	r20, r24
    168a:	4e 5f       	subi	r20, 0xFE	; 254
    168c:	5f 4f       	sbci	r21, 0xFF	; 255
    168e:	24 17       	cp	r18, r20
    1690:	35 07       	cpc	r19, r21
    1692:	48 f0       	brcs	.+18     	; 0x16a6 <malloc+0x124>
    1694:	4e 0f       	add	r20, r30
    1696:	5f 1f       	adc	r21, r31
    1698:	50 93 e3 02 	sts	0x02E3, r21
    169c:	40 93 e2 02 	sts	0x02E2, r20
    16a0:	81 93       	st	Z+, r24
    16a2:	91 93       	st	Z+, r25
    16a4:	02 c0       	rjmp	.+4      	; 0x16aa <malloc+0x128>
    16a6:	e0 e0       	ldi	r30, 0x00	; 0
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	cf 01       	movw	r24, r30
    16ac:	df 91       	pop	r29
    16ae:	cf 91       	pop	r28
    16b0:	08 95       	ret

000016b2 <free>:
    16b2:	cf 93       	push	r28
    16b4:	df 93       	push	r29
    16b6:	00 97       	sbiw	r24, 0x00	; 0
    16b8:	09 f4       	brne	.+2      	; 0x16bc <free+0xa>
    16ba:	87 c0       	rjmp	.+270    	; 0x17ca <free+0x118>
    16bc:	fc 01       	movw	r30, r24
    16be:	32 97       	sbiw	r30, 0x02	; 2
    16c0:	13 82       	std	Z+3, r1	; 0x03
    16c2:	12 82       	std	Z+2, r1	; 0x02
    16c4:	c0 91 e4 02 	lds	r28, 0x02E4
    16c8:	d0 91 e5 02 	lds	r29, 0x02E5
    16cc:	20 97       	sbiw	r28, 0x00	; 0
    16ce:	81 f4       	brne	.+32     	; 0x16f0 <free+0x3e>
    16d0:	20 81       	ld	r18, Z
    16d2:	31 81       	ldd	r19, Z+1	; 0x01
    16d4:	28 0f       	add	r18, r24
    16d6:	39 1f       	adc	r19, r25
    16d8:	80 91 e2 02 	lds	r24, 0x02E2
    16dc:	90 91 e3 02 	lds	r25, 0x02E3
    16e0:	82 17       	cp	r24, r18
    16e2:	93 07       	cpc	r25, r19
    16e4:	79 f5       	brne	.+94     	; 0x1744 <free+0x92>
    16e6:	f0 93 e3 02 	sts	0x02E3, r31
    16ea:	e0 93 e2 02 	sts	0x02E2, r30
    16ee:	6d c0       	rjmp	.+218    	; 0x17ca <free+0x118>
    16f0:	de 01       	movw	r26, r28
    16f2:	20 e0       	ldi	r18, 0x00	; 0
    16f4:	30 e0       	ldi	r19, 0x00	; 0
    16f6:	ae 17       	cp	r26, r30
    16f8:	bf 07       	cpc	r27, r31
    16fa:	50 f4       	brcc	.+20     	; 0x1710 <free+0x5e>
    16fc:	12 96       	adiw	r26, 0x02	; 2
    16fe:	4d 91       	ld	r20, X+
    1700:	5c 91       	ld	r21, X
    1702:	13 97       	sbiw	r26, 0x03	; 3
    1704:	9d 01       	movw	r18, r26
    1706:	41 15       	cp	r20, r1
    1708:	51 05       	cpc	r21, r1
    170a:	09 f1       	breq	.+66     	; 0x174e <free+0x9c>
    170c:	da 01       	movw	r26, r20
    170e:	f3 cf       	rjmp	.-26     	; 0x16f6 <free+0x44>
    1710:	b3 83       	std	Z+3, r27	; 0x03
    1712:	a2 83       	std	Z+2, r26	; 0x02
    1714:	40 81       	ld	r20, Z
    1716:	51 81       	ldd	r21, Z+1	; 0x01
    1718:	84 0f       	add	r24, r20
    171a:	95 1f       	adc	r25, r21
    171c:	8a 17       	cp	r24, r26
    171e:	9b 07       	cpc	r25, r27
    1720:	71 f4       	brne	.+28     	; 0x173e <free+0x8c>
    1722:	8d 91       	ld	r24, X+
    1724:	9c 91       	ld	r25, X
    1726:	11 97       	sbiw	r26, 0x01	; 1
    1728:	84 0f       	add	r24, r20
    172a:	95 1f       	adc	r25, r21
    172c:	02 96       	adiw	r24, 0x02	; 2
    172e:	91 83       	std	Z+1, r25	; 0x01
    1730:	80 83       	st	Z, r24
    1732:	12 96       	adiw	r26, 0x02	; 2
    1734:	8d 91       	ld	r24, X+
    1736:	9c 91       	ld	r25, X
    1738:	13 97       	sbiw	r26, 0x03	; 3
    173a:	93 83       	std	Z+3, r25	; 0x03
    173c:	82 83       	std	Z+2, r24	; 0x02
    173e:	21 15       	cp	r18, r1
    1740:	31 05       	cpc	r19, r1
    1742:	29 f4       	brne	.+10     	; 0x174e <free+0x9c>
    1744:	f0 93 e5 02 	sts	0x02E5, r31
    1748:	e0 93 e4 02 	sts	0x02E4, r30
    174c:	3e c0       	rjmp	.+124    	; 0x17ca <free+0x118>
    174e:	d9 01       	movw	r26, r18
    1750:	13 96       	adiw	r26, 0x03	; 3
    1752:	fc 93       	st	X, r31
    1754:	ee 93       	st	-X, r30
    1756:	12 97       	sbiw	r26, 0x02	; 2
    1758:	4d 91       	ld	r20, X+
    175a:	5d 91       	ld	r21, X+
    175c:	a4 0f       	add	r26, r20
    175e:	b5 1f       	adc	r27, r21
    1760:	ea 17       	cp	r30, r26
    1762:	fb 07       	cpc	r31, r27
    1764:	79 f4       	brne	.+30     	; 0x1784 <free+0xd2>
    1766:	80 81       	ld	r24, Z
    1768:	91 81       	ldd	r25, Z+1	; 0x01
    176a:	84 0f       	add	r24, r20
    176c:	95 1f       	adc	r25, r21
    176e:	02 96       	adiw	r24, 0x02	; 2
    1770:	d9 01       	movw	r26, r18
    1772:	11 96       	adiw	r26, 0x01	; 1
    1774:	9c 93       	st	X, r25
    1776:	8e 93       	st	-X, r24
    1778:	82 81       	ldd	r24, Z+2	; 0x02
    177a:	93 81       	ldd	r25, Z+3	; 0x03
    177c:	13 96       	adiw	r26, 0x03	; 3
    177e:	9c 93       	st	X, r25
    1780:	8e 93       	st	-X, r24
    1782:	12 97       	sbiw	r26, 0x02	; 2
    1784:	e0 e0       	ldi	r30, 0x00	; 0
    1786:	f0 e0       	ldi	r31, 0x00	; 0
    1788:	8a 81       	ldd	r24, Y+2	; 0x02
    178a:	9b 81       	ldd	r25, Y+3	; 0x03
    178c:	00 97       	sbiw	r24, 0x00	; 0
    178e:	19 f0       	breq	.+6      	; 0x1796 <free+0xe4>
    1790:	fe 01       	movw	r30, r28
    1792:	ec 01       	movw	r28, r24
    1794:	f9 cf       	rjmp	.-14     	; 0x1788 <free+0xd6>
    1796:	ce 01       	movw	r24, r28
    1798:	02 96       	adiw	r24, 0x02	; 2
    179a:	28 81       	ld	r18, Y
    179c:	39 81       	ldd	r19, Y+1	; 0x01
    179e:	82 0f       	add	r24, r18
    17a0:	93 1f       	adc	r25, r19
    17a2:	20 91 e2 02 	lds	r18, 0x02E2
    17a6:	30 91 e3 02 	lds	r19, 0x02E3
    17aa:	28 17       	cp	r18, r24
    17ac:	39 07       	cpc	r19, r25
    17ae:	69 f4       	brne	.+26     	; 0x17ca <free+0x118>
    17b0:	30 97       	sbiw	r30, 0x00	; 0
    17b2:	29 f4       	brne	.+10     	; 0x17be <free+0x10c>
    17b4:	10 92 e5 02 	sts	0x02E5, r1
    17b8:	10 92 e4 02 	sts	0x02E4, r1
    17bc:	02 c0       	rjmp	.+4      	; 0x17c2 <free+0x110>
    17be:	13 82       	std	Z+3, r1	; 0x03
    17c0:	12 82       	std	Z+2, r1	; 0x02
    17c2:	d0 93 e3 02 	sts	0x02E3, r29
    17c6:	c0 93 e2 02 	sts	0x02E2, r28
    17ca:	df 91       	pop	r29
    17cc:	cf 91       	pop	r28
    17ce:	08 95       	ret

000017d0 <strnlen_P>:
    17d0:	fc 01       	movw	r30, r24
    17d2:	05 90       	lpm	r0, Z+
    17d4:	61 50       	subi	r22, 0x01	; 1
    17d6:	70 40       	sbci	r23, 0x00	; 0
    17d8:	01 10       	cpse	r0, r1
    17da:	d8 f7       	brcc	.-10     	; 0x17d2 <strnlen_P+0x2>
    17dc:	80 95       	com	r24
    17de:	90 95       	com	r25
    17e0:	8e 0f       	add	r24, r30
    17e2:	9f 1f       	adc	r25, r31
    17e4:	08 95       	ret

000017e6 <memset>:
    17e6:	dc 01       	movw	r26, r24
    17e8:	01 c0       	rjmp	.+2      	; 0x17ec <memset+0x6>
    17ea:	6d 93       	st	X+, r22
    17ec:	41 50       	subi	r20, 0x01	; 1
    17ee:	50 40       	sbci	r21, 0x00	; 0
    17f0:	e0 f7       	brcc	.-8      	; 0x17ea <memset+0x4>
    17f2:	08 95       	ret

000017f4 <strnlen>:
    17f4:	fc 01       	movw	r30, r24
    17f6:	61 50       	subi	r22, 0x01	; 1
    17f8:	70 40       	sbci	r23, 0x00	; 0
    17fa:	01 90       	ld	r0, Z+
    17fc:	01 10       	cpse	r0, r1
    17fe:	d8 f7       	brcc	.-10     	; 0x17f6 <strnlen+0x2>
    1800:	80 95       	com	r24
    1802:	90 95       	com	r25
    1804:	8e 0f       	add	r24, r30
    1806:	9f 1f       	adc	r25, r31
    1808:	08 95       	ret

0000180a <fputc>:
    180a:	0f 93       	push	r16
    180c:	1f 93       	push	r17
    180e:	cf 93       	push	r28
    1810:	df 93       	push	r29
    1812:	18 2f       	mov	r17, r24
    1814:	09 2f       	mov	r16, r25
    1816:	eb 01       	movw	r28, r22
    1818:	8b 81       	ldd	r24, Y+3	; 0x03
    181a:	81 fd       	sbrc	r24, 1
    181c:	03 c0       	rjmp	.+6      	; 0x1824 <fputc+0x1a>
    181e:	8f ef       	ldi	r24, 0xFF	; 255
    1820:	9f ef       	ldi	r25, 0xFF	; 255
    1822:	20 c0       	rjmp	.+64     	; 0x1864 <fputc+0x5a>
    1824:	82 ff       	sbrs	r24, 2
    1826:	10 c0       	rjmp	.+32     	; 0x1848 <fputc+0x3e>
    1828:	4e 81       	ldd	r20, Y+6	; 0x06
    182a:	5f 81       	ldd	r21, Y+7	; 0x07
    182c:	2c 81       	ldd	r18, Y+4	; 0x04
    182e:	3d 81       	ldd	r19, Y+5	; 0x05
    1830:	42 17       	cp	r20, r18
    1832:	53 07       	cpc	r21, r19
    1834:	7c f4       	brge	.+30     	; 0x1854 <fputc+0x4a>
    1836:	e8 81       	ld	r30, Y
    1838:	f9 81       	ldd	r31, Y+1	; 0x01
    183a:	9f 01       	movw	r18, r30
    183c:	2f 5f       	subi	r18, 0xFF	; 255
    183e:	3f 4f       	sbci	r19, 0xFF	; 255
    1840:	39 83       	std	Y+1, r19	; 0x01
    1842:	28 83       	st	Y, r18
    1844:	10 83       	st	Z, r17
    1846:	06 c0       	rjmp	.+12     	; 0x1854 <fputc+0x4a>
    1848:	e8 85       	ldd	r30, Y+8	; 0x08
    184a:	f9 85       	ldd	r31, Y+9	; 0x09
    184c:	81 2f       	mov	r24, r17
    184e:	19 95       	eicall
    1850:	89 2b       	or	r24, r25
    1852:	29 f7       	brne	.-54     	; 0x181e <fputc+0x14>
    1854:	2e 81       	ldd	r18, Y+6	; 0x06
    1856:	3f 81       	ldd	r19, Y+7	; 0x07
    1858:	2f 5f       	subi	r18, 0xFF	; 255
    185a:	3f 4f       	sbci	r19, 0xFF	; 255
    185c:	3f 83       	std	Y+7, r19	; 0x07
    185e:	2e 83       	std	Y+6, r18	; 0x06
    1860:	81 2f       	mov	r24, r17
    1862:	90 2f       	mov	r25, r16
    1864:	df 91       	pop	r29
    1866:	cf 91       	pop	r28
    1868:	1f 91       	pop	r17
    186a:	0f 91       	pop	r16
    186c:	08 95       	ret

0000186e <__ultoa_invert>:
    186e:	fa 01       	movw	r30, r20
    1870:	aa 27       	eor	r26, r26
    1872:	28 30       	cpi	r18, 0x08	; 8
    1874:	51 f1       	breq	.+84     	; 0x18ca <__ultoa_invert+0x5c>
    1876:	20 31       	cpi	r18, 0x10	; 16
    1878:	81 f1       	breq	.+96     	; 0x18da <__ultoa_invert+0x6c>
    187a:	e8 94       	clt
    187c:	6f 93       	push	r22
    187e:	6e 7f       	andi	r22, 0xFE	; 254
    1880:	6e 5f       	subi	r22, 0xFE	; 254
    1882:	7f 4f       	sbci	r23, 0xFF	; 255
    1884:	8f 4f       	sbci	r24, 0xFF	; 255
    1886:	9f 4f       	sbci	r25, 0xFF	; 255
    1888:	af 4f       	sbci	r26, 0xFF	; 255
    188a:	b1 e0       	ldi	r27, 0x01	; 1
    188c:	3e d0       	rcall	.+124    	; 0x190a <__ultoa_invert+0x9c>
    188e:	b4 e0       	ldi	r27, 0x04	; 4
    1890:	3c d0       	rcall	.+120    	; 0x190a <__ultoa_invert+0x9c>
    1892:	67 0f       	add	r22, r23
    1894:	78 1f       	adc	r23, r24
    1896:	89 1f       	adc	r24, r25
    1898:	9a 1f       	adc	r25, r26
    189a:	a1 1d       	adc	r26, r1
    189c:	68 0f       	add	r22, r24
    189e:	79 1f       	adc	r23, r25
    18a0:	8a 1f       	adc	r24, r26
    18a2:	91 1d       	adc	r25, r1
    18a4:	a1 1d       	adc	r26, r1
    18a6:	6a 0f       	add	r22, r26
    18a8:	71 1d       	adc	r23, r1
    18aa:	81 1d       	adc	r24, r1
    18ac:	91 1d       	adc	r25, r1
    18ae:	a1 1d       	adc	r26, r1
    18b0:	20 d0       	rcall	.+64     	; 0x18f2 <__ultoa_invert+0x84>
    18b2:	09 f4       	brne	.+2      	; 0x18b6 <__ultoa_invert+0x48>
    18b4:	68 94       	set
    18b6:	3f 91       	pop	r19
    18b8:	2a e0       	ldi	r18, 0x0A	; 10
    18ba:	26 9f       	mul	r18, r22
    18bc:	11 24       	eor	r1, r1
    18be:	30 19       	sub	r19, r0
    18c0:	30 5d       	subi	r19, 0xD0	; 208
    18c2:	31 93       	st	Z+, r19
    18c4:	de f6       	brtc	.-74     	; 0x187c <__ultoa_invert+0xe>
    18c6:	cf 01       	movw	r24, r30
    18c8:	08 95       	ret
    18ca:	46 2f       	mov	r20, r22
    18cc:	47 70       	andi	r20, 0x07	; 7
    18ce:	40 5d       	subi	r20, 0xD0	; 208
    18d0:	41 93       	st	Z+, r20
    18d2:	b3 e0       	ldi	r27, 0x03	; 3
    18d4:	0f d0       	rcall	.+30     	; 0x18f4 <__ultoa_invert+0x86>
    18d6:	c9 f7       	brne	.-14     	; 0x18ca <__ultoa_invert+0x5c>
    18d8:	f6 cf       	rjmp	.-20     	; 0x18c6 <__ultoa_invert+0x58>
    18da:	46 2f       	mov	r20, r22
    18dc:	4f 70       	andi	r20, 0x0F	; 15
    18de:	40 5d       	subi	r20, 0xD0	; 208
    18e0:	4a 33       	cpi	r20, 0x3A	; 58
    18e2:	18 f0       	brcs	.+6      	; 0x18ea <__ultoa_invert+0x7c>
    18e4:	49 5d       	subi	r20, 0xD9	; 217
    18e6:	31 fd       	sbrc	r19, 1
    18e8:	40 52       	subi	r20, 0x20	; 32
    18ea:	41 93       	st	Z+, r20
    18ec:	02 d0       	rcall	.+4      	; 0x18f2 <__ultoa_invert+0x84>
    18ee:	a9 f7       	brne	.-22     	; 0x18da <__ultoa_invert+0x6c>
    18f0:	ea cf       	rjmp	.-44     	; 0x18c6 <__ultoa_invert+0x58>
    18f2:	b4 e0       	ldi	r27, 0x04	; 4
    18f4:	a6 95       	lsr	r26
    18f6:	97 95       	ror	r25
    18f8:	87 95       	ror	r24
    18fa:	77 95       	ror	r23
    18fc:	67 95       	ror	r22
    18fe:	ba 95       	dec	r27
    1900:	c9 f7       	brne	.-14     	; 0x18f4 <__ultoa_invert+0x86>
    1902:	00 97       	sbiw	r24, 0x00	; 0
    1904:	61 05       	cpc	r22, r1
    1906:	71 05       	cpc	r23, r1
    1908:	08 95       	ret
    190a:	9b 01       	movw	r18, r22
    190c:	ac 01       	movw	r20, r24
    190e:	0a 2e       	mov	r0, r26
    1910:	06 94       	lsr	r0
    1912:	57 95       	ror	r21
    1914:	47 95       	ror	r20
    1916:	37 95       	ror	r19
    1918:	27 95       	ror	r18
    191a:	ba 95       	dec	r27
    191c:	c9 f7       	brne	.-14     	; 0x1910 <__ultoa_invert+0xa2>
    191e:	62 0f       	add	r22, r18
    1920:	73 1f       	adc	r23, r19
    1922:	84 1f       	adc	r24, r20
    1924:	95 1f       	adc	r25, r21
    1926:	a0 1d       	adc	r26, r0
    1928:	08 95       	ret

0000192a <_exit>:
    192a:	f8 94       	cli

0000192c <__stop_program>:
    192c:	ff cf       	rjmp	.-2      	; 0x192c <__stop_program>
