
embeddedFiltering.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049e0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08004aa0  08004aa0  00005aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b40  08004b40  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004b40  08004b40  00005b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b48  08004b48  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b48  08004b48  00005b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b4c  08004b4c  00005b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004b50  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  20000010  08004b60  00006010  2**2
                  ALLOC
 10 ._user_heap_stack 00000804  200002d4  08004b60  000062d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013af1  00000000  00000000  00006038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002928  00000000  00000000  00019b29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00008678  00000000  00000000  0001c451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c40  00000000  00000000  00024ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e46  00000000  00000000  00025710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000117df  00000000  00000000  00026556  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000137c1  00000000  00000000  00037d35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006d75b  00000000  00000000  0004b4f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000b8c51  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000022f8  00000000  00000000  000b8c94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  000baf8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004a88 	.word	0x08004a88

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08004a88 	.word	0x08004a88

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			@ (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_cfrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	0008      	movs	r0, r1
 8000238:	4661      	mov	r1, ip
 800023a:	e7ff      	b.n	800023c <__aeabi_cfcmpeq>

0800023c <__aeabi_cfcmpeq>:
 800023c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800023e:	f000 fcaf 	bl	8000ba0 <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	d401      	bmi.n	800024a <__aeabi_cfcmpeq+0xe>
 8000246:	2100      	movs	r1, #0
 8000248:	42c8      	cmn	r0, r1
 800024a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800024c <__aeabi_fcmpeq>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 fc37 	bl	8000ac0 <__eqsf2>
 8000252:	4240      	negs	r0, r0
 8000254:	3001      	adds	r0, #1
 8000256:	bd10      	pop	{r4, pc}

08000258 <__aeabi_fcmplt>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fca1 	bl	8000ba0 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	db01      	blt.n	8000266 <__aeabi_fcmplt+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)

0800026c <__aeabi_fcmple>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fc97 	bl	8000ba0 <__lesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dd01      	ble.n	800027a <__aeabi_fcmple+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			@ (mov r8, r8)

08000280 <__aeabi_fcmpgt>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fc45 	bl	8000b10 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	dc01      	bgt.n	800028e <__aeabi_fcmpgt+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			@ (mov r8, r8)

08000294 <__aeabi_fcmpge>:
 8000294:	b510      	push	{r4, lr}
 8000296:	f000 fc3b 	bl	8000b10 <__gesf2>
 800029a:	2800      	cmp	r0, #0
 800029c:	da01      	bge.n	80002a2 <__aeabi_fcmpge+0xe>
 800029e:	2000      	movs	r0, #0
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	2001      	movs	r0, #1
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	46c0      	nop			@ (mov r8, r8)

080002a8 <__aeabi_uldivmod>:
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d111      	bne.n	80002d0 <__aeabi_uldivmod+0x28>
 80002ac:	2a00      	cmp	r2, #0
 80002ae:	d10f      	bne.n	80002d0 <__aeabi_uldivmod+0x28>
 80002b0:	2900      	cmp	r1, #0
 80002b2:	d100      	bne.n	80002b6 <__aeabi_uldivmod+0xe>
 80002b4:	2800      	cmp	r0, #0
 80002b6:	d002      	beq.n	80002be <__aeabi_uldivmod+0x16>
 80002b8:	2100      	movs	r1, #0
 80002ba:	43c9      	mvns	r1, r1
 80002bc:	0008      	movs	r0, r1
 80002be:	b407      	push	{r0, r1, r2}
 80002c0:	4802      	ldr	r0, [pc, #8]	@ (80002cc <__aeabi_uldivmod+0x24>)
 80002c2:	a102      	add	r1, pc, #8	@ (adr r1, 80002cc <__aeabi_uldivmod+0x24>)
 80002c4:	1840      	adds	r0, r0, r1
 80002c6:	9002      	str	r0, [sp, #8]
 80002c8:	bd03      	pop	{r0, r1, pc}
 80002ca:	46c0      	nop			@ (mov r8, r8)
 80002cc:	ffffff65 	.word	0xffffff65
 80002d0:	b403      	push	{r0, r1}
 80002d2:	4668      	mov	r0, sp
 80002d4:	b501      	push	{r0, lr}
 80002d6:	9802      	ldr	r0, [sp, #8]
 80002d8:	f000 f81e 	bl	8000318 <__udivmoddi4>
 80002dc:	9b01      	ldr	r3, [sp, #4]
 80002de:	469e      	mov	lr, r3
 80002e0:	b002      	add	sp, #8
 80002e2:	bc0c      	pop	{r2, r3}
 80002e4:	4770      	bx	lr
 80002e6:	46c0      	nop			@ (mov r8, r8)

080002e8 <__aeabi_f2uiz>:
 80002e8:	219e      	movs	r1, #158	@ 0x9e
 80002ea:	b510      	push	{r4, lr}
 80002ec:	05c9      	lsls	r1, r1, #23
 80002ee:	1c04      	adds	r4, r0, #0
 80002f0:	f7ff ffd0 	bl	8000294 <__aeabi_fcmpge>
 80002f4:	2800      	cmp	r0, #0
 80002f6:	d103      	bne.n	8000300 <__aeabi_f2uiz+0x18>
 80002f8:	1c20      	adds	r0, r4, #0
 80002fa:	f001 f857 	bl	80013ac <__aeabi_f2iz>
 80002fe:	bd10      	pop	{r4, pc}
 8000300:	219e      	movs	r1, #158	@ 0x9e
 8000302:	1c20      	adds	r0, r4, #0
 8000304:	05c9      	lsls	r1, r1, #23
 8000306:	f000 fded 	bl	8000ee4 <__aeabi_fsub>
 800030a:	f001 f84f 	bl	80013ac <__aeabi_f2iz>
 800030e:	2380      	movs	r3, #128	@ 0x80
 8000310:	061b      	lsls	r3, r3, #24
 8000312:	469c      	mov	ip, r3
 8000314:	4460      	add	r0, ip
 8000316:	e7f2      	b.n	80002fe <__aeabi_f2uiz+0x16>

08000318 <__udivmoddi4>:
 8000318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800031a:	4657      	mov	r7, sl
 800031c:	464e      	mov	r6, r9
 800031e:	4645      	mov	r5, r8
 8000320:	46de      	mov	lr, fp
 8000322:	b5e0      	push	{r5, r6, r7, lr}
 8000324:	0004      	movs	r4, r0
 8000326:	000d      	movs	r5, r1
 8000328:	4692      	mov	sl, r2
 800032a:	4699      	mov	r9, r3
 800032c:	b083      	sub	sp, #12
 800032e:	428b      	cmp	r3, r1
 8000330:	d830      	bhi.n	8000394 <__udivmoddi4+0x7c>
 8000332:	d02d      	beq.n	8000390 <__udivmoddi4+0x78>
 8000334:	4649      	mov	r1, r9
 8000336:	4650      	mov	r0, sl
 8000338:	f001 f90c 	bl	8001554 <__clzdi2>
 800033c:	0029      	movs	r1, r5
 800033e:	0006      	movs	r6, r0
 8000340:	0020      	movs	r0, r4
 8000342:	f001 f907 	bl	8001554 <__clzdi2>
 8000346:	1a33      	subs	r3, r6, r0
 8000348:	4698      	mov	r8, r3
 800034a:	3b20      	subs	r3, #32
 800034c:	d434      	bmi.n	80003b8 <__udivmoddi4+0xa0>
 800034e:	469b      	mov	fp, r3
 8000350:	4653      	mov	r3, sl
 8000352:	465a      	mov	r2, fp
 8000354:	4093      	lsls	r3, r2
 8000356:	4642      	mov	r2, r8
 8000358:	001f      	movs	r7, r3
 800035a:	4653      	mov	r3, sl
 800035c:	4093      	lsls	r3, r2
 800035e:	001e      	movs	r6, r3
 8000360:	42af      	cmp	r7, r5
 8000362:	d83b      	bhi.n	80003dc <__udivmoddi4+0xc4>
 8000364:	42af      	cmp	r7, r5
 8000366:	d100      	bne.n	800036a <__udivmoddi4+0x52>
 8000368:	e079      	b.n	800045e <__udivmoddi4+0x146>
 800036a:	465b      	mov	r3, fp
 800036c:	1ba4      	subs	r4, r4, r6
 800036e:	41bd      	sbcs	r5, r7
 8000370:	2b00      	cmp	r3, #0
 8000372:	da00      	bge.n	8000376 <__udivmoddi4+0x5e>
 8000374:	e076      	b.n	8000464 <__udivmoddi4+0x14c>
 8000376:	2200      	movs	r2, #0
 8000378:	2300      	movs	r3, #0
 800037a:	9200      	str	r2, [sp, #0]
 800037c:	9301      	str	r3, [sp, #4]
 800037e:	2301      	movs	r3, #1
 8000380:	465a      	mov	r2, fp
 8000382:	4093      	lsls	r3, r2
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	2301      	movs	r3, #1
 8000388:	4642      	mov	r2, r8
 800038a:	4093      	lsls	r3, r2
 800038c:	9300      	str	r3, [sp, #0]
 800038e:	e029      	b.n	80003e4 <__udivmoddi4+0xcc>
 8000390:	4282      	cmp	r2, r0
 8000392:	d9cf      	bls.n	8000334 <__udivmoddi4+0x1c>
 8000394:	2200      	movs	r2, #0
 8000396:	2300      	movs	r3, #0
 8000398:	9200      	str	r2, [sp, #0]
 800039a:	9301      	str	r3, [sp, #4]
 800039c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <__udivmoddi4+0x8e>
 80003a2:	601c      	str	r4, [r3, #0]
 80003a4:	605d      	str	r5, [r3, #4]
 80003a6:	9800      	ldr	r0, [sp, #0]
 80003a8:	9901      	ldr	r1, [sp, #4]
 80003aa:	b003      	add	sp, #12
 80003ac:	bcf0      	pop	{r4, r5, r6, r7}
 80003ae:	46bb      	mov	fp, r7
 80003b0:	46b2      	mov	sl, r6
 80003b2:	46a9      	mov	r9, r5
 80003b4:	46a0      	mov	r8, r4
 80003b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003b8:	4642      	mov	r2, r8
 80003ba:	469b      	mov	fp, r3
 80003bc:	2320      	movs	r3, #32
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	4652      	mov	r2, sl
 80003c2:	40da      	lsrs	r2, r3
 80003c4:	4641      	mov	r1, r8
 80003c6:	0013      	movs	r3, r2
 80003c8:	464a      	mov	r2, r9
 80003ca:	408a      	lsls	r2, r1
 80003cc:	0017      	movs	r7, r2
 80003ce:	4642      	mov	r2, r8
 80003d0:	431f      	orrs	r7, r3
 80003d2:	4653      	mov	r3, sl
 80003d4:	4093      	lsls	r3, r2
 80003d6:	001e      	movs	r6, r3
 80003d8:	42af      	cmp	r7, r5
 80003da:	d9c3      	bls.n	8000364 <__udivmoddi4+0x4c>
 80003dc:	2200      	movs	r2, #0
 80003de:	2300      	movs	r3, #0
 80003e0:	9200      	str	r2, [sp, #0]
 80003e2:	9301      	str	r3, [sp, #4]
 80003e4:	4643      	mov	r3, r8
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d0d8      	beq.n	800039c <__udivmoddi4+0x84>
 80003ea:	07fb      	lsls	r3, r7, #31
 80003ec:	0872      	lsrs	r2, r6, #1
 80003ee:	431a      	orrs	r2, r3
 80003f0:	4646      	mov	r6, r8
 80003f2:	087b      	lsrs	r3, r7, #1
 80003f4:	e00e      	b.n	8000414 <__udivmoddi4+0xfc>
 80003f6:	42ab      	cmp	r3, r5
 80003f8:	d101      	bne.n	80003fe <__udivmoddi4+0xe6>
 80003fa:	42a2      	cmp	r2, r4
 80003fc:	d80c      	bhi.n	8000418 <__udivmoddi4+0x100>
 80003fe:	1aa4      	subs	r4, r4, r2
 8000400:	419d      	sbcs	r5, r3
 8000402:	2001      	movs	r0, #1
 8000404:	1924      	adds	r4, r4, r4
 8000406:	416d      	adcs	r5, r5
 8000408:	2100      	movs	r1, #0
 800040a:	3e01      	subs	r6, #1
 800040c:	1824      	adds	r4, r4, r0
 800040e:	414d      	adcs	r5, r1
 8000410:	2e00      	cmp	r6, #0
 8000412:	d006      	beq.n	8000422 <__udivmoddi4+0x10a>
 8000414:	42ab      	cmp	r3, r5
 8000416:	d9ee      	bls.n	80003f6 <__udivmoddi4+0xde>
 8000418:	3e01      	subs	r6, #1
 800041a:	1924      	adds	r4, r4, r4
 800041c:	416d      	adcs	r5, r5
 800041e:	2e00      	cmp	r6, #0
 8000420:	d1f8      	bne.n	8000414 <__udivmoddi4+0xfc>
 8000422:	9800      	ldr	r0, [sp, #0]
 8000424:	9901      	ldr	r1, [sp, #4]
 8000426:	465b      	mov	r3, fp
 8000428:	1900      	adds	r0, r0, r4
 800042a:	4169      	adcs	r1, r5
 800042c:	2b00      	cmp	r3, #0
 800042e:	db24      	blt.n	800047a <__udivmoddi4+0x162>
 8000430:	002b      	movs	r3, r5
 8000432:	465a      	mov	r2, fp
 8000434:	4644      	mov	r4, r8
 8000436:	40d3      	lsrs	r3, r2
 8000438:	002a      	movs	r2, r5
 800043a:	40e2      	lsrs	r2, r4
 800043c:	001c      	movs	r4, r3
 800043e:	465b      	mov	r3, fp
 8000440:	0015      	movs	r5, r2
 8000442:	2b00      	cmp	r3, #0
 8000444:	db2a      	blt.n	800049c <__udivmoddi4+0x184>
 8000446:	0026      	movs	r6, r4
 8000448:	409e      	lsls	r6, r3
 800044a:	0033      	movs	r3, r6
 800044c:	0026      	movs	r6, r4
 800044e:	4647      	mov	r7, r8
 8000450:	40be      	lsls	r6, r7
 8000452:	0032      	movs	r2, r6
 8000454:	1a80      	subs	r0, r0, r2
 8000456:	4199      	sbcs	r1, r3
 8000458:	9000      	str	r0, [sp, #0]
 800045a:	9101      	str	r1, [sp, #4]
 800045c:	e79e      	b.n	800039c <__udivmoddi4+0x84>
 800045e:	42a3      	cmp	r3, r4
 8000460:	d8bc      	bhi.n	80003dc <__udivmoddi4+0xc4>
 8000462:	e782      	b.n	800036a <__udivmoddi4+0x52>
 8000464:	4642      	mov	r2, r8
 8000466:	2320      	movs	r3, #32
 8000468:	2100      	movs	r1, #0
 800046a:	1a9b      	subs	r3, r3, r2
 800046c:	2200      	movs	r2, #0
 800046e:	9100      	str	r1, [sp, #0]
 8000470:	9201      	str	r2, [sp, #4]
 8000472:	2201      	movs	r2, #1
 8000474:	40da      	lsrs	r2, r3
 8000476:	9201      	str	r2, [sp, #4]
 8000478:	e785      	b.n	8000386 <__udivmoddi4+0x6e>
 800047a:	4642      	mov	r2, r8
 800047c:	2320      	movs	r3, #32
 800047e:	1a9b      	subs	r3, r3, r2
 8000480:	002a      	movs	r2, r5
 8000482:	4646      	mov	r6, r8
 8000484:	409a      	lsls	r2, r3
 8000486:	0023      	movs	r3, r4
 8000488:	40f3      	lsrs	r3, r6
 800048a:	4644      	mov	r4, r8
 800048c:	4313      	orrs	r3, r2
 800048e:	002a      	movs	r2, r5
 8000490:	40e2      	lsrs	r2, r4
 8000492:	001c      	movs	r4, r3
 8000494:	465b      	mov	r3, fp
 8000496:	0015      	movs	r5, r2
 8000498:	2b00      	cmp	r3, #0
 800049a:	dad4      	bge.n	8000446 <__udivmoddi4+0x12e>
 800049c:	4642      	mov	r2, r8
 800049e:	002f      	movs	r7, r5
 80004a0:	2320      	movs	r3, #32
 80004a2:	0026      	movs	r6, r4
 80004a4:	4097      	lsls	r7, r2
 80004a6:	1a9b      	subs	r3, r3, r2
 80004a8:	40de      	lsrs	r6, r3
 80004aa:	003b      	movs	r3, r7
 80004ac:	4333      	orrs	r3, r6
 80004ae:	e7cd      	b.n	800044c <__udivmoddi4+0x134>

080004b0 <__aeabi_fadd>:
 80004b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004b2:	024b      	lsls	r3, r1, #9
 80004b4:	0a5a      	lsrs	r2, r3, #9
 80004b6:	4694      	mov	ip, r2
 80004b8:	004a      	lsls	r2, r1, #1
 80004ba:	0fc9      	lsrs	r1, r1, #31
 80004bc:	46ce      	mov	lr, r9
 80004be:	4647      	mov	r7, r8
 80004c0:	4689      	mov	r9, r1
 80004c2:	0045      	lsls	r5, r0, #1
 80004c4:	0246      	lsls	r6, r0, #9
 80004c6:	0e2d      	lsrs	r5, r5, #24
 80004c8:	0e12      	lsrs	r2, r2, #24
 80004ca:	b580      	push	{r7, lr}
 80004cc:	0999      	lsrs	r1, r3, #6
 80004ce:	0a77      	lsrs	r7, r6, #9
 80004d0:	0fc4      	lsrs	r4, r0, #31
 80004d2:	09b6      	lsrs	r6, r6, #6
 80004d4:	1aab      	subs	r3, r5, r2
 80004d6:	454c      	cmp	r4, r9
 80004d8:	d020      	beq.n	800051c <__aeabi_fadd+0x6c>
 80004da:	2b00      	cmp	r3, #0
 80004dc:	dd0c      	ble.n	80004f8 <__aeabi_fadd+0x48>
 80004de:	2a00      	cmp	r2, #0
 80004e0:	d134      	bne.n	800054c <__aeabi_fadd+0x9c>
 80004e2:	2900      	cmp	r1, #0
 80004e4:	d02a      	beq.n	800053c <__aeabi_fadd+0x8c>
 80004e6:	1e5a      	subs	r2, r3, #1
 80004e8:	2b01      	cmp	r3, #1
 80004ea:	d100      	bne.n	80004ee <__aeabi_fadd+0x3e>
 80004ec:	e08f      	b.n	800060e <__aeabi_fadd+0x15e>
 80004ee:	2bff      	cmp	r3, #255	@ 0xff
 80004f0:	d100      	bne.n	80004f4 <__aeabi_fadd+0x44>
 80004f2:	e0cd      	b.n	8000690 <__aeabi_fadd+0x1e0>
 80004f4:	0013      	movs	r3, r2
 80004f6:	e02f      	b.n	8000558 <__aeabi_fadd+0xa8>
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d060      	beq.n	80005be <__aeabi_fadd+0x10e>
 80004fc:	1b53      	subs	r3, r2, r5
 80004fe:	2d00      	cmp	r5, #0
 8000500:	d000      	beq.n	8000504 <__aeabi_fadd+0x54>
 8000502:	e0ee      	b.n	80006e2 <__aeabi_fadd+0x232>
 8000504:	2e00      	cmp	r6, #0
 8000506:	d100      	bne.n	800050a <__aeabi_fadd+0x5a>
 8000508:	e13e      	b.n	8000788 <__aeabi_fadd+0x2d8>
 800050a:	1e5c      	subs	r4, r3, #1
 800050c:	2b01      	cmp	r3, #1
 800050e:	d100      	bne.n	8000512 <__aeabi_fadd+0x62>
 8000510:	e16b      	b.n	80007ea <__aeabi_fadd+0x33a>
 8000512:	2bff      	cmp	r3, #255	@ 0xff
 8000514:	d100      	bne.n	8000518 <__aeabi_fadd+0x68>
 8000516:	e0b9      	b.n	800068c <__aeabi_fadd+0x1dc>
 8000518:	0023      	movs	r3, r4
 800051a:	e0e7      	b.n	80006ec <__aeabi_fadd+0x23c>
 800051c:	2b00      	cmp	r3, #0
 800051e:	dc00      	bgt.n	8000522 <__aeabi_fadd+0x72>
 8000520:	e0a4      	b.n	800066c <__aeabi_fadd+0x1bc>
 8000522:	2a00      	cmp	r2, #0
 8000524:	d069      	beq.n	80005fa <__aeabi_fadd+0x14a>
 8000526:	2dff      	cmp	r5, #255	@ 0xff
 8000528:	d100      	bne.n	800052c <__aeabi_fadd+0x7c>
 800052a:	e0b1      	b.n	8000690 <__aeabi_fadd+0x1e0>
 800052c:	2280      	movs	r2, #128	@ 0x80
 800052e:	04d2      	lsls	r2, r2, #19
 8000530:	4311      	orrs	r1, r2
 8000532:	2b1b      	cmp	r3, #27
 8000534:	dc00      	bgt.n	8000538 <__aeabi_fadd+0x88>
 8000536:	e0e9      	b.n	800070c <__aeabi_fadd+0x25c>
 8000538:	002b      	movs	r3, r5
 800053a:	3605      	adds	r6, #5
 800053c:	08f7      	lsrs	r7, r6, #3
 800053e:	2bff      	cmp	r3, #255	@ 0xff
 8000540:	d100      	bne.n	8000544 <__aeabi_fadd+0x94>
 8000542:	e0a5      	b.n	8000690 <__aeabi_fadd+0x1e0>
 8000544:	027a      	lsls	r2, r7, #9
 8000546:	0a52      	lsrs	r2, r2, #9
 8000548:	b2d8      	uxtb	r0, r3
 800054a:	e030      	b.n	80005ae <__aeabi_fadd+0xfe>
 800054c:	2dff      	cmp	r5, #255	@ 0xff
 800054e:	d100      	bne.n	8000552 <__aeabi_fadd+0xa2>
 8000550:	e09e      	b.n	8000690 <__aeabi_fadd+0x1e0>
 8000552:	2280      	movs	r2, #128	@ 0x80
 8000554:	04d2      	lsls	r2, r2, #19
 8000556:	4311      	orrs	r1, r2
 8000558:	2001      	movs	r0, #1
 800055a:	2b1b      	cmp	r3, #27
 800055c:	dc08      	bgt.n	8000570 <__aeabi_fadd+0xc0>
 800055e:	0008      	movs	r0, r1
 8000560:	2220      	movs	r2, #32
 8000562:	40d8      	lsrs	r0, r3
 8000564:	1ad3      	subs	r3, r2, r3
 8000566:	4099      	lsls	r1, r3
 8000568:	000b      	movs	r3, r1
 800056a:	1e5a      	subs	r2, r3, #1
 800056c:	4193      	sbcs	r3, r2
 800056e:	4318      	orrs	r0, r3
 8000570:	1a36      	subs	r6, r6, r0
 8000572:	0173      	lsls	r3, r6, #5
 8000574:	d400      	bmi.n	8000578 <__aeabi_fadd+0xc8>
 8000576:	e071      	b.n	800065c <__aeabi_fadd+0x1ac>
 8000578:	01b6      	lsls	r6, r6, #6
 800057a:	09b7      	lsrs	r7, r6, #6
 800057c:	0038      	movs	r0, r7
 800057e:	f000 ffcb 	bl	8001518 <__clzsi2>
 8000582:	003b      	movs	r3, r7
 8000584:	3805      	subs	r0, #5
 8000586:	4083      	lsls	r3, r0
 8000588:	4285      	cmp	r5, r0
 800058a:	dd4d      	ble.n	8000628 <__aeabi_fadd+0x178>
 800058c:	4eb4      	ldr	r6, [pc, #720]	@ (8000860 <__aeabi_fadd+0x3b0>)
 800058e:	1a2d      	subs	r5, r5, r0
 8000590:	401e      	ands	r6, r3
 8000592:	075a      	lsls	r2, r3, #29
 8000594:	d068      	beq.n	8000668 <__aeabi_fadd+0x1b8>
 8000596:	220f      	movs	r2, #15
 8000598:	4013      	ands	r3, r2
 800059a:	2b04      	cmp	r3, #4
 800059c:	d064      	beq.n	8000668 <__aeabi_fadd+0x1b8>
 800059e:	3604      	adds	r6, #4
 80005a0:	0173      	lsls	r3, r6, #5
 80005a2:	d561      	bpl.n	8000668 <__aeabi_fadd+0x1b8>
 80005a4:	1c68      	adds	r0, r5, #1
 80005a6:	2dfe      	cmp	r5, #254	@ 0xfe
 80005a8:	d154      	bne.n	8000654 <__aeabi_fadd+0x1a4>
 80005aa:	20ff      	movs	r0, #255	@ 0xff
 80005ac:	2200      	movs	r2, #0
 80005ae:	05c0      	lsls	r0, r0, #23
 80005b0:	4310      	orrs	r0, r2
 80005b2:	07e4      	lsls	r4, r4, #31
 80005b4:	4320      	orrs	r0, r4
 80005b6:	bcc0      	pop	{r6, r7}
 80005b8:	46b9      	mov	r9, r7
 80005ba:	46b0      	mov	r8, r6
 80005bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005be:	22fe      	movs	r2, #254	@ 0xfe
 80005c0:	4690      	mov	r8, r2
 80005c2:	1c68      	adds	r0, r5, #1
 80005c4:	0002      	movs	r2, r0
 80005c6:	4640      	mov	r0, r8
 80005c8:	4210      	tst	r0, r2
 80005ca:	d16b      	bne.n	80006a4 <__aeabi_fadd+0x1f4>
 80005cc:	2d00      	cmp	r5, #0
 80005ce:	d000      	beq.n	80005d2 <__aeabi_fadd+0x122>
 80005d0:	e0dd      	b.n	800078e <__aeabi_fadd+0x2de>
 80005d2:	2e00      	cmp	r6, #0
 80005d4:	d100      	bne.n	80005d8 <__aeabi_fadd+0x128>
 80005d6:	e102      	b.n	80007de <__aeabi_fadd+0x32e>
 80005d8:	2900      	cmp	r1, #0
 80005da:	d0b3      	beq.n	8000544 <__aeabi_fadd+0x94>
 80005dc:	2280      	movs	r2, #128	@ 0x80
 80005de:	1a77      	subs	r7, r6, r1
 80005e0:	04d2      	lsls	r2, r2, #19
 80005e2:	4217      	tst	r7, r2
 80005e4:	d100      	bne.n	80005e8 <__aeabi_fadd+0x138>
 80005e6:	e136      	b.n	8000856 <__aeabi_fadd+0x3a6>
 80005e8:	464c      	mov	r4, r9
 80005ea:	1b8e      	subs	r6, r1, r6
 80005ec:	d061      	beq.n	80006b2 <__aeabi_fadd+0x202>
 80005ee:	2001      	movs	r0, #1
 80005f0:	4216      	tst	r6, r2
 80005f2:	d130      	bne.n	8000656 <__aeabi_fadd+0x1a6>
 80005f4:	2300      	movs	r3, #0
 80005f6:	08f7      	lsrs	r7, r6, #3
 80005f8:	e7a4      	b.n	8000544 <__aeabi_fadd+0x94>
 80005fa:	2900      	cmp	r1, #0
 80005fc:	d09e      	beq.n	800053c <__aeabi_fadd+0x8c>
 80005fe:	1e5a      	subs	r2, r3, #1
 8000600:	2b01      	cmp	r3, #1
 8000602:	d100      	bne.n	8000606 <__aeabi_fadd+0x156>
 8000604:	e0ca      	b.n	800079c <__aeabi_fadd+0x2ec>
 8000606:	2bff      	cmp	r3, #255	@ 0xff
 8000608:	d042      	beq.n	8000690 <__aeabi_fadd+0x1e0>
 800060a:	0013      	movs	r3, r2
 800060c:	e791      	b.n	8000532 <__aeabi_fadd+0x82>
 800060e:	1a71      	subs	r1, r6, r1
 8000610:	014b      	lsls	r3, r1, #5
 8000612:	d400      	bmi.n	8000616 <__aeabi_fadd+0x166>
 8000614:	e0d1      	b.n	80007ba <__aeabi_fadd+0x30a>
 8000616:	018f      	lsls	r7, r1, #6
 8000618:	09bf      	lsrs	r7, r7, #6
 800061a:	0038      	movs	r0, r7
 800061c:	f000 ff7c 	bl	8001518 <__clzsi2>
 8000620:	003b      	movs	r3, r7
 8000622:	3805      	subs	r0, #5
 8000624:	4083      	lsls	r3, r0
 8000626:	2501      	movs	r5, #1
 8000628:	2220      	movs	r2, #32
 800062a:	1b40      	subs	r0, r0, r5
 800062c:	3001      	adds	r0, #1
 800062e:	1a12      	subs	r2, r2, r0
 8000630:	001e      	movs	r6, r3
 8000632:	4093      	lsls	r3, r2
 8000634:	40c6      	lsrs	r6, r0
 8000636:	1e5a      	subs	r2, r3, #1
 8000638:	4193      	sbcs	r3, r2
 800063a:	431e      	orrs	r6, r3
 800063c:	d039      	beq.n	80006b2 <__aeabi_fadd+0x202>
 800063e:	0773      	lsls	r3, r6, #29
 8000640:	d100      	bne.n	8000644 <__aeabi_fadd+0x194>
 8000642:	e11b      	b.n	800087c <__aeabi_fadd+0x3cc>
 8000644:	230f      	movs	r3, #15
 8000646:	2500      	movs	r5, #0
 8000648:	4033      	ands	r3, r6
 800064a:	2b04      	cmp	r3, #4
 800064c:	d1a7      	bne.n	800059e <__aeabi_fadd+0xee>
 800064e:	2001      	movs	r0, #1
 8000650:	0172      	lsls	r2, r6, #5
 8000652:	d57c      	bpl.n	800074e <__aeabi_fadd+0x29e>
 8000654:	b2c0      	uxtb	r0, r0
 8000656:	01b2      	lsls	r2, r6, #6
 8000658:	0a52      	lsrs	r2, r2, #9
 800065a:	e7a8      	b.n	80005ae <__aeabi_fadd+0xfe>
 800065c:	0773      	lsls	r3, r6, #29
 800065e:	d003      	beq.n	8000668 <__aeabi_fadd+0x1b8>
 8000660:	230f      	movs	r3, #15
 8000662:	4033      	ands	r3, r6
 8000664:	2b04      	cmp	r3, #4
 8000666:	d19a      	bne.n	800059e <__aeabi_fadd+0xee>
 8000668:	002b      	movs	r3, r5
 800066a:	e767      	b.n	800053c <__aeabi_fadd+0x8c>
 800066c:	2b00      	cmp	r3, #0
 800066e:	d023      	beq.n	80006b8 <__aeabi_fadd+0x208>
 8000670:	1b53      	subs	r3, r2, r5
 8000672:	2d00      	cmp	r5, #0
 8000674:	d17b      	bne.n	800076e <__aeabi_fadd+0x2be>
 8000676:	2e00      	cmp	r6, #0
 8000678:	d100      	bne.n	800067c <__aeabi_fadd+0x1cc>
 800067a:	e086      	b.n	800078a <__aeabi_fadd+0x2da>
 800067c:	1e5d      	subs	r5, r3, #1
 800067e:	2b01      	cmp	r3, #1
 8000680:	d100      	bne.n	8000684 <__aeabi_fadd+0x1d4>
 8000682:	e08b      	b.n	800079c <__aeabi_fadd+0x2ec>
 8000684:	2bff      	cmp	r3, #255	@ 0xff
 8000686:	d002      	beq.n	800068e <__aeabi_fadd+0x1de>
 8000688:	002b      	movs	r3, r5
 800068a:	e075      	b.n	8000778 <__aeabi_fadd+0x2c8>
 800068c:	464c      	mov	r4, r9
 800068e:	4667      	mov	r7, ip
 8000690:	2f00      	cmp	r7, #0
 8000692:	d100      	bne.n	8000696 <__aeabi_fadd+0x1e6>
 8000694:	e789      	b.n	80005aa <__aeabi_fadd+0xfa>
 8000696:	2280      	movs	r2, #128	@ 0x80
 8000698:	03d2      	lsls	r2, r2, #15
 800069a:	433a      	orrs	r2, r7
 800069c:	0252      	lsls	r2, r2, #9
 800069e:	20ff      	movs	r0, #255	@ 0xff
 80006a0:	0a52      	lsrs	r2, r2, #9
 80006a2:	e784      	b.n	80005ae <__aeabi_fadd+0xfe>
 80006a4:	1a77      	subs	r7, r6, r1
 80006a6:	017b      	lsls	r3, r7, #5
 80006a8:	d46b      	bmi.n	8000782 <__aeabi_fadd+0x2d2>
 80006aa:	2f00      	cmp	r7, #0
 80006ac:	d000      	beq.n	80006b0 <__aeabi_fadd+0x200>
 80006ae:	e765      	b.n	800057c <__aeabi_fadd+0xcc>
 80006b0:	2400      	movs	r4, #0
 80006b2:	2000      	movs	r0, #0
 80006b4:	2200      	movs	r2, #0
 80006b6:	e77a      	b.n	80005ae <__aeabi_fadd+0xfe>
 80006b8:	22fe      	movs	r2, #254	@ 0xfe
 80006ba:	1c6b      	adds	r3, r5, #1
 80006bc:	421a      	tst	r2, r3
 80006be:	d149      	bne.n	8000754 <__aeabi_fadd+0x2a4>
 80006c0:	2d00      	cmp	r5, #0
 80006c2:	d000      	beq.n	80006c6 <__aeabi_fadd+0x216>
 80006c4:	e09f      	b.n	8000806 <__aeabi_fadd+0x356>
 80006c6:	2e00      	cmp	r6, #0
 80006c8:	d100      	bne.n	80006cc <__aeabi_fadd+0x21c>
 80006ca:	e0ba      	b.n	8000842 <__aeabi_fadd+0x392>
 80006cc:	2900      	cmp	r1, #0
 80006ce:	d100      	bne.n	80006d2 <__aeabi_fadd+0x222>
 80006d0:	e0cf      	b.n	8000872 <__aeabi_fadd+0x3c2>
 80006d2:	1872      	adds	r2, r6, r1
 80006d4:	0153      	lsls	r3, r2, #5
 80006d6:	d400      	bmi.n	80006da <__aeabi_fadd+0x22a>
 80006d8:	e0cd      	b.n	8000876 <__aeabi_fadd+0x3c6>
 80006da:	0192      	lsls	r2, r2, #6
 80006dc:	2001      	movs	r0, #1
 80006de:	0a52      	lsrs	r2, r2, #9
 80006e0:	e765      	b.n	80005ae <__aeabi_fadd+0xfe>
 80006e2:	2aff      	cmp	r2, #255	@ 0xff
 80006e4:	d0d2      	beq.n	800068c <__aeabi_fadd+0x1dc>
 80006e6:	2080      	movs	r0, #128	@ 0x80
 80006e8:	04c0      	lsls	r0, r0, #19
 80006ea:	4306      	orrs	r6, r0
 80006ec:	2001      	movs	r0, #1
 80006ee:	2b1b      	cmp	r3, #27
 80006f0:	dc08      	bgt.n	8000704 <__aeabi_fadd+0x254>
 80006f2:	0030      	movs	r0, r6
 80006f4:	2420      	movs	r4, #32
 80006f6:	40d8      	lsrs	r0, r3
 80006f8:	1ae3      	subs	r3, r4, r3
 80006fa:	409e      	lsls	r6, r3
 80006fc:	0033      	movs	r3, r6
 80006fe:	1e5c      	subs	r4, r3, #1
 8000700:	41a3      	sbcs	r3, r4
 8000702:	4318      	orrs	r0, r3
 8000704:	464c      	mov	r4, r9
 8000706:	0015      	movs	r5, r2
 8000708:	1a0e      	subs	r6, r1, r0
 800070a:	e732      	b.n	8000572 <__aeabi_fadd+0xc2>
 800070c:	0008      	movs	r0, r1
 800070e:	2220      	movs	r2, #32
 8000710:	40d8      	lsrs	r0, r3
 8000712:	1ad3      	subs	r3, r2, r3
 8000714:	4099      	lsls	r1, r3
 8000716:	000b      	movs	r3, r1
 8000718:	1e5a      	subs	r2, r3, #1
 800071a:	4193      	sbcs	r3, r2
 800071c:	4303      	orrs	r3, r0
 800071e:	18f6      	adds	r6, r6, r3
 8000720:	0173      	lsls	r3, r6, #5
 8000722:	d59b      	bpl.n	800065c <__aeabi_fadd+0x1ac>
 8000724:	3501      	adds	r5, #1
 8000726:	2dff      	cmp	r5, #255	@ 0xff
 8000728:	d100      	bne.n	800072c <__aeabi_fadd+0x27c>
 800072a:	e73e      	b.n	80005aa <__aeabi_fadd+0xfa>
 800072c:	2301      	movs	r3, #1
 800072e:	494d      	ldr	r1, [pc, #308]	@ (8000864 <__aeabi_fadd+0x3b4>)
 8000730:	0872      	lsrs	r2, r6, #1
 8000732:	4033      	ands	r3, r6
 8000734:	400a      	ands	r2, r1
 8000736:	431a      	orrs	r2, r3
 8000738:	0016      	movs	r6, r2
 800073a:	0753      	lsls	r3, r2, #29
 800073c:	d004      	beq.n	8000748 <__aeabi_fadd+0x298>
 800073e:	230f      	movs	r3, #15
 8000740:	4013      	ands	r3, r2
 8000742:	2b04      	cmp	r3, #4
 8000744:	d000      	beq.n	8000748 <__aeabi_fadd+0x298>
 8000746:	e72a      	b.n	800059e <__aeabi_fadd+0xee>
 8000748:	0173      	lsls	r3, r6, #5
 800074a:	d500      	bpl.n	800074e <__aeabi_fadd+0x29e>
 800074c:	e72a      	b.n	80005a4 <__aeabi_fadd+0xf4>
 800074e:	002b      	movs	r3, r5
 8000750:	08f7      	lsrs	r7, r6, #3
 8000752:	e6f7      	b.n	8000544 <__aeabi_fadd+0x94>
 8000754:	2bff      	cmp	r3, #255	@ 0xff
 8000756:	d100      	bne.n	800075a <__aeabi_fadd+0x2aa>
 8000758:	e727      	b.n	80005aa <__aeabi_fadd+0xfa>
 800075a:	1871      	adds	r1, r6, r1
 800075c:	0849      	lsrs	r1, r1, #1
 800075e:	074a      	lsls	r2, r1, #29
 8000760:	d02f      	beq.n	80007c2 <__aeabi_fadd+0x312>
 8000762:	220f      	movs	r2, #15
 8000764:	400a      	ands	r2, r1
 8000766:	2a04      	cmp	r2, #4
 8000768:	d02b      	beq.n	80007c2 <__aeabi_fadd+0x312>
 800076a:	1d0e      	adds	r6, r1, #4
 800076c:	e6e6      	b.n	800053c <__aeabi_fadd+0x8c>
 800076e:	2aff      	cmp	r2, #255	@ 0xff
 8000770:	d08d      	beq.n	800068e <__aeabi_fadd+0x1de>
 8000772:	2080      	movs	r0, #128	@ 0x80
 8000774:	04c0      	lsls	r0, r0, #19
 8000776:	4306      	orrs	r6, r0
 8000778:	2b1b      	cmp	r3, #27
 800077a:	dd24      	ble.n	80007c6 <__aeabi_fadd+0x316>
 800077c:	0013      	movs	r3, r2
 800077e:	1d4e      	adds	r6, r1, #5
 8000780:	e6dc      	b.n	800053c <__aeabi_fadd+0x8c>
 8000782:	464c      	mov	r4, r9
 8000784:	1b8f      	subs	r7, r1, r6
 8000786:	e6f9      	b.n	800057c <__aeabi_fadd+0xcc>
 8000788:	464c      	mov	r4, r9
 800078a:	000e      	movs	r6, r1
 800078c:	e6d6      	b.n	800053c <__aeabi_fadd+0x8c>
 800078e:	2e00      	cmp	r6, #0
 8000790:	d149      	bne.n	8000826 <__aeabi_fadd+0x376>
 8000792:	2900      	cmp	r1, #0
 8000794:	d068      	beq.n	8000868 <__aeabi_fadd+0x3b8>
 8000796:	4667      	mov	r7, ip
 8000798:	464c      	mov	r4, r9
 800079a:	e77c      	b.n	8000696 <__aeabi_fadd+0x1e6>
 800079c:	1870      	adds	r0, r6, r1
 800079e:	0143      	lsls	r3, r0, #5
 80007a0:	d574      	bpl.n	800088c <__aeabi_fadd+0x3dc>
 80007a2:	4930      	ldr	r1, [pc, #192]	@ (8000864 <__aeabi_fadd+0x3b4>)
 80007a4:	0840      	lsrs	r0, r0, #1
 80007a6:	4001      	ands	r1, r0
 80007a8:	0743      	lsls	r3, r0, #29
 80007aa:	d009      	beq.n	80007c0 <__aeabi_fadd+0x310>
 80007ac:	230f      	movs	r3, #15
 80007ae:	4003      	ands	r3, r0
 80007b0:	2b04      	cmp	r3, #4
 80007b2:	d005      	beq.n	80007c0 <__aeabi_fadd+0x310>
 80007b4:	2302      	movs	r3, #2
 80007b6:	1d0e      	adds	r6, r1, #4
 80007b8:	e6c0      	b.n	800053c <__aeabi_fadd+0x8c>
 80007ba:	2301      	movs	r3, #1
 80007bc:	08cf      	lsrs	r7, r1, #3
 80007be:	e6c1      	b.n	8000544 <__aeabi_fadd+0x94>
 80007c0:	2302      	movs	r3, #2
 80007c2:	08cf      	lsrs	r7, r1, #3
 80007c4:	e6be      	b.n	8000544 <__aeabi_fadd+0x94>
 80007c6:	2520      	movs	r5, #32
 80007c8:	0030      	movs	r0, r6
 80007ca:	40d8      	lsrs	r0, r3
 80007cc:	1aeb      	subs	r3, r5, r3
 80007ce:	409e      	lsls	r6, r3
 80007d0:	0033      	movs	r3, r6
 80007d2:	1e5d      	subs	r5, r3, #1
 80007d4:	41ab      	sbcs	r3, r5
 80007d6:	4303      	orrs	r3, r0
 80007d8:	0015      	movs	r5, r2
 80007da:	185e      	adds	r6, r3, r1
 80007dc:	e7a0      	b.n	8000720 <__aeabi_fadd+0x270>
 80007de:	2900      	cmp	r1, #0
 80007e0:	d100      	bne.n	80007e4 <__aeabi_fadd+0x334>
 80007e2:	e765      	b.n	80006b0 <__aeabi_fadd+0x200>
 80007e4:	464c      	mov	r4, r9
 80007e6:	4667      	mov	r7, ip
 80007e8:	e6ac      	b.n	8000544 <__aeabi_fadd+0x94>
 80007ea:	1b8f      	subs	r7, r1, r6
 80007ec:	017b      	lsls	r3, r7, #5
 80007ee:	d52e      	bpl.n	800084e <__aeabi_fadd+0x39e>
 80007f0:	01bf      	lsls	r7, r7, #6
 80007f2:	09bf      	lsrs	r7, r7, #6
 80007f4:	0038      	movs	r0, r7
 80007f6:	f000 fe8f 	bl	8001518 <__clzsi2>
 80007fa:	003b      	movs	r3, r7
 80007fc:	3805      	subs	r0, #5
 80007fe:	4083      	lsls	r3, r0
 8000800:	464c      	mov	r4, r9
 8000802:	3501      	adds	r5, #1
 8000804:	e710      	b.n	8000628 <__aeabi_fadd+0x178>
 8000806:	2e00      	cmp	r6, #0
 8000808:	d100      	bne.n	800080c <__aeabi_fadd+0x35c>
 800080a:	e740      	b.n	800068e <__aeabi_fadd+0x1de>
 800080c:	2900      	cmp	r1, #0
 800080e:	d100      	bne.n	8000812 <__aeabi_fadd+0x362>
 8000810:	e741      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000812:	2380      	movs	r3, #128	@ 0x80
 8000814:	03db      	lsls	r3, r3, #15
 8000816:	429f      	cmp	r7, r3
 8000818:	d200      	bcs.n	800081c <__aeabi_fadd+0x36c>
 800081a:	e73c      	b.n	8000696 <__aeabi_fadd+0x1e6>
 800081c:	459c      	cmp	ip, r3
 800081e:	d300      	bcc.n	8000822 <__aeabi_fadd+0x372>
 8000820:	e739      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000822:	4667      	mov	r7, ip
 8000824:	e737      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000826:	2900      	cmp	r1, #0
 8000828:	d100      	bne.n	800082c <__aeabi_fadd+0x37c>
 800082a:	e734      	b.n	8000696 <__aeabi_fadd+0x1e6>
 800082c:	2380      	movs	r3, #128	@ 0x80
 800082e:	03db      	lsls	r3, r3, #15
 8000830:	429f      	cmp	r7, r3
 8000832:	d200      	bcs.n	8000836 <__aeabi_fadd+0x386>
 8000834:	e72f      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000836:	459c      	cmp	ip, r3
 8000838:	d300      	bcc.n	800083c <__aeabi_fadd+0x38c>
 800083a:	e72c      	b.n	8000696 <__aeabi_fadd+0x1e6>
 800083c:	464c      	mov	r4, r9
 800083e:	4667      	mov	r7, ip
 8000840:	e729      	b.n	8000696 <__aeabi_fadd+0x1e6>
 8000842:	2900      	cmp	r1, #0
 8000844:	d100      	bne.n	8000848 <__aeabi_fadd+0x398>
 8000846:	e734      	b.n	80006b2 <__aeabi_fadd+0x202>
 8000848:	2300      	movs	r3, #0
 800084a:	08cf      	lsrs	r7, r1, #3
 800084c:	e67a      	b.n	8000544 <__aeabi_fadd+0x94>
 800084e:	464c      	mov	r4, r9
 8000850:	2301      	movs	r3, #1
 8000852:	08ff      	lsrs	r7, r7, #3
 8000854:	e676      	b.n	8000544 <__aeabi_fadd+0x94>
 8000856:	2f00      	cmp	r7, #0
 8000858:	d100      	bne.n	800085c <__aeabi_fadd+0x3ac>
 800085a:	e729      	b.n	80006b0 <__aeabi_fadd+0x200>
 800085c:	08ff      	lsrs	r7, r7, #3
 800085e:	e671      	b.n	8000544 <__aeabi_fadd+0x94>
 8000860:	fbffffff 	.word	0xfbffffff
 8000864:	7dffffff 	.word	0x7dffffff
 8000868:	2280      	movs	r2, #128	@ 0x80
 800086a:	2400      	movs	r4, #0
 800086c:	20ff      	movs	r0, #255	@ 0xff
 800086e:	03d2      	lsls	r2, r2, #15
 8000870:	e69d      	b.n	80005ae <__aeabi_fadd+0xfe>
 8000872:	2300      	movs	r3, #0
 8000874:	e666      	b.n	8000544 <__aeabi_fadd+0x94>
 8000876:	2300      	movs	r3, #0
 8000878:	08d7      	lsrs	r7, r2, #3
 800087a:	e663      	b.n	8000544 <__aeabi_fadd+0x94>
 800087c:	2001      	movs	r0, #1
 800087e:	0172      	lsls	r2, r6, #5
 8000880:	d500      	bpl.n	8000884 <__aeabi_fadd+0x3d4>
 8000882:	e6e7      	b.n	8000654 <__aeabi_fadd+0x1a4>
 8000884:	0031      	movs	r1, r6
 8000886:	2300      	movs	r3, #0
 8000888:	08cf      	lsrs	r7, r1, #3
 800088a:	e65b      	b.n	8000544 <__aeabi_fadd+0x94>
 800088c:	2301      	movs	r3, #1
 800088e:	08c7      	lsrs	r7, r0, #3
 8000890:	e658      	b.n	8000544 <__aeabi_fadd+0x94>
 8000892:	46c0      	nop			@ (mov r8, r8)

08000894 <__aeabi_fdiv>:
 8000894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000896:	4646      	mov	r6, r8
 8000898:	464f      	mov	r7, r9
 800089a:	46d6      	mov	lr, sl
 800089c:	0245      	lsls	r5, r0, #9
 800089e:	b5c0      	push	{r6, r7, lr}
 80008a0:	0fc3      	lsrs	r3, r0, #31
 80008a2:	0047      	lsls	r7, r0, #1
 80008a4:	4698      	mov	r8, r3
 80008a6:	1c0e      	adds	r6, r1, #0
 80008a8:	0a6d      	lsrs	r5, r5, #9
 80008aa:	0e3f      	lsrs	r7, r7, #24
 80008ac:	d05b      	beq.n	8000966 <__aeabi_fdiv+0xd2>
 80008ae:	2fff      	cmp	r7, #255	@ 0xff
 80008b0:	d021      	beq.n	80008f6 <__aeabi_fdiv+0x62>
 80008b2:	2380      	movs	r3, #128	@ 0x80
 80008b4:	00ed      	lsls	r5, r5, #3
 80008b6:	04db      	lsls	r3, r3, #19
 80008b8:	431d      	orrs	r5, r3
 80008ba:	2300      	movs	r3, #0
 80008bc:	4699      	mov	r9, r3
 80008be:	469a      	mov	sl, r3
 80008c0:	3f7f      	subs	r7, #127	@ 0x7f
 80008c2:	0274      	lsls	r4, r6, #9
 80008c4:	0073      	lsls	r3, r6, #1
 80008c6:	0a64      	lsrs	r4, r4, #9
 80008c8:	0e1b      	lsrs	r3, r3, #24
 80008ca:	0ff6      	lsrs	r6, r6, #31
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d020      	beq.n	8000912 <__aeabi_fdiv+0x7e>
 80008d0:	2bff      	cmp	r3, #255	@ 0xff
 80008d2:	d043      	beq.n	800095c <__aeabi_fdiv+0xc8>
 80008d4:	2280      	movs	r2, #128	@ 0x80
 80008d6:	2000      	movs	r0, #0
 80008d8:	00e4      	lsls	r4, r4, #3
 80008da:	04d2      	lsls	r2, r2, #19
 80008dc:	4314      	orrs	r4, r2
 80008de:	3b7f      	subs	r3, #127	@ 0x7f
 80008e0:	4642      	mov	r2, r8
 80008e2:	1aff      	subs	r7, r7, r3
 80008e4:	464b      	mov	r3, r9
 80008e6:	4072      	eors	r2, r6
 80008e8:	2b0f      	cmp	r3, #15
 80008ea:	d900      	bls.n	80008ee <__aeabi_fdiv+0x5a>
 80008ec:	e09d      	b.n	8000a2a <__aeabi_fdiv+0x196>
 80008ee:	4971      	ldr	r1, [pc, #452]	@ (8000ab4 <__aeabi_fdiv+0x220>)
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	58cb      	ldr	r3, [r1, r3]
 80008f4:	469f      	mov	pc, r3
 80008f6:	2d00      	cmp	r5, #0
 80008f8:	d15a      	bne.n	80009b0 <__aeabi_fdiv+0x11c>
 80008fa:	2308      	movs	r3, #8
 80008fc:	4699      	mov	r9, r3
 80008fe:	3b06      	subs	r3, #6
 8000900:	0274      	lsls	r4, r6, #9
 8000902:	469a      	mov	sl, r3
 8000904:	0073      	lsls	r3, r6, #1
 8000906:	27ff      	movs	r7, #255	@ 0xff
 8000908:	0a64      	lsrs	r4, r4, #9
 800090a:	0e1b      	lsrs	r3, r3, #24
 800090c:	0ff6      	lsrs	r6, r6, #31
 800090e:	2b00      	cmp	r3, #0
 8000910:	d1de      	bne.n	80008d0 <__aeabi_fdiv+0x3c>
 8000912:	2c00      	cmp	r4, #0
 8000914:	d13b      	bne.n	800098e <__aeabi_fdiv+0xfa>
 8000916:	2301      	movs	r3, #1
 8000918:	4642      	mov	r2, r8
 800091a:	4649      	mov	r1, r9
 800091c:	4072      	eors	r2, r6
 800091e:	4319      	orrs	r1, r3
 8000920:	290e      	cmp	r1, #14
 8000922:	d818      	bhi.n	8000956 <__aeabi_fdiv+0xc2>
 8000924:	4864      	ldr	r0, [pc, #400]	@ (8000ab8 <__aeabi_fdiv+0x224>)
 8000926:	0089      	lsls	r1, r1, #2
 8000928:	5841      	ldr	r1, [r0, r1]
 800092a:	468f      	mov	pc, r1
 800092c:	4653      	mov	r3, sl
 800092e:	2b02      	cmp	r3, #2
 8000930:	d100      	bne.n	8000934 <__aeabi_fdiv+0xa0>
 8000932:	e0b8      	b.n	8000aa6 <__aeabi_fdiv+0x212>
 8000934:	2b03      	cmp	r3, #3
 8000936:	d06e      	beq.n	8000a16 <__aeabi_fdiv+0x182>
 8000938:	4642      	mov	r2, r8
 800093a:	002c      	movs	r4, r5
 800093c:	2b01      	cmp	r3, #1
 800093e:	d140      	bne.n	80009c2 <__aeabi_fdiv+0x12e>
 8000940:	2000      	movs	r0, #0
 8000942:	2400      	movs	r4, #0
 8000944:	05c0      	lsls	r0, r0, #23
 8000946:	4320      	orrs	r0, r4
 8000948:	07d2      	lsls	r2, r2, #31
 800094a:	4310      	orrs	r0, r2
 800094c:	bce0      	pop	{r5, r6, r7}
 800094e:	46ba      	mov	sl, r7
 8000950:	46b1      	mov	r9, r6
 8000952:	46a8      	mov	r8, r5
 8000954:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000956:	20ff      	movs	r0, #255	@ 0xff
 8000958:	2400      	movs	r4, #0
 800095a:	e7f3      	b.n	8000944 <__aeabi_fdiv+0xb0>
 800095c:	2c00      	cmp	r4, #0
 800095e:	d120      	bne.n	80009a2 <__aeabi_fdiv+0x10e>
 8000960:	2302      	movs	r3, #2
 8000962:	3fff      	subs	r7, #255	@ 0xff
 8000964:	e7d8      	b.n	8000918 <__aeabi_fdiv+0x84>
 8000966:	2d00      	cmp	r5, #0
 8000968:	d105      	bne.n	8000976 <__aeabi_fdiv+0xe2>
 800096a:	2304      	movs	r3, #4
 800096c:	4699      	mov	r9, r3
 800096e:	3b03      	subs	r3, #3
 8000970:	2700      	movs	r7, #0
 8000972:	469a      	mov	sl, r3
 8000974:	e7a5      	b.n	80008c2 <__aeabi_fdiv+0x2e>
 8000976:	0028      	movs	r0, r5
 8000978:	f000 fdce 	bl	8001518 <__clzsi2>
 800097c:	2776      	movs	r7, #118	@ 0x76
 800097e:	1f43      	subs	r3, r0, #5
 8000980:	409d      	lsls	r5, r3
 8000982:	2300      	movs	r3, #0
 8000984:	427f      	negs	r7, r7
 8000986:	4699      	mov	r9, r3
 8000988:	469a      	mov	sl, r3
 800098a:	1a3f      	subs	r7, r7, r0
 800098c:	e799      	b.n	80008c2 <__aeabi_fdiv+0x2e>
 800098e:	0020      	movs	r0, r4
 8000990:	f000 fdc2 	bl	8001518 <__clzsi2>
 8000994:	1f43      	subs	r3, r0, #5
 8000996:	409c      	lsls	r4, r3
 8000998:	2376      	movs	r3, #118	@ 0x76
 800099a:	425b      	negs	r3, r3
 800099c:	1a1b      	subs	r3, r3, r0
 800099e:	2000      	movs	r0, #0
 80009a0:	e79e      	b.n	80008e0 <__aeabi_fdiv+0x4c>
 80009a2:	2303      	movs	r3, #3
 80009a4:	464a      	mov	r2, r9
 80009a6:	431a      	orrs	r2, r3
 80009a8:	4691      	mov	r9, r2
 80009aa:	2003      	movs	r0, #3
 80009ac:	33fc      	adds	r3, #252	@ 0xfc
 80009ae:	e797      	b.n	80008e0 <__aeabi_fdiv+0x4c>
 80009b0:	230c      	movs	r3, #12
 80009b2:	4699      	mov	r9, r3
 80009b4:	3b09      	subs	r3, #9
 80009b6:	27ff      	movs	r7, #255	@ 0xff
 80009b8:	469a      	mov	sl, r3
 80009ba:	e782      	b.n	80008c2 <__aeabi_fdiv+0x2e>
 80009bc:	2803      	cmp	r0, #3
 80009be:	d02c      	beq.n	8000a1a <__aeabi_fdiv+0x186>
 80009c0:	0032      	movs	r2, r6
 80009c2:	0038      	movs	r0, r7
 80009c4:	307f      	adds	r0, #127	@ 0x7f
 80009c6:	2800      	cmp	r0, #0
 80009c8:	dd47      	ble.n	8000a5a <__aeabi_fdiv+0x1c6>
 80009ca:	0763      	lsls	r3, r4, #29
 80009cc:	d004      	beq.n	80009d8 <__aeabi_fdiv+0x144>
 80009ce:	230f      	movs	r3, #15
 80009d0:	4023      	ands	r3, r4
 80009d2:	2b04      	cmp	r3, #4
 80009d4:	d000      	beq.n	80009d8 <__aeabi_fdiv+0x144>
 80009d6:	3404      	adds	r4, #4
 80009d8:	0123      	lsls	r3, r4, #4
 80009da:	d503      	bpl.n	80009e4 <__aeabi_fdiv+0x150>
 80009dc:	0038      	movs	r0, r7
 80009de:	4b37      	ldr	r3, [pc, #220]	@ (8000abc <__aeabi_fdiv+0x228>)
 80009e0:	3080      	adds	r0, #128	@ 0x80
 80009e2:	401c      	ands	r4, r3
 80009e4:	28fe      	cmp	r0, #254	@ 0xfe
 80009e6:	dcb6      	bgt.n	8000956 <__aeabi_fdiv+0xc2>
 80009e8:	01a4      	lsls	r4, r4, #6
 80009ea:	0a64      	lsrs	r4, r4, #9
 80009ec:	b2c0      	uxtb	r0, r0
 80009ee:	e7a9      	b.n	8000944 <__aeabi_fdiv+0xb0>
 80009f0:	2480      	movs	r4, #128	@ 0x80
 80009f2:	2200      	movs	r2, #0
 80009f4:	20ff      	movs	r0, #255	@ 0xff
 80009f6:	03e4      	lsls	r4, r4, #15
 80009f8:	e7a4      	b.n	8000944 <__aeabi_fdiv+0xb0>
 80009fa:	2380      	movs	r3, #128	@ 0x80
 80009fc:	03db      	lsls	r3, r3, #15
 80009fe:	421d      	tst	r5, r3
 8000a00:	d001      	beq.n	8000a06 <__aeabi_fdiv+0x172>
 8000a02:	421c      	tst	r4, r3
 8000a04:	d00b      	beq.n	8000a1e <__aeabi_fdiv+0x18a>
 8000a06:	2480      	movs	r4, #128	@ 0x80
 8000a08:	03e4      	lsls	r4, r4, #15
 8000a0a:	432c      	orrs	r4, r5
 8000a0c:	0264      	lsls	r4, r4, #9
 8000a0e:	4642      	mov	r2, r8
 8000a10:	20ff      	movs	r0, #255	@ 0xff
 8000a12:	0a64      	lsrs	r4, r4, #9
 8000a14:	e796      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000a16:	4646      	mov	r6, r8
 8000a18:	002c      	movs	r4, r5
 8000a1a:	2380      	movs	r3, #128	@ 0x80
 8000a1c:	03db      	lsls	r3, r3, #15
 8000a1e:	431c      	orrs	r4, r3
 8000a20:	0264      	lsls	r4, r4, #9
 8000a22:	0032      	movs	r2, r6
 8000a24:	20ff      	movs	r0, #255	@ 0xff
 8000a26:	0a64      	lsrs	r4, r4, #9
 8000a28:	e78c      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000a2a:	016d      	lsls	r5, r5, #5
 8000a2c:	0160      	lsls	r0, r4, #5
 8000a2e:	4285      	cmp	r5, r0
 8000a30:	d22d      	bcs.n	8000a8e <__aeabi_fdiv+0x1fa>
 8000a32:	231b      	movs	r3, #27
 8000a34:	2400      	movs	r4, #0
 8000a36:	3f01      	subs	r7, #1
 8000a38:	2601      	movs	r6, #1
 8000a3a:	0029      	movs	r1, r5
 8000a3c:	0064      	lsls	r4, r4, #1
 8000a3e:	006d      	lsls	r5, r5, #1
 8000a40:	2900      	cmp	r1, #0
 8000a42:	db01      	blt.n	8000a48 <__aeabi_fdiv+0x1b4>
 8000a44:	4285      	cmp	r5, r0
 8000a46:	d301      	bcc.n	8000a4c <__aeabi_fdiv+0x1b8>
 8000a48:	1a2d      	subs	r5, r5, r0
 8000a4a:	4334      	orrs	r4, r6
 8000a4c:	3b01      	subs	r3, #1
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d1f3      	bne.n	8000a3a <__aeabi_fdiv+0x1a6>
 8000a52:	1e6b      	subs	r3, r5, #1
 8000a54:	419d      	sbcs	r5, r3
 8000a56:	432c      	orrs	r4, r5
 8000a58:	e7b3      	b.n	80009c2 <__aeabi_fdiv+0x12e>
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	1a1b      	subs	r3, r3, r0
 8000a5e:	2b1b      	cmp	r3, #27
 8000a60:	dd00      	ble.n	8000a64 <__aeabi_fdiv+0x1d0>
 8000a62:	e76d      	b.n	8000940 <__aeabi_fdiv+0xac>
 8000a64:	0021      	movs	r1, r4
 8000a66:	379e      	adds	r7, #158	@ 0x9e
 8000a68:	40d9      	lsrs	r1, r3
 8000a6a:	40bc      	lsls	r4, r7
 8000a6c:	000b      	movs	r3, r1
 8000a6e:	1e61      	subs	r1, r4, #1
 8000a70:	418c      	sbcs	r4, r1
 8000a72:	4323      	orrs	r3, r4
 8000a74:	0759      	lsls	r1, r3, #29
 8000a76:	d004      	beq.n	8000a82 <__aeabi_fdiv+0x1ee>
 8000a78:	210f      	movs	r1, #15
 8000a7a:	4019      	ands	r1, r3
 8000a7c:	2904      	cmp	r1, #4
 8000a7e:	d000      	beq.n	8000a82 <__aeabi_fdiv+0x1ee>
 8000a80:	3304      	adds	r3, #4
 8000a82:	0159      	lsls	r1, r3, #5
 8000a84:	d413      	bmi.n	8000aae <__aeabi_fdiv+0x21a>
 8000a86:	019b      	lsls	r3, r3, #6
 8000a88:	2000      	movs	r0, #0
 8000a8a:	0a5c      	lsrs	r4, r3, #9
 8000a8c:	e75a      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000a8e:	231a      	movs	r3, #26
 8000a90:	2401      	movs	r4, #1
 8000a92:	1a2d      	subs	r5, r5, r0
 8000a94:	e7d0      	b.n	8000a38 <__aeabi_fdiv+0x1a4>
 8000a96:	1e98      	subs	r0, r3, #2
 8000a98:	4243      	negs	r3, r0
 8000a9a:	4158      	adcs	r0, r3
 8000a9c:	4240      	negs	r0, r0
 8000a9e:	0032      	movs	r2, r6
 8000aa0:	2400      	movs	r4, #0
 8000aa2:	b2c0      	uxtb	r0, r0
 8000aa4:	e74e      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000aa6:	4642      	mov	r2, r8
 8000aa8:	20ff      	movs	r0, #255	@ 0xff
 8000aaa:	2400      	movs	r4, #0
 8000aac:	e74a      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000aae:	2001      	movs	r0, #1
 8000ab0:	2400      	movs	r4, #0
 8000ab2:	e747      	b.n	8000944 <__aeabi_fdiv+0xb0>
 8000ab4:	08004aa0 	.word	0x08004aa0
 8000ab8:	08004ae0 	.word	0x08004ae0
 8000abc:	f7ffffff 	.word	0xf7ffffff

08000ac0 <__eqsf2>:
 8000ac0:	b570      	push	{r4, r5, r6, lr}
 8000ac2:	0042      	lsls	r2, r0, #1
 8000ac4:	024e      	lsls	r6, r1, #9
 8000ac6:	004c      	lsls	r4, r1, #1
 8000ac8:	0245      	lsls	r5, r0, #9
 8000aca:	0a6d      	lsrs	r5, r5, #9
 8000acc:	0e12      	lsrs	r2, r2, #24
 8000ace:	0fc3      	lsrs	r3, r0, #31
 8000ad0:	0a76      	lsrs	r6, r6, #9
 8000ad2:	0e24      	lsrs	r4, r4, #24
 8000ad4:	0fc9      	lsrs	r1, r1, #31
 8000ad6:	2aff      	cmp	r2, #255	@ 0xff
 8000ad8:	d010      	beq.n	8000afc <__eqsf2+0x3c>
 8000ada:	2cff      	cmp	r4, #255	@ 0xff
 8000adc:	d00c      	beq.n	8000af8 <__eqsf2+0x38>
 8000ade:	2001      	movs	r0, #1
 8000ae0:	42a2      	cmp	r2, r4
 8000ae2:	d10a      	bne.n	8000afa <__eqsf2+0x3a>
 8000ae4:	42b5      	cmp	r5, r6
 8000ae6:	d108      	bne.n	8000afa <__eqsf2+0x3a>
 8000ae8:	428b      	cmp	r3, r1
 8000aea:	d00f      	beq.n	8000b0c <__eqsf2+0x4c>
 8000aec:	2a00      	cmp	r2, #0
 8000aee:	d104      	bne.n	8000afa <__eqsf2+0x3a>
 8000af0:	0028      	movs	r0, r5
 8000af2:	1e43      	subs	r3, r0, #1
 8000af4:	4198      	sbcs	r0, r3
 8000af6:	e000      	b.n	8000afa <__eqsf2+0x3a>
 8000af8:	2001      	movs	r0, #1
 8000afa:	bd70      	pop	{r4, r5, r6, pc}
 8000afc:	2001      	movs	r0, #1
 8000afe:	2cff      	cmp	r4, #255	@ 0xff
 8000b00:	d1fb      	bne.n	8000afa <__eqsf2+0x3a>
 8000b02:	4335      	orrs	r5, r6
 8000b04:	d1f9      	bne.n	8000afa <__eqsf2+0x3a>
 8000b06:	404b      	eors	r3, r1
 8000b08:	0018      	movs	r0, r3
 8000b0a:	e7f6      	b.n	8000afa <__eqsf2+0x3a>
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	e7f4      	b.n	8000afa <__eqsf2+0x3a>

08000b10 <__gesf2>:
 8000b10:	b530      	push	{r4, r5, lr}
 8000b12:	0042      	lsls	r2, r0, #1
 8000b14:	0244      	lsls	r4, r0, #9
 8000b16:	024d      	lsls	r5, r1, #9
 8000b18:	0fc3      	lsrs	r3, r0, #31
 8000b1a:	0048      	lsls	r0, r1, #1
 8000b1c:	0a64      	lsrs	r4, r4, #9
 8000b1e:	0e12      	lsrs	r2, r2, #24
 8000b20:	0a6d      	lsrs	r5, r5, #9
 8000b22:	0e00      	lsrs	r0, r0, #24
 8000b24:	0fc9      	lsrs	r1, r1, #31
 8000b26:	2aff      	cmp	r2, #255	@ 0xff
 8000b28:	d018      	beq.n	8000b5c <__gesf2+0x4c>
 8000b2a:	28ff      	cmp	r0, #255	@ 0xff
 8000b2c:	d00a      	beq.n	8000b44 <__gesf2+0x34>
 8000b2e:	2a00      	cmp	r2, #0
 8000b30:	d11e      	bne.n	8000b70 <__gesf2+0x60>
 8000b32:	2800      	cmp	r0, #0
 8000b34:	d10a      	bne.n	8000b4c <__gesf2+0x3c>
 8000b36:	2d00      	cmp	r5, #0
 8000b38:	d029      	beq.n	8000b8e <__gesf2+0x7e>
 8000b3a:	2c00      	cmp	r4, #0
 8000b3c:	d12d      	bne.n	8000b9a <__gesf2+0x8a>
 8000b3e:	0048      	lsls	r0, r1, #1
 8000b40:	3801      	subs	r0, #1
 8000b42:	bd30      	pop	{r4, r5, pc}
 8000b44:	2d00      	cmp	r5, #0
 8000b46:	d125      	bne.n	8000b94 <__gesf2+0x84>
 8000b48:	2a00      	cmp	r2, #0
 8000b4a:	d101      	bne.n	8000b50 <__gesf2+0x40>
 8000b4c:	2c00      	cmp	r4, #0
 8000b4e:	d0f6      	beq.n	8000b3e <__gesf2+0x2e>
 8000b50:	428b      	cmp	r3, r1
 8000b52:	d019      	beq.n	8000b88 <__gesf2+0x78>
 8000b54:	2001      	movs	r0, #1
 8000b56:	425b      	negs	r3, r3
 8000b58:	4318      	orrs	r0, r3
 8000b5a:	e7f2      	b.n	8000b42 <__gesf2+0x32>
 8000b5c:	2c00      	cmp	r4, #0
 8000b5e:	d119      	bne.n	8000b94 <__gesf2+0x84>
 8000b60:	28ff      	cmp	r0, #255	@ 0xff
 8000b62:	d1f7      	bne.n	8000b54 <__gesf2+0x44>
 8000b64:	2d00      	cmp	r5, #0
 8000b66:	d115      	bne.n	8000b94 <__gesf2+0x84>
 8000b68:	2000      	movs	r0, #0
 8000b6a:	428b      	cmp	r3, r1
 8000b6c:	d1f2      	bne.n	8000b54 <__gesf2+0x44>
 8000b6e:	e7e8      	b.n	8000b42 <__gesf2+0x32>
 8000b70:	2800      	cmp	r0, #0
 8000b72:	d0ef      	beq.n	8000b54 <__gesf2+0x44>
 8000b74:	428b      	cmp	r3, r1
 8000b76:	d1ed      	bne.n	8000b54 <__gesf2+0x44>
 8000b78:	4282      	cmp	r2, r0
 8000b7a:	dceb      	bgt.n	8000b54 <__gesf2+0x44>
 8000b7c:	db04      	blt.n	8000b88 <__gesf2+0x78>
 8000b7e:	42ac      	cmp	r4, r5
 8000b80:	d8e8      	bhi.n	8000b54 <__gesf2+0x44>
 8000b82:	2000      	movs	r0, #0
 8000b84:	42ac      	cmp	r4, r5
 8000b86:	d2dc      	bcs.n	8000b42 <__gesf2+0x32>
 8000b88:	0058      	lsls	r0, r3, #1
 8000b8a:	3801      	subs	r0, #1
 8000b8c:	e7d9      	b.n	8000b42 <__gesf2+0x32>
 8000b8e:	2c00      	cmp	r4, #0
 8000b90:	d0d7      	beq.n	8000b42 <__gesf2+0x32>
 8000b92:	e7df      	b.n	8000b54 <__gesf2+0x44>
 8000b94:	2002      	movs	r0, #2
 8000b96:	4240      	negs	r0, r0
 8000b98:	e7d3      	b.n	8000b42 <__gesf2+0x32>
 8000b9a:	428b      	cmp	r3, r1
 8000b9c:	d1da      	bne.n	8000b54 <__gesf2+0x44>
 8000b9e:	e7ee      	b.n	8000b7e <__gesf2+0x6e>

08000ba0 <__lesf2>:
 8000ba0:	b530      	push	{r4, r5, lr}
 8000ba2:	0042      	lsls	r2, r0, #1
 8000ba4:	0244      	lsls	r4, r0, #9
 8000ba6:	024d      	lsls	r5, r1, #9
 8000ba8:	0fc3      	lsrs	r3, r0, #31
 8000baa:	0048      	lsls	r0, r1, #1
 8000bac:	0a64      	lsrs	r4, r4, #9
 8000bae:	0e12      	lsrs	r2, r2, #24
 8000bb0:	0a6d      	lsrs	r5, r5, #9
 8000bb2:	0e00      	lsrs	r0, r0, #24
 8000bb4:	0fc9      	lsrs	r1, r1, #31
 8000bb6:	2aff      	cmp	r2, #255	@ 0xff
 8000bb8:	d017      	beq.n	8000bea <__lesf2+0x4a>
 8000bba:	28ff      	cmp	r0, #255	@ 0xff
 8000bbc:	d00a      	beq.n	8000bd4 <__lesf2+0x34>
 8000bbe:	2a00      	cmp	r2, #0
 8000bc0:	d11b      	bne.n	8000bfa <__lesf2+0x5a>
 8000bc2:	2800      	cmp	r0, #0
 8000bc4:	d10a      	bne.n	8000bdc <__lesf2+0x3c>
 8000bc6:	2d00      	cmp	r5, #0
 8000bc8:	d01d      	beq.n	8000c06 <__lesf2+0x66>
 8000bca:	2c00      	cmp	r4, #0
 8000bcc:	d12d      	bne.n	8000c2a <__lesf2+0x8a>
 8000bce:	0048      	lsls	r0, r1, #1
 8000bd0:	3801      	subs	r0, #1
 8000bd2:	e011      	b.n	8000bf8 <__lesf2+0x58>
 8000bd4:	2d00      	cmp	r5, #0
 8000bd6:	d10e      	bne.n	8000bf6 <__lesf2+0x56>
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	d101      	bne.n	8000be0 <__lesf2+0x40>
 8000bdc:	2c00      	cmp	r4, #0
 8000bde:	d0f6      	beq.n	8000bce <__lesf2+0x2e>
 8000be0:	428b      	cmp	r3, r1
 8000be2:	d10c      	bne.n	8000bfe <__lesf2+0x5e>
 8000be4:	0058      	lsls	r0, r3, #1
 8000be6:	3801      	subs	r0, #1
 8000be8:	e006      	b.n	8000bf8 <__lesf2+0x58>
 8000bea:	2c00      	cmp	r4, #0
 8000bec:	d103      	bne.n	8000bf6 <__lesf2+0x56>
 8000bee:	28ff      	cmp	r0, #255	@ 0xff
 8000bf0:	d105      	bne.n	8000bfe <__lesf2+0x5e>
 8000bf2:	2d00      	cmp	r5, #0
 8000bf4:	d015      	beq.n	8000c22 <__lesf2+0x82>
 8000bf6:	2002      	movs	r0, #2
 8000bf8:	bd30      	pop	{r4, r5, pc}
 8000bfa:	2800      	cmp	r0, #0
 8000bfc:	d106      	bne.n	8000c0c <__lesf2+0x6c>
 8000bfe:	2001      	movs	r0, #1
 8000c00:	425b      	negs	r3, r3
 8000c02:	4318      	orrs	r0, r3
 8000c04:	e7f8      	b.n	8000bf8 <__lesf2+0x58>
 8000c06:	2c00      	cmp	r4, #0
 8000c08:	d0f6      	beq.n	8000bf8 <__lesf2+0x58>
 8000c0a:	e7f8      	b.n	8000bfe <__lesf2+0x5e>
 8000c0c:	428b      	cmp	r3, r1
 8000c0e:	d1f6      	bne.n	8000bfe <__lesf2+0x5e>
 8000c10:	4282      	cmp	r2, r0
 8000c12:	dcf4      	bgt.n	8000bfe <__lesf2+0x5e>
 8000c14:	dbe6      	blt.n	8000be4 <__lesf2+0x44>
 8000c16:	42ac      	cmp	r4, r5
 8000c18:	d8f1      	bhi.n	8000bfe <__lesf2+0x5e>
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	42ac      	cmp	r4, r5
 8000c1e:	d2eb      	bcs.n	8000bf8 <__lesf2+0x58>
 8000c20:	e7e0      	b.n	8000be4 <__lesf2+0x44>
 8000c22:	2000      	movs	r0, #0
 8000c24:	428b      	cmp	r3, r1
 8000c26:	d1ea      	bne.n	8000bfe <__lesf2+0x5e>
 8000c28:	e7e6      	b.n	8000bf8 <__lesf2+0x58>
 8000c2a:	428b      	cmp	r3, r1
 8000c2c:	d1e7      	bne.n	8000bfe <__lesf2+0x5e>
 8000c2e:	e7f2      	b.n	8000c16 <__lesf2+0x76>

08000c30 <__aeabi_fmul>:
 8000c30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c32:	464f      	mov	r7, r9
 8000c34:	4646      	mov	r6, r8
 8000c36:	46d6      	mov	lr, sl
 8000c38:	0044      	lsls	r4, r0, #1
 8000c3a:	b5c0      	push	{r6, r7, lr}
 8000c3c:	0246      	lsls	r6, r0, #9
 8000c3e:	1c0f      	adds	r7, r1, #0
 8000c40:	0a76      	lsrs	r6, r6, #9
 8000c42:	0e24      	lsrs	r4, r4, #24
 8000c44:	0fc5      	lsrs	r5, r0, #31
 8000c46:	2c00      	cmp	r4, #0
 8000c48:	d100      	bne.n	8000c4c <__aeabi_fmul+0x1c>
 8000c4a:	e0da      	b.n	8000e02 <__aeabi_fmul+0x1d2>
 8000c4c:	2cff      	cmp	r4, #255	@ 0xff
 8000c4e:	d074      	beq.n	8000d3a <__aeabi_fmul+0x10a>
 8000c50:	2380      	movs	r3, #128	@ 0x80
 8000c52:	00f6      	lsls	r6, r6, #3
 8000c54:	04db      	lsls	r3, r3, #19
 8000c56:	431e      	orrs	r6, r3
 8000c58:	2300      	movs	r3, #0
 8000c5a:	4699      	mov	r9, r3
 8000c5c:	469a      	mov	sl, r3
 8000c5e:	3c7f      	subs	r4, #127	@ 0x7f
 8000c60:	027b      	lsls	r3, r7, #9
 8000c62:	0a5b      	lsrs	r3, r3, #9
 8000c64:	4698      	mov	r8, r3
 8000c66:	007b      	lsls	r3, r7, #1
 8000c68:	0e1b      	lsrs	r3, r3, #24
 8000c6a:	0fff      	lsrs	r7, r7, #31
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d074      	beq.n	8000d5a <__aeabi_fmul+0x12a>
 8000c70:	2bff      	cmp	r3, #255	@ 0xff
 8000c72:	d100      	bne.n	8000c76 <__aeabi_fmul+0x46>
 8000c74:	e08e      	b.n	8000d94 <__aeabi_fmul+0x164>
 8000c76:	4642      	mov	r2, r8
 8000c78:	2180      	movs	r1, #128	@ 0x80
 8000c7a:	00d2      	lsls	r2, r2, #3
 8000c7c:	04c9      	lsls	r1, r1, #19
 8000c7e:	4311      	orrs	r1, r2
 8000c80:	3b7f      	subs	r3, #127	@ 0x7f
 8000c82:	002a      	movs	r2, r5
 8000c84:	18e4      	adds	r4, r4, r3
 8000c86:	464b      	mov	r3, r9
 8000c88:	407a      	eors	r2, r7
 8000c8a:	4688      	mov	r8, r1
 8000c8c:	b2d2      	uxtb	r2, r2
 8000c8e:	2b0a      	cmp	r3, #10
 8000c90:	dc75      	bgt.n	8000d7e <__aeabi_fmul+0x14e>
 8000c92:	464b      	mov	r3, r9
 8000c94:	2000      	movs	r0, #0
 8000c96:	2b02      	cmp	r3, #2
 8000c98:	dd0f      	ble.n	8000cba <__aeabi_fmul+0x8a>
 8000c9a:	4649      	mov	r1, r9
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	408b      	lsls	r3, r1
 8000ca0:	21a6      	movs	r1, #166	@ 0xa6
 8000ca2:	00c9      	lsls	r1, r1, #3
 8000ca4:	420b      	tst	r3, r1
 8000ca6:	d169      	bne.n	8000d7c <__aeabi_fmul+0x14c>
 8000ca8:	2190      	movs	r1, #144	@ 0x90
 8000caa:	0089      	lsls	r1, r1, #2
 8000cac:	420b      	tst	r3, r1
 8000cae:	d000      	beq.n	8000cb2 <__aeabi_fmul+0x82>
 8000cb0:	e100      	b.n	8000eb4 <__aeabi_fmul+0x284>
 8000cb2:	2188      	movs	r1, #136	@ 0x88
 8000cb4:	4219      	tst	r1, r3
 8000cb6:	d000      	beq.n	8000cba <__aeabi_fmul+0x8a>
 8000cb8:	e0f5      	b.n	8000ea6 <__aeabi_fmul+0x276>
 8000cba:	4641      	mov	r1, r8
 8000cbc:	0409      	lsls	r1, r1, #16
 8000cbe:	0c09      	lsrs	r1, r1, #16
 8000cc0:	4643      	mov	r3, r8
 8000cc2:	0008      	movs	r0, r1
 8000cc4:	0c35      	lsrs	r5, r6, #16
 8000cc6:	0436      	lsls	r6, r6, #16
 8000cc8:	0c1b      	lsrs	r3, r3, #16
 8000cca:	0c36      	lsrs	r6, r6, #16
 8000ccc:	4370      	muls	r0, r6
 8000cce:	4369      	muls	r1, r5
 8000cd0:	435e      	muls	r6, r3
 8000cd2:	435d      	muls	r5, r3
 8000cd4:	1876      	adds	r6, r6, r1
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	199b      	adds	r3, r3, r6
 8000cda:	4299      	cmp	r1, r3
 8000cdc:	d903      	bls.n	8000ce6 <__aeabi_fmul+0xb6>
 8000cde:	2180      	movs	r1, #128	@ 0x80
 8000ce0:	0249      	lsls	r1, r1, #9
 8000ce2:	468c      	mov	ip, r1
 8000ce4:	4465      	add	r5, ip
 8000ce6:	0400      	lsls	r0, r0, #16
 8000ce8:	0419      	lsls	r1, r3, #16
 8000cea:	0c00      	lsrs	r0, r0, #16
 8000cec:	1809      	adds	r1, r1, r0
 8000cee:	018e      	lsls	r6, r1, #6
 8000cf0:	1e70      	subs	r0, r6, #1
 8000cf2:	4186      	sbcs	r6, r0
 8000cf4:	0c1b      	lsrs	r3, r3, #16
 8000cf6:	0e89      	lsrs	r1, r1, #26
 8000cf8:	195b      	adds	r3, r3, r5
 8000cfa:	430e      	orrs	r6, r1
 8000cfc:	019b      	lsls	r3, r3, #6
 8000cfe:	431e      	orrs	r6, r3
 8000d00:	011b      	lsls	r3, r3, #4
 8000d02:	d46c      	bmi.n	8000dde <__aeabi_fmul+0x1ae>
 8000d04:	0023      	movs	r3, r4
 8000d06:	337f      	adds	r3, #127	@ 0x7f
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	dc00      	bgt.n	8000d0e <__aeabi_fmul+0xde>
 8000d0c:	e0b1      	b.n	8000e72 <__aeabi_fmul+0x242>
 8000d0e:	0015      	movs	r5, r2
 8000d10:	0771      	lsls	r1, r6, #29
 8000d12:	d00b      	beq.n	8000d2c <__aeabi_fmul+0xfc>
 8000d14:	200f      	movs	r0, #15
 8000d16:	0021      	movs	r1, r4
 8000d18:	4030      	ands	r0, r6
 8000d1a:	2804      	cmp	r0, #4
 8000d1c:	d006      	beq.n	8000d2c <__aeabi_fmul+0xfc>
 8000d1e:	3604      	adds	r6, #4
 8000d20:	0132      	lsls	r2, r6, #4
 8000d22:	d503      	bpl.n	8000d2c <__aeabi_fmul+0xfc>
 8000d24:	4b6e      	ldr	r3, [pc, #440]	@ (8000ee0 <__aeabi_fmul+0x2b0>)
 8000d26:	401e      	ands	r6, r3
 8000d28:	000b      	movs	r3, r1
 8000d2a:	3380      	adds	r3, #128	@ 0x80
 8000d2c:	2bfe      	cmp	r3, #254	@ 0xfe
 8000d2e:	dd00      	ble.n	8000d32 <__aeabi_fmul+0x102>
 8000d30:	e0bd      	b.n	8000eae <__aeabi_fmul+0x27e>
 8000d32:	01b2      	lsls	r2, r6, #6
 8000d34:	0a52      	lsrs	r2, r2, #9
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	e048      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000d3a:	2e00      	cmp	r6, #0
 8000d3c:	d000      	beq.n	8000d40 <__aeabi_fmul+0x110>
 8000d3e:	e092      	b.n	8000e66 <__aeabi_fmul+0x236>
 8000d40:	2308      	movs	r3, #8
 8000d42:	4699      	mov	r9, r3
 8000d44:	3b06      	subs	r3, #6
 8000d46:	469a      	mov	sl, r3
 8000d48:	027b      	lsls	r3, r7, #9
 8000d4a:	0a5b      	lsrs	r3, r3, #9
 8000d4c:	4698      	mov	r8, r3
 8000d4e:	007b      	lsls	r3, r7, #1
 8000d50:	24ff      	movs	r4, #255	@ 0xff
 8000d52:	0e1b      	lsrs	r3, r3, #24
 8000d54:	0fff      	lsrs	r7, r7, #31
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d18a      	bne.n	8000c70 <__aeabi_fmul+0x40>
 8000d5a:	4642      	mov	r2, r8
 8000d5c:	2a00      	cmp	r2, #0
 8000d5e:	d164      	bne.n	8000e2a <__aeabi_fmul+0x1fa>
 8000d60:	4649      	mov	r1, r9
 8000d62:	3201      	adds	r2, #1
 8000d64:	4311      	orrs	r1, r2
 8000d66:	4689      	mov	r9, r1
 8000d68:	290a      	cmp	r1, #10
 8000d6a:	dc08      	bgt.n	8000d7e <__aeabi_fmul+0x14e>
 8000d6c:	407d      	eors	r5, r7
 8000d6e:	2001      	movs	r0, #1
 8000d70:	b2ea      	uxtb	r2, r5
 8000d72:	2902      	cmp	r1, #2
 8000d74:	dc91      	bgt.n	8000c9a <__aeabi_fmul+0x6a>
 8000d76:	0015      	movs	r5, r2
 8000d78:	2200      	movs	r2, #0
 8000d7a:	e027      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000d7c:	0015      	movs	r5, r2
 8000d7e:	4653      	mov	r3, sl
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d100      	bne.n	8000d86 <__aeabi_fmul+0x156>
 8000d84:	e093      	b.n	8000eae <__aeabi_fmul+0x27e>
 8000d86:	2b03      	cmp	r3, #3
 8000d88:	d01a      	beq.n	8000dc0 <__aeabi_fmul+0x190>
 8000d8a:	2b01      	cmp	r3, #1
 8000d8c:	d12c      	bne.n	8000de8 <__aeabi_fmul+0x1b8>
 8000d8e:	2300      	movs	r3, #0
 8000d90:	2200      	movs	r2, #0
 8000d92:	e01b      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000d94:	4643      	mov	r3, r8
 8000d96:	34ff      	adds	r4, #255	@ 0xff
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d055      	beq.n	8000e48 <__aeabi_fmul+0x218>
 8000d9c:	2103      	movs	r1, #3
 8000d9e:	464b      	mov	r3, r9
 8000da0:	430b      	orrs	r3, r1
 8000da2:	0019      	movs	r1, r3
 8000da4:	2b0a      	cmp	r3, #10
 8000da6:	dc00      	bgt.n	8000daa <__aeabi_fmul+0x17a>
 8000da8:	e092      	b.n	8000ed0 <__aeabi_fmul+0x2a0>
 8000daa:	2b0f      	cmp	r3, #15
 8000dac:	d000      	beq.n	8000db0 <__aeabi_fmul+0x180>
 8000dae:	e08c      	b.n	8000eca <__aeabi_fmul+0x29a>
 8000db0:	2280      	movs	r2, #128	@ 0x80
 8000db2:	03d2      	lsls	r2, r2, #15
 8000db4:	4216      	tst	r6, r2
 8000db6:	d003      	beq.n	8000dc0 <__aeabi_fmul+0x190>
 8000db8:	4643      	mov	r3, r8
 8000dba:	4213      	tst	r3, r2
 8000dbc:	d100      	bne.n	8000dc0 <__aeabi_fmul+0x190>
 8000dbe:	e07d      	b.n	8000ebc <__aeabi_fmul+0x28c>
 8000dc0:	2280      	movs	r2, #128	@ 0x80
 8000dc2:	03d2      	lsls	r2, r2, #15
 8000dc4:	4332      	orrs	r2, r6
 8000dc6:	0252      	lsls	r2, r2, #9
 8000dc8:	0a52      	lsrs	r2, r2, #9
 8000dca:	23ff      	movs	r3, #255	@ 0xff
 8000dcc:	05d8      	lsls	r0, r3, #23
 8000dce:	07ed      	lsls	r5, r5, #31
 8000dd0:	4310      	orrs	r0, r2
 8000dd2:	4328      	orrs	r0, r5
 8000dd4:	bce0      	pop	{r5, r6, r7}
 8000dd6:	46ba      	mov	sl, r7
 8000dd8:	46b1      	mov	r9, r6
 8000dda:	46a8      	mov	r8, r5
 8000ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dde:	2301      	movs	r3, #1
 8000de0:	0015      	movs	r5, r2
 8000de2:	0871      	lsrs	r1, r6, #1
 8000de4:	401e      	ands	r6, r3
 8000de6:	430e      	orrs	r6, r1
 8000de8:	0023      	movs	r3, r4
 8000dea:	3380      	adds	r3, #128	@ 0x80
 8000dec:	1c61      	adds	r1, r4, #1
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	dd41      	ble.n	8000e76 <__aeabi_fmul+0x246>
 8000df2:	0772      	lsls	r2, r6, #29
 8000df4:	d094      	beq.n	8000d20 <__aeabi_fmul+0xf0>
 8000df6:	220f      	movs	r2, #15
 8000df8:	4032      	ands	r2, r6
 8000dfa:	2a04      	cmp	r2, #4
 8000dfc:	d000      	beq.n	8000e00 <__aeabi_fmul+0x1d0>
 8000dfe:	e78e      	b.n	8000d1e <__aeabi_fmul+0xee>
 8000e00:	e78e      	b.n	8000d20 <__aeabi_fmul+0xf0>
 8000e02:	2e00      	cmp	r6, #0
 8000e04:	d105      	bne.n	8000e12 <__aeabi_fmul+0x1e2>
 8000e06:	2304      	movs	r3, #4
 8000e08:	4699      	mov	r9, r3
 8000e0a:	3b03      	subs	r3, #3
 8000e0c:	2400      	movs	r4, #0
 8000e0e:	469a      	mov	sl, r3
 8000e10:	e726      	b.n	8000c60 <__aeabi_fmul+0x30>
 8000e12:	0030      	movs	r0, r6
 8000e14:	f000 fb80 	bl	8001518 <__clzsi2>
 8000e18:	2476      	movs	r4, #118	@ 0x76
 8000e1a:	1f43      	subs	r3, r0, #5
 8000e1c:	409e      	lsls	r6, r3
 8000e1e:	2300      	movs	r3, #0
 8000e20:	4264      	negs	r4, r4
 8000e22:	4699      	mov	r9, r3
 8000e24:	469a      	mov	sl, r3
 8000e26:	1a24      	subs	r4, r4, r0
 8000e28:	e71a      	b.n	8000c60 <__aeabi_fmul+0x30>
 8000e2a:	4640      	mov	r0, r8
 8000e2c:	f000 fb74 	bl	8001518 <__clzsi2>
 8000e30:	464b      	mov	r3, r9
 8000e32:	1a24      	subs	r4, r4, r0
 8000e34:	3c76      	subs	r4, #118	@ 0x76
 8000e36:	2b0a      	cmp	r3, #10
 8000e38:	dca1      	bgt.n	8000d7e <__aeabi_fmul+0x14e>
 8000e3a:	4643      	mov	r3, r8
 8000e3c:	3805      	subs	r0, #5
 8000e3e:	4083      	lsls	r3, r0
 8000e40:	407d      	eors	r5, r7
 8000e42:	4698      	mov	r8, r3
 8000e44:	b2ea      	uxtb	r2, r5
 8000e46:	e724      	b.n	8000c92 <__aeabi_fmul+0x62>
 8000e48:	464a      	mov	r2, r9
 8000e4a:	3302      	adds	r3, #2
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	002a      	movs	r2, r5
 8000e50:	407a      	eors	r2, r7
 8000e52:	b2d2      	uxtb	r2, r2
 8000e54:	2b0a      	cmp	r3, #10
 8000e56:	dc92      	bgt.n	8000d7e <__aeabi_fmul+0x14e>
 8000e58:	4649      	mov	r1, r9
 8000e5a:	0015      	movs	r5, r2
 8000e5c:	2900      	cmp	r1, #0
 8000e5e:	d026      	beq.n	8000eae <__aeabi_fmul+0x27e>
 8000e60:	4699      	mov	r9, r3
 8000e62:	2002      	movs	r0, #2
 8000e64:	e719      	b.n	8000c9a <__aeabi_fmul+0x6a>
 8000e66:	230c      	movs	r3, #12
 8000e68:	4699      	mov	r9, r3
 8000e6a:	3b09      	subs	r3, #9
 8000e6c:	24ff      	movs	r4, #255	@ 0xff
 8000e6e:	469a      	mov	sl, r3
 8000e70:	e6f6      	b.n	8000c60 <__aeabi_fmul+0x30>
 8000e72:	0015      	movs	r5, r2
 8000e74:	0021      	movs	r1, r4
 8000e76:	2201      	movs	r2, #1
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	2b1b      	cmp	r3, #27
 8000e7c:	dd00      	ble.n	8000e80 <__aeabi_fmul+0x250>
 8000e7e:	e786      	b.n	8000d8e <__aeabi_fmul+0x15e>
 8000e80:	319e      	adds	r1, #158	@ 0x9e
 8000e82:	0032      	movs	r2, r6
 8000e84:	408e      	lsls	r6, r1
 8000e86:	40da      	lsrs	r2, r3
 8000e88:	1e73      	subs	r3, r6, #1
 8000e8a:	419e      	sbcs	r6, r3
 8000e8c:	4332      	orrs	r2, r6
 8000e8e:	0753      	lsls	r3, r2, #29
 8000e90:	d004      	beq.n	8000e9c <__aeabi_fmul+0x26c>
 8000e92:	230f      	movs	r3, #15
 8000e94:	4013      	ands	r3, r2
 8000e96:	2b04      	cmp	r3, #4
 8000e98:	d000      	beq.n	8000e9c <__aeabi_fmul+0x26c>
 8000e9a:	3204      	adds	r2, #4
 8000e9c:	0153      	lsls	r3, r2, #5
 8000e9e:	d510      	bpl.n	8000ec2 <__aeabi_fmul+0x292>
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	e792      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000ea6:	003d      	movs	r5, r7
 8000ea8:	4646      	mov	r6, r8
 8000eaa:	4682      	mov	sl, r0
 8000eac:	e767      	b.n	8000d7e <__aeabi_fmul+0x14e>
 8000eae:	23ff      	movs	r3, #255	@ 0xff
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	e78b      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000eb4:	2280      	movs	r2, #128	@ 0x80
 8000eb6:	2500      	movs	r5, #0
 8000eb8:	03d2      	lsls	r2, r2, #15
 8000eba:	e786      	b.n	8000dca <__aeabi_fmul+0x19a>
 8000ebc:	003d      	movs	r5, r7
 8000ebe:	431a      	orrs	r2, r3
 8000ec0:	e783      	b.n	8000dca <__aeabi_fmul+0x19a>
 8000ec2:	0192      	lsls	r2, r2, #6
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	0a52      	lsrs	r2, r2, #9
 8000ec8:	e780      	b.n	8000dcc <__aeabi_fmul+0x19c>
 8000eca:	003d      	movs	r5, r7
 8000ecc:	4646      	mov	r6, r8
 8000ece:	e777      	b.n	8000dc0 <__aeabi_fmul+0x190>
 8000ed0:	002a      	movs	r2, r5
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	407a      	eors	r2, r7
 8000ed6:	408b      	lsls	r3, r1
 8000ed8:	2003      	movs	r0, #3
 8000eda:	b2d2      	uxtb	r2, r2
 8000edc:	e6e9      	b.n	8000cb2 <__aeabi_fmul+0x82>
 8000ede:	46c0      	nop			@ (mov r8, r8)
 8000ee0:	f7ffffff 	.word	0xf7ffffff

08000ee4 <__aeabi_fsub>:
 8000ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ee6:	4647      	mov	r7, r8
 8000ee8:	46ce      	mov	lr, r9
 8000eea:	0243      	lsls	r3, r0, #9
 8000eec:	b580      	push	{r7, lr}
 8000eee:	0a5f      	lsrs	r7, r3, #9
 8000ef0:	099b      	lsrs	r3, r3, #6
 8000ef2:	0045      	lsls	r5, r0, #1
 8000ef4:	004a      	lsls	r2, r1, #1
 8000ef6:	469c      	mov	ip, r3
 8000ef8:	024b      	lsls	r3, r1, #9
 8000efa:	0fc4      	lsrs	r4, r0, #31
 8000efc:	0fce      	lsrs	r6, r1, #31
 8000efe:	0e2d      	lsrs	r5, r5, #24
 8000f00:	0a58      	lsrs	r0, r3, #9
 8000f02:	0e12      	lsrs	r2, r2, #24
 8000f04:	0999      	lsrs	r1, r3, #6
 8000f06:	2aff      	cmp	r2, #255	@ 0xff
 8000f08:	d06b      	beq.n	8000fe2 <__aeabi_fsub+0xfe>
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	405e      	eors	r6, r3
 8000f0e:	1aab      	subs	r3, r5, r2
 8000f10:	42b4      	cmp	r4, r6
 8000f12:	d04b      	beq.n	8000fac <__aeabi_fsub+0xc8>
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	dc00      	bgt.n	8000f1a <__aeabi_fsub+0x36>
 8000f18:	e0ff      	b.n	800111a <__aeabi_fsub+0x236>
 8000f1a:	2a00      	cmp	r2, #0
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_fsub+0x3c>
 8000f1e:	e088      	b.n	8001032 <__aeabi_fsub+0x14e>
 8000f20:	2dff      	cmp	r5, #255	@ 0xff
 8000f22:	d100      	bne.n	8000f26 <__aeabi_fsub+0x42>
 8000f24:	e0ef      	b.n	8001106 <__aeabi_fsub+0x222>
 8000f26:	2280      	movs	r2, #128	@ 0x80
 8000f28:	04d2      	lsls	r2, r2, #19
 8000f2a:	4311      	orrs	r1, r2
 8000f2c:	2001      	movs	r0, #1
 8000f2e:	2b1b      	cmp	r3, #27
 8000f30:	dc08      	bgt.n	8000f44 <__aeabi_fsub+0x60>
 8000f32:	0008      	movs	r0, r1
 8000f34:	2220      	movs	r2, #32
 8000f36:	40d8      	lsrs	r0, r3
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	4099      	lsls	r1, r3
 8000f3c:	000b      	movs	r3, r1
 8000f3e:	1e5a      	subs	r2, r3, #1
 8000f40:	4193      	sbcs	r3, r2
 8000f42:	4318      	orrs	r0, r3
 8000f44:	4663      	mov	r3, ip
 8000f46:	1a1b      	subs	r3, r3, r0
 8000f48:	469c      	mov	ip, r3
 8000f4a:	4663      	mov	r3, ip
 8000f4c:	015b      	lsls	r3, r3, #5
 8000f4e:	d400      	bmi.n	8000f52 <__aeabi_fsub+0x6e>
 8000f50:	e0cd      	b.n	80010ee <__aeabi_fsub+0x20a>
 8000f52:	4663      	mov	r3, ip
 8000f54:	019f      	lsls	r7, r3, #6
 8000f56:	09bf      	lsrs	r7, r7, #6
 8000f58:	0038      	movs	r0, r7
 8000f5a:	f000 fadd 	bl	8001518 <__clzsi2>
 8000f5e:	003b      	movs	r3, r7
 8000f60:	3805      	subs	r0, #5
 8000f62:	4083      	lsls	r3, r0
 8000f64:	4285      	cmp	r5, r0
 8000f66:	dc00      	bgt.n	8000f6a <__aeabi_fsub+0x86>
 8000f68:	e0a2      	b.n	80010b0 <__aeabi_fsub+0x1cc>
 8000f6a:	4ab7      	ldr	r2, [pc, #732]	@ (8001248 <__aeabi_fsub+0x364>)
 8000f6c:	1a2d      	subs	r5, r5, r0
 8000f6e:	401a      	ands	r2, r3
 8000f70:	4694      	mov	ip, r2
 8000f72:	075a      	lsls	r2, r3, #29
 8000f74:	d100      	bne.n	8000f78 <__aeabi_fsub+0x94>
 8000f76:	e0c3      	b.n	8001100 <__aeabi_fsub+0x21c>
 8000f78:	220f      	movs	r2, #15
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	2b04      	cmp	r3, #4
 8000f7e:	d100      	bne.n	8000f82 <__aeabi_fsub+0x9e>
 8000f80:	e0be      	b.n	8001100 <__aeabi_fsub+0x21c>
 8000f82:	2304      	movs	r3, #4
 8000f84:	4698      	mov	r8, r3
 8000f86:	44c4      	add	ip, r8
 8000f88:	4663      	mov	r3, ip
 8000f8a:	015b      	lsls	r3, r3, #5
 8000f8c:	d400      	bmi.n	8000f90 <__aeabi_fsub+0xac>
 8000f8e:	e0b7      	b.n	8001100 <__aeabi_fsub+0x21c>
 8000f90:	1c68      	adds	r0, r5, #1
 8000f92:	2dfe      	cmp	r5, #254	@ 0xfe
 8000f94:	d000      	beq.n	8000f98 <__aeabi_fsub+0xb4>
 8000f96:	e0a5      	b.n	80010e4 <__aeabi_fsub+0x200>
 8000f98:	20ff      	movs	r0, #255	@ 0xff
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	05c0      	lsls	r0, r0, #23
 8000f9e:	4310      	orrs	r0, r2
 8000fa0:	07e4      	lsls	r4, r4, #31
 8000fa2:	4320      	orrs	r0, r4
 8000fa4:	bcc0      	pop	{r6, r7}
 8000fa6:	46b9      	mov	r9, r7
 8000fa8:	46b0      	mov	r8, r6
 8000faa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	dc00      	bgt.n	8000fb2 <__aeabi_fsub+0xce>
 8000fb0:	e1eb      	b.n	800138a <__aeabi_fsub+0x4a6>
 8000fb2:	2a00      	cmp	r2, #0
 8000fb4:	d046      	beq.n	8001044 <__aeabi_fsub+0x160>
 8000fb6:	2dff      	cmp	r5, #255	@ 0xff
 8000fb8:	d100      	bne.n	8000fbc <__aeabi_fsub+0xd8>
 8000fba:	e0a4      	b.n	8001106 <__aeabi_fsub+0x222>
 8000fbc:	2280      	movs	r2, #128	@ 0x80
 8000fbe:	04d2      	lsls	r2, r2, #19
 8000fc0:	4311      	orrs	r1, r2
 8000fc2:	2b1b      	cmp	r3, #27
 8000fc4:	dc00      	bgt.n	8000fc8 <__aeabi_fsub+0xe4>
 8000fc6:	e0fb      	b.n	80011c0 <__aeabi_fsub+0x2dc>
 8000fc8:	2305      	movs	r3, #5
 8000fca:	4698      	mov	r8, r3
 8000fcc:	002b      	movs	r3, r5
 8000fce:	44c4      	add	ip, r8
 8000fd0:	4662      	mov	r2, ip
 8000fd2:	08d7      	lsrs	r7, r2, #3
 8000fd4:	2bff      	cmp	r3, #255	@ 0xff
 8000fd6:	d100      	bne.n	8000fda <__aeabi_fsub+0xf6>
 8000fd8:	e095      	b.n	8001106 <__aeabi_fsub+0x222>
 8000fda:	027a      	lsls	r2, r7, #9
 8000fdc:	0a52      	lsrs	r2, r2, #9
 8000fde:	b2d8      	uxtb	r0, r3
 8000fe0:	e7dc      	b.n	8000f9c <__aeabi_fsub+0xb8>
 8000fe2:	002b      	movs	r3, r5
 8000fe4:	3bff      	subs	r3, #255	@ 0xff
 8000fe6:	4699      	mov	r9, r3
 8000fe8:	2900      	cmp	r1, #0
 8000fea:	d118      	bne.n	800101e <__aeabi_fsub+0x13a>
 8000fec:	2301      	movs	r3, #1
 8000fee:	405e      	eors	r6, r3
 8000ff0:	42b4      	cmp	r4, r6
 8000ff2:	d100      	bne.n	8000ff6 <__aeabi_fsub+0x112>
 8000ff4:	e0ca      	b.n	800118c <__aeabi_fsub+0x2a8>
 8000ff6:	464b      	mov	r3, r9
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d02d      	beq.n	8001058 <__aeabi_fsub+0x174>
 8000ffc:	2d00      	cmp	r5, #0
 8000ffe:	d000      	beq.n	8001002 <__aeabi_fsub+0x11e>
 8001000:	e13c      	b.n	800127c <__aeabi_fsub+0x398>
 8001002:	23ff      	movs	r3, #255	@ 0xff
 8001004:	4664      	mov	r4, ip
 8001006:	2c00      	cmp	r4, #0
 8001008:	d100      	bne.n	800100c <__aeabi_fsub+0x128>
 800100a:	e15f      	b.n	80012cc <__aeabi_fsub+0x3e8>
 800100c:	1e5d      	subs	r5, r3, #1
 800100e:	2b01      	cmp	r3, #1
 8001010:	d100      	bne.n	8001014 <__aeabi_fsub+0x130>
 8001012:	e174      	b.n	80012fe <__aeabi_fsub+0x41a>
 8001014:	0034      	movs	r4, r6
 8001016:	2bff      	cmp	r3, #255	@ 0xff
 8001018:	d074      	beq.n	8001104 <__aeabi_fsub+0x220>
 800101a:	002b      	movs	r3, r5
 800101c:	e103      	b.n	8001226 <__aeabi_fsub+0x342>
 800101e:	42b4      	cmp	r4, r6
 8001020:	d100      	bne.n	8001024 <__aeabi_fsub+0x140>
 8001022:	e09c      	b.n	800115e <__aeabi_fsub+0x27a>
 8001024:	2b00      	cmp	r3, #0
 8001026:	d017      	beq.n	8001058 <__aeabi_fsub+0x174>
 8001028:	2d00      	cmp	r5, #0
 800102a:	d0ea      	beq.n	8001002 <__aeabi_fsub+0x11e>
 800102c:	0007      	movs	r7, r0
 800102e:	0034      	movs	r4, r6
 8001030:	e06c      	b.n	800110c <__aeabi_fsub+0x228>
 8001032:	2900      	cmp	r1, #0
 8001034:	d0cc      	beq.n	8000fd0 <__aeabi_fsub+0xec>
 8001036:	1e5a      	subs	r2, r3, #1
 8001038:	2b01      	cmp	r3, #1
 800103a:	d02b      	beq.n	8001094 <__aeabi_fsub+0x1b0>
 800103c:	2bff      	cmp	r3, #255	@ 0xff
 800103e:	d062      	beq.n	8001106 <__aeabi_fsub+0x222>
 8001040:	0013      	movs	r3, r2
 8001042:	e773      	b.n	8000f2c <__aeabi_fsub+0x48>
 8001044:	2900      	cmp	r1, #0
 8001046:	d0c3      	beq.n	8000fd0 <__aeabi_fsub+0xec>
 8001048:	1e5a      	subs	r2, r3, #1
 800104a:	2b01      	cmp	r3, #1
 800104c:	d100      	bne.n	8001050 <__aeabi_fsub+0x16c>
 800104e:	e11e      	b.n	800128e <__aeabi_fsub+0x3aa>
 8001050:	2bff      	cmp	r3, #255	@ 0xff
 8001052:	d058      	beq.n	8001106 <__aeabi_fsub+0x222>
 8001054:	0013      	movs	r3, r2
 8001056:	e7b4      	b.n	8000fc2 <__aeabi_fsub+0xde>
 8001058:	22fe      	movs	r2, #254	@ 0xfe
 800105a:	1c6b      	adds	r3, r5, #1
 800105c:	421a      	tst	r2, r3
 800105e:	d10d      	bne.n	800107c <__aeabi_fsub+0x198>
 8001060:	2d00      	cmp	r5, #0
 8001062:	d060      	beq.n	8001126 <__aeabi_fsub+0x242>
 8001064:	4663      	mov	r3, ip
 8001066:	2b00      	cmp	r3, #0
 8001068:	d000      	beq.n	800106c <__aeabi_fsub+0x188>
 800106a:	e120      	b.n	80012ae <__aeabi_fsub+0x3ca>
 800106c:	2900      	cmp	r1, #0
 800106e:	d000      	beq.n	8001072 <__aeabi_fsub+0x18e>
 8001070:	e128      	b.n	80012c4 <__aeabi_fsub+0x3e0>
 8001072:	2280      	movs	r2, #128	@ 0x80
 8001074:	2400      	movs	r4, #0
 8001076:	20ff      	movs	r0, #255	@ 0xff
 8001078:	03d2      	lsls	r2, r2, #15
 800107a:	e78f      	b.n	8000f9c <__aeabi_fsub+0xb8>
 800107c:	4663      	mov	r3, ip
 800107e:	1a5f      	subs	r7, r3, r1
 8001080:	017b      	lsls	r3, r7, #5
 8001082:	d500      	bpl.n	8001086 <__aeabi_fsub+0x1a2>
 8001084:	e0fe      	b.n	8001284 <__aeabi_fsub+0x3a0>
 8001086:	2f00      	cmp	r7, #0
 8001088:	d000      	beq.n	800108c <__aeabi_fsub+0x1a8>
 800108a:	e765      	b.n	8000f58 <__aeabi_fsub+0x74>
 800108c:	2400      	movs	r4, #0
 800108e:	2000      	movs	r0, #0
 8001090:	2200      	movs	r2, #0
 8001092:	e783      	b.n	8000f9c <__aeabi_fsub+0xb8>
 8001094:	4663      	mov	r3, ip
 8001096:	1a59      	subs	r1, r3, r1
 8001098:	014b      	lsls	r3, r1, #5
 800109a:	d400      	bmi.n	800109e <__aeabi_fsub+0x1ba>
 800109c:	e119      	b.n	80012d2 <__aeabi_fsub+0x3ee>
 800109e:	018f      	lsls	r7, r1, #6
 80010a0:	09bf      	lsrs	r7, r7, #6
 80010a2:	0038      	movs	r0, r7
 80010a4:	f000 fa38 	bl	8001518 <__clzsi2>
 80010a8:	003b      	movs	r3, r7
 80010aa:	3805      	subs	r0, #5
 80010ac:	4083      	lsls	r3, r0
 80010ae:	2501      	movs	r5, #1
 80010b0:	2220      	movs	r2, #32
 80010b2:	1b40      	subs	r0, r0, r5
 80010b4:	3001      	adds	r0, #1
 80010b6:	1a12      	subs	r2, r2, r0
 80010b8:	0019      	movs	r1, r3
 80010ba:	4093      	lsls	r3, r2
 80010bc:	40c1      	lsrs	r1, r0
 80010be:	1e5a      	subs	r2, r3, #1
 80010c0:	4193      	sbcs	r3, r2
 80010c2:	4319      	orrs	r1, r3
 80010c4:	468c      	mov	ip, r1
 80010c6:	1e0b      	subs	r3, r1, #0
 80010c8:	d0e1      	beq.n	800108e <__aeabi_fsub+0x1aa>
 80010ca:	075b      	lsls	r3, r3, #29
 80010cc:	d100      	bne.n	80010d0 <__aeabi_fsub+0x1ec>
 80010ce:	e152      	b.n	8001376 <__aeabi_fsub+0x492>
 80010d0:	230f      	movs	r3, #15
 80010d2:	2500      	movs	r5, #0
 80010d4:	400b      	ands	r3, r1
 80010d6:	2b04      	cmp	r3, #4
 80010d8:	d000      	beq.n	80010dc <__aeabi_fsub+0x1f8>
 80010da:	e752      	b.n	8000f82 <__aeabi_fsub+0x9e>
 80010dc:	2001      	movs	r0, #1
 80010de:	014a      	lsls	r2, r1, #5
 80010e0:	d400      	bmi.n	80010e4 <__aeabi_fsub+0x200>
 80010e2:	e092      	b.n	800120a <__aeabi_fsub+0x326>
 80010e4:	b2c0      	uxtb	r0, r0
 80010e6:	4663      	mov	r3, ip
 80010e8:	019a      	lsls	r2, r3, #6
 80010ea:	0a52      	lsrs	r2, r2, #9
 80010ec:	e756      	b.n	8000f9c <__aeabi_fsub+0xb8>
 80010ee:	4663      	mov	r3, ip
 80010f0:	075b      	lsls	r3, r3, #29
 80010f2:	d005      	beq.n	8001100 <__aeabi_fsub+0x21c>
 80010f4:	230f      	movs	r3, #15
 80010f6:	4662      	mov	r2, ip
 80010f8:	4013      	ands	r3, r2
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d000      	beq.n	8001100 <__aeabi_fsub+0x21c>
 80010fe:	e740      	b.n	8000f82 <__aeabi_fsub+0x9e>
 8001100:	002b      	movs	r3, r5
 8001102:	e765      	b.n	8000fd0 <__aeabi_fsub+0xec>
 8001104:	0007      	movs	r7, r0
 8001106:	2f00      	cmp	r7, #0
 8001108:	d100      	bne.n	800110c <__aeabi_fsub+0x228>
 800110a:	e745      	b.n	8000f98 <__aeabi_fsub+0xb4>
 800110c:	2280      	movs	r2, #128	@ 0x80
 800110e:	03d2      	lsls	r2, r2, #15
 8001110:	433a      	orrs	r2, r7
 8001112:	0252      	lsls	r2, r2, #9
 8001114:	20ff      	movs	r0, #255	@ 0xff
 8001116:	0a52      	lsrs	r2, r2, #9
 8001118:	e740      	b.n	8000f9c <__aeabi_fsub+0xb8>
 800111a:	2b00      	cmp	r3, #0
 800111c:	d179      	bne.n	8001212 <__aeabi_fsub+0x32e>
 800111e:	22fe      	movs	r2, #254	@ 0xfe
 8001120:	1c6b      	adds	r3, r5, #1
 8001122:	421a      	tst	r2, r3
 8001124:	d1aa      	bne.n	800107c <__aeabi_fsub+0x198>
 8001126:	4663      	mov	r3, ip
 8001128:	2b00      	cmp	r3, #0
 800112a:	d100      	bne.n	800112e <__aeabi_fsub+0x24a>
 800112c:	e0f5      	b.n	800131a <__aeabi_fsub+0x436>
 800112e:	2900      	cmp	r1, #0
 8001130:	d100      	bne.n	8001134 <__aeabi_fsub+0x250>
 8001132:	e0d1      	b.n	80012d8 <__aeabi_fsub+0x3f4>
 8001134:	1a5f      	subs	r7, r3, r1
 8001136:	2380      	movs	r3, #128	@ 0x80
 8001138:	04db      	lsls	r3, r3, #19
 800113a:	421f      	tst	r7, r3
 800113c:	d100      	bne.n	8001140 <__aeabi_fsub+0x25c>
 800113e:	e10e      	b.n	800135e <__aeabi_fsub+0x47a>
 8001140:	4662      	mov	r2, ip
 8001142:	2401      	movs	r4, #1
 8001144:	1a8a      	subs	r2, r1, r2
 8001146:	4694      	mov	ip, r2
 8001148:	2000      	movs	r0, #0
 800114a:	4034      	ands	r4, r6
 800114c:	2a00      	cmp	r2, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_fsub+0x26e>
 8001150:	e724      	b.n	8000f9c <__aeabi_fsub+0xb8>
 8001152:	2001      	movs	r0, #1
 8001154:	421a      	tst	r2, r3
 8001156:	d1c6      	bne.n	80010e6 <__aeabi_fsub+0x202>
 8001158:	2300      	movs	r3, #0
 800115a:	08d7      	lsrs	r7, r2, #3
 800115c:	e73d      	b.n	8000fda <__aeabi_fsub+0xf6>
 800115e:	2b00      	cmp	r3, #0
 8001160:	d017      	beq.n	8001192 <__aeabi_fsub+0x2ae>
 8001162:	2d00      	cmp	r5, #0
 8001164:	d000      	beq.n	8001168 <__aeabi_fsub+0x284>
 8001166:	e0af      	b.n	80012c8 <__aeabi_fsub+0x3e4>
 8001168:	23ff      	movs	r3, #255	@ 0xff
 800116a:	4665      	mov	r5, ip
 800116c:	2d00      	cmp	r5, #0
 800116e:	d100      	bne.n	8001172 <__aeabi_fsub+0x28e>
 8001170:	e0ad      	b.n	80012ce <__aeabi_fsub+0x3ea>
 8001172:	1e5e      	subs	r6, r3, #1
 8001174:	2b01      	cmp	r3, #1
 8001176:	d100      	bne.n	800117a <__aeabi_fsub+0x296>
 8001178:	e089      	b.n	800128e <__aeabi_fsub+0x3aa>
 800117a:	2bff      	cmp	r3, #255	@ 0xff
 800117c:	d0c2      	beq.n	8001104 <__aeabi_fsub+0x220>
 800117e:	2e1b      	cmp	r6, #27
 8001180:	dc00      	bgt.n	8001184 <__aeabi_fsub+0x2a0>
 8001182:	e0ab      	b.n	80012dc <__aeabi_fsub+0x3f8>
 8001184:	1d4b      	adds	r3, r1, #5
 8001186:	469c      	mov	ip, r3
 8001188:	0013      	movs	r3, r2
 800118a:	e721      	b.n	8000fd0 <__aeabi_fsub+0xec>
 800118c:	464b      	mov	r3, r9
 800118e:	2b00      	cmp	r3, #0
 8001190:	d170      	bne.n	8001274 <__aeabi_fsub+0x390>
 8001192:	22fe      	movs	r2, #254	@ 0xfe
 8001194:	1c6b      	adds	r3, r5, #1
 8001196:	421a      	tst	r2, r3
 8001198:	d15e      	bne.n	8001258 <__aeabi_fsub+0x374>
 800119a:	2d00      	cmp	r5, #0
 800119c:	d000      	beq.n	80011a0 <__aeabi_fsub+0x2bc>
 800119e:	e0c3      	b.n	8001328 <__aeabi_fsub+0x444>
 80011a0:	4663      	mov	r3, ip
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d100      	bne.n	80011a8 <__aeabi_fsub+0x2c4>
 80011a6:	e0d0      	b.n	800134a <__aeabi_fsub+0x466>
 80011a8:	2900      	cmp	r1, #0
 80011aa:	d100      	bne.n	80011ae <__aeabi_fsub+0x2ca>
 80011ac:	e094      	b.n	80012d8 <__aeabi_fsub+0x3f4>
 80011ae:	000a      	movs	r2, r1
 80011b0:	4462      	add	r2, ip
 80011b2:	0153      	lsls	r3, r2, #5
 80011b4:	d400      	bmi.n	80011b8 <__aeabi_fsub+0x2d4>
 80011b6:	e0d8      	b.n	800136a <__aeabi_fsub+0x486>
 80011b8:	0192      	lsls	r2, r2, #6
 80011ba:	2001      	movs	r0, #1
 80011bc:	0a52      	lsrs	r2, r2, #9
 80011be:	e6ed      	b.n	8000f9c <__aeabi_fsub+0xb8>
 80011c0:	0008      	movs	r0, r1
 80011c2:	2220      	movs	r2, #32
 80011c4:	40d8      	lsrs	r0, r3
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	4099      	lsls	r1, r3
 80011ca:	000b      	movs	r3, r1
 80011cc:	1e5a      	subs	r2, r3, #1
 80011ce:	4193      	sbcs	r3, r2
 80011d0:	4303      	orrs	r3, r0
 80011d2:	449c      	add	ip, r3
 80011d4:	4663      	mov	r3, ip
 80011d6:	015b      	lsls	r3, r3, #5
 80011d8:	d589      	bpl.n	80010ee <__aeabi_fsub+0x20a>
 80011da:	3501      	adds	r5, #1
 80011dc:	2dff      	cmp	r5, #255	@ 0xff
 80011de:	d100      	bne.n	80011e2 <__aeabi_fsub+0x2fe>
 80011e0:	e6da      	b.n	8000f98 <__aeabi_fsub+0xb4>
 80011e2:	4662      	mov	r2, ip
 80011e4:	2301      	movs	r3, #1
 80011e6:	4919      	ldr	r1, [pc, #100]	@ (800124c <__aeabi_fsub+0x368>)
 80011e8:	4013      	ands	r3, r2
 80011ea:	0852      	lsrs	r2, r2, #1
 80011ec:	400a      	ands	r2, r1
 80011ee:	431a      	orrs	r2, r3
 80011f0:	0013      	movs	r3, r2
 80011f2:	4694      	mov	ip, r2
 80011f4:	075b      	lsls	r3, r3, #29
 80011f6:	d004      	beq.n	8001202 <__aeabi_fsub+0x31e>
 80011f8:	230f      	movs	r3, #15
 80011fa:	4013      	ands	r3, r2
 80011fc:	2b04      	cmp	r3, #4
 80011fe:	d000      	beq.n	8001202 <__aeabi_fsub+0x31e>
 8001200:	e6bf      	b.n	8000f82 <__aeabi_fsub+0x9e>
 8001202:	4663      	mov	r3, ip
 8001204:	015b      	lsls	r3, r3, #5
 8001206:	d500      	bpl.n	800120a <__aeabi_fsub+0x326>
 8001208:	e6c2      	b.n	8000f90 <__aeabi_fsub+0xac>
 800120a:	4663      	mov	r3, ip
 800120c:	08df      	lsrs	r7, r3, #3
 800120e:	002b      	movs	r3, r5
 8001210:	e6e3      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001212:	1b53      	subs	r3, r2, r5
 8001214:	2d00      	cmp	r5, #0
 8001216:	d100      	bne.n	800121a <__aeabi_fsub+0x336>
 8001218:	e6f4      	b.n	8001004 <__aeabi_fsub+0x120>
 800121a:	2080      	movs	r0, #128	@ 0x80
 800121c:	4664      	mov	r4, ip
 800121e:	04c0      	lsls	r0, r0, #19
 8001220:	4304      	orrs	r4, r0
 8001222:	46a4      	mov	ip, r4
 8001224:	0034      	movs	r4, r6
 8001226:	2001      	movs	r0, #1
 8001228:	2b1b      	cmp	r3, #27
 800122a:	dc09      	bgt.n	8001240 <__aeabi_fsub+0x35c>
 800122c:	2520      	movs	r5, #32
 800122e:	4660      	mov	r0, ip
 8001230:	40d8      	lsrs	r0, r3
 8001232:	1aeb      	subs	r3, r5, r3
 8001234:	4665      	mov	r5, ip
 8001236:	409d      	lsls	r5, r3
 8001238:	002b      	movs	r3, r5
 800123a:	1e5d      	subs	r5, r3, #1
 800123c:	41ab      	sbcs	r3, r5
 800123e:	4318      	orrs	r0, r3
 8001240:	1a0b      	subs	r3, r1, r0
 8001242:	469c      	mov	ip, r3
 8001244:	0015      	movs	r5, r2
 8001246:	e680      	b.n	8000f4a <__aeabi_fsub+0x66>
 8001248:	fbffffff 	.word	0xfbffffff
 800124c:	7dffffff 	.word	0x7dffffff
 8001250:	22fe      	movs	r2, #254	@ 0xfe
 8001252:	1c6b      	adds	r3, r5, #1
 8001254:	4213      	tst	r3, r2
 8001256:	d0a3      	beq.n	80011a0 <__aeabi_fsub+0x2bc>
 8001258:	2bff      	cmp	r3, #255	@ 0xff
 800125a:	d100      	bne.n	800125e <__aeabi_fsub+0x37a>
 800125c:	e69c      	b.n	8000f98 <__aeabi_fsub+0xb4>
 800125e:	4461      	add	r1, ip
 8001260:	0849      	lsrs	r1, r1, #1
 8001262:	074a      	lsls	r2, r1, #29
 8001264:	d049      	beq.n	80012fa <__aeabi_fsub+0x416>
 8001266:	220f      	movs	r2, #15
 8001268:	400a      	ands	r2, r1
 800126a:	2a04      	cmp	r2, #4
 800126c:	d045      	beq.n	80012fa <__aeabi_fsub+0x416>
 800126e:	1d0a      	adds	r2, r1, #4
 8001270:	4694      	mov	ip, r2
 8001272:	e6ad      	b.n	8000fd0 <__aeabi_fsub+0xec>
 8001274:	2d00      	cmp	r5, #0
 8001276:	d100      	bne.n	800127a <__aeabi_fsub+0x396>
 8001278:	e776      	b.n	8001168 <__aeabi_fsub+0x284>
 800127a:	e68d      	b.n	8000f98 <__aeabi_fsub+0xb4>
 800127c:	0034      	movs	r4, r6
 800127e:	20ff      	movs	r0, #255	@ 0xff
 8001280:	2200      	movs	r2, #0
 8001282:	e68b      	b.n	8000f9c <__aeabi_fsub+0xb8>
 8001284:	4663      	mov	r3, ip
 8001286:	2401      	movs	r4, #1
 8001288:	1acf      	subs	r7, r1, r3
 800128a:	4034      	ands	r4, r6
 800128c:	e664      	b.n	8000f58 <__aeabi_fsub+0x74>
 800128e:	4461      	add	r1, ip
 8001290:	014b      	lsls	r3, r1, #5
 8001292:	d56d      	bpl.n	8001370 <__aeabi_fsub+0x48c>
 8001294:	0848      	lsrs	r0, r1, #1
 8001296:	4944      	ldr	r1, [pc, #272]	@ (80013a8 <__aeabi_fsub+0x4c4>)
 8001298:	4001      	ands	r1, r0
 800129a:	0743      	lsls	r3, r0, #29
 800129c:	d02c      	beq.n	80012f8 <__aeabi_fsub+0x414>
 800129e:	230f      	movs	r3, #15
 80012a0:	4003      	ands	r3, r0
 80012a2:	2b04      	cmp	r3, #4
 80012a4:	d028      	beq.n	80012f8 <__aeabi_fsub+0x414>
 80012a6:	1d0b      	adds	r3, r1, #4
 80012a8:	469c      	mov	ip, r3
 80012aa:	2302      	movs	r3, #2
 80012ac:	e690      	b.n	8000fd0 <__aeabi_fsub+0xec>
 80012ae:	2900      	cmp	r1, #0
 80012b0:	d100      	bne.n	80012b4 <__aeabi_fsub+0x3d0>
 80012b2:	e72b      	b.n	800110c <__aeabi_fsub+0x228>
 80012b4:	2380      	movs	r3, #128	@ 0x80
 80012b6:	03db      	lsls	r3, r3, #15
 80012b8:	429f      	cmp	r7, r3
 80012ba:	d200      	bcs.n	80012be <__aeabi_fsub+0x3da>
 80012bc:	e726      	b.n	800110c <__aeabi_fsub+0x228>
 80012be:	4298      	cmp	r0, r3
 80012c0:	d300      	bcc.n	80012c4 <__aeabi_fsub+0x3e0>
 80012c2:	e723      	b.n	800110c <__aeabi_fsub+0x228>
 80012c4:	2401      	movs	r4, #1
 80012c6:	4034      	ands	r4, r6
 80012c8:	0007      	movs	r7, r0
 80012ca:	e71f      	b.n	800110c <__aeabi_fsub+0x228>
 80012cc:	0034      	movs	r4, r6
 80012ce:	468c      	mov	ip, r1
 80012d0:	e67e      	b.n	8000fd0 <__aeabi_fsub+0xec>
 80012d2:	2301      	movs	r3, #1
 80012d4:	08cf      	lsrs	r7, r1, #3
 80012d6:	e680      	b.n	8000fda <__aeabi_fsub+0xf6>
 80012d8:	2300      	movs	r3, #0
 80012da:	e67e      	b.n	8000fda <__aeabi_fsub+0xf6>
 80012dc:	2020      	movs	r0, #32
 80012de:	4665      	mov	r5, ip
 80012e0:	1b80      	subs	r0, r0, r6
 80012e2:	4085      	lsls	r5, r0
 80012e4:	4663      	mov	r3, ip
 80012e6:	0028      	movs	r0, r5
 80012e8:	40f3      	lsrs	r3, r6
 80012ea:	1e45      	subs	r5, r0, #1
 80012ec:	41a8      	sbcs	r0, r5
 80012ee:	4303      	orrs	r3, r0
 80012f0:	469c      	mov	ip, r3
 80012f2:	0015      	movs	r5, r2
 80012f4:	448c      	add	ip, r1
 80012f6:	e76d      	b.n	80011d4 <__aeabi_fsub+0x2f0>
 80012f8:	2302      	movs	r3, #2
 80012fa:	08cf      	lsrs	r7, r1, #3
 80012fc:	e66d      	b.n	8000fda <__aeabi_fsub+0xf6>
 80012fe:	1b0f      	subs	r7, r1, r4
 8001300:	017b      	lsls	r3, r7, #5
 8001302:	d528      	bpl.n	8001356 <__aeabi_fsub+0x472>
 8001304:	01bf      	lsls	r7, r7, #6
 8001306:	09bf      	lsrs	r7, r7, #6
 8001308:	0038      	movs	r0, r7
 800130a:	f000 f905 	bl	8001518 <__clzsi2>
 800130e:	003b      	movs	r3, r7
 8001310:	3805      	subs	r0, #5
 8001312:	4083      	lsls	r3, r0
 8001314:	0034      	movs	r4, r6
 8001316:	2501      	movs	r5, #1
 8001318:	e6ca      	b.n	80010b0 <__aeabi_fsub+0x1cc>
 800131a:	2900      	cmp	r1, #0
 800131c:	d100      	bne.n	8001320 <__aeabi_fsub+0x43c>
 800131e:	e6b5      	b.n	800108c <__aeabi_fsub+0x1a8>
 8001320:	2401      	movs	r4, #1
 8001322:	0007      	movs	r7, r0
 8001324:	4034      	ands	r4, r6
 8001326:	e658      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001328:	4663      	mov	r3, ip
 800132a:	2b00      	cmp	r3, #0
 800132c:	d100      	bne.n	8001330 <__aeabi_fsub+0x44c>
 800132e:	e6e9      	b.n	8001104 <__aeabi_fsub+0x220>
 8001330:	2900      	cmp	r1, #0
 8001332:	d100      	bne.n	8001336 <__aeabi_fsub+0x452>
 8001334:	e6ea      	b.n	800110c <__aeabi_fsub+0x228>
 8001336:	2380      	movs	r3, #128	@ 0x80
 8001338:	03db      	lsls	r3, r3, #15
 800133a:	429f      	cmp	r7, r3
 800133c:	d200      	bcs.n	8001340 <__aeabi_fsub+0x45c>
 800133e:	e6e5      	b.n	800110c <__aeabi_fsub+0x228>
 8001340:	4298      	cmp	r0, r3
 8001342:	d300      	bcc.n	8001346 <__aeabi_fsub+0x462>
 8001344:	e6e2      	b.n	800110c <__aeabi_fsub+0x228>
 8001346:	0007      	movs	r7, r0
 8001348:	e6e0      	b.n	800110c <__aeabi_fsub+0x228>
 800134a:	2900      	cmp	r1, #0
 800134c:	d100      	bne.n	8001350 <__aeabi_fsub+0x46c>
 800134e:	e69e      	b.n	800108e <__aeabi_fsub+0x1aa>
 8001350:	2300      	movs	r3, #0
 8001352:	08cf      	lsrs	r7, r1, #3
 8001354:	e641      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001356:	0034      	movs	r4, r6
 8001358:	2301      	movs	r3, #1
 800135a:	08ff      	lsrs	r7, r7, #3
 800135c:	e63d      	b.n	8000fda <__aeabi_fsub+0xf6>
 800135e:	2f00      	cmp	r7, #0
 8001360:	d100      	bne.n	8001364 <__aeabi_fsub+0x480>
 8001362:	e693      	b.n	800108c <__aeabi_fsub+0x1a8>
 8001364:	2300      	movs	r3, #0
 8001366:	08ff      	lsrs	r7, r7, #3
 8001368:	e637      	b.n	8000fda <__aeabi_fsub+0xf6>
 800136a:	2300      	movs	r3, #0
 800136c:	08d7      	lsrs	r7, r2, #3
 800136e:	e634      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001370:	2301      	movs	r3, #1
 8001372:	08cf      	lsrs	r7, r1, #3
 8001374:	e631      	b.n	8000fda <__aeabi_fsub+0xf6>
 8001376:	2280      	movs	r2, #128	@ 0x80
 8001378:	000b      	movs	r3, r1
 800137a:	04d2      	lsls	r2, r2, #19
 800137c:	2001      	movs	r0, #1
 800137e:	4013      	ands	r3, r2
 8001380:	4211      	tst	r1, r2
 8001382:	d000      	beq.n	8001386 <__aeabi_fsub+0x4a2>
 8001384:	e6ae      	b.n	80010e4 <__aeabi_fsub+0x200>
 8001386:	08cf      	lsrs	r7, r1, #3
 8001388:	e627      	b.n	8000fda <__aeabi_fsub+0xf6>
 800138a:	2b00      	cmp	r3, #0
 800138c:	d100      	bne.n	8001390 <__aeabi_fsub+0x4ac>
 800138e:	e75f      	b.n	8001250 <__aeabi_fsub+0x36c>
 8001390:	1b56      	subs	r6, r2, r5
 8001392:	2d00      	cmp	r5, #0
 8001394:	d101      	bne.n	800139a <__aeabi_fsub+0x4b6>
 8001396:	0033      	movs	r3, r6
 8001398:	e6e7      	b.n	800116a <__aeabi_fsub+0x286>
 800139a:	2380      	movs	r3, #128	@ 0x80
 800139c:	4660      	mov	r0, ip
 800139e:	04db      	lsls	r3, r3, #19
 80013a0:	4318      	orrs	r0, r3
 80013a2:	4684      	mov	ip, r0
 80013a4:	e6eb      	b.n	800117e <__aeabi_fsub+0x29a>
 80013a6:	46c0      	nop			@ (mov r8, r8)
 80013a8:	7dffffff 	.word	0x7dffffff

080013ac <__aeabi_f2iz>:
 80013ac:	0241      	lsls	r1, r0, #9
 80013ae:	0042      	lsls	r2, r0, #1
 80013b0:	0fc3      	lsrs	r3, r0, #31
 80013b2:	0a49      	lsrs	r1, r1, #9
 80013b4:	2000      	movs	r0, #0
 80013b6:	0e12      	lsrs	r2, r2, #24
 80013b8:	2a7e      	cmp	r2, #126	@ 0x7e
 80013ba:	dd03      	ble.n	80013c4 <__aeabi_f2iz+0x18>
 80013bc:	2a9d      	cmp	r2, #157	@ 0x9d
 80013be:	dd02      	ble.n	80013c6 <__aeabi_f2iz+0x1a>
 80013c0:	4a09      	ldr	r2, [pc, #36]	@ (80013e8 <__aeabi_f2iz+0x3c>)
 80013c2:	1898      	adds	r0, r3, r2
 80013c4:	4770      	bx	lr
 80013c6:	2080      	movs	r0, #128	@ 0x80
 80013c8:	0400      	lsls	r0, r0, #16
 80013ca:	4301      	orrs	r1, r0
 80013cc:	2a95      	cmp	r2, #149	@ 0x95
 80013ce:	dc07      	bgt.n	80013e0 <__aeabi_f2iz+0x34>
 80013d0:	2096      	movs	r0, #150	@ 0x96
 80013d2:	1a82      	subs	r2, r0, r2
 80013d4:	40d1      	lsrs	r1, r2
 80013d6:	4248      	negs	r0, r1
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d1f3      	bne.n	80013c4 <__aeabi_f2iz+0x18>
 80013dc:	0008      	movs	r0, r1
 80013de:	e7f1      	b.n	80013c4 <__aeabi_f2iz+0x18>
 80013e0:	3a96      	subs	r2, #150	@ 0x96
 80013e2:	4091      	lsls	r1, r2
 80013e4:	e7f7      	b.n	80013d6 <__aeabi_f2iz+0x2a>
 80013e6:	46c0      	nop			@ (mov r8, r8)
 80013e8:	7fffffff 	.word	0x7fffffff

080013ec <__aeabi_i2f>:
 80013ec:	b570      	push	{r4, r5, r6, lr}
 80013ee:	2800      	cmp	r0, #0
 80013f0:	d012      	beq.n	8001418 <__aeabi_i2f+0x2c>
 80013f2:	17c3      	asrs	r3, r0, #31
 80013f4:	18c5      	adds	r5, r0, r3
 80013f6:	405d      	eors	r5, r3
 80013f8:	0fc4      	lsrs	r4, r0, #31
 80013fa:	0028      	movs	r0, r5
 80013fc:	f000 f88c 	bl	8001518 <__clzsi2>
 8001400:	239e      	movs	r3, #158	@ 0x9e
 8001402:	1a1b      	subs	r3, r3, r0
 8001404:	2b96      	cmp	r3, #150	@ 0x96
 8001406:	dc0f      	bgt.n	8001428 <__aeabi_i2f+0x3c>
 8001408:	2808      	cmp	r0, #8
 800140a:	d038      	beq.n	800147e <__aeabi_i2f+0x92>
 800140c:	3808      	subs	r0, #8
 800140e:	4085      	lsls	r5, r0
 8001410:	026d      	lsls	r5, r5, #9
 8001412:	0a6d      	lsrs	r5, r5, #9
 8001414:	b2d8      	uxtb	r0, r3
 8001416:	e002      	b.n	800141e <__aeabi_i2f+0x32>
 8001418:	2400      	movs	r4, #0
 800141a:	2000      	movs	r0, #0
 800141c:	2500      	movs	r5, #0
 800141e:	05c0      	lsls	r0, r0, #23
 8001420:	4328      	orrs	r0, r5
 8001422:	07e4      	lsls	r4, r4, #31
 8001424:	4320      	orrs	r0, r4
 8001426:	bd70      	pop	{r4, r5, r6, pc}
 8001428:	2b99      	cmp	r3, #153	@ 0x99
 800142a:	dc14      	bgt.n	8001456 <__aeabi_i2f+0x6a>
 800142c:	1f42      	subs	r2, r0, #5
 800142e:	4095      	lsls	r5, r2
 8001430:	002a      	movs	r2, r5
 8001432:	4915      	ldr	r1, [pc, #84]	@ (8001488 <__aeabi_i2f+0x9c>)
 8001434:	4011      	ands	r1, r2
 8001436:	0755      	lsls	r5, r2, #29
 8001438:	d01c      	beq.n	8001474 <__aeabi_i2f+0x88>
 800143a:	250f      	movs	r5, #15
 800143c:	402a      	ands	r2, r5
 800143e:	2a04      	cmp	r2, #4
 8001440:	d018      	beq.n	8001474 <__aeabi_i2f+0x88>
 8001442:	3104      	adds	r1, #4
 8001444:	08ca      	lsrs	r2, r1, #3
 8001446:	0149      	lsls	r1, r1, #5
 8001448:	d515      	bpl.n	8001476 <__aeabi_i2f+0x8a>
 800144a:	239f      	movs	r3, #159	@ 0x9f
 800144c:	0252      	lsls	r2, r2, #9
 800144e:	1a18      	subs	r0, r3, r0
 8001450:	0a55      	lsrs	r5, r2, #9
 8001452:	b2c0      	uxtb	r0, r0
 8001454:	e7e3      	b.n	800141e <__aeabi_i2f+0x32>
 8001456:	2205      	movs	r2, #5
 8001458:	0029      	movs	r1, r5
 800145a:	1a12      	subs	r2, r2, r0
 800145c:	40d1      	lsrs	r1, r2
 800145e:	0002      	movs	r2, r0
 8001460:	321b      	adds	r2, #27
 8001462:	4095      	lsls	r5, r2
 8001464:	002a      	movs	r2, r5
 8001466:	1e55      	subs	r5, r2, #1
 8001468:	41aa      	sbcs	r2, r5
 800146a:	430a      	orrs	r2, r1
 800146c:	4906      	ldr	r1, [pc, #24]	@ (8001488 <__aeabi_i2f+0x9c>)
 800146e:	4011      	ands	r1, r2
 8001470:	0755      	lsls	r5, r2, #29
 8001472:	d1e2      	bne.n	800143a <__aeabi_i2f+0x4e>
 8001474:	08ca      	lsrs	r2, r1, #3
 8001476:	0252      	lsls	r2, r2, #9
 8001478:	0a55      	lsrs	r5, r2, #9
 800147a:	b2d8      	uxtb	r0, r3
 800147c:	e7cf      	b.n	800141e <__aeabi_i2f+0x32>
 800147e:	026d      	lsls	r5, r5, #9
 8001480:	0a6d      	lsrs	r5, r5, #9
 8001482:	308e      	adds	r0, #142	@ 0x8e
 8001484:	e7cb      	b.n	800141e <__aeabi_i2f+0x32>
 8001486:	46c0      	nop			@ (mov r8, r8)
 8001488:	fbffffff 	.word	0xfbffffff

0800148c <__aeabi_ui2f>:
 800148c:	b510      	push	{r4, lr}
 800148e:	1e04      	subs	r4, r0, #0
 8001490:	d00d      	beq.n	80014ae <__aeabi_ui2f+0x22>
 8001492:	f000 f841 	bl	8001518 <__clzsi2>
 8001496:	239e      	movs	r3, #158	@ 0x9e
 8001498:	1a1b      	subs	r3, r3, r0
 800149a:	2b96      	cmp	r3, #150	@ 0x96
 800149c:	dc0c      	bgt.n	80014b8 <__aeabi_ui2f+0x2c>
 800149e:	2808      	cmp	r0, #8
 80014a0:	d034      	beq.n	800150c <__aeabi_ui2f+0x80>
 80014a2:	3808      	subs	r0, #8
 80014a4:	4084      	lsls	r4, r0
 80014a6:	0264      	lsls	r4, r4, #9
 80014a8:	0a64      	lsrs	r4, r4, #9
 80014aa:	b2d8      	uxtb	r0, r3
 80014ac:	e001      	b.n	80014b2 <__aeabi_ui2f+0x26>
 80014ae:	2000      	movs	r0, #0
 80014b0:	2400      	movs	r4, #0
 80014b2:	05c0      	lsls	r0, r0, #23
 80014b4:	4320      	orrs	r0, r4
 80014b6:	bd10      	pop	{r4, pc}
 80014b8:	2b99      	cmp	r3, #153	@ 0x99
 80014ba:	dc13      	bgt.n	80014e4 <__aeabi_ui2f+0x58>
 80014bc:	1f42      	subs	r2, r0, #5
 80014be:	4094      	lsls	r4, r2
 80014c0:	4a14      	ldr	r2, [pc, #80]	@ (8001514 <__aeabi_ui2f+0x88>)
 80014c2:	4022      	ands	r2, r4
 80014c4:	0761      	lsls	r1, r4, #29
 80014c6:	d01c      	beq.n	8001502 <__aeabi_ui2f+0x76>
 80014c8:	210f      	movs	r1, #15
 80014ca:	4021      	ands	r1, r4
 80014cc:	2904      	cmp	r1, #4
 80014ce:	d018      	beq.n	8001502 <__aeabi_ui2f+0x76>
 80014d0:	3204      	adds	r2, #4
 80014d2:	08d4      	lsrs	r4, r2, #3
 80014d4:	0152      	lsls	r2, r2, #5
 80014d6:	d515      	bpl.n	8001504 <__aeabi_ui2f+0x78>
 80014d8:	239f      	movs	r3, #159	@ 0x9f
 80014da:	0264      	lsls	r4, r4, #9
 80014dc:	1a18      	subs	r0, r3, r0
 80014de:	0a64      	lsrs	r4, r4, #9
 80014e0:	b2c0      	uxtb	r0, r0
 80014e2:	e7e6      	b.n	80014b2 <__aeabi_ui2f+0x26>
 80014e4:	0002      	movs	r2, r0
 80014e6:	0021      	movs	r1, r4
 80014e8:	321b      	adds	r2, #27
 80014ea:	4091      	lsls	r1, r2
 80014ec:	000a      	movs	r2, r1
 80014ee:	1e51      	subs	r1, r2, #1
 80014f0:	418a      	sbcs	r2, r1
 80014f2:	2105      	movs	r1, #5
 80014f4:	1a09      	subs	r1, r1, r0
 80014f6:	40cc      	lsrs	r4, r1
 80014f8:	4314      	orrs	r4, r2
 80014fa:	4a06      	ldr	r2, [pc, #24]	@ (8001514 <__aeabi_ui2f+0x88>)
 80014fc:	4022      	ands	r2, r4
 80014fe:	0761      	lsls	r1, r4, #29
 8001500:	d1e2      	bne.n	80014c8 <__aeabi_ui2f+0x3c>
 8001502:	08d4      	lsrs	r4, r2, #3
 8001504:	0264      	lsls	r4, r4, #9
 8001506:	0a64      	lsrs	r4, r4, #9
 8001508:	b2d8      	uxtb	r0, r3
 800150a:	e7d2      	b.n	80014b2 <__aeabi_ui2f+0x26>
 800150c:	0264      	lsls	r4, r4, #9
 800150e:	0a64      	lsrs	r4, r4, #9
 8001510:	308e      	adds	r0, #142	@ 0x8e
 8001512:	e7ce      	b.n	80014b2 <__aeabi_ui2f+0x26>
 8001514:	fbffffff 	.word	0xfbffffff

08001518 <__clzsi2>:
 8001518:	211c      	movs	r1, #28
 800151a:	2301      	movs	r3, #1
 800151c:	041b      	lsls	r3, r3, #16
 800151e:	4298      	cmp	r0, r3
 8001520:	d301      	bcc.n	8001526 <__clzsi2+0xe>
 8001522:	0c00      	lsrs	r0, r0, #16
 8001524:	3910      	subs	r1, #16
 8001526:	0a1b      	lsrs	r3, r3, #8
 8001528:	4298      	cmp	r0, r3
 800152a:	d301      	bcc.n	8001530 <__clzsi2+0x18>
 800152c:	0a00      	lsrs	r0, r0, #8
 800152e:	3908      	subs	r1, #8
 8001530:	091b      	lsrs	r3, r3, #4
 8001532:	4298      	cmp	r0, r3
 8001534:	d301      	bcc.n	800153a <__clzsi2+0x22>
 8001536:	0900      	lsrs	r0, r0, #4
 8001538:	3904      	subs	r1, #4
 800153a:	a202      	add	r2, pc, #8	@ (adr r2, 8001544 <__clzsi2+0x2c>)
 800153c:	5c10      	ldrb	r0, [r2, r0]
 800153e:	1840      	adds	r0, r0, r1
 8001540:	4770      	bx	lr
 8001542:	46c0      	nop			@ (mov r8, r8)
 8001544:	02020304 	.word	0x02020304
 8001548:	01010101 	.word	0x01010101
	...

08001554 <__clzdi2>:
 8001554:	b510      	push	{r4, lr}
 8001556:	2900      	cmp	r1, #0
 8001558:	d103      	bne.n	8001562 <__clzdi2+0xe>
 800155a:	f7ff ffdd 	bl	8001518 <__clzsi2>
 800155e:	3020      	adds	r0, #32
 8001560:	e002      	b.n	8001568 <__clzdi2+0x14>
 8001562:	0008      	movs	r0, r1
 8001564:	f7ff ffd8 	bl	8001518 <__clzsi2>
 8001568:	bd10      	pop	{r4, pc}
 800156a:	46c0      	nop			@ (mov r8, r8)

0800156c <my_sin>:

// --- BETTER TINY MATH (Bhaskara I approximation) ---
// Error < 0.0016 across 0 to PI
static float my_abs(float x) { return (x < 0) ? -x : x; }

static float my_sin(float x) {
 800156c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    // Normalize to -PI to PI
    while (x > M_PI) x -= 2*M_PI;
 800156e:	4923      	ldr	r1, [pc, #140]	@ (80015fc <my_sin+0x90>)
 8001570:	1c04      	adds	r4, r0, #0
 8001572:	f7fe fe85 	bl	8000280 <__aeabi_fcmpgt>
 8001576:	2800      	cmp	r0, #0
 8001578:	d131      	bne.n	80015de <my_sin+0x72>
    while (x < -M_PI) x += 2*M_PI;
 800157a:	4921      	ldr	r1, [pc, #132]	@ (8001600 <my_sin+0x94>)
 800157c:	1c20      	adds	r0, r4, #0
 800157e:	f7fe fe6b 	bl	8000258 <__aeabi_fcmplt>
 8001582:	2800      	cmp	r0, #0
 8001584:	d130      	bne.n	80015e8 <my_sin+0x7c>

    // If negative, flip sign
    float sign = 1.0f;
    if (x < 0) { x = -x; sign = -1.0f; }
 8001586:	2100      	movs	r1, #0
 8001588:	1c20      	adds	r0, r4, #0
 800158a:	f7fe fe65 	bl	8000258 <__aeabi_fcmplt>
 800158e:	2800      	cmp	r0, #0
 8001590:	d030      	beq.n	80015f4 <my_sin+0x88>
 8001592:	2380      	movs	r3, #128	@ 0x80
 8001594:	4e1b      	ldr	r6, [pc, #108]	@ (8001604 <my_sin+0x98>)
 8001596:	061b      	lsls	r3, r3, #24
 8001598:	18e4      	adds	r4, r4, r3

    // Bhaskara I formula: 16*x*(pi-x) / (5*pi^2 - 4*x*(pi-x))
    float numerator = 16.0f * x * (M_PI - x);
 800159a:	1c21      	adds	r1, r4, #0
 800159c:	4817      	ldr	r0, [pc, #92]	@ (80015fc <my_sin+0x90>)
 800159e:	f7ff fca1 	bl	8000ee4 <__aeabi_fsub>
 80015a2:	2183      	movs	r1, #131	@ 0x83
 80015a4:	1c05      	adds	r5, r0, #0
 80015a6:	05c9      	lsls	r1, r1, #23
 80015a8:	1c20      	adds	r0, r4, #0
 80015aa:	f7ff fb41 	bl	8000c30 <__aeabi_fmul>
 80015ae:	1c29      	adds	r1, r5, #0
 80015b0:	f7ff fb3e 	bl	8000c30 <__aeabi_fmul>
    float denominator = (5.0f * M_PI * M_PI) - (4.0f * x * (M_PI - x));
 80015b4:	2181      	movs	r1, #129	@ 0x81
    float numerator = 16.0f * x * (M_PI - x);
 80015b6:	1c07      	adds	r7, r0, #0
    float denominator = (5.0f * M_PI * M_PI) - (4.0f * x * (M_PI - x));
 80015b8:	05c9      	lsls	r1, r1, #23
 80015ba:	1c20      	adds	r0, r4, #0
 80015bc:	f7ff fb38 	bl	8000c30 <__aeabi_fmul>
 80015c0:	1c29      	adds	r1, r5, #0
 80015c2:	f7ff fb35 	bl	8000c30 <__aeabi_fmul>
 80015c6:	1c01      	adds	r1, r0, #0
 80015c8:	480f      	ldr	r0, [pc, #60]	@ (8001608 <my_sin+0x9c>)
 80015ca:	f7ff fc8b 	bl	8000ee4 <__aeabi_fsub>
 80015ce:	1c01      	adds	r1, r0, #0

    return sign * (numerator / denominator);
 80015d0:	1c38      	adds	r0, r7, #0
 80015d2:	f7ff f95f 	bl	8000894 <__aeabi_fdiv>
 80015d6:	1c31      	adds	r1, r6, #0
 80015d8:	f7ff fb2a 	bl	8000c30 <__aeabi_fmul>
}
 80015dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while (x > M_PI) x -= 2*M_PI;
 80015de:	490b      	ldr	r1, [pc, #44]	@ (800160c <my_sin+0xa0>)
 80015e0:	1c20      	adds	r0, r4, #0
 80015e2:	f7ff fc7f 	bl	8000ee4 <__aeabi_fsub>
 80015e6:	e7c2      	b.n	800156e <my_sin+0x2>
    while (x < -M_PI) x += 2*M_PI;
 80015e8:	1c20      	adds	r0, r4, #0
 80015ea:	4908      	ldr	r1, [pc, #32]	@ (800160c <my_sin+0xa0>)
 80015ec:	f7fe ff60 	bl	80004b0 <__aeabi_fadd>
 80015f0:	1c04      	adds	r4, r0, #0
 80015f2:	e7c2      	b.n	800157a <my_sin+0xe>
    float sign = 1.0f;
 80015f4:	26fe      	movs	r6, #254	@ 0xfe
 80015f6:	05b6      	lsls	r6, r6, #22
 80015f8:	e7cf      	b.n	800159a <my_sin+0x2e>
 80015fa:	46c0      	nop			@ (mov r8, r8)
 80015fc:	40490fdb 	.word	0x40490fdb
 8001600:	c0490fdb 	.word	0xc0490fdb
 8001604:	bf800000 	.word	0xbf800000
 8001608:	42456461 	.word	0x42456461
 800160c:	40c90fdb 	.word	0x40c90fdb

08001610 <my_tan>:

static float my_cos(float x) {
    return my_sin(x + 1.5707963f); // cos(x) = sin(x + PI/2)
}

static float my_tan(float x) {
 8001610:	b570      	push	{r4, r5, r6, lr}
    return my_sin(x + 1.5707963f); // cos(x) = sin(x + PI/2)
 8001612:	490f      	ldr	r1, [pc, #60]	@ (8001650 <my_tan+0x40>)
static float my_tan(float x) {
 8001614:	1c05      	adds	r5, r0, #0
    return my_sin(x + 1.5707963f); // cos(x) = sin(x + PI/2)
 8001616:	f7fe ff4b 	bl	80004b0 <__aeabi_fadd>
 800161a:	f7ff ffa7 	bl	800156c <my_sin>
static float my_abs(float x) { return (x < 0) ? -x : x; }
 800161e:	2100      	movs	r1, #0
    return my_sin(x + 1.5707963f); // cos(x) = sin(x + PI/2)
 8001620:	1c04      	adds	r4, r0, #0
static float my_abs(float x) { return (x < 0) ? -x : x; }
 8001622:	f7fe fe19 	bl	8000258 <__aeabi_fcmplt>
 8001626:	2380      	movs	r3, #128	@ 0x80
 8001628:	061b      	lsls	r3, r3, #24
 800162a:	18e3      	adds	r3, r4, r3
 800162c:	2800      	cmp	r0, #0
 800162e:	d100      	bne.n	8001632 <my_tan+0x22>
 8001630:	1c23      	adds	r3, r4, #0
    float c = my_cos(x);
    if (my_abs(c) < 1e-5f) return 10000.0f; // Avoid div by zero (saturate)
 8001632:	4908      	ldr	r1, [pc, #32]	@ (8001654 <my_tan+0x44>)
 8001634:	1c18      	adds	r0, r3, #0
 8001636:	f7fe fe0f 	bl	8000258 <__aeabi_fcmplt>
 800163a:	2800      	cmp	r0, #0
 800163c:	d106      	bne.n	800164c <my_tan+0x3c>
    return my_sin(x) / c;
 800163e:	1c28      	adds	r0, r5, #0
 8001640:	f7ff ff94 	bl	800156c <my_sin>
 8001644:	1c21      	adds	r1, r4, #0
 8001646:	f7ff f925 	bl	8000894 <__aeabi_fdiv>
}
 800164a:	bd70      	pop	{r4, r5, r6, pc}
    if (my_abs(c) < 1e-5f) return 10000.0f; // Avoid div by zero (saturate)
 800164c:	4802      	ldr	r0, [pc, #8]	@ (8001658 <my_tan+0x48>)
 800164e:	e7fc      	b.n	800164a <my_tan+0x3a>
 8001650:	3fc90fda 	.word	0x3fc90fda
 8001654:	3727c5ac 	.word	0x3727c5ac
 8001658:	461c4000 	.word	0x461c4000

0800165c <init_bw_low_pass>:
// ----------------------------------------------------

void init_bw_low_pass(BWLowPass* filter, int order, FTR_PRECISION s, FTR_PRECISION f) {
 800165c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800165e:	0004      	movs	r4, r0
    filter->n = order/2;
    if(filter->n > MAX_SECTIONS) filter->n = MAX_SECTIONS;
 8001660:	2502      	movs	r5, #2
void init_bw_low_pass(BWLowPass* filter, int order, FTR_PRECISION s, FTR_PRECISION f) {
 8001662:	b085      	sub	sp, #20
 8001664:	1c17      	adds	r7, r2, #0
 8001666:	1c18      	adds	r0, r3, #0
    if(filter->n > MAX_SECTIONS) filter->n = MAX_SECTIONS;
 8001668:	2905      	cmp	r1, #5
 800166a:	dc02      	bgt.n	8001672 <init_bw_low_pass+0x16>
    filter->n = order/2;
 800166c:	0fcd      	lsrs	r5, r1, #31
 800166e:	186d      	adds	r5, r5, r1
 8001670:	106d      	asrs	r5, r5, #1
    for(int k=0; k<MAX_SECTIONS; k++) { filter->w0[k]=0; filter->w1[k]=0; filter->w2[k]=0; }
 8001672:	2600      	movs	r6, #0

    FTR_PRECISION a = my_tan(M_PI * f / s);
 8001674:	4934      	ldr	r1, [pc, #208]	@ (8001748 <init_bw_low_pass+0xec>)
 8001676:	6025      	str	r5, [r4, #0]
    for(int k=0; k<MAX_SECTIONS; k++) { filter->w0[k]=0; filter->w1[k]=0; filter->w2[k]=0; }
 8001678:	61e6      	str	r6, [r4, #28]
 800167a:	6266      	str	r6, [r4, #36]	@ 0x24
 800167c:	62e6      	str	r6, [r4, #44]	@ 0x2c
 800167e:	6226      	str	r6, [r4, #32]
 8001680:	62a6      	str	r6, [r4, #40]	@ 0x28
 8001682:	6326      	str	r6, [r4, #48]	@ 0x30
    FTR_PRECISION a = my_tan(M_PI * f / s);
 8001684:	f7ff fad4 	bl	8000c30 <__aeabi_fmul>
 8001688:	1c39      	adds	r1, r7, #0
 800168a:	f7ff f903 	bl	8000894 <__aeabi_fdiv>
 800168e:	f7ff ffbf 	bl	8001610 <my_tan>
    FTR_PRECISION a2 = a * a;
 8001692:	1c01      	adds	r1, r0, #0
    FTR_PRECISION a = my_tan(M_PI * f / s);
 8001694:	9001      	str	r0, [sp, #4]
    FTR_PRECISION a2 = a * a;
 8001696:	f7ff facb 	bl	8000c30 <__aeabi_fmul>

    for(int i=0; i < filter->n; ++i){
 800169a:	2700      	movs	r7, #0
    FTR_PRECISION a2 = a * a;
 800169c:	9002      	str	r0, [sp, #8]
    for(int i=0; i < filter->n; ++i){
 800169e:	3404      	adds	r4, #4
 80016a0:	42af      	cmp	r7, r5
 80016a2:	db01      	blt.n	80016a8 <init_bw_low_pass+0x4c>
        FTR_PRECISION s_val = (a2 + 2.0f * a * r + 1.0f);
        filter->A[i] = a2 / s_val;
        filter->d1[i] = 2.0f * (1.0f - a2) / s_val;
        filter->d2[i] = -(a2 - 2.0f * a * r + 1.0f) / s_val;
    }
}
 80016a4:	b005      	add	sp, #20
 80016a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        FTR_PRECISION r = my_sin(M_PI * (2.0f * i + 1.0f) / (4.0f * filter->n));
 80016a8:	0038      	movs	r0, r7
 80016aa:	f7ff fe9f 	bl	80013ec <__aeabi_i2f>
 80016ae:	1c01      	adds	r1, r0, #0
 80016b0:	f7fe fefe 	bl	80004b0 <__aeabi_fadd>
 80016b4:	21fe      	movs	r1, #254	@ 0xfe
 80016b6:	0589      	lsls	r1, r1, #22
 80016b8:	f7fe fefa 	bl	80004b0 <__aeabi_fadd>
 80016bc:	4922      	ldr	r1, [pc, #136]	@ (8001748 <init_bw_low_pass+0xec>)
 80016be:	f7ff fab7 	bl	8000c30 <__aeabi_fmul>
 80016c2:	1c06      	adds	r6, r0, #0
 80016c4:	0028      	movs	r0, r5
 80016c6:	f7ff fe91 	bl	80013ec <__aeabi_i2f>
 80016ca:	2181      	movs	r1, #129	@ 0x81
 80016cc:	05c9      	lsls	r1, r1, #23
 80016ce:	f7ff faaf 	bl	8000c30 <__aeabi_fmul>
 80016d2:	1c01      	adds	r1, r0, #0
 80016d4:	1c30      	adds	r0, r6, #0
 80016d6:	f7ff f8dd 	bl	8000894 <__aeabi_fdiv>
 80016da:	f7ff ff47 	bl	800156c <my_sin>
        FTR_PRECISION s_val = (a2 + 2.0f * a * r + 1.0f);
 80016de:	9901      	ldr	r1, [sp, #4]
        FTR_PRECISION r = my_sin(M_PI * (2.0f * i + 1.0f) / (4.0f * filter->n));
 80016e0:	1c06      	adds	r6, r0, #0
        FTR_PRECISION s_val = (a2 + 2.0f * a * r + 1.0f);
 80016e2:	1c08      	adds	r0, r1, #0
 80016e4:	f7fe fee4 	bl	80004b0 <__aeabi_fadd>
 80016e8:	1c31      	adds	r1, r6, #0
 80016ea:	f7ff faa1 	bl	8000c30 <__aeabi_fmul>
 80016ee:	9902      	ldr	r1, [sp, #8]
 80016f0:	9003      	str	r0, [sp, #12]
 80016f2:	f7fe fedd 	bl	80004b0 <__aeabi_fadd>
 80016f6:	21fe      	movs	r1, #254	@ 0xfe
 80016f8:	0589      	lsls	r1, r1, #22
 80016fa:	f7fe fed9 	bl	80004b0 <__aeabi_fadd>
 80016fe:	1c06      	adds	r6, r0, #0
        filter->A[i] = a2 / s_val;
 8001700:	1c01      	adds	r1, r0, #0
 8001702:	9802      	ldr	r0, [sp, #8]
 8001704:	f7ff f8c6 	bl	8000894 <__aeabi_fdiv>
 8001708:	6020      	str	r0, [r4, #0]
        filter->d1[i] = 2.0f * (1.0f - a2) / s_val;
 800170a:	20fe      	movs	r0, #254	@ 0xfe
 800170c:	9902      	ldr	r1, [sp, #8]
 800170e:	0580      	lsls	r0, r0, #22
 8001710:	f7ff fbe8 	bl	8000ee4 <__aeabi_fsub>
 8001714:	1c01      	adds	r1, r0, #0
 8001716:	f7fe fecb 	bl	80004b0 <__aeabi_fadd>
 800171a:	1c31      	adds	r1, r6, #0
 800171c:	f7ff f8ba 	bl	8000894 <__aeabi_fdiv>
        filter->d2[i] = -(a2 - 2.0f * a * r + 1.0f) / s_val;
 8001720:	9903      	ldr	r1, [sp, #12]
        filter->d1[i] = 2.0f * (1.0f - a2) / s_val;
 8001722:	60a0      	str	r0, [r4, #8]
        filter->d2[i] = -(a2 - 2.0f * a * r + 1.0f) / s_val;
 8001724:	9802      	ldr	r0, [sp, #8]
 8001726:	f7ff fbdd 	bl	8000ee4 <__aeabi_fsub>
 800172a:	21fe      	movs	r1, #254	@ 0xfe
 800172c:	0589      	lsls	r1, r1, #22
 800172e:	f7fe febf 	bl	80004b0 <__aeabi_fadd>
 8001732:	2380      	movs	r3, #128	@ 0x80
 8001734:	061b      	lsls	r3, r3, #24
 8001736:	18c0      	adds	r0, r0, r3
 8001738:	1c31      	adds	r1, r6, #0
 800173a:	f7ff f8ab 	bl	8000894 <__aeabi_fdiv>
    for(int i=0; i < filter->n; ++i){
 800173e:	3701      	adds	r7, #1
        filter->d2[i] = -(a2 - 2.0f * a * r + 1.0f) / s_val;
 8001740:	6120      	str	r0, [r4, #16]
    for(int i=0; i < filter->n; ++i){
 8001742:	3404      	adds	r4, #4
 8001744:	e7ac      	b.n	80016a0 <init_bw_low_pass+0x44>
 8001746:	46c0      	nop			@ (mov r8, r8)
 8001748:	40490fdb 	.word	0x40490fdb

0800174c <init_bw_high_pass>:

void init_bw_high_pass(BWHighPass* filter, int order, FTR_PRECISION s, FTR_PRECISION f){
 800174c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800174e:	0004      	movs	r4, r0
    filter->n = order/2;
    if(filter->n > MAX_SECTIONS) filter->n = MAX_SECTIONS;
 8001750:	2502      	movs	r5, #2
void init_bw_high_pass(BWHighPass* filter, int order, FTR_PRECISION s, FTR_PRECISION f){
 8001752:	b085      	sub	sp, #20
 8001754:	1c17      	adds	r7, r2, #0
 8001756:	1c18      	adds	r0, r3, #0
    if(filter->n > MAX_SECTIONS) filter->n = MAX_SECTIONS;
 8001758:	2905      	cmp	r1, #5
 800175a:	dc02      	bgt.n	8001762 <init_bw_high_pass+0x16>
    filter->n = order/2;
 800175c:	0fcd      	lsrs	r5, r1, #31
 800175e:	186d      	adds	r5, r5, r1
 8001760:	106d      	asrs	r5, r5, #1
    for(int k=0; k<MAX_SECTIONS; k++) { filter->w0[k]=0; filter->w1[k]=0; filter->w2[k]=0; }
 8001762:	2600      	movs	r6, #0

    FTR_PRECISION a = my_tan(M_PI * f / s);
 8001764:	4934      	ldr	r1, [pc, #208]	@ (8001838 <init_bw_high_pass+0xec>)
 8001766:	6025      	str	r5, [r4, #0]
    for(int k=0; k<MAX_SECTIONS; k++) { filter->w0[k]=0; filter->w1[k]=0; filter->w2[k]=0; }
 8001768:	61e6      	str	r6, [r4, #28]
 800176a:	6266      	str	r6, [r4, #36]	@ 0x24
 800176c:	62e6      	str	r6, [r4, #44]	@ 0x2c
 800176e:	6226      	str	r6, [r4, #32]
 8001770:	62a6      	str	r6, [r4, #40]	@ 0x28
 8001772:	6326      	str	r6, [r4, #48]	@ 0x30
    FTR_PRECISION a = my_tan(M_PI * f / s);
 8001774:	f7ff fa5c 	bl	8000c30 <__aeabi_fmul>
 8001778:	1c39      	adds	r1, r7, #0
 800177a:	f7ff f88b 	bl	8000894 <__aeabi_fdiv>
 800177e:	f7ff ff47 	bl	8001610 <my_tan>
    FTR_PRECISION a2 = a * a;
 8001782:	1c01      	adds	r1, r0, #0
    FTR_PRECISION a = my_tan(M_PI * f / s);
 8001784:	9001      	str	r0, [sp, #4]
    FTR_PRECISION a2 = a * a;
 8001786:	f7ff fa53 	bl	8000c30 <__aeabi_fmul>

    for(int i=0; i < filter->n; ++i){
 800178a:	2700      	movs	r7, #0
    FTR_PRECISION a2 = a * a;
 800178c:	9002      	str	r0, [sp, #8]
    for(int i=0; i < filter->n; ++i){
 800178e:	3404      	adds	r4, #4
 8001790:	42af      	cmp	r7, r5
 8001792:	db01      	blt.n	8001798 <init_bw_high_pass+0x4c>
        FTR_PRECISION s_val = (a2 + 2.0f * a * r + 1.0f);
        filter->A[i] = 1.0f / s_val;
        filter->d1[i] = 2.0f * (1.0f - a2) / s_val;
        filter->d2[i] = -(a2 - 2.0f * a * r + 1.0f) / s_val;
    }
}
 8001794:	b005      	add	sp, #20
 8001796:	bdf0      	pop	{r4, r5, r6, r7, pc}
        FTR_PRECISION r = my_sin(M_PI * (2.0f * i + 1.0f) / (4.0f * filter->n));
 8001798:	0038      	movs	r0, r7
 800179a:	f7ff fe27 	bl	80013ec <__aeabi_i2f>
 800179e:	1c01      	adds	r1, r0, #0
 80017a0:	f7fe fe86 	bl	80004b0 <__aeabi_fadd>
 80017a4:	21fe      	movs	r1, #254	@ 0xfe
 80017a6:	0589      	lsls	r1, r1, #22
 80017a8:	f7fe fe82 	bl	80004b0 <__aeabi_fadd>
 80017ac:	4922      	ldr	r1, [pc, #136]	@ (8001838 <init_bw_high_pass+0xec>)
 80017ae:	f7ff fa3f 	bl	8000c30 <__aeabi_fmul>
 80017b2:	1c06      	adds	r6, r0, #0
 80017b4:	0028      	movs	r0, r5
 80017b6:	f7ff fe19 	bl	80013ec <__aeabi_i2f>
 80017ba:	2181      	movs	r1, #129	@ 0x81
 80017bc:	05c9      	lsls	r1, r1, #23
 80017be:	f7ff fa37 	bl	8000c30 <__aeabi_fmul>
 80017c2:	1c01      	adds	r1, r0, #0
 80017c4:	1c30      	adds	r0, r6, #0
 80017c6:	f7ff f865 	bl	8000894 <__aeabi_fdiv>
 80017ca:	f7ff fecf 	bl	800156c <my_sin>
        FTR_PRECISION s_val = (a2 + 2.0f * a * r + 1.0f);
 80017ce:	9901      	ldr	r1, [sp, #4]
        FTR_PRECISION r = my_sin(M_PI * (2.0f * i + 1.0f) / (4.0f * filter->n));
 80017d0:	1c06      	adds	r6, r0, #0
        FTR_PRECISION s_val = (a2 + 2.0f * a * r + 1.0f);
 80017d2:	1c08      	adds	r0, r1, #0
 80017d4:	f7fe fe6c 	bl	80004b0 <__aeabi_fadd>
 80017d8:	1c31      	adds	r1, r6, #0
 80017da:	f7ff fa29 	bl	8000c30 <__aeabi_fmul>
 80017de:	9902      	ldr	r1, [sp, #8]
 80017e0:	9003      	str	r0, [sp, #12]
 80017e2:	f7fe fe65 	bl	80004b0 <__aeabi_fadd>
 80017e6:	21fe      	movs	r1, #254	@ 0xfe
 80017e8:	0589      	lsls	r1, r1, #22
 80017ea:	f7fe fe61 	bl	80004b0 <__aeabi_fadd>
 80017ee:	1c06      	adds	r6, r0, #0
        filter->A[i] = 1.0f / s_val;
 80017f0:	1c01      	adds	r1, r0, #0
 80017f2:	20fe      	movs	r0, #254	@ 0xfe
 80017f4:	0580      	lsls	r0, r0, #22
 80017f6:	f7ff f84d 	bl	8000894 <__aeabi_fdiv>
 80017fa:	6020      	str	r0, [r4, #0]
        filter->d1[i] = 2.0f * (1.0f - a2) / s_val;
 80017fc:	20fe      	movs	r0, #254	@ 0xfe
 80017fe:	9902      	ldr	r1, [sp, #8]
 8001800:	0580      	lsls	r0, r0, #22
 8001802:	f7ff fb6f 	bl	8000ee4 <__aeabi_fsub>
 8001806:	1c01      	adds	r1, r0, #0
 8001808:	f7fe fe52 	bl	80004b0 <__aeabi_fadd>
 800180c:	1c31      	adds	r1, r6, #0
 800180e:	f7ff f841 	bl	8000894 <__aeabi_fdiv>
        filter->d2[i] = -(a2 - 2.0f * a * r + 1.0f) / s_val;
 8001812:	9903      	ldr	r1, [sp, #12]
        filter->d1[i] = 2.0f * (1.0f - a2) / s_val;
 8001814:	60a0      	str	r0, [r4, #8]
        filter->d2[i] = -(a2 - 2.0f * a * r + 1.0f) / s_val;
 8001816:	9802      	ldr	r0, [sp, #8]
 8001818:	f7ff fb64 	bl	8000ee4 <__aeabi_fsub>
 800181c:	21fe      	movs	r1, #254	@ 0xfe
 800181e:	0589      	lsls	r1, r1, #22
 8001820:	f7fe fe46 	bl	80004b0 <__aeabi_fadd>
 8001824:	2380      	movs	r3, #128	@ 0x80
 8001826:	061b      	lsls	r3, r3, #24
 8001828:	18c0      	adds	r0, r0, r3
 800182a:	1c31      	adds	r1, r6, #0
 800182c:	f7ff f832 	bl	8000894 <__aeabi_fdiv>
    for(int i=0; i < filter->n; ++i){
 8001830:	3701      	adds	r7, #1
        filter->d2[i] = -(a2 - 2.0f * a * r + 1.0f) / s_val;
 8001832:	6120      	str	r0, [r4, #16]
    for(int i=0; i < filter->n; ++i){
 8001834:	3404      	adds	r4, #4
 8001836:	e7ab      	b.n	8001790 <init_bw_high_pass+0x44>
 8001838:	40490fdb 	.word	0x40490fdb

0800183c <init_bw_band_pass>:

void init_bw_band_pass(BWBandPass* filter, int order, FTR_PRECISION s, FTR_PRECISION fl, FTR_PRECISION fu){
 800183c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800183e:	1c1e      	adds	r6, r3, #0
    filter->n = order/4;
    if(filter->n > MAX_SECTIONS) filter->n = MAX_SECTIONS;
 8001840:	2302      	movs	r3, #2
void init_bw_band_pass(BWBandPass* filter, int order, FTR_PRECISION s, FTR_PRECISION fl, FTR_PRECISION fu){
 8001842:	b089      	sub	sp, #36	@ 0x24
 8001844:	0004      	movs	r4, r0
 8001846:	1c15      	adds	r5, r2, #0
    if(filter->n > MAX_SECTIONS) filter->n = MAX_SECTIONS;
 8001848:	9303      	str	r3, [sp, #12]
 800184a:	290b      	cmp	r1, #11
 800184c:	dc05      	bgt.n	800185a <init_bw_band_pass+0x1e>
    filter->n = order/4;
 800184e:	2203      	movs	r2, #3
 8001850:	17cb      	asrs	r3, r1, #31
 8001852:	4013      	ands	r3, r2
 8001854:	1859      	adds	r1, r3, r1
 8001856:	108b      	asrs	r3, r1, #2
 8001858:	9303      	str	r3, [sp, #12]
 800185a:	9b03      	ldr	r3, [sp, #12]
    for(int k=0; k<MAX_SECTIONS; k++) {
        filter->w0[k]=0; filter->w1[k]=0; filter->w2[k]=0;
        filter->w3[k]=0; filter->w4[k]=0;
    }

    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 800185c:	1c31      	adds	r1, r6, #0
 800185e:	6023      	str	r3, [r4, #0]
        filter->w0[k]=0; filter->w1[k]=0; filter->w2[k]=0;
 8001860:	2300      	movs	r3, #0
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 8001862:	980e      	ldr	r0, [sp, #56]	@ 0x38
        filter->w0[k]=0; filter->w1[k]=0; filter->w2[k]=0;
 8001864:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001866:	6363      	str	r3, [r4, #52]	@ 0x34
 8001868:	63e3      	str	r3, [r4, #60]	@ 0x3c
        filter->w3[k]=0; filter->w4[k]=0;
 800186a:	6463      	str	r3, [r4, #68]	@ 0x44
 800186c:	64e3      	str	r3, [r4, #76]	@ 0x4c
        filter->w0[k]=0; filter->w1[k]=0; filter->w2[k]=0;
 800186e:	6323      	str	r3, [r4, #48]	@ 0x30
 8001870:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001872:	6423      	str	r3, [r4, #64]	@ 0x40
        filter->w3[k]=0; filter->w4[k]=0;
 8001874:	64a3      	str	r3, [r4, #72]	@ 0x48
 8001876:	6523      	str	r3, [r4, #80]	@ 0x50
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 8001878:	f7fe fe1a 	bl	80004b0 <__aeabi_fadd>
 800187c:	4955      	ldr	r1, [pc, #340]	@ (80019d4 <init_bw_band_pass+0x198>)
 800187e:	f7ff f9d7 	bl	8000c30 <__aeabi_fmul>
 8001882:	1c29      	adds	r1, r5, #0
 8001884:	f7ff f806 	bl	8000894 <__aeabi_fdiv>
    return my_sin(x + 1.5707963f); // cos(x) = sin(x + PI/2)
 8001888:	4953      	ldr	r1, [pc, #332]	@ (80019d8 <init_bw_band_pass+0x19c>)
 800188a:	f7fe fe11 	bl	80004b0 <__aeabi_fadd>
 800188e:	f7ff fe6d 	bl	800156c <my_sin>
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 8001892:	1c31      	adds	r1, r6, #0
    return my_sin(x + 1.5707963f); // cos(x) = sin(x + PI/2)
 8001894:	1c07      	adds	r7, r0, #0
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 8001896:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001898:	f7ff fb24 	bl	8000ee4 <__aeabi_fsub>
 800189c:	494d      	ldr	r1, [pc, #308]	@ (80019d4 <init_bw_band_pass+0x198>)
 800189e:	f7ff f9c7 	bl	8000c30 <__aeabi_fmul>
 80018a2:	1c29      	adds	r1, r5, #0
 80018a4:	f7fe fff6 	bl	8000894 <__aeabi_fdiv>
    return my_sin(x + 1.5707963f); // cos(x) = sin(x + PI/2)
 80018a8:	494b      	ldr	r1, [pc, #300]	@ (80019d8 <init_bw_band_pass+0x19c>)
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 80018aa:	1c05      	adds	r5, r0, #0
    return my_sin(x + 1.5707963f); // cos(x) = sin(x + PI/2)
 80018ac:	f7fe fe00 	bl	80004b0 <__aeabi_fadd>
 80018b0:	f7ff fe5c 	bl	800156c <my_sin>
 80018b4:	1c01      	adds	r1, r0, #0
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 80018b6:	1c38      	adds	r0, r7, #0
 80018b8:	f7fe ffec 	bl	8000894 <__aeabi_fdiv>
    FTR_PRECISION a2 = a*a;
 80018bc:	1c01      	adds	r1, r0, #0
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 80018be:	9004      	str	r0, [sp, #16]
    FTR_PRECISION a2 = a*a;
 80018c0:	f7ff f9b6 	bl	8000c30 <__aeabi_fmul>
 80018c4:	9005      	str	r0, [sp, #20]
    FTR_PRECISION b = my_tan(M_PI*(fu-fl)/s);
 80018c6:	1c28      	adds	r0, r5, #0
 80018c8:	f7ff fea2 	bl	8001610 <my_tan>
    FTR_PRECISION b2 = b*b;
 80018cc:	1c01      	adds	r1, r0, #0
    FTR_PRECISION b = my_tan(M_PI*(fu-fl)/s);
 80018ce:	9001      	str	r0, [sp, #4]
    FTR_PRECISION b2 = b*b;
 80018d0:	f7ff f9ae 	bl	8000c30 <__aeabi_fmul>

    for(int i=0; i<filter->n; ++i){
 80018d4:	2600      	movs	r6, #0
    FTR_PRECISION b2 = b*b;
 80018d6:	9002      	str	r0, [sp, #8]
    for(int i=0; i<filter->n; ++i){
 80018d8:	3404      	adds	r4, #4
 80018da:	9b03      	ldr	r3, [sp, #12]
 80018dc:	429e      	cmp	r6, r3
 80018de:	db01      	blt.n	80018e4 <init_bw_band_pass+0xa8>
        filter->d1[i] = 4.0f * a * (1.0f + b * r) / s_val;
        filter->d2[i] = 2.0f * (b2 - 2.0f * a2 - 1.0f)/ s_val;
        filter->d3[i] = 4.0f * a * (1.0f - b * r ) / s_val;
        filter->d4[i] = -(b2 - 2.0f * b * r + 1.0f) / s_val;
    }
}
 80018e0:	b009      	add	sp, #36	@ 0x24
 80018e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        FTR_PRECISION r = my_sin(M_PI * (2.0f * i + 1.0f) / (4.0f * filter->n));
 80018e4:	0030      	movs	r0, r6
 80018e6:	f7ff fd81 	bl	80013ec <__aeabi_i2f>
 80018ea:	1c01      	adds	r1, r0, #0
 80018ec:	f7fe fde0 	bl	80004b0 <__aeabi_fadd>
 80018f0:	21fe      	movs	r1, #254	@ 0xfe
 80018f2:	0589      	lsls	r1, r1, #22
 80018f4:	f7fe fddc 	bl	80004b0 <__aeabi_fadd>
 80018f8:	4936      	ldr	r1, [pc, #216]	@ (80019d4 <init_bw_band_pass+0x198>)
 80018fa:	f7ff f999 	bl	8000c30 <__aeabi_fmul>
 80018fe:	1c05      	adds	r5, r0, #0
 8001900:	9803      	ldr	r0, [sp, #12]
 8001902:	f7ff fd73 	bl	80013ec <__aeabi_i2f>
 8001906:	2181      	movs	r1, #129	@ 0x81
 8001908:	05c9      	lsls	r1, r1, #23
 800190a:	f7ff f991 	bl	8000c30 <__aeabi_fmul>
 800190e:	1c01      	adds	r1, r0, #0
 8001910:	1c28      	adds	r0, r5, #0
 8001912:	f7fe ffbf 	bl	8000894 <__aeabi_fdiv>
 8001916:	f7ff fe29 	bl	800156c <my_sin>
        FTR_PRECISION s_val = (b2 + 2.0f * b * r + 1.0f);
 800191a:	9901      	ldr	r1, [sp, #4]
        FTR_PRECISION r = my_sin(M_PI * (2.0f * i + 1.0f) / (4.0f * filter->n));
 800191c:	1c07      	adds	r7, r0, #0
        FTR_PRECISION s_val = (b2 + 2.0f * b * r + 1.0f);
 800191e:	1c08      	adds	r0, r1, #0
 8001920:	f7fe fdc6 	bl	80004b0 <__aeabi_fadd>
 8001924:	1c39      	adds	r1, r7, #0
 8001926:	f7ff f983 	bl	8000c30 <__aeabi_fmul>
 800192a:	9902      	ldr	r1, [sp, #8]
 800192c:	9006      	str	r0, [sp, #24]
 800192e:	f7fe fdbf 	bl	80004b0 <__aeabi_fadd>
 8001932:	21fe      	movs	r1, #254	@ 0xfe
 8001934:	0589      	lsls	r1, r1, #22
 8001936:	f7fe fdbb 	bl	80004b0 <__aeabi_fadd>
 800193a:	1c05      	adds	r5, r0, #0
        filter->A[i] = b2/s_val;
 800193c:	1c01      	adds	r1, r0, #0
 800193e:	9802      	ldr	r0, [sp, #8]
 8001940:	f7fe ffa8 	bl	8000894 <__aeabi_fdiv>
        filter->d1[i] = 4.0f * a * (1.0f + b * r) / s_val;
 8001944:	2181      	movs	r1, #129	@ 0x81
        filter->A[i] = b2/s_val;
 8001946:	6020      	str	r0, [r4, #0]
        filter->d1[i] = 4.0f * a * (1.0f + b * r) / s_val;
 8001948:	05c9      	lsls	r1, r1, #23
 800194a:	9804      	ldr	r0, [sp, #16]
 800194c:	f7ff f970 	bl	8000c30 <__aeabi_fmul>
 8001950:	1c39      	adds	r1, r7, #0
 8001952:	9007      	str	r0, [sp, #28]
 8001954:	9801      	ldr	r0, [sp, #4]
 8001956:	f7ff f96b 	bl	8000c30 <__aeabi_fmul>
 800195a:	21fe      	movs	r1, #254	@ 0xfe
 800195c:	0589      	lsls	r1, r1, #22
 800195e:	1c07      	adds	r7, r0, #0
 8001960:	f7fe fda6 	bl	80004b0 <__aeabi_fadd>
 8001964:	9907      	ldr	r1, [sp, #28]
 8001966:	f7ff f963 	bl	8000c30 <__aeabi_fmul>
 800196a:	1c29      	adds	r1, r5, #0
 800196c:	f7fe ff92 	bl	8000894 <__aeabi_fdiv>
        filter->d2[i] = 2.0f * (b2 - 2.0f * a2 - 1.0f)/ s_val;
 8001970:	9905      	ldr	r1, [sp, #20]
        filter->d1[i] = 4.0f * a * (1.0f + b * r) / s_val;
 8001972:	60a0      	str	r0, [r4, #8]
        filter->d2[i] = 2.0f * (b2 - 2.0f * a2 - 1.0f)/ s_val;
 8001974:	1c08      	adds	r0, r1, #0
 8001976:	f7fe fd9b 	bl	80004b0 <__aeabi_fadd>
 800197a:	1c01      	adds	r1, r0, #0
 800197c:	9802      	ldr	r0, [sp, #8]
 800197e:	f7ff fab1 	bl	8000ee4 <__aeabi_fsub>
 8001982:	21fe      	movs	r1, #254	@ 0xfe
 8001984:	0589      	lsls	r1, r1, #22
 8001986:	f7ff faad 	bl	8000ee4 <__aeabi_fsub>
 800198a:	1c01      	adds	r1, r0, #0
 800198c:	f7fe fd90 	bl	80004b0 <__aeabi_fadd>
 8001990:	1c29      	adds	r1, r5, #0
 8001992:	f7fe ff7f 	bl	8000894 <__aeabi_fdiv>
 8001996:	6120      	str	r0, [r4, #16]
        filter->d3[i] = 4.0f * a * (1.0f - b * r ) / s_val;
 8001998:	20fe      	movs	r0, #254	@ 0xfe
 800199a:	1c39      	adds	r1, r7, #0
 800199c:	0580      	lsls	r0, r0, #22
 800199e:	f7ff faa1 	bl	8000ee4 <__aeabi_fsub>
 80019a2:	9907      	ldr	r1, [sp, #28]
 80019a4:	f7ff f944 	bl	8000c30 <__aeabi_fmul>
 80019a8:	1c29      	adds	r1, r5, #0
 80019aa:	f7fe ff73 	bl	8000894 <__aeabi_fdiv>
        filter->d4[i] = -(b2 - 2.0f * b * r + 1.0f) / s_val;
 80019ae:	9906      	ldr	r1, [sp, #24]
        filter->d3[i] = 4.0f * a * (1.0f - b * r ) / s_val;
 80019b0:	61a0      	str	r0, [r4, #24]
        filter->d4[i] = -(b2 - 2.0f * b * r + 1.0f) / s_val;
 80019b2:	9802      	ldr	r0, [sp, #8]
 80019b4:	f7ff fa96 	bl	8000ee4 <__aeabi_fsub>
 80019b8:	21fe      	movs	r1, #254	@ 0xfe
 80019ba:	0589      	lsls	r1, r1, #22
 80019bc:	f7fe fd78 	bl	80004b0 <__aeabi_fadd>
 80019c0:	2380      	movs	r3, #128	@ 0x80
 80019c2:	061b      	lsls	r3, r3, #24
 80019c4:	18c0      	adds	r0, r0, r3
 80019c6:	1c29      	adds	r1, r5, #0
 80019c8:	f7fe ff64 	bl	8000894 <__aeabi_fdiv>
    for(int i=0; i<filter->n; ++i){
 80019cc:	3601      	adds	r6, #1
        filter->d4[i] = -(b2 - 2.0f * b * r + 1.0f) / s_val;
 80019ce:	6220      	str	r0, [r4, #32]
    for(int i=0; i<filter->n; ++i){
 80019d0:	3404      	adds	r4, #4
 80019d2:	e782      	b.n	80018da <init_bw_band_pass+0x9e>
 80019d4:	40490fdb 	.word	0x40490fdb
 80019d8:	3fc90fda 	.word	0x3fc90fda

080019dc <init_bw_band_stop>:

void init_bw_band_stop(BWBandStop* filter, int order, FTR_PRECISION s, FTR_PRECISION fl, FTR_PRECISION fu){
 80019dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019de:	1c1f      	adds	r7, r3, #0
    filter->n = order/4;
    if(filter->n > MAX_SECTIONS) filter->n = MAX_SECTIONS;
 80019e0:	2302      	movs	r3, #2
void init_bw_band_stop(BWBandStop* filter, int order, FTR_PRECISION s, FTR_PRECISION fl, FTR_PRECISION fu){
 80019e2:	b089      	sub	sp, #36	@ 0x24
 80019e4:	0004      	movs	r4, r0
 80019e6:	1c15      	adds	r5, r2, #0
    if(filter->n > MAX_SECTIONS) filter->n = MAX_SECTIONS;
 80019e8:	9303      	str	r3, [sp, #12]
 80019ea:	290b      	cmp	r1, #11
 80019ec:	dc05      	bgt.n	80019fa <init_bw_band_stop+0x1e>
    filter->n = order/4;
 80019ee:	2203      	movs	r2, #3
 80019f0:	17cb      	asrs	r3, r1, #31
 80019f2:	4013      	ands	r3, r2
 80019f4:	1859      	adds	r1, r3, r1
 80019f6:	108b      	asrs	r3, r1, #2
 80019f8:	9303      	str	r3, [sp, #12]
 80019fa:	9b03      	ldr	r3, [sp, #12]
    for(int k=0; k<MAX_SECTIONS; k++) {
        filter->w0[k]=0; filter->w1[k]=0; filter->w2[k]=0;
        filter->w3[k]=0; filter->w4[k]=0;
    }

    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 80019fc:	1c39      	adds	r1, r7, #0
 80019fe:	6023      	str	r3, [r4, #0]
        filter->w0[k]=0; filter->w1[k]=0; filter->w2[k]=0;
 8001a00:	2300      	movs	r3, #0
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 8001a02:	980e      	ldr	r0, [sp, #56]	@ 0x38
        filter->w0[k]=0; filter->w1[k]=0; filter->w2[k]=0;
 8001a04:	6363      	str	r3, [r4, #52]	@ 0x34
 8001a06:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8001a08:	6463      	str	r3, [r4, #68]	@ 0x44
        filter->w3[k]=0; filter->w4[k]=0;
 8001a0a:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8001a0c:	6563      	str	r3, [r4, #84]	@ 0x54
        filter->w0[k]=0; filter->w1[k]=0; filter->w2[k]=0;
 8001a0e:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001a10:	6423      	str	r3, [r4, #64]	@ 0x40
 8001a12:	64a3      	str	r3, [r4, #72]	@ 0x48
        filter->w3[k]=0; filter->w4[k]=0;
 8001a14:	6523      	str	r3, [r4, #80]	@ 0x50
 8001a16:	65a3      	str	r3, [r4, #88]	@ 0x58
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 8001a18:	f7fe fd4a 	bl	80004b0 <__aeabi_fadd>
 8001a1c:	4960      	ldr	r1, [pc, #384]	@ (8001ba0 <init_bw_band_stop+0x1c4>)
 8001a1e:	f7ff f907 	bl	8000c30 <__aeabi_fmul>
 8001a22:	1c29      	adds	r1, r5, #0
 8001a24:	f7fe ff36 	bl	8000894 <__aeabi_fdiv>
    return my_sin(x + 1.5707963f); // cos(x) = sin(x + PI/2)
 8001a28:	495e      	ldr	r1, [pc, #376]	@ (8001ba4 <init_bw_band_stop+0x1c8>)
 8001a2a:	f7fe fd41 	bl	80004b0 <__aeabi_fadd>
 8001a2e:	f7ff fd9d 	bl	800156c <my_sin>
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 8001a32:	1c39      	adds	r1, r7, #0
    return my_sin(x + 1.5707963f); // cos(x) = sin(x + PI/2)
 8001a34:	1c06      	adds	r6, r0, #0
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 8001a36:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001a38:	f7ff fa54 	bl	8000ee4 <__aeabi_fsub>
 8001a3c:	4958      	ldr	r1, [pc, #352]	@ (8001ba0 <init_bw_band_stop+0x1c4>)
 8001a3e:	f7ff f8f7 	bl	8000c30 <__aeabi_fmul>
 8001a42:	1c29      	adds	r1, r5, #0
 8001a44:	f7fe ff26 	bl	8000894 <__aeabi_fdiv>
    return my_sin(x + 1.5707963f); // cos(x) = sin(x + PI/2)
 8001a48:	4956      	ldr	r1, [pc, #344]	@ (8001ba4 <init_bw_band_stop+0x1c8>)
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 8001a4a:	1c05      	adds	r5, r0, #0
    return my_sin(x + 1.5707963f); // cos(x) = sin(x + PI/2)
 8001a4c:	f7fe fd30 	bl	80004b0 <__aeabi_fadd>
 8001a50:	f7ff fd8c 	bl	800156c <my_sin>
 8001a54:	1c01      	adds	r1, r0, #0
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 8001a56:	1c30      	adds	r0, r6, #0
 8001a58:	f7fe ff1c 	bl	8000894 <__aeabi_fdiv>
    FTR_PRECISION a2 = a*a;
 8001a5c:	1c01      	adds	r1, r0, #0
    FTR_PRECISION a = my_cos(M_PI*(fu+fl)/s) / my_cos(M_PI*(fu-fl)/s);
 8001a5e:	9002      	str	r0, [sp, #8]
    FTR_PRECISION a2 = a*a;
 8001a60:	f7ff f8e6 	bl	8000c30 <__aeabi_fmul>
 8001a64:	9004      	str	r0, [sp, #16]
    FTR_PRECISION b = my_tan(M_PI*(fu-fl)/s);
 8001a66:	1c28      	adds	r0, r5, #0
 8001a68:	f7ff fdd2 	bl	8001610 <my_tan>
    FTR_PRECISION b2 = b*b;
 8001a6c:	1c01      	adds	r1, r0, #0
 8001a6e:	0025      	movs	r5, r4
    FTR_PRECISION b = my_tan(M_PI*(fu-fl)/s);
 8001a70:	9000      	str	r0, [sp, #0]
    FTR_PRECISION b2 = b*b;
 8001a72:	f7ff f8dd 	bl	8000c30 <__aeabi_fmul>

    for(int i=0; i<filter->n; ++i){
 8001a76:	2300      	movs	r3, #0
    FTR_PRECISION b2 = b*b;
 8001a78:	9005      	str	r0, [sp, #20]
    for(int i=0; i<filter->n; ++i){
 8001a7a:	350c      	adds	r5, #12
 8001a7c:	9301      	str	r3, [sp, #4]
 8001a7e:	9b01      	ldr	r3, [sp, #4]
 8001a80:	9a03      	ldr	r2, [sp, #12]
 8001a82:	4293      	cmp	r3, r2
 8001a84:	db11      	blt.n	8001aaa <init_bw_band_stop+0xce>
        filter->d1[i] = 4.0f * a * (1.0f + b * r ) / s_val;
        filter->d2[i] = 2.0f * (b2 - 2.0f * a2 - 1.0f) / s_val;
        filter->d3[i] = 4.0f * a * (1.0f - b * r) / s_val;
        filter->d4[i] = -(b2 - 2.0f * b * r + 1.0f) / s_val;
    }
    filter->r = 4.0f * a;
 8001a86:	2181      	movs	r1, #129	@ 0x81
 8001a88:	9802      	ldr	r0, [sp, #8]
 8001a8a:	05c9      	lsls	r1, r1, #23
 8001a8c:	f7ff f8d0 	bl	8000c30 <__aeabi_fmul>
    filter->s = 4.0f * a2 + 2.0f;
 8001a90:	2181      	movs	r1, #129	@ 0x81
    filter->r = 4.0f * a;
 8001a92:	6060      	str	r0, [r4, #4]
    filter->s = 4.0f * a2 + 2.0f;
 8001a94:	05c9      	lsls	r1, r1, #23
 8001a96:	9804      	ldr	r0, [sp, #16]
 8001a98:	f7ff f8ca 	bl	8000c30 <__aeabi_fmul>
 8001a9c:	2180      	movs	r1, #128	@ 0x80
 8001a9e:	05c9      	lsls	r1, r1, #23
 8001aa0:	f7fe fd06 	bl	80004b0 <__aeabi_fadd>
 8001aa4:	60a0      	str	r0, [r4, #8]
}
 8001aa6:	b009      	add	sp, #36	@ 0x24
 8001aa8:	bdf0      	pop	{r4, r5, r6, r7, pc}
        FTR_PRECISION r = my_sin(M_PI * (2.0f * i + 1.0f) / (4.0f * filter->n));
 8001aaa:	9801      	ldr	r0, [sp, #4]
 8001aac:	f7ff fc9e 	bl	80013ec <__aeabi_i2f>
 8001ab0:	1c01      	adds	r1, r0, #0
 8001ab2:	f7fe fcfd 	bl	80004b0 <__aeabi_fadd>
 8001ab6:	21fe      	movs	r1, #254	@ 0xfe
 8001ab8:	0589      	lsls	r1, r1, #22
 8001aba:	f7fe fcf9 	bl	80004b0 <__aeabi_fadd>
 8001abe:	4938      	ldr	r1, [pc, #224]	@ (8001ba0 <init_bw_band_stop+0x1c4>)
 8001ac0:	f7ff f8b6 	bl	8000c30 <__aeabi_fmul>
 8001ac4:	1c06      	adds	r6, r0, #0
 8001ac6:	9803      	ldr	r0, [sp, #12]
 8001ac8:	f7ff fc90 	bl	80013ec <__aeabi_i2f>
 8001acc:	2181      	movs	r1, #129	@ 0x81
 8001ace:	05c9      	lsls	r1, r1, #23
 8001ad0:	f7ff f8ae 	bl	8000c30 <__aeabi_fmul>
 8001ad4:	1c01      	adds	r1, r0, #0
 8001ad6:	1c30      	adds	r0, r6, #0
 8001ad8:	f7fe fedc 	bl	8000894 <__aeabi_fdiv>
 8001adc:	f7ff fd46 	bl	800156c <my_sin>
        FTR_PRECISION s_val = (b2 + 2.0f * b * r + 1.0f);
 8001ae0:	9900      	ldr	r1, [sp, #0]
        FTR_PRECISION r = my_sin(M_PI * (2.0f * i + 1.0f) / (4.0f * filter->n));
 8001ae2:	1c07      	adds	r7, r0, #0
        FTR_PRECISION s_val = (b2 + 2.0f * b * r + 1.0f);
 8001ae4:	1c08      	adds	r0, r1, #0
 8001ae6:	f7fe fce3 	bl	80004b0 <__aeabi_fadd>
 8001aea:	1c39      	adds	r1, r7, #0
 8001aec:	f7ff f8a0 	bl	8000c30 <__aeabi_fmul>
 8001af0:	9905      	ldr	r1, [sp, #20]
 8001af2:	9006      	str	r0, [sp, #24]
 8001af4:	f7fe fcdc 	bl	80004b0 <__aeabi_fadd>
 8001af8:	21fe      	movs	r1, #254	@ 0xfe
 8001afa:	0589      	lsls	r1, r1, #22
 8001afc:	f7fe fcd8 	bl	80004b0 <__aeabi_fadd>
 8001b00:	1c06      	adds	r6, r0, #0
        filter->A[i] = 1.0f / s_val;
 8001b02:	1c01      	adds	r1, r0, #0
 8001b04:	20fe      	movs	r0, #254	@ 0xfe
 8001b06:	0580      	lsls	r0, r0, #22
 8001b08:	f7fe fec4 	bl	8000894 <__aeabi_fdiv>
        filter->d1[i] = 4.0f * a * (1.0f + b * r ) / s_val;
 8001b0c:	2181      	movs	r1, #129	@ 0x81
        filter->A[i] = 1.0f / s_val;
 8001b0e:	6028      	str	r0, [r5, #0]
        filter->d1[i] = 4.0f * a * (1.0f + b * r ) / s_val;
 8001b10:	05c9      	lsls	r1, r1, #23
 8001b12:	9802      	ldr	r0, [sp, #8]
 8001b14:	f7ff f88c 	bl	8000c30 <__aeabi_fmul>
 8001b18:	1c39      	adds	r1, r7, #0
 8001b1a:	9007      	str	r0, [sp, #28]
 8001b1c:	9800      	ldr	r0, [sp, #0]
 8001b1e:	f7ff f887 	bl	8000c30 <__aeabi_fmul>
 8001b22:	21fe      	movs	r1, #254	@ 0xfe
 8001b24:	0589      	lsls	r1, r1, #22
 8001b26:	1c07      	adds	r7, r0, #0
 8001b28:	f7fe fcc2 	bl	80004b0 <__aeabi_fadd>
 8001b2c:	9907      	ldr	r1, [sp, #28]
 8001b2e:	f7ff f87f 	bl	8000c30 <__aeabi_fmul>
 8001b32:	1c31      	adds	r1, r6, #0
 8001b34:	f7fe feae 	bl	8000894 <__aeabi_fdiv>
        filter->d2[i] = 2.0f * (b2 - 2.0f * a2 - 1.0f) / s_val;
 8001b38:	9904      	ldr	r1, [sp, #16]
        filter->d1[i] = 4.0f * a * (1.0f + b * r ) / s_val;
 8001b3a:	60a8      	str	r0, [r5, #8]
        filter->d2[i] = 2.0f * (b2 - 2.0f * a2 - 1.0f) / s_val;
 8001b3c:	1c08      	adds	r0, r1, #0
 8001b3e:	f7fe fcb7 	bl	80004b0 <__aeabi_fadd>
 8001b42:	1c01      	adds	r1, r0, #0
 8001b44:	9805      	ldr	r0, [sp, #20]
 8001b46:	f7ff f9cd 	bl	8000ee4 <__aeabi_fsub>
 8001b4a:	21fe      	movs	r1, #254	@ 0xfe
 8001b4c:	0589      	lsls	r1, r1, #22
 8001b4e:	f7ff f9c9 	bl	8000ee4 <__aeabi_fsub>
 8001b52:	1c01      	adds	r1, r0, #0
 8001b54:	f7fe fcac 	bl	80004b0 <__aeabi_fadd>
 8001b58:	1c31      	adds	r1, r6, #0
 8001b5a:	f7fe fe9b 	bl	8000894 <__aeabi_fdiv>
 8001b5e:	6128      	str	r0, [r5, #16]
        filter->d3[i] = 4.0f * a * (1.0f - b * r) / s_val;
 8001b60:	20fe      	movs	r0, #254	@ 0xfe
 8001b62:	1c39      	adds	r1, r7, #0
 8001b64:	0580      	lsls	r0, r0, #22
 8001b66:	f7ff f9bd 	bl	8000ee4 <__aeabi_fsub>
 8001b6a:	9907      	ldr	r1, [sp, #28]
 8001b6c:	f7ff f860 	bl	8000c30 <__aeabi_fmul>
 8001b70:	1c31      	adds	r1, r6, #0
 8001b72:	f7fe fe8f 	bl	8000894 <__aeabi_fdiv>
        filter->d4[i] = -(b2 - 2.0f * b * r + 1.0f) / s_val;
 8001b76:	9906      	ldr	r1, [sp, #24]
        filter->d3[i] = 4.0f * a * (1.0f - b * r) / s_val;
 8001b78:	61a8      	str	r0, [r5, #24]
        filter->d4[i] = -(b2 - 2.0f * b * r + 1.0f) / s_val;
 8001b7a:	9805      	ldr	r0, [sp, #20]
 8001b7c:	f7ff f9b2 	bl	8000ee4 <__aeabi_fsub>
 8001b80:	21fe      	movs	r1, #254	@ 0xfe
 8001b82:	0589      	lsls	r1, r1, #22
 8001b84:	f7fe fc94 	bl	80004b0 <__aeabi_fadd>
 8001b88:	2380      	movs	r3, #128	@ 0x80
 8001b8a:	061b      	lsls	r3, r3, #24
 8001b8c:	18c0      	adds	r0, r0, r3
 8001b8e:	1c31      	adds	r1, r6, #0
 8001b90:	f7fe fe80 	bl	8000894 <__aeabi_fdiv>
    for(int i=0; i<filter->n; ++i){
 8001b94:	9b01      	ldr	r3, [sp, #4]
        filter->d4[i] = -(b2 - 2.0f * b * r + 1.0f) / s_val;
 8001b96:	6228      	str	r0, [r5, #32]
    for(int i=0; i<filter->n; ++i){
 8001b98:	3301      	adds	r3, #1
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	3504      	adds	r5, #4
 8001b9e:	e76e      	b.n	8001a7e <init_bw_band_stop+0xa2>
 8001ba0:	40490fdb 	.word	0x40490fdb
 8001ba4:	3fc90fda 	.word	0x3fc90fda

08001ba8 <bw_low_pass>:

FTR_PRECISION bw_low_pass(BWLowPass* filter, FTR_PRECISION x){
 8001ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
    for(int i=0; i<filter->n; ++i){
 8001baa:	0004      	movs	r4, r0
 8001bac:	2500      	movs	r5, #0
 8001bae:	cc08      	ldmia	r4!, {r3}
FTR_PRECISION bw_low_pass(BWLowPass* filter, FTR_PRECISION x){
 8001bb0:	b085      	sub	sp, #20
    for(int i=0; i<filter->n; ++i){
 8001bb2:	9303      	str	r3, [sp, #12]
 8001bb4:	9101      	str	r1, [sp, #4]
 8001bb6:	9b03      	ldr	r3, [sp, #12]
 8001bb8:	42ab      	cmp	r3, r5
 8001bba:	dc02      	bgt.n	8001bc2 <bw_low_pass+0x1a>
        x = filter->A[i] * (filter->w0[i] + 2.0f * filter->w1[i] + filter->w2[i]);
        filter->w2[i] = filter->w1[i];
        filter->w1[i] = filter->w0[i];
    }
    return x;
}
 8001bbc:	9801      	ldr	r0, [sp, #4]
 8001bbe:	b005      	add	sp, #20
 8001bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        filter->w0[i] = filter->d1[i]*filter->w1[i] + filter->d2[i]*filter->w2[i] + x;
 8001bc2:	6a27      	ldr	r7, [r4, #32]
 8001bc4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001bc6:	68a1      	ldr	r1, [r4, #8]
 8001bc8:	1c38      	adds	r0, r7, #0
 8001bca:	9302      	str	r3, [sp, #8]
 8001bcc:	f7ff f830 	bl	8000c30 <__aeabi_fmul>
 8001bd0:	6921      	ldr	r1, [r4, #16]
 8001bd2:	1c06      	adds	r6, r0, #0
 8001bd4:	9802      	ldr	r0, [sp, #8]
 8001bd6:	f7ff f82b 	bl	8000c30 <__aeabi_fmul>
 8001bda:	1c01      	adds	r1, r0, #0
 8001bdc:	1c30      	adds	r0, r6, #0
 8001bde:	f7fe fc67 	bl	80004b0 <__aeabi_fadd>
 8001be2:	9901      	ldr	r1, [sp, #4]
 8001be4:	f7fe fc64 	bl	80004b0 <__aeabi_fadd>
        x = filter->A[i] * (filter->w0[i] + 2.0f * filter->w1[i] + filter->w2[i]);
 8001be8:	1c39      	adds	r1, r7, #0
        filter->w0[i] = filter->d1[i]*filter->w1[i] + filter->d2[i]*filter->w2[i] + x;
 8001bea:	1c06      	adds	r6, r0, #0
 8001bec:	61a0      	str	r0, [r4, #24]
        x = filter->A[i] * (filter->w0[i] + 2.0f * filter->w1[i] + filter->w2[i]);
 8001bee:	1c38      	adds	r0, r7, #0
 8001bf0:	f7fe fc5e 	bl	80004b0 <__aeabi_fadd>
 8001bf4:	1c31      	adds	r1, r6, #0
 8001bf6:	f7fe fc5b 	bl	80004b0 <__aeabi_fadd>
 8001bfa:	9902      	ldr	r1, [sp, #8]
 8001bfc:	f7fe fc58 	bl	80004b0 <__aeabi_fadd>
 8001c00:	6821      	ldr	r1, [r4, #0]
 8001c02:	f7ff f815 	bl	8000c30 <__aeabi_fmul>
    for(int i=0; i<filter->n; ++i){
 8001c06:	3501      	adds	r5, #1
        filter->w2[i] = filter->w1[i];
 8001c08:	62a7      	str	r7, [r4, #40]	@ 0x28
        filter->w1[i] = filter->w0[i];
 8001c0a:	6226      	str	r6, [r4, #32]
        x = filter->A[i] * (filter->w0[i] + 2.0f * filter->w1[i] + filter->w2[i]);
 8001c0c:	9001      	str	r0, [sp, #4]
    for(int i=0; i<filter->n; ++i){
 8001c0e:	3404      	adds	r4, #4
 8001c10:	e7d1      	b.n	8001bb6 <bw_low_pass+0xe>

08001c12 <bw_high_pass>:
FTR_PRECISION bw_high_pass(BWHighPass* filter, FTR_PRECISION x){
 8001c12:	b5f0      	push	{r4, r5, r6, r7, lr}
    for(int i=0; i<filter->n; ++i){
 8001c14:	0004      	movs	r4, r0
 8001c16:	2500      	movs	r5, #0
 8001c18:	cc08      	ldmia	r4!, {r3}
FTR_PRECISION bw_high_pass(BWHighPass* filter, FTR_PRECISION x){
 8001c1a:	b085      	sub	sp, #20
    for(int i=0; i<filter->n; ++i){
 8001c1c:	9303      	str	r3, [sp, #12]
 8001c1e:	9101      	str	r1, [sp, #4]
 8001c20:	9b03      	ldr	r3, [sp, #12]
 8001c22:	42ab      	cmp	r3, r5
 8001c24:	dc02      	bgt.n	8001c2c <bw_high_pass+0x1a>
        x = filter->A[i] * (filter->w0[i] - 2.0f * filter->w1[i] + filter->w2[i]);
        filter->w2[i] = filter->w1[i];
        filter->w1[i] = filter->w0[i];
    }
    return x;
}
 8001c26:	9801      	ldr	r0, [sp, #4]
 8001c28:	b005      	add	sp, #20
 8001c2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        filter->w0[i] = filter->d1[i]*filter->w1[i] + filter->d2[i]*filter->w2[i] + x;
 8001c2c:	6a27      	ldr	r7, [r4, #32]
 8001c2e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001c30:	68a1      	ldr	r1, [r4, #8]
 8001c32:	1c38      	adds	r0, r7, #0
 8001c34:	9302      	str	r3, [sp, #8]
 8001c36:	f7fe fffb 	bl	8000c30 <__aeabi_fmul>
 8001c3a:	6921      	ldr	r1, [r4, #16]
 8001c3c:	1c06      	adds	r6, r0, #0
 8001c3e:	9802      	ldr	r0, [sp, #8]
 8001c40:	f7fe fff6 	bl	8000c30 <__aeabi_fmul>
 8001c44:	1c01      	adds	r1, r0, #0
 8001c46:	1c30      	adds	r0, r6, #0
 8001c48:	f7fe fc32 	bl	80004b0 <__aeabi_fadd>
 8001c4c:	9901      	ldr	r1, [sp, #4]
 8001c4e:	f7fe fc2f 	bl	80004b0 <__aeabi_fadd>
        x = filter->A[i] * (filter->w0[i] - 2.0f * filter->w1[i] + filter->w2[i]);
 8001c52:	1c39      	adds	r1, r7, #0
        filter->w0[i] = filter->d1[i]*filter->w1[i] + filter->d2[i]*filter->w2[i] + x;
 8001c54:	1c06      	adds	r6, r0, #0
 8001c56:	61a0      	str	r0, [r4, #24]
        x = filter->A[i] * (filter->w0[i] - 2.0f * filter->w1[i] + filter->w2[i]);
 8001c58:	1c38      	adds	r0, r7, #0
 8001c5a:	f7fe fc29 	bl	80004b0 <__aeabi_fadd>
 8001c5e:	1c01      	adds	r1, r0, #0
 8001c60:	1c30      	adds	r0, r6, #0
 8001c62:	f7ff f93f 	bl	8000ee4 <__aeabi_fsub>
 8001c66:	9902      	ldr	r1, [sp, #8]
 8001c68:	f7fe fc22 	bl	80004b0 <__aeabi_fadd>
 8001c6c:	6821      	ldr	r1, [r4, #0]
 8001c6e:	f7fe ffdf 	bl	8000c30 <__aeabi_fmul>
    for(int i=0; i<filter->n; ++i){
 8001c72:	3501      	adds	r5, #1
        filter->w2[i] = filter->w1[i];
 8001c74:	62a7      	str	r7, [r4, #40]	@ 0x28
        filter->w1[i] = filter->w0[i];
 8001c76:	6226      	str	r6, [r4, #32]
        x = filter->A[i] * (filter->w0[i] - 2.0f * filter->w1[i] + filter->w2[i]);
 8001c78:	9001      	str	r0, [sp, #4]
    for(int i=0; i<filter->n; ++i){
 8001c7a:	3404      	adds	r4, #4
 8001c7c:	e7d0      	b.n	8001c20 <bw_high_pass+0xe>

08001c7e <bw_band_pass>:
FTR_PRECISION bw_band_pass(BWBandPass* filter, FTR_PRECISION x){
 8001c7e:	b5f0      	push	{r4, r5, r6, r7, lr}
    for(int i=0; i<filter->n; ++i){
 8001c80:	0004      	movs	r4, r0
 8001c82:	2500      	movs	r5, #0
 8001c84:	cc08      	ldmia	r4!, {r3}
FTR_PRECISION bw_band_pass(BWBandPass* filter, FTR_PRECISION x){
 8001c86:	b087      	sub	sp, #28
    for(int i=0; i<filter->n; ++i){
 8001c88:	9305      	str	r3, [sp, #20]
 8001c8a:	9101      	str	r1, [sp, #4]
 8001c8c:	9b05      	ldr	r3, [sp, #20]
 8001c8e:	42ab      	cmp	r3, r5
 8001c90:	dc02      	bgt.n	8001c98 <bw_band_pass+0x1a>
        filter->w3[i] = filter->w2[i];
        filter->w2[i] = filter->w1[i];
        filter->w1[i] = filter->w0[i];
    }
    return x;
}
 8001c92:	9801      	ldr	r0, [sp, #4]
 8001c94:	b007      	add	sp, #28
 8001c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
        filter->w0[i] = filter->d1[i]*filter->w1[i] + filter->d2[i]*filter->w2[i]+ filter->d3[i]*filter->w3[i]+ filter->d4[i]*filter->w4[i] + x;
 8001c98:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001c9a:	68a1      	ldr	r1, [r4, #8]
 8001c9c:	9302      	str	r3, [sp, #8]
 8001c9e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001ca0:	9802      	ldr	r0, [sp, #8]
 8001ca2:	9303      	str	r3, [sp, #12]
 8001ca4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001ca6:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
 8001ca8:	9304      	str	r3, [sp, #16]
 8001caa:	f7fe ffc1 	bl	8000c30 <__aeabi_fmul>
 8001cae:	6921      	ldr	r1, [r4, #16]
 8001cb0:	1c06      	adds	r6, r0, #0
 8001cb2:	1c38      	adds	r0, r7, #0
 8001cb4:	f7fe ffbc 	bl	8000c30 <__aeabi_fmul>
 8001cb8:	1c01      	adds	r1, r0, #0
 8001cba:	1c30      	adds	r0, r6, #0
 8001cbc:	f7fe fbf8 	bl	80004b0 <__aeabi_fadd>
 8001cc0:	69a1      	ldr	r1, [r4, #24]
 8001cc2:	1c06      	adds	r6, r0, #0
 8001cc4:	9803      	ldr	r0, [sp, #12]
 8001cc6:	f7fe ffb3 	bl	8000c30 <__aeabi_fmul>
 8001cca:	1c01      	adds	r1, r0, #0
 8001ccc:	1c30      	adds	r0, r6, #0
 8001cce:	f7fe fbef 	bl	80004b0 <__aeabi_fadd>
 8001cd2:	6a21      	ldr	r1, [r4, #32]
 8001cd4:	1c06      	adds	r6, r0, #0
 8001cd6:	9804      	ldr	r0, [sp, #16]
 8001cd8:	f7fe ffaa 	bl	8000c30 <__aeabi_fmul>
 8001cdc:	1c01      	adds	r1, r0, #0
 8001cde:	1c30      	adds	r0, r6, #0
 8001ce0:	f7fe fbe6 	bl	80004b0 <__aeabi_fadd>
 8001ce4:	9901      	ldr	r1, [sp, #4]
 8001ce6:	f7fe fbe3 	bl	80004b0 <__aeabi_fadd>
        x = filter->A[i] * (filter->w0[i] - 2.0f * filter->w2[i] + filter->w4[i]);
 8001cea:	1c39      	adds	r1, r7, #0
        filter->w0[i] = filter->d1[i]*filter->w1[i] + filter->d2[i]*filter->w2[i]+ filter->d3[i]*filter->w3[i]+ filter->d4[i]*filter->w4[i] + x;
 8001cec:	1c06      	adds	r6, r0, #0
 8001cee:	62a0      	str	r0, [r4, #40]	@ 0x28
        x = filter->A[i] * (filter->w0[i] - 2.0f * filter->w2[i] + filter->w4[i]);
 8001cf0:	1c38      	adds	r0, r7, #0
 8001cf2:	f7fe fbdd 	bl	80004b0 <__aeabi_fadd>
 8001cf6:	1c01      	adds	r1, r0, #0
 8001cf8:	1c30      	adds	r0, r6, #0
 8001cfa:	f7ff f8f3 	bl	8000ee4 <__aeabi_fsub>
 8001cfe:	9904      	ldr	r1, [sp, #16]
 8001d00:	f7fe fbd6 	bl	80004b0 <__aeabi_fadd>
 8001d04:	6821      	ldr	r1, [r4, #0]
 8001d06:	f7fe ff93 	bl	8000c30 <__aeabi_fmul>
        filter->w4[i] = filter->w3[i];
 8001d0a:	9b03      	ldr	r3, [sp, #12]
        filter->w3[i] = filter->w2[i];
 8001d0c:	6427      	str	r7, [r4, #64]	@ 0x40
        filter->w4[i] = filter->w3[i];
 8001d0e:	64a3      	str	r3, [r4, #72]	@ 0x48
        filter->w2[i] = filter->w1[i];
 8001d10:	9b02      	ldr	r3, [sp, #8]
        x = filter->A[i] * (filter->w0[i] - 2.0f * filter->w2[i] + filter->w4[i]);
 8001d12:	9001      	str	r0, [sp, #4]
        filter->w2[i] = filter->w1[i];
 8001d14:	63a3      	str	r3, [r4, #56]	@ 0x38
    for(int i=0; i<filter->n; ++i){
 8001d16:	3501      	adds	r5, #1
        filter->w1[i] = filter->w0[i];
 8001d18:	6326      	str	r6, [r4, #48]	@ 0x30
    for(int i=0; i<filter->n; ++i){
 8001d1a:	3404      	adds	r4, #4
 8001d1c:	e7b6      	b.n	8001c8c <bw_band_pass+0xe>

08001d1e <bw_band_stop>:
FTR_PRECISION bw_band_stop(BWBandStop* filter, FTR_PRECISION x){
 8001d1e:	b5f0      	push	{r4, r5, r6, r7, lr}
    for(int i=0; i<filter->n; ++i){
 8001d20:	6803      	ldr	r3, [r0, #0]
FTR_PRECISION bw_band_stop(BWBandStop* filter, FTR_PRECISION x){
 8001d22:	b089      	sub	sp, #36	@ 0x24
 8001d24:	0004      	movs	r4, r0
    for(int i=0; i<filter->n; ++i){
 8001d26:	9307      	str	r3, [sp, #28]
 8001d28:	2300      	movs	r3, #0
FTR_PRECISION bw_band_stop(BWBandStop* filter, FTR_PRECISION x){
 8001d2a:	0005      	movs	r5, r0
 8001d2c:	340c      	adds	r4, #12
    for(int i=0; i<filter->n; ++i){
 8001d2e:	1c0e      	adds	r6, r1, #0
 8001d30:	9304      	str	r3, [sp, #16]
 8001d32:	9b07      	ldr	r3, [sp, #28]
 8001d34:	9a04      	ldr	r2, [sp, #16]
 8001d36:	4293      	cmp	r3, r2
 8001d38:	dc02      	bgt.n	8001d40 <bw_band_stop+0x22>
        filter->w3[i] = filter->w2[i];
        filter->w2[i] = filter->w1[i];
        filter->w1[i] = filter->w0[i];
    }
    return x;
}
 8001d3a:	1c30      	adds	r0, r6, #0
 8001d3c:	b009      	add	sp, #36	@ 0x24
 8001d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        filter->w0[i] = filter->d1[i]*filter->w1[i] + filter->d2[i]*filter->w2[i]+ filter->d3[i]*filter->w3[i]+ filter->d4[i]*filter->w4[i] + x;
 8001d40:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001d42:	68a1      	ldr	r1, [r4, #8]
 8001d44:	9301      	str	r3, [sp, #4]
 8001d46:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001d48:	9801      	ldr	r0, [sp, #4]
 8001d4a:	9302      	str	r3, [sp, #8]
 8001d4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001d4e:	9303      	str	r3, [sp, #12]
 8001d50:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001d52:	9305      	str	r3, [sp, #20]
 8001d54:	f7fe ff6c 	bl	8000c30 <__aeabi_fmul>
 8001d58:	6921      	ldr	r1, [r4, #16]
 8001d5a:	1c07      	adds	r7, r0, #0
 8001d5c:	9802      	ldr	r0, [sp, #8]
 8001d5e:	f7fe ff67 	bl	8000c30 <__aeabi_fmul>
 8001d62:	1c01      	adds	r1, r0, #0
 8001d64:	1c38      	adds	r0, r7, #0
 8001d66:	f7fe fba3 	bl	80004b0 <__aeabi_fadd>
 8001d6a:	69a1      	ldr	r1, [r4, #24]
 8001d6c:	1c07      	adds	r7, r0, #0
 8001d6e:	9803      	ldr	r0, [sp, #12]
 8001d70:	f7fe ff5e 	bl	8000c30 <__aeabi_fmul>
 8001d74:	1c01      	adds	r1, r0, #0
 8001d76:	1c38      	adds	r0, r7, #0
 8001d78:	f7fe fb9a 	bl	80004b0 <__aeabi_fadd>
 8001d7c:	6a21      	ldr	r1, [r4, #32]
 8001d7e:	1c07      	adds	r7, r0, #0
 8001d80:	9805      	ldr	r0, [sp, #20]
 8001d82:	f7fe ff55 	bl	8000c30 <__aeabi_fmul>
 8001d86:	1c01      	adds	r1, r0, #0
 8001d88:	1c38      	adds	r0, r7, #0
 8001d8a:	f7fe fb91 	bl	80004b0 <__aeabi_fadd>
 8001d8e:	1c31      	adds	r1, r6, #0
 8001d90:	f7fe fb8e 	bl	80004b0 <__aeabi_fadd>
 8001d94:	62a0      	str	r0, [r4, #40]	@ 0x28
        x = filter->A[i]*(filter->w0[i] - filter->r*filter->w1[i] + filter->s*filter->w2[i]- filter->r*filter->w3[i] + filter->w4[i]);
 8001d96:	686b      	ldr	r3, [r5, #4]
        filter->w0[i] = filter->d1[i]*filter->w1[i] + filter->d2[i]*filter->w2[i]+ filter->d3[i]*filter->w3[i]+ filter->d4[i]*filter->w4[i] + x;
 8001d98:	1c07      	adds	r7, r0, #0
        x = filter->A[i]*(filter->w0[i] - filter->r*filter->w1[i] + filter->s*filter->w2[i]- filter->r*filter->w3[i] + filter->w4[i]);
 8001d9a:	1c19      	adds	r1, r3, #0
 8001d9c:	9801      	ldr	r0, [sp, #4]
 8001d9e:	9306      	str	r3, [sp, #24]
 8001da0:	f7fe ff46 	bl	8000c30 <__aeabi_fmul>
 8001da4:	1c01      	adds	r1, r0, #0
 8001da6:	1c38      	adds	r0, r7, #0
 8001da8:	f7ff f89c 	bl	8000ee4 <__aeabi_fsub>
 8001dac:	68a9      	ldr	r1, [r5, #8]
 8001dae:	1c06      	adds	r6, r0, #0
 8001db0:	9802      	ldr	r0, [sp, #8]
 8001db2:	f7fe ff3d 	bl	8000c30 <__aeabi_fmul>
 8001db6:	1c01      	adds	r1, r0, #0
 8001db8:	1c30      	adds	r0, r6, #0
 8001dba:	f7fe fb79 	bl	80004b0 <__aeabi_fadd>
 8001dbe:	9906      	ldr	r1, [sp, #24]
 8001dc0:	1c06      	adds	r6, r0, #0
 8001dc2:	9803      	ldr	r0, [sp, #12]
 8001dc4:	f7fe ff34 	bl	8000c30 <__aeabi_fmul>
 8001dc8:	1c01      	adds	r1, r0, #0
 8001dca:	1c30      	adds	r0, r6, #0
 8001dcc:	f7ff f88a 	bl	8000ee4 <__aeabi_fsub>
 8001dd0:	9905      	ldr	r1, [sp, #20]
 8001dd2:	f7fe fb6d 	bl	80004b0 <__aeabi_fadd>
 8001dd6:	6821      	ldr	r1, [r4, #0]
 8001dd8:	f7fe ff2a 	bl	8000c30 <__aeabi_fmul>
        filter->w4[i] = filter->w3[i];
 8001ddc:	9b03      	ldr	r3, [sp, #12]
        filter->w1[i] = filter->w0[i];
 8001dde:	6327      	str	r7, [r4, #48]	@ 0x30
        filter->w4[i] = filter->w3[i];
 8001de0:	64a3      	str	r3, [r4, #72]	@ 0x48
        filter->w3[i] = filter->w2[i];
 8001de2:	9b02      	ldr	r3, [sp, #8]
        x = filter->A[i]*(filter->w0[i] - filter->r*filter->w1[i] + filter->s*filter->w2[i]- filter->r*filter->w3[i] + filter->w4[i]);
 8001de4:	1c06      	adds	r6, r0, #0
        filter->w3[i] = filter->w2[i];
 8001de6:	6423      	str	r3, [r4, #64]	@ 0x40
        filter->w2[i] = filter->w1[i];
 8001de8:	9b01      	ldr	r3, [sp, #4]
 8001dea:	3404      	adds	r4, #4
 8001dec:	6363      	str	r3, [r4, #52]	@ 0x34
    for(int i=0; i<filter->n; ++i){
 8001dee:	9b04      	ldr	r3, [sp, #16]
 8001df0:	3301      	adds	r3, #1
 8001df2:	9304      	str	r3, [sp, #16]
 8001df4:	e79d      	b.n	8001d32 <bw_band_stop+0x14>
	...

08001df8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001df8:	b530      	push	{r4, r5, lr}
 8001dfa:	b099      	sub	sp, #100	@ 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dfc:	2220      	movs	r2, #32
 8001dfe:	2100      	movs	r1, #0
 8001e00:	a80c      	add	r0, sp, #48	@ 0x30
 8001e02:	f002 fe14 	bl	8004a2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e06:	2214      	movs	r2, #20
 8001e08:	2100      	movs	r1, #0
 8001e0a:	4668      	mov	r0, sp
 8001e0c:	f002 fe0f 	bl	8004a2e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e10:	2218      	movs	r2, #24
 8001e12:	2100      	movs	r1, #0
 8001e14:	a805      	add	r0, sp, #20
 8001e16:	f002 fe0a 	bl	8004a2e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e1a:	491c      	ldr	r1, [pc, #112]	@ (8001e8c <SystemClock_Config+0x94>)
 8001e1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001e90 <SystemClock_Config+0x98>)
 8001e1e:	680a      	ldr	r2, [r1, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e20:	2402      	movs	r4, #2
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e22:	401a      	ands	r2, r3
 8001e24:	2380      	movs	r3, #128	@ 0x80
 8001e26:	011b      	lsls	r3, r3, #4
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e2c:	2310      	movs	r3, #16
 8001e2e:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e30:	2300      	movs	r3, #0
 8001e32:	9315      	str	r3, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8001e34:	2380      	movs	r3, #128	@ 0x80
 8001e36:	02db      	lsls	r3, r3, #11
 8001e38:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001e3a:	2380      	movs	r3, #128	@ 0x80
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e3c:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001e3e:	03db      	lsls	r3, r3, #15
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e40:	a80b      	add	r0, sp, #44	@ 0x2c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e42:	940b      	str	r4, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e44:	950e      	str	r5, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e46:	9414      	str	r4, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001e48:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e4a:	f001 f975 	bl	8003138 <HAL_RCC_OscConfig>
 8001e4e:	2800      	cmp	r0, #0
 8001e50:	d001      	beq.n	8001e56 <SystemClock_Config+0x5e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e52:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e54:	e7fe      	b.n	8001e54 <SystemClock_Config+0x5c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e56:	230f      	movs	r3, #15
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e58:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e5a:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e5c:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e5e:	3b0c      	subs	r3, #12
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e60:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e62:	0029      	movs	r1, r5
 8001e64:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e66:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e68:	f001 fbb4 	bl	80035d4 <HAL_RCC_ClockConfig>
 8001e6c:	2800      	cmp	r0, #0
 8001e6e:	d001      	beq.n	8001e74 <SystemClock_Config+0x7c>
 8001e70:	b672      	cpsid	i
  while (1)
 8001e72:	e7fe      	b.n	8001e72 <SystemClock_Config+0x7a>
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e74:	9007      	str	r0, [sp, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e76:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001e78:	9405      	str	r4, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e7a:	f001 fc89 	bl	8003790 <HAL_RCCEx_PeriphCLKConfig>
 8001e7e:	2800      	cmp	r0, #0
 8001e80:	d001      	beq.n	8001e86 <SystemClock_Config+0x8e>
 8001e82:	b672      	cpsid	i
  while (1)
 8001e84:	e7fe      	b.n	8001e84 <SystemClock_Config+0x8c>
}
 8001e86:	b019      	add	sp, #100	@ 0x64
 8001e88:	bd30      	pop	{r4, r5, pc}
 8001e8a:	46c0      	nop			@ (mov r8, r8)
 8001e8c:	40007000 	.word	0x40007000
 8001e90:	ffffe7ff 	.word	0xffffe7ff

08001e94 <main>:
{
 8001e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e96:	b091      	sub	sp, #68	@ 0x44
  HAL_Init();
 8001e98:	f000 fb9a 	bl	80025d0 <HAL_Init>
  SystemClock_Config();
 8001e9c:	f7ff ffac 	bl	8001df8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea0:	2214      	movs	r2, #20
 8001ea2:	2100      	movs	r1, #0
 8001ea4:	a80b      	add	r0, sp, #44	@ 0x2c
 8001ea6:	f002 fdc2 	bl	8004a2e <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eaa:	2204      	movs	r2, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eac:	2701      	movs	r7, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eae:	4d72      	ldr	r5, [pc, #456]	@ (8002078 <main+0x1e4>)
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001eb0:	2108      	movs	r1, #8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001eb4:	4871      	ldr	r0, [pc, #452]	@ (800207c <main+0x1e8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8001eba:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebc:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	9306      	str	r3, [sp, #24]
 8001ec2:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ec6:	3a02      	subs	r2, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec8:	433b      	orrs	r3, r7
 8001eca:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8001ecc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8001ece:	403b      	ands	r3, r7
 8001ed0:	9307      	str	r3, [sp, #28]
 8001ed2:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8001eda:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8001edc:	4013      	ands	r3, r2
 8001ede:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001ee0:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee2:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001ee4:	f001 f8e0 	bl	80030a8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LD3_Pin;
 8001ee8:	2308      	movs	r3, #8
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001eea:	4864      	ldr	r0, [pc, #400]	@ (800207c <main+0x1e8>)
 8001eec:	a90b      	add	r1, sp, #44	@ 0x2c
  GPIO_InitStruct.Pin = LD3_Pin;
 8001eee:	930b      	str	r3, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef0:	970c      	str	r7, [sp, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef2:	940d      	str	r4, [sp, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef4:	940e      	str	r4, [sp, #56]	@ 0x38
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001ef6:	f000 ffb3 	bl	8002e60 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001efa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001efc:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001efe:	433b      	orrs	r3, r7
 8001f00:	632b      	str	r3, [r5, #48]	@ 0x30
 8001f02:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001f04:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f06:	403b      	ands	r3, r7
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001f08:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f0a:	9305      	str	r3, [sp, #20]
 8001f0c:	9b05      	ldr	r3, [sp, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001f0e:	f000 fe37 	bl	8002b80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001f12:	2009      	movs	r0, #9
 8001f14:	f000 fe5e 	bl	8002bd4 <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8001f18:	4d59      	ldr	r5, [pc, #356]	@ (8002080 <main+0x1ec>)
 8001f1a:	4b5a      	ldr	r3, [pc, #360]	@ (8002084 <main+0x1f0>)
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f1c:	0028      	movs	r0, r5
  huart2.Instance = USART2;
 8001f1e:	602b      	str	r3, [r5, #0]
  huart2.Init.BaudRate = 115200;
 8001f20:	23e1      	movs	r3, #225	@ 0xe1
 8001f22:	025b      	lsls	r3, r3, #9
 8001f24:	606b      	str	r3, [r5, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f26:	230c      	movs	r3, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f28:	60ac      	str	r4, [r5, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f2a:	60ec      	str	r4, [r5, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f2c:	612c      	str	r4, [r5, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f2e:	616b      	str	r3, [r5, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f30:	61ac      	str	r4, [r5, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f32:	61ec      	str	r4, [r5, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f34:	622c      	str	r4, [r5, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f36:	626c      	str	r4, [r5, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f38:	f002 fcb0 	bl	800489c <HAL_UART_Init>
 8001f3c:	0006      	movs	r6, r0
 8001f3e:	42a0      	cmp	r0, r4
 8001f40:	d001      	beq.n	8001f46 <main+0xb2>
 8001f42:	b672      	cpsid	i
  while (1)
 8001f44:	e7fe      	b.n	8001f44 <main+0xb0>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001f46:	0001      	movs	r1, r0
 8001f48:	2208      	movs	r2, #8
 8001f4a:	a80b      	add	r0, sp, #44	@ 0x2c
 8001f4c:	f002 fd6f 	bl	8004a2e <memset>
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8001f50:	2307      	movs	r3, #7
  hadc.Init.OversamplingMode = DISABLE;
 8001f52:	4c4d      	ldr	r4, [pc, #308]	@ (8002088 <main+0x1f4>)
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 8001f54:	63a3      	str	r3, [r4, #56]	@ 0x38
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001f56:	2380      	movs	r3, #128	@ 0x80
 8001f58:	00db      	lsls	r3, r3, #3
 8001f5a:	62a3      	str	r3, [r4, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8001f5c:	2380      	movs	r3, #128	@ 0x80
 8001f5e:	6263      	str	r3, [r4, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 8001f60:	0023      	movs	r3, r4
 8001f62:	332c      	adds	r3, #44	@ 0x2c
 8001f64:	701f      	strb	r7, [r3, #0]
  hadc.Instance = ADC1;
 8001f66:	4b49      	ldr	r3, [pc, #292]	@ (800208c <main+0x1f8>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001f68:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 8001f6a:	6023      	str	r3, [r4, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001f6c:	2380      	movs	r3, #128	@ 0x80
 8001f6e:	05db      	lsls	r3, r3, #23
 8001f70:	6063      	str	r3, [r4, #4]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f72:	2304      	movs	r3, #4
  hadc.Init.OversamplingMode = DISABLE;
 8001f74:	63e6      	str	r6, [r4, #60]	@ 0x3c
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001f76:	6326      	str	r6, [r4, #48]	@ 0x30
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8001f78:	6366      	str	r6, [r4, #52]	@ 0x34
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001f7a:	60a6      	str	r6, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f7c:	60e6      	str	r6, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001f7e:	6127      	str	r7, [r4, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f80:	6163      	str	r3, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001f82:	61a6      	str	r6, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001f84:	61e6      	str	r6, [r4, #28]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001f86:	8426      	strh	r6, [r4, #32]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001f88:	f000 fbfe 	bl	8002788 <HAL_ADC_Init>
 8001f8c:	2800      	cmp	r0, #0
 8001f8e:	d001      	beq.n	8001f94 <main+0x100>
 8001f90:	b672      	cpsid	i
  while (1)
 8001f92:	e7fe      	b.n	8001f92 <main+0xfe>
  sConfig.Channel = ADC_CHANNEL_1;
 8001f94:	4b3e      	ldr	r3, [pc, #248]	@ (8002090 <main+0x1fc>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001f96:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 8001f98:	930b      	str	r3, [sp, #44]	@ 0x2c
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001f9a:	2380      	movs	r3, #128	@ 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001f9c:	a90b      	add	r1, sp, #44	@ 0x2c
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001f9e:	015b      	lsls	r3, r3, #5
 8001fa0:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001fa2:	f000 fd99 	bl	8002ad8 <HAL_ADC_ConfigChannel>
 8001fa6:	9003      	str	r0, [sp, #12]
 8001fa8:	2800      	cmp	r0, #0
 8001faa:	d001      	beq.n	8001fb0 <main+0x11c>
 8001fac:	b672      	cpsid	i
  while (1)
 8001fae:	e7fe      	b.n	8001fae <main+0x11a>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fb0:	2210      	movs	r2, #16
 8001fb2:	9903      	ldr	r1, [sp, #12]
 8001fb4:	a80b      	add	r0, sp, #44	@ 0x2c
 8001fb6:	f002 fd3a 	bl	8004a2e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fba:	2208      	movs	r2, #8
 8001fbc:	9903      	ldr	r1, [sp, #12]
 8001fbe:	a809      	add	r0, sp, #36	@ 0x24
 8001fc0:	f002 fd35 	bl	8004a2e <memset>
  htim2.Instance = TIM2;
 8001fc4:	2380      	movs	r3, #128	@ 0x80
 8001fc6:	4e33      	ldr	r6, [pc, #204]	@ (8002094 <main+0x200>)
 8001fc8:	05db      	lsls	r3, r3, #23
 8001fca:	6033      	str	r3, [r6, #0]
  htim2.Init.Prescaler = 0;
 8001fcc:	9b03      	ldr	r3, [sp, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001fce:	0030      	movs	r0, r6
  htim2.Init.Prescaler = 0;
 8001fd0:	6073      	str	r3, [r6, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fd2:	60b3      	str	r3, [r6, #8]
  htim2.Init.Period = 31999;
 8001fd4:	4b30      	ldr	r3, [pc, #192]	@ (8002098 <main+0x204>)
 8001fd6:	60f3      	str	r3, [r6, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd8:	9b03      	ldr	r3, [sp, #12]
 8001fda:	6133      	str	r3, [r6, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fdc:	6173      	str	r3, [r6, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001fde:	f001 fcbf 	bl	8003960 <HAL_TIM_Base_Init>
 8001fe2:	2800      	cmp	r0, #0
 8001fe4:	d001      	beq.n	8001fea <main+0x156>
 8001fe6:	b672      	cpsid	i
  while (1)
 8001fe8:	e7fe      	b.n	8001fe8 <main+0x154>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fea:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001fec:	0030      	movs	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fee:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ff0:	a90b      	add	r1, sp, #44	@ 0x2c
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ff2:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ff4:	f001 fd16 	bl	8003a24 <HAL_TIM_ConfigClockSource>
 8001ff8:	2800      	cmp	r0, #0
 8001ffa:	d001      	beq.n	8002000 <main+0x16c>
 8001ffc:	b672      	cpsid	i
  while (1)
 8001ffe:	e7fe      	b.n	8001ffe <main+0x16a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002000:	2320      	movs	r3, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002002:	0030      	movs	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002004:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002006:	a909      	add	r1, sp, #36	@ 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002008:	3360      	adds	r3, #96	@ 0x60
 800200a:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800200c:	f001 fe34 	bl	8003c78 <HAL_TIMEx_MasterConfigSynchronization>
 8002010:	2800      	cmp	r0, #0
 8002012:	d001      	beq.n	8002018 <main+0x184>
 8002014:	b672      	cpsid	i
  while (1)
 8002016:	e7fe      	b.n	8002016 <main+0x182>
  HAL_TIM_Base_Start_IT(&htim2);
 8002018:	0030      	movs	r0, r6
 800201a:	f001 fcc5 	bl	80039a8 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_DMA(&hadc, (uint32_t*)(void*)&rawSignal, 1);
 800201e:	003a      	movs	r2, r7
 8002020:	491e      	ldr	r1, [pc, #120]	@ (800209c <main+0x208>)
 8002022:	0020      	movs	r0, r4
 8002024:	f000 fc86 	bl	8002934 <HAL_ADC_Start_DMA>
  HAL_UART_Transmit_IT(&huart2, (uint8_t*)txBuffer, 1);
 8002028:	003a      	movs	r2, r7
 800202a:	491d      	ldr	r1, [pc, #116]	@ (80020a0 <main+0x20c>)
 800202c:	0028      	movs	r0, r5
 800202e:	f001 fee5 	bl	8003dfc <HAL_UART_Transmit_IT>
  HAL_UART_Receive_IT(&huart2, &rxBuffer, 1);
 8002032:	003a      	movs	r2, r7
 8002034:	491b      	ldr	r1, [pc, #108]	@ (80020a4 <main+0x210>)
 8002036:	0028      	movs	r0, r5
 8002038:	f002 fcc4 	bl	80049c4 <HAL_UART_Receive_IT>
  init_bw_low_pass(&filtLPF, 4, SAMPLE_RATE, 15.0f);
 800203c:	2104      	movs	r1, #4
 800203e:	481a      	ldr	r0, [pc, #104]	@ (80020a8 <main+0x214>)
 8002040:	4b1a      	ldr	r3, [pc, #104]	@ (80020ac <main+0x218>)
 8002042:	4a1b      	ldr	r2, [pc, #108]	@ (80020b0 <main+0x21c>)
 8002044:	f7ff fb0a 	bl	800165c <init_bw_low_pass>
  init_bw_high_pass(&filtHPF, 4, SAMPLE_RATE, 95.0f);
 8002048:	2104      	movs	r1, #4
 800204a:	481a      	ldr	r0, [pc, #104]	@ (80020b4 <main+0x220>)
 800204c:	4b1a      	ldr	r3, [pc, #104]	@ (80020b8 <main+0x224>)
 800204e:	4a18      	ldr	r2, [pc, #96]	@ (80020b0 <main+0x21c>)
 8002050:	f7ff fb7c 	bl	800174c <init_bw_high_pass>
  init_bw_band_pass(&filtBPF, 4, SAMPLE_RATE, 45.0f, 55.0f);
 8002054:	4b19      	ldr	r3, [pc, #100]	@ (80020bc <main+0x228>)
 8002056:	2104      	movs	r1, #4
 8002058:	4819      	ldr	r0, [pc, #100]	@ (80020c0 <main+0x22c>)
 800205a:	4a15      	ldr	r2, [pc, #84]	@ (80020b0 <main+0x21c>)
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	4b19      	ldr	r3, [pc, #100]	@ (80020c4 <main+0x230>)
 8002060:	f7ff fbec 	bl	800183c <init_bw_band_pass>
  init_bw_band_stop(&filtBSF, 4, SAMPLE_RATE, 40.0f, 60.0f);
 8002064:	4b18      	ldr	r3, [pc, #96]	@ (80020c8 <main+0x234>)
 8002066:	2104      	movs	r1, #4
 8002068:	9300      	str	r3, [sp, #0]
 800206a:	4818      	ldr	r0, [pc, #96]	@ (80020cc <main+0x238>)
 800206c:	4b18      	ldr	r3, [pc, #96]	@ (80020d0 <main+0x23c>)
 800206e:	4a10      	ldr	r2, [pc, #64]	@ (80020b0 <main+0x21c>)
 8002070:	f7ff fcb4 	bl	80019dc <init_bw_band_stop>
  while (1)
 8002074:	e7fe      	b.n	8002074 <main+0x1e0>
 8002076:	46c0      	nop			@ (mov r8, r8)
 8002078:	40021000 	.word	0x40021000
 800207c:	50000400 	.word	0x50000400
 8002080:	20000164 	.word	0x20000164
 8002084:	40004400 	.word	0x40004400
 8002088:	20000274 	.word	0x20000274
 800208c:	40012400 	.word	0x40012400
 8002090:	04000002 	.word	0x04000002
 8002094:	200001ec 	.word	0x200001ec
 8002098:	00007cff 	.word	0x00007cff
 800209c:	20000160 	.word	0x20000160
 80020a0:	20000147 	.word	0x20000147
 80020a4:	20000146 	.word	0x20000146
 80020a8:	20000110 	.word	0x20000110
 80020ac:	41700000 	.word	0x41700000
 80020b0:	447a0000 	.word	0x447a0000
 80020b4:	200000dc 	.word	0x200000dc
 80020b8:	42be0000 	.word	0x42be0000
 80020bc:	425c0000 	.word	0x425c0000
 80020c0:	20000088 	.word	0x20000088
 80020c4:	42340000 	.word	0x42340000
 80020c8:	42700000 	.word	0x42700000
 80020cc:	2000002c 	.word	0x2000002c
 80020d0:	42200000 	.word	0x42200000

080020d4 <HAL_TIM_PeriodElapsedCallback>:
    if (htim->Instance == TIM2){
 80020d4:	2380      	movs	r3, #128	@ 0x80
 80020d6:	6802      	ldr	r2, [r0, #0]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80020d8:	b510      	push	{r4, lr}
    if (htim->Instance == TIM2){
 80020da:	05db      	lsls	r3, r3, #23
 80020dc:	429a      	cmp	r2, r3
 80020de:	d123      	bne.n	8002128 <HAL_TIM_PeriodElapsedCallback+0x54>
        float input = (float)rawSignal;
 80020e0:	4b1d      	ldr	r3, [pc, #116]	@ (8002158 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80020e2:	6818      	ldr	r0, [r3, #0]
 80020e4:	f7ff f9d2 	bl	800148c <__aeabi_ui2f>
        switch (filterMode) {
 80020e8:	4b1c      	ldr	r3, [pc, #112]	@ (800215c <HAL_TIM_PeriodElapsedCallback+0x88>)
        float input = (float)rawSignal;
 80020ea:	1c04      	adds	r4, r0, #0
        switch (filterMode) {
 80020ec:	7818      	ldrb	r0, [r3, #0]
 80020ee:	3801      	subs	r0, #1
 80020f0:	2803      	cmp	r0, #3
 80020f2:	d808      	bhi.n	8002106 <HAL_TIM_PeriodElapsedCallback+0x32>
 80020f4:	f7fe f808 	bl	8000108 <__gnu_thumb1_case_uqi>
 80020f8:	27221902 	.word	0x27221902
                output = bw_low_pass(&filtLPF, input);
 80020fc:	4818      	ldr	r0, [pc, #96]	@ (8002160 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80020fe:	1c21      	adds	r1, r4, #0
 8002100:	f7ff fd52 	bl	8001ba8 <bw_low_pass>
                output = bw_band_stop(&filtBSF, input);
 8002104:	1c04      	adds	r4, r0, #0
        if (output < 0.0f) output = 0.0f;
 8002106:	2100      	movs	r1, #0
 8002108:	1c20      	adds	r0, r4, #0
 800210a:	f7fe f8a5 	bl	8000258 <__aeabi_fcmplt>
 800210e:	2800      	cmp	r0, #0
 8002110:	d11e      	bne.n	8002150 <HAL_TIM_PeriodElapsedCallback+0x7c>
        if (output > 4095.0f) output = 4095.0f;
 8002112:	4914      	ldr	r1, [pc, #80]	@ (8002164 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002114:	1c20      	adds	r0, r4, #0
 8002116:	f7fe f8b3 	bl	8000280 <__aeabi_fcmpgt>
 800211a:	2800      	cmp	r0, #0
 800211c:	d11a      	bne.n	8002154 <HAL_TIM_PeriodElapsedCallback+0x80>
        processedValue = (uint32_t)output;
 800211e:	1c20      	adds	r0, r4, #0
 8002120:	f7fe f8e2 	bl	80002e8 <__aeabi_f2uiz>
 8002124:	4b10      	ldr	r3, [pc, #64]	@ (8002168 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002126:	6018      	str	r0, [r3, #0]
}
 8002128:	bd10      	pop	{r4, pc}
                output = bw_high_pass(&filtHPF, input) + 2048.0f;
 800212a:	4810      	ldr	r0, [pc, #64]	@ (800216c <HAL_TIM_PeriodElapsedCallback+0x98>)
 800212c:	1c21      	adds	r1, r4, #0
 800212e:	f7ff fd70 	bl	8001c12 <bw_high_pass>
                output = bw_band_pass(&filtBPF, input) + 2048.0f;
 8002132:	218a      	movs	r1, #138	@ 0x8a
 8002134:	05c9      	lsls	r1, r1, #23
 8002136:	f7fe f9bb 	bl	80004b0 <__aeabi_fadd>
 800213a:	e7e3      	b.n	8002104 <HAL_TIM_PeriodElapsedCallback+0x30>
 800213c:	1c21      	adds	r1, r4, #0
 800213e:	480c      	ldr	r0, [pc, #48]	@ (8002170 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002140:	f7ff fd9d 	bl	8001c7e <bw_band_pass>
 8002144:	e7f5      	b.n	8002132 <HAL_TIM_PeriodElapsedCallback+0x5e>
                output = bw_band_stop(&filtBSF, input);
 8002146:	1c21      	adds	r1, r4, #0
 8002148:	480a      	ldr	r0, [pc, #40]	@ (8002174 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800214a:	f7ff fde8 	bl	8001d1e <bw_band_stop>
 800214e:	e7d9      	b.n	8002104 <HAL_TIM_PeriodElapsedCallback+0x30>
        if (output < 0.0f) output = 0.0f;
 8002150:	2400      	movs	r4, #0
 8002152:	e7e4      	b.n	800211e <HAL_TIM_PeriodElapsedCallback+0x4a>
        if (output > 4095.0f) output = 4095.0f;
 8002154:	4c03      	ldr	r4, [pc, #12]	@ (8002164 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002156:	e7e2      	b.n	800211e <HAL_TIM_PeriodElapsedCallback+0x4a>
 8002158:	20000160 	.word	0x20000160
 800215c:	20000144 	.word	0x20000144
 8002160:	20000110 	.word	0x20000110
 8002164:	457ff000 	.word	0x457ff000
 8002168:	2000015c 	.word	0x2000015c
 800216c:	200000dc 	.word	0x200000dc
 8002170:	20000088 	.word	0x20000088
 8002174:	2000002c 	.word	0x2000002c

08002178 <HAL_UART_TxCpltCallback>:
	if (huart->Instance == USART2){
 8002178:	4b03      	ldr	r3, [pc, #12]	@ (8002188 <HAL_UART_TxCpltCallback+0x10>)
 800217a:	6802      	ldr	r2, [r0, #0]
 800217c:	429a      	cmp	r2, r3
 800217e:	d102      	bne.n	8002186 <HAL_UART_TxCpltCallback+0xe>
		txReady = 1;
 8002180:	2201      	movs	r2, #1
 8002182:	4b02      	ldr	r3, [pc, #8]	@ (800218c <HAL_UART_TxCpltCallback+0x14>)
 8002184:	601a      	str	r2, [r3, #0]
}
 8002186:	4770      	bx	lr
 8002188:	40004400 	.word	0x40004400
 800218c:	20000000 	.word	0x20000000

08002190 <HAL_UART_RxCpltCallback>:
    if (huart->Instance == USART2){
 8002190:	4b1c      	ldr	r3, [pc, #112]	@ (8002204 <HAL_UART_RxCpltCallback+0x74>)
 8002192:	6802      	ldr	r2, [r0, #0]
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002194:	b510      	push	{r4, lr}
    if (huart->Instance == USART2){
 8002196:	429a      	cmp	r2, r3
 8002198:	d124      	bne.n	80021e4 <HAL_UART_RxCpltCallback+0x54>
        switch (rxBuffer) {
 800219a:	4c1b      	ldr	r4, [pc, #108]	@ (8002208 <HAL_UART_RxCpltCallback+0x78>)
 800219c:	7820      	ldrb	r0, [r4, #0]
 800219e:	2864      	cmp	r0, #100	@ 0x64
 80021a0:	d80a      	bhi.n	80021b8 <HAL_UART_RxCpltCallback+0x28>
 80021a2:	2860      	cmp	r0, #96	@ 0x60
 80021a4:	d919      	bls.n	80021da <HAL_UART_RxCpltCallback+0x4a>
 80021a6:	3862      	subs	r0, #98	@ 0x62
                filterMode = 1;
 80021a8:	2201      	movs	r2, #1
 80021aa:	4b18      	ldr	r3, [pc, #96]	@ (800220c <HAL_UART_RxCpltCallback+0x7c>)
        switch (rxBuffer) {
 80021ac:	2802      	cmp	r0, #2
 80021ae:	d822      	bhi.n	80021f6 <HAL_UART_RxCpltCallback+0x66>
 80021b0:	f7fd ffaa 	bl	8000108 <__gnu_thumb1_case_uqi>
 80021b4:	2320      	.short	0x2320
 80021b6:	25          	.byte	0x25
 80021b7:	00          	.byte	0x00
 80021b8:	2870      	cmp	r0, #112	@ 0x70
 80021ba:	d014      	beq.n	80021e6 <HAL_UART_RxCpltCallback+0x56>
 80021bc:	2873      	cmp	r0, #115	@ 0x73
 80021be:	d10c      	bne.n	80021da <HAL_UART_RxCpltCallback+0x4a>
                filterMode = 0;
 80021c0:	2200      	movs	r2, #0
 80021c2:	4b12      	ldr	r3, [pc, #72]	@ (800220c <HAL_UART_RxCpltCallback+0x7c>)
                if (htim2.State != HAL_TIM_STATE_BUSY) HAL_TIM_Base_Start_IT(&htim2);
 80021c4:	4812      	ldr	r0, [pc, #72]	@ (8002210 <HAL_UART_RxCpltCallback+0x80>)
                filterMode = 0;
 80021c6:	701a      	strb	r2, [r3, #0]
                isStreaming = 1;
 80021c8:	4b12      	ldr	r3, [pc, #72]	@ (8002214 <HAL_UART_RxCpltCallback+0x84>)
 80021ca:	3201      	adds	r2, #1
 80021cc:	701a      	strb	r2, [r3, #0]
                if (htim2.State != HAL_TIM_STATE_BUSY) HAL_TIM_Base_Start_IT(&htim2);
 80021ce:	4b12      	ldr	r3, [pc, #72]	@ (8002218 <HAL_UART_RxCpltCallback+0x88>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d001      	beq.n	80021da <HAL_UART_RxCpltCallback+0x4a>
 80021d6:	f001 fbe7 	bl	80039a8 <HAL_TIM_Base_Start_IT>
        HAL_UART_Receive_IT(&huart2, &rxBuffer, 1);
 80021da:	2201      	movs	r2, #1
 80021dc:	0021      	movs	r1, r4
 80021de:	480f      	ldr	r0, [pc, #60]	@ (800221c <HAL_UART_RxCpltCallback+0x8c>)
 80021e0:	f002 fbf0 	bl	80049c4 <HAL_UART_Receive_IT>
}
 80021e4:	bd10      	pop	{r4, pc}
                isStreaming = 0;
 80021e6:	2200      	movs	r2, #0
 80021e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002214 <HAL_UART_RxCpltCallback+0x84>)
                HAL_TIM_Base_Stop_IT(&htim2);
 80021ea:	4809      	ldr	r0, [pc, #36]	@ (8002210 <HAL_UART_RxCpltCallback+0x80>)
                isStreaming = 0;
 80021ec:	701a      	strb	r2, [r3, #0]
                HAL_TIM_Base_Stop_IT(&htim2);
 80021ee:	f001 fc05 	bl	80039fc <HAL_TIM_Base_Stop_IT>
                break;
 80021f2:	e7f2      	b.n	80021da <HAL_UART_RxCpltCallback+0x4a>
                filterMode = 2;
 80021f4:	2202      	movs	r2, #2
                filterMode = 4;
 80021f6:	701a      	strb	r2, [r3, #0]
                break;
 80021f8:	e7ef      	b.n	80021da <HAL_UART_RxCpltCallback+0x4a>
                filterMode = 3;
 80021fa:	2203      	movs	r2, #3
 80021fc:	e7fb      	b.n	80021f6 <HAL_UART_RxCpltCallback+0x66>
                filterMode = 4;
 80021fe:	2204      	movs	r2, #4
 8002200:	e7f9      	b.n	80021f6 <HAL_UART_RxCpltCallback+0x66>
 8002202:	46c0      	nop			@ (mov r8, r8)
 8002204:	40004400 	.word	0x40004400
 8002208:	20000146 	.word	0x20000146
 800220c:	20000144 	.word	0x20000144
 8002210:	200001ec 	.word	0x200001ec
 8002214:	20000145 	.word	0x20000145
 8002218:	20000225 	.word	0x20000225
 800221c:	20000164 	.word	0x20000164

08002220 <Tiny_UIntToString>:
void Tiny_UIntToString(uint32_t value, char* buffer) {
 8002220:	b5f0      	push	{r4, r5, r6, r7, lr}
    int i = 0;
 8002222:	2500      	movs	r5, #0
void Tiny_UIntToString(uint32_t value, char* buffer) {
 8002224:	0006      	movs	r6, r0
 8002226:	000c      	movs	r4, r1
 8002228:	b087      	sub	sp, #28
    if (value == 0) {
 800222a:	42a8      	cmp	r0, r5
 800222c:	d108      	bne.n	8002240 <Tiny_UIntToString+0x20>
        buffer[0] = '0';
 800222e:	2330      	movs	r3, #48	@ 0x30
 8002230:	700b      	strb	r3, [r1, #0]
        buffer[1] = '\r';
 8002232:	3b23      	subs	r3, #35	@ 0x23
 8002234:	704b      	strb	r3, [r1, #1]
        buffer[2] = '\n';
 8002236:	3b03      	subs	r3, #3
 8002238:	708b      	strb	r3, [r1, #2]
        buffer[3] = '\0';
 800223a:	70c8      	strb	r0, [r1, #3]
}
 800223c:	b007      	add	sp, #28
 800223e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp[i++] = (value % 10) + '0';
 8002240:	ab02      	add	r3, sp, #8
 8002242:	3303      	adds	r3, #3
 8002244:	0030      	movs	r0, r6
 8002246:	9500      	str	r5, [sp, #0]
 8002248:	210a      	movs	r1, #10
 800224a:	3501      	adds	r5, #1
 800224c:	18ef      	adds	r7, r5, r3
 800224e:	9501      	str	r5, [sp, #4]
 8002250:	f7fd ffea 	bl	8000228 <__aeabi_uidivmod>
 8002254:	3130      	adds	r1, #48	@ 0x30
 8002256:	7039      	strb	r1, [r7, #0]
        value /= 10;
 8002258:	0030      	movs	r0, r6
 800225a:	210a      	movs	r1, #10
 800225c:	f7fd ff5e 	bl	800011c <__udivsi3>
 8002260:	0037      	movs	r7, r6
 8002262:	0006      	movs	r6, r0
    while (value > 0) {
 8002264:	2f09      	cmp	r7, #9
 8002266:	d8eb      	bhi.n	8002240 <Tiny_UIntToString+0x20>
 8002268:	0023      	movs	r3, r4
        buffer[j++] = temp[--i];
 800226a:	a903      	add	r1, sp, #12
 800226c:	3d01      	subs	r5, #1
 800226e:	5c6a      	ldrb	r2, [r5, r1]
 8002270:	701a      	strb	r2, [r3, #0]
 8002272:	3301      	adds	r3, #1
    while (i > 0) {
 8002274:	2d00      	cmp	r5, #0
 8002276:	d1f9      	bne.n	800226c <Tiny_UIntToString+0x4c>
    buffer[j++] = '\r';
 8002278:	230d      	movs	r3, #13
 800227a:	9a01      	ldr	r2, [sp, #4]
 800227c:	54a3      	strb	r3, [r4, r2]
    buffer[j++] = '\n';
 800227e:	9b00      	ldr	r3, [sp, #0]
 8002280:	18e4      	adds	r4, r4, r3
 8002282:	230a      	movs	r3, #10
    buffer[j] = '\0';
 8002284:	70e5      	strb	r5, [r4, #3]
    buffer[j++] = '\n';
 8002286:	70a3      	strb	r3, [r4, #2]
    buffer[j] = '\0';
 8002288:	e7d8      	b.n	800223c <Tiny_UIntToString+0x1c>
	...

0800228c <HAL_ADC_ConvCpltCallback>:
    if (hadc->Instance == ADC1)
 800228c:	4b10      	ldr	r3, [pc, #64]	@ (80022d0 <HAL_ADC_ConvCpltCallback+0x44>)
 800228e:	6802      	ldr	r2, [r0, #0]
{
 8002290:	b570      	push	{r4, r5, r6, lr}
    if (hadc->Instance == ADC1)
 8002292:	429a      	cmp	r2, r3
 8002294:	d117      	bne.n	80022c6 <HAL_ADC_ConvCpltCallback+0x3a>
        if (isStreaming == 1 && txReady == 1) {
 8002296:	4b0f      	ldr	r3, [pc, #60]	@ (80022d4 <HAL_ADC_ConvCpltCallback+0x48>)
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	2b01      	cmp	r3, #1
 800229c:	d113      	bne.n	80022c6 <HAL_ADC_ConvCpltCallback+0x3a>
 800229e:	4b0e      	ldr	r3, [pc, #56]	@ (80022d8 <HAL_ADC_ConvCpltCallback+0x4c>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	2a01      	cmp	r2, #1
 80022a4:	d10f      	bne.n	80022c6 <HAL_ADC_ConvCpltCallback+0x3a>
            txReady = 0;
 80022a6:	2400      	movs	r4, #0
            Tiny_UIntToString(processedValue, txBuffer);
 80022a8:	4d0c      	ldr	r5, [pc, #48]	@ (80022dc <HAL_ADC_ConvCpltCallback+0x50>)
            txReady = 0;
 80022aa:	601c      	str	r4, [r3, #0]
            Tiny_UIntToString(processedValue, txBuffer);
 80022ac:	4b0c      	ldr	r3, [pc, #48]	@ (80022e0 <HAL_ADC_ConvCpltCallback+0x54>)
 80022ae:	0029      	movs	r1, r5
 80022b0:	6818      	ldr	r0, [r3, #0]
 80022b2:	f7ff ffb5 	bl	8002220 <Tiny_UIntToString>
            uint8_t len = 0;
 80022b6:	0022      	movs	r2, r4
            while(txBuffer[len] != '\0') len++;
 80022b8:	5cab      	ldrb	r3, [r5, r2]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d104      	bne.n	80022c8 <HAL_ADC_ConvCpltCallback+0x3c>
            HAL_UART_Transmit_IT(&huart2, (uint8_t*)txBuffer, len);
 80022be:	0029      	movs	r1, r5
 80022c0:	4808      	ldr	r0, [pc, #32]	@ (80022e4 <HAL_ADC_ConvCpltCallback+0x58>)
 80022c2:	f001 fd9b 	bl	8003dfc <HAL_UART_Transmit_IT>
}
 80022c6:	bd70      	pop	{r4, r5, r6, pc}
            while(txBuffer[len] != '\0') len++;
 80022c8:	3201      	adds	r2, #1
 80022ca:	b2d2      	uxtb	r2, r2
 80022cc:	e7f4      	b.n	80022b8 <HAL_ADC_ConvCpltCallback+0x2c>
 80022ce:	46c0      	nop			@ (mov r8, r8)
 80022d0:	40012400 	.word	0x40012400
 80022d4:	20000145 	.word	0x20000145
 80022d8:	20000000 	.word	0x20000000
 80022dc:	20000147 	.word	0x20000147
 80022e0:	2000015c 	.word	0x2000015c
 80022e4:	20000164 	.word	0x20000164

080022e8 <HAL_UART_ErrorCallback>:
    if (huart->Instance == USART2 && huart->ErrorCode != HAL_UART_ERROR_NONE){
 80022e8:	4b12      	ldr	r3, [pc, #72]	@ (8002334 <HAL_UART_ErrorCallback+0x4c>)
 80022ea:	6802      	ldr	r2, [r0, #0]
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart){
 80022ec:	b510      	push	{r4, lr}
    if (huart->Instance == USART2 && huart->ErrorCode != HAL_UART_ERROR_NONE){
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d11f      	bne.n	8002332 <HAL_UART_ErrorCallback+0x4a>
 80022f2:	3008      	adds	r0, #8
 80022f4:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d01b      	beq.n	8002332 <HAL_UART_ErrorCallback+0x4a>
        HAL_UART_Abort_IT(&huart2);
 80022fa:	4c0f      	ldr	r4, [pc, #60]	@ (8002338 <HAL_UART_ErrorCallback+0x50>)
 80022fc:	0020      	movs	r0, r4
 80022fe:	f001 fdc5 	bl	8003e8c <HAL_UART_Abort_IT>
        HAL_UART_DeInit(&huart2);
 8002302:	0020      	movs	r0, r4
 8002304:	f001 fd5b 	bl	8003dbe <HAL_UART_DeInit>
        HAL_UART_Init(&huart2);
 8002308:	0020      	movs	r0, r4
 800230a:	f002 fac7 	bl	800489c <HAL_UART_Init>
        HAL_UART_Receive_IT(&huart2, &rxBuffer, 1);
 800230e:	2201      	movs	r2, #1
 8002310:	490a      	ldr	r1, [pc, #40]	@ (800233c <HAL_UART_ErrorCallback+0x54>)
 8002312:	0020      	movs	r0, r4
 8002314:	f002 fb56 	bl	80049c4 <HAL_UART_Receive_IT>
        while(txBuffer[len] != '\0') {
 8002318:	2200      	movs	r2, #0
 800231a:	4909      	ldr	r1, [pc, #36]	@ (8002340 <HAL_UART_ErrorCallback+0x58>)
 800231c:	5c8b      	ldrb	r3, [r1, r2]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d101      	bne.n	8002326 <HAL_UART_ErrorCallback+0x3e>
 8002322:	b2d2      	uxtb	r2, r2
 8002324:	e002      	b.n	800232c <HAL_UART_ErrorCallback+0x44>
            if(len >= 20) break; // Safety break
 8002326:	3201      	adds	r2, #1
 8002328:	2a14      	cmp	r2, #20
 800232a:	d1f7      	bne.n	800231c <HAL_UART_ErrorCallback+0x34>
        HAL_UART_Transmit_IT(&huart2, (uint8_t*)txBuffer, len);
 800232c:	0020      	movs	r0, r4
 800232e:	f001 fd65 	bl	8003dfc <HAL_UART_Transmit_IT>
}
 8002332:	bd10      	pop	{r4, pc}
 8002334:	40004400 	.word	0x40004400
 8002338:	20000164 	.word	0x20000164
 800233c:	20000146 	.word	0x20000146
 8002340:	20000147 	.word	0x20000147

08002344 <HAL_ADC_ErrorCallback>:
	if (hadc->Instance == ADC1){
 8002344:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <HAL_ADC_ErrorCallback+0x1c>)
 8002346:	6802      	ldr	r2, [r0, #0]
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc){
 8002348:	b510      	push	{r4, lr}
 800234a:	0004      	movs	r4, r0
	if (hadc->Instance == ADC1){
 800234c:	429a      	cmp	r2, r3
 800234e:	d106      	bne.n	800235e <HAL_ADC_ErrorCallback+0x1a>
		HAL_ADC_Stop_DMA(hadc);
 8002350:	f000 fb38 	bl	80029c4 <HAL_ADC_Stop_DMA>
		HAL_ADC_Start_DMA(hadc, (uint32_t*)(void*)&rawSignal, 1);
 8002354:	2201      	movs	r2, #1
 8002356:	0020      	movs	r0, r4
 8002358:	4902      	ldr	r1, [pc, #8]	@ (8002364 <HAL_ADC_ErrorCallback+0x20>)
 800235a:	f000 faeb 	bl	8002934 <HAL_ADC_Start_DMA>
}
 800235e:	bd10      	pop	{r4, pc}
 8002360:	40012400 	.word	0x40012400
 8002364:	20000160 	.word	0x20000160

08002368 <Error_Handler>:
 8002368:	b672      	cpsid	i
  while (1)
 800236a:	e7fe      	b.n	800236a <Error_Handler+0x2>

0800236c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800236c:	2201      	movs	r2, #1
 800236e:	4b05      	ldr	r3, [pc, #20]	@ (8002384 <HAL_MspInit+0x18>)
 8002370:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002372:	430a      	orrs	r2, r1
 8002374:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002376:	2280      	movs	r2, #128	@ 0x80
 8002378:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800237a:	0552      	lsls	r2, r2, #21
 800237c:	430a      	orrs	r2, r1
 800237e:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002380:	4770      	bx	lr
 8002382:	46c0      	nop			@ (mov r8, r8)
 8002384:	40021000 	.word	0x40021000

08002388 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002388:	b530      	push	{r4, r5, lr}
 800238a:	0005      	movs	r5, r0
 800238c:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238e:	2214      	movs	r2, #20
 8002390:	2100      	movs	r1, #0
 8002392:	a801      	add	r0, sp, #4
 8002394:	f002 fb4b 	bl	8004a2e <memset>
  if(hadc->Instance==ADC1)
 8002398:	4b1c      	ldr	r3, [pc, #112]	@ (800240c <HAL_ADC_MspInit+0x84>)
 800239a:	682a      	ldr	r2, [r5, #0]
 800239c:	429a      	cmp	r2, r3
 800239e:	d132      	bne.n	8002406 <HAL_ADC_MspInit+0x7e>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023a0:	2280      	movs	r2, #128	@ 0x80
 80023a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002410 <HAL_ADC_MspInit+0x88>)
 80023a4:	0092      	lsls	r2, r2, #2
 80023a6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a8:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023aa:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ac:	2101      	movs	r1, #1
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023ae:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023b2:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b4:	430a      	orrs	r2, r1
 80023b6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80023b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ba:	400b      	ands	r3, r1
 80023bc:	9300      	str	r3, [sp, #0]
 80023be:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80023c0:	2302      	movs	r3, #2
 80023c2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023c4:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c6:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023c8:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ca:	f000 fd49 	bl	8002e60 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80023ce:	4c11      	ldr	r4, [pc, #68]	@ (8002414 <HAL_ADC_MspInit+0x8c>)
 80023d0:	4b11      	ldr	r3, [pc, #68]	@ (8002418 <HAL_ADC_MspInit+0x90>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc.Init.Mode = DMA_CIRCULAR;
    hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80023d2:	0020      	movs	r0, r4
    hdma_adc.Instance = DMA1_Channel1;
 80023d4:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	6063      	str	r3, [r4, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023da:	60a3      	str	r3, [r4, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80023dc:	60e3      	str	r3, [r4, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80023de:	3380      	adds	r3, #128	@ 0x80
 80023e0:	6123      	str	r3, [r4, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80023e2:	3380      	adds	r3, #128	@ 0x80
 80023e4:	6163      	str	r3, [r4, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80023e6:	2380      	movs	r3, #128	@ 0x80
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	61a3      	str	r3, [r4, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80023ec:	2320      	movs	r3, #32
 80023ee:	61e3      	str	r3, [r4, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_MEDIUM;
 80023f0:	2380      	movs	r3, #128	@ 0x80
 80023f2:	015b      	lsls	r3, r3, #5
 80023f4:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80023f6:	f000 fc23 	bl	8002c40 <HAL_DMA_Init>
 80023fa:	2800      	cmp	r0, #0
 80023fc:	d001      	beq.n	8002402 <HAL_ADC_MspInit+0x7a>
    {
      Error_Handler();
 80023fe:	f7ff ffb3 	bl	8002368 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8002402:	64ec      	str	r4, [r5, #76]	@ 0x4c
 8002404:	62a5      	str	r5, [r4, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002406:	b007      	add	sp, #28
 8002408:	bd30      	pop	{r4, r5, pc}
 800240a:	46c0      	nop			@ (mov r8, r8)
 800240c:	40012400 	.word	0x40012400
 8002410:	40021000 	.word	0x40021000
 8002414:	2000022c 	.word	0x2000022c
 8002418:	40020008 	.word	0x40020008

0800241c <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 800241c:	2380      	movs	r3, #128	@ 0x80
 800241e:	6802      	ldr	r2, [r0, #0]
{
 8002420:	b510      	push	{r4, lr}
  if(htim_base->Instance==TIM2)
 8002422:	05db      	lsls	r3, r3, #23
 8002424:	429a      	cmp	r2, r3
 8002426:	d10c      	bne.n	8002442 <HAL_TIM_Base_MspInit+0x26>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002428:	2301      	movs	r3, #1
 800242a:	4a06      	ldr	r2, [pc, #24]	@ (8002444 <HAL_TIM_Base_MspInit+0x28>)
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800242c:	200f      	movs	r0, #15
    __HAL_RCC_TIM2_CLK_ENABLE();
 800242e:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 8002430:	430b      	orrs	r3, r1
 8002432:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002434:	2200      	movs	r2, #0
 8002436:	0011      	movs	r1, r2
 8002438:	f000 fba2 	bl	8002b80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800243c:	200f      	movs	r0, #15
 800243e:	f000 fbc9 	bl	8002bd4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002442:	bd10      	pop	{r4, pc}
 8002444:	40021000 	.word	0x40021000

08002448 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002448:	b510      	push	{r4, lr}
 800244a:	0004      	movs	r4, r0
 800244c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244e:	2214      	movs	r2, #20
 8002450:	2100      	movs	r1, #0
 8002452:	a801      	add	r0, sp, #4
 8002454:	f002 faeb 	bl	8004a2e <memset>
  if(huart->Instance==USART2)
 8002458:	4b14      	ldr	r3, [pc, #80]	@ (80024ac <HAL_UART_MspInit+0x64>)
 800245a:	6822      	ldr	r2, [r4, #0]
 800245c:	429a      	cmp	r2, r3
 800245e:	d122      	bne.n	80024a6 <HAL_UART_MspInit+0x5e>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002460:	2280      	movs	r2, #128	@ 0x80
 8002462:	4b13      	ldr	r3, [pc, #76]	@ (80024b0 <HAL_UART_MspInit+0x68>)
 8002464:	0292      	lsls	r2, r2, #10
 8002466:	6b99      	ldr	r1, [r3, #56]	@ 0x38
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002468:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 800246a:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800246c:	2101      	movs	r1, #1
    __HAL_RCC_USART2_CLK_ENABLE();
 800246e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002470:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002472:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002474:	430a      	orrs	r2, r1
 8002476:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800247a:	400b      	ands	r3, r1
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002480:	4b0c      	ldr	r3, [pc, #48]	@ (80024b4 <HAL_UART_MspInit+0x6c>)
 8002482:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002484:	2302      	movs	r3, #2
 8002486:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002488:	185b      	adds	r3, r3, r1
 800248a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800248c:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800248e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8002490:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002492:	f000 fce5 	bl	8002e60 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002496:	2200      	movs	r2, #0
 8002498:	201c      	movs	r0, #28
 800249a:	0011      	movs	r1, r2
 800249c:	f000 fb70 	bl	8002b80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80024a0:	201c      	movs	r0, #28
 80024a2:	f000 fb97 	bl	8002bd4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80024a6:	b006      	add	sp, #24
 80024a8:	bd10      	pop	{r4, pc}
 80024aa:	46c0      	nop			@ (mov r8, r8)
 80024ac:	40004400 	.word	0x40004400
 80024b0:	40021000 	.word	0x40021000
 80024b4:	00008004 	.word	0x00008004

080024b8 <HAL_UART_MspDeInit>:
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
  if(huart->Instance==USART2)
 80024b8:	4b09      	ldr	r3, [pc, #36]	@ (80024e0 <HAL_UART_MspDeInit+0x28>)
 80024ba:	6802      	ldr	r2, [r0, #0]
{
 80024bc:	b510      	push	{r4, lr}
  if(huart->Instance==USART2)
 80024be:	429a      	cmp	r2, r3
 80024c0:	d10c      	bne.n	80024dc <HAL_UART_MspDeInit+0x24>

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, VCP_TX_Pin|VCP_RX_Pin);
 80024c2:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_USART2_CLK_DISABLE();
 80024c4:	4a07      	ldr	r2, [pc, #28]	@ (80024e4 <HAL_UART_MspDeInit+0x2c>)
 80024c6:	4908      	ldr	r1, [pc, #32]	@ (80024e8 <HAL_UART_MspDeInit+0x30>)
 80024c8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
    HAL_GPIO_DeInit(GPIOA, VCP_TX_Pin|VCP_RX_Pin);
 80024ca:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_DISABLE();
 80024cc:	400b      	ands	r3, r1
 80024ce:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_GPIO_DeInit(GPIOA, VCP_TX_Pin|VCP_RX_Pin);
 80024d0:	4906      	ldr	r1, [pc, #24]	@ (80024ec <HAL_UART_MspDeInit+0x34>)
 80024d2:	f000 fd79 	bl	8002fc8 <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80024d6:	201c      	movs	r0, #28
 80024d8:	f000 fb88 	bl	8002bec <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN USART2_MspDeInit 1 */

    /* USER CODE END USART2_MspDeInit 1 */
  }

}
 80024dc:	bd10      	pop	{r4, pc}
 80024de:	46c0      	nop			@ (mov r8, r8)
 80024e0:	40004400 	.word	0x40004400
 80024e4:	40021000 	.word	0x40021000
 80024e8:	fffdffff 	.word	0xfffdffff
 80024ec:	00008004 	.word	0x00008004

080024f0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024f0:	e7fe      	b.n	80024f0 <NMI_Handler>

080024f2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024f2:	e7fe      	b.n	80024f2 <HardFault_Handler>

080024f4 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80024f4:	4770      	bx	lr

080024f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80024f6:	4770      	bx	lr

080024f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024f8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024fa:	f000 f87d 	bl	80025f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024fe:	bd10      	pop	{r4, pc}

08002500 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002500:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8002502:	4802      	ldr	r0, [pc, #8]	@ (800250c <DMA1_Channel1_IRQHandler+0xc>)
 8002504:	f000 fc61 	bl	8002dca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002508:	bd10      	pop	{r4, pc}
 800250a:	46c0      	nop			@ (mov r8, r8)
 800250c:	2000022c 	.word	0x2000022c

08002510 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002510:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002512:	4802      	ldr	r0, [pc, #8]	@ (800251c <TIM2_IRQHandler+0xc>)
 8002514:	f001 fb2c 	bl	8003b70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002518:	bd10      	pop	{r4, pc}
 800251a:	46c0      	nop			@ (mov r8, r8)
 800251c:	200001ec 	.word	0x200001ec

08002520 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002520:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002522:	4802      	ldr	r0, [pc, #8]	@ (800252c <USART2_IRQHandler+0xc>)
 8002524:	f001 fd8a 	bl	800403c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002528:	bd10      	pop	{r4, pc}
 800252a:	46c0      	nop			@ (mov r8, r8)
 800252c:	20000164 	.word	0x20000164

08002530 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002530:	4770      	bx	lr
	...

08002534 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002534:	480d      	ldr	r0, [pc, #52]	@ (800256c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002536:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002538:	f7ff fffa 	bl	8002530 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800253c:	480c      	ldr	r0, [pc, #48]	@ (8002570 <LoopForever+0x6>)
  ldr r1, =_edata
 800253e:	490d      	ldr	r1, [pc, #52]	@ (8002574 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002540:	4a0d      	ldr	r2, [pc, #52]	@ (8002578 <LoopForever+0xe>)
  movs r3, #0
 8002542:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002544:	e002      	b.n	800254c <LoopCopyDataInit>

08002546 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002546:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002548:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800254a:	3304      	adds	r3, #4

0800254c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800254c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800254e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002550:	d3f9      	bcc.n	8002546 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002552:	4a0a      	ldr	r2, [pc, #40]	@ (800257c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002554:	4c0a      	ldr	r4, [pc, #40]	@ (8002580 <LoopForever+0x16>)
  movs r3, #0
 8002556:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002558:	e001      	b.n	800255e <LoopFillZerobss>

0800255a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800255a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800255c:	3204      	adds	r2, #4

0800255e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800255e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002560:	d3fb      	bcc.n	800255a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002562:	f002 fa6d 	bl	8004a40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002566:	f7ff fc95 	bl	8001e94 <main>

0800256a <LoopForever>:

LoopForever:
    b LoopForever
 800256a:	e7fe      	b.n	800256a <LoopForever>
   ldr   r0, =_estack
 800256c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002570:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002574:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8002578:	08004b50 	.word	0x08004b50
  ldr r2, =_sbss
 800257c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8002580:	200002d4 	.word	0x200002d4

08002584 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002584:	e7fe      	b.n	8002584 <ADC1_COMP_IRQHandler>
	...

08002588 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002588:	b570      	push	{r4, r5, r6, lr}
 800258a:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800258c:	20fa      	movs	r0, #250	@ 0xfa
 800258e:	4b0d      	ldr	r3, [pc, #52]	@ (80025c4 <HAL_InitTick+0x3c>)
 8002590:	0080      	lsls	r0, r0, #2
 8002592:	7819      	ldrb	r1, [r3, #0]
 8002594:	f7fd fdc2 	bl	800011c <__udivsi3>
 8002598:	4c0b      	ldr	r4, [pc, #44]	@ (80025c8 <HAL_InitTick+0x40>)
 800259a:	0001      	movs	r1, r0
 800259c:	6820      	ldr	r0, [r4, #0]
 800259e:	f7fd fdbd 	bl	800011c <__udivsi3>
 80025a2:	f000 fb33 	bl	8002c0c <HAL_SYSTICK_Config>
 80025a6:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 80025a8:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025aa:	2c00      	cmp	r4, #0
 80025ac:	d109      	bne.n	80025c2 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ae:	2d03      	cmp	r5, #3
 80025b0:	d807      	bhi.n	80025c2 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025b2:	3802      	subs	r0, #2
 80025b4:	0022      	movs	r2, r4
 80025b6:	0029      	movs	r1, r5
 80025b8:	f000 fae2 	bl	8002b80 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025bc:	0020      	movs	r0, r4
 80025be:	4b03      	ldr	r3, [pc, #12]	@ (80025cc <HAL_InitTick+0x44>)
 80025c0:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80025c2:	bd70      	pop	{r4, r5, r6, pc}
 80025c4:	20000008 	.word	0x20000008
 80025c8:	20000004 	.word	0x20000004
 80025cc:	2000000c 	.word	0x2000000c

080025d0 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80025d0:	2340      	movs	r3, #64	@ 0x40
 80025d2:	4a08      	ldr	r2, [pc, #32]	@ (80025f4 <HAL_Init+0x24>)
{
 80025d4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80025d6:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025d8:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80025da:	430b      	orrs	r3, r1
 80025dc:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025de:	f7ff ffd3 	bl	8002588 <HAL_InitTick>
 80025e2:	1e04      	subs	r4, r0, #0
 80025e4:	d103      	bne.n	80025ee <HAL_Init+0x1e>
    HAL_MspInit();
 80025e6:	f7ff fec1 	bl	800236c <HAL_MspInit>
}
 80025ea:	0020      	movs	r0, r4
 80025ec:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80025ee:	2401      	movs	r4, #1
 80025f0:	e7fb      	b.n	80025ea <HAL_Init+0x1a>
 80025f2:	46c0      	nop			@ (mov r8, r8)
 80025f4:	40022000 	.word	0x40022000

080025f8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80025f8:	4a03      	ldr	r2, [pc, #12]	@ (8002608 <HAL_IncTick+0x10>)
 80025fa:	4b04      	ldr	r3, [pc, #16]	@ (800260c <HAL_IncTick+0x14>)
 80025fc:	6811      	ldr	r1, [r2, #0]
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	185b      	adds	r3, r3, r1
 8002602:	6013      	str	r3, [r2, #0]
}
 8002604:	4770      	bx	lr
 8002606:	46c0      	nop			@ (mov r8, r8)
 8002608:	200002d0 	.word	0x200002d0
 800260c:	20000008 	.word	0x20000008

08002610 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002610:	4b01      	ldr	r3, [pc, #4]	@ (8002618 <HAL_GetTick+0x8>)
 8002612:	6818      	ldr	r0, [r3, #0]
}
 8002614:	4770      	bx	lr
 8002616:	46c0      	nop			@ (mov r8, r8)
 8002618:	200002d0 	.word	0x200002d0

0800261c <ADC_DelayMicroSecond>:
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800261c:	4b08      	ldr	r3, [pc, #32]	@ (8002640 <ADC_DelayMicroSecond+0x24>)
{
 800261e:	b513      	push	{r0, r1, r4, lr}
 8002620:	0004      	movs	r4, r0
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002622:	4908      	ldr	r1, [pc, #32]	@ (8002644 <ADC_DelayMicroSecond+0x28>)
 8002624:	6818      	ldr	r0, [r3, #0]
 8002626:	f7fd fd79 	bl	800011c <__udivsi3>
 800262a:	4344      	muls	r4, r0
 800262c:	9401      	str	r4, [sp, #4]

  while (waitLoopIndex != 0U)
 800262e:	9b01      	ldr	r3, [sp, #4]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d100      	bne.n	8002636 <ADC_DelayMicroSecond+0x1a>
  {
    waitLoopIndex--;
  }
}
 8002634:	bd13      	pop	{r0, r1, r4, pc}
    waitLoopIndex--;
 8002636:	9b01      	ldr	r3, [sp, #4]
 8002638:	3b01      	subs	r3, #1
 800263a:	9301      	str	r3, [sp, #4]
 800263c:	e7f7      	b.n	800262e <ADC_DelayMicroSecond+0x12>
 800263e:	46c0      	nop			@ (mov r8, r8)
 8002640:	20000004 	.word	0x20000004
 8002644:	000f4240 	.word	0x000f4240

08002648 <ADC_ConversionStop>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8002648:	2204      	movs	r2, #4
 800264a:	6803      	ldr	r3, [r0, #0]
{
 800264c:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800264e:	6899      	ldr	r1, [r3, #8]
{
 8002650:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8002652:	4211      	tst	r1, r2
 8002654:	d101      	bne.n	800265a <ADC_ConversionStop+0x12>
  return HAL_OK;
 8002656:	2000      	movs	r0, #0
}
 8002658:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 800265a:	6899      	ldr	r1, [r3, #8]
 800265c:	4211      	tst	r1, r2
 800265e:	d006      	beq.n	800266e <ADC_ConversionStop+0x26>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS))
 8002660:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8002662:	0792      	lsls	r2, r2, #30
 8002664:	d403      	bmi.n	800266e <ADC_ConversionStop+0x26>
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8002666:	2210      	movs	r2, #16
 8002668:	6899      	ldr	r1, [r3, #8]
 800266a:	430a      	orrs	r2, r1
 800266c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800266e:	f7ff ffcf 	bl	8002610 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002672:	2604      	movs	r6, #4
    tickstart = HAL_GetTick();
 8002674:	0005      	movs	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002676:	6823      	ldr	r3, [r4, #0]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	4233      	tst	r3, r6
 800267c:	d0eb      	beq.n	8002656 <ADC_ConversionStop+0xe>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800267e:	f7ff ffc7 	bl	8002610 <HAL_GetTick>
 8002682:	1b40      	subs	r0, r0, r5
 8002684:	280a      	cmp	r0, #10
 8002686:	d9f6      	bls.n	8002676 <ADC_ConversionStop+0x2e>
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002688:	6823      	ldr	r3, [r4, #0]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	4233      	tst	r3, r6
 800268e:	d0f2      	beq.n	8002676 <ADC_ConversionStop+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002690:	2310      	movs	r3, #16
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002692:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002694:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002696:	4313      	orrs	r3, r2
 8002698:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800269a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800269c:	4303      	orrs	r3, r0
 800269e:	65a3      	str	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 80026a0:	e7da      	b.n	8002658 <ADC_ConversionStop+0x10>

080026a2 <ADC_Disable>:
  if (ADC_IS_ENABLE(hadc) != RESET)
 80026a2:	2103      	movs	r1, #3
 80026a4:	6802      	ldr	r2, [r0, #0]
{
 80026a6:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80026a8:	6893      	ldr	r3, [r2, #8]
{
 80026aa:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80026ac:	400b      	ands	r3, r1
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d001      	beq.n	80026b6 <ADC_Disable+0x14>
  return HAL_OK;
 80026b2:	2000      	movs	r0, #0
}
 80026b4:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80026b6:	6810      	ldr	r0, [r2, #0]
 80026b8:	4218      	tst	r0, r3
 80026ba:	d0fa      	beq.n	80026b2 <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80026bc:	2005      	movs	r0, #5
 80026be:	6895      	ldr	r5, [r2, #8]
 80026c0:	4005      	ands	r5, r0
 80026c2:	2d01      	cmp	r5, #1
 80026c4:	d11b      	bne.n	80026fe <ADC_Disable+0x5c>
      __HAL_ADC_DISABLE(hadc);
 80026c6:	2302      	movs	r3, #2
 80026c8:	6890      	ldr	r0, [r2, #8]
 80026ca:	4303      	orrs	r3, r0
 80026cc:	6093      	str	r3, [r2, #8]
 80026ce:	6011      	str	r1, [r2, #0]
    tickstart = HAL_GetTick();
 80026d0:	f7ff ff9e 	bl	8002610 <HAL_GetTick>
 80026d4:	0006      	movs	r6, r0
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80026d6:	6823      	ldr	r3, [r4, #0]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	422b      	tst	r3, r5
 80026dc:	d0e9      	beq.n	80026b2 <ADC_Disable+0x10>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026de:	f7ff ff97 	bl	8002610 <HAL_GetTick>
 80026e2:	1b80      	subs	r0, r0, r6
 80026e4:	280a      	cmp	r0, #10
 80026e6:	d9f6      	bls.n	80026d6 <ADC_Disable+0x34>
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80026e8:	6823      	ldr	r3, [r4, #0]
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	422b      	tst	r3, r5
 80026ee:	d0f2      	beq.n	80026d6 <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f0:	2310      	movs	r3, #16
 80026f2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80026f4:	4313      	orrs	r3, r2
 80026f6:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80026fa:	432b      	orrs	r3, r5
 80026fc:	e005      	b.n	800270a <ADC_Disable+0x68>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026fe:	2210      	movs	r2, #16
 8002700:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8002702:	430a      	orrs	r2, r1
 8002704:	6562      	str	r2, [r4, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002706:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8002708:	4313      	orrs	r3, r2
      return HAL_ERROR;
 800270a:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800270c:	65a3      	str	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 800270e:	e7d1      	b.n	80026b4 <ADC_Disable+0x12>

08002710 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002710:	2103      	movs	r1, #3
 8002712:	6803      	ldr	r3, [r0, #0]
{
 8002714:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002716:	689a      	ldr	r2, [r3, #8]
{
 8002718:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800271a:	400a      	ands	r2, r1
 800271c:	2a01      	cmp	r2, #1
 800271e:	d104      	bne.n	800272a <ADC_Enable+0x1a>
 8002720:	6819      	ldr	r1, [r3, #0]
 8002722:	4211      	tst	r1, r2
 8002724:	d001      	beq.n	800272a <ADC_Enable+0x1a>
  return HAL_OK;
 8002726:	2000      	movs	r0, #0
}
 8002728:	bd70      	pop	{r4, r5, r6, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800272a:	6899      	ldr	r1, [r3, #8]
 800272c:	4a15      	ldr	r2, [pc, #84]	@ (8002784 <ADC_Enable+0x74>)
 800272e:	4211      	tst	r1, r2
 8002730:	d009      	beq.n	8002746 <ADC_Enable+0x36>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002732:	2310      	movs	r3, #16
 8002734:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002736:	4313      	orrs	r3, r2
 8002738:	6563      	str	r3, [r4, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800273a:	2301      	movs	r3, #1
 800273c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800273e:	4313      	orrs	r3, r2
      return HAL_ERROR;
 8002740:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002742:	65a3      	str	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 8002744:	e7f0      	b.n	8002728 <ADC_Enable+0x18>
    __HAL_ADC_ENABLE(hadc);
 8002746:	2501      	movs	r5, #1
 8002748:	689a      	ldr	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800274a:	0028      	movs	r0, r5
    __HAL_ADC_ENABLE(hadc);
 800274c:	432a      	orrs	r2, r5
 800274e:	609a      	str	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8002750:	f7ff ff64 	bl	800261c <ADC_DelayMicroSecond>
    tickstart = HAL_GetTick();
 8002754:	f7ff ff5c 	bl	8002610 <HAL_GetTick>
 8002758:	0006      	movs	r6, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800275a:	6823      	ldr	r3, [r4, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	422b      	tst	r3, r5
 8002760:	d1e1      	bne.n	8002726 <ADC_Enable+0x16>
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002762:	f7ff ff55 	bl	8002610 <HAL_GetTick>
 8002766:	1b80      	subs	r0, r0, r6
 8002768:	280a      	cmp	r0, #10
 800276a:	d9f6      	bls.n	800275a <ADC_Enable+0x4a>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800276c:	6823      	ldr	r3, [r4, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	422b      	tst	r3, r5
 8002772:	d1f2      	bne.n	800275a <ADC_Enable+0x4a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002774:	2310      	movs	r3, #16
 8002776:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002778:	4313      	orrs	r3, r2
 800277a:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800277c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800277e:	432b      	orrs	r3, r5
 8002780:	e7de      	b.n	8002740 <ADC_Enable+0x30>
 8002782:	46c0      	nop			@ (mov r8, r8)
 8002784:	80000017 	.word	0x80000017

08002788 <HAL_ADC_Init>:
{
 8002788:	b570      	push	{r4, r5, r6, lr}
 800278a:	1e04      	subs	r4, r0, #0
  if (hadc == NULL)
 800278c:	d016      	beq.n	80027bc <HAL_ADC_Init+0x34>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800278e:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8002790:	2b00      	cmp	r3, #0
 8002792:	d105      	bne.n	80027a0 <HAL_ADC_Init+0x18>
    hadc->Lock = HAL_UNLOCKED;
 8002794:	0002      	movs	r2, r0
 8002796:	3250      	adds	r2, #80	@ 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 8002798:	6583      	str	r3, [r0, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 800279a:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 800279c:	f7ff fdf4 	bl	8002388 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80027a0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80027a2:	06db      	lsls	r3, r3, #27
 80027a4:	d403      	bmi.n	80027ae <HAL_ADC_Init+0x26>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 80027a6:	6823      	ldr	r3, [r4, #0]
 80027a8:	689a      	ldr	r2, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80027aa:	0752      	lsls	r2, r2, #29
 80027ac:	d508      	bpl.n	80027c0 <HAL_ADC_Init+0x38>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027ae:	2310      	movs	r3, #16
 80027b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hadc);
 80027b2:	3450      	adds	r4, #80	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027b4:	4313      	orrs	r3, r2
 80027b6:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hadc);
 80027b8:	2300      	movs	r3, #0
 80027ba:	7023      	strb	r3, [r4, #0]
    return HAL_ERROR;
 80027bc:	2001      	movs	r0, #1
}
 80027be:	bd70      	pop	{r4, r5, r6, pc}
  ADC_STATE_CLR_SET(hadc->State,
 80027c0:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80027c2:	4a56      	ldr	r2, [pc, #344]	@ (800291c <HAL_ADC_Init+0x194>)
 80027c4:	4011      	ands	r1, r2
 80027c6:	3206      	adds	r2, #6
 80027c8:	32ff      	adds	r2, #255	@ 0xff
 80027ca:	430a      	orrs	r2, r1
 80027cc:	6562      	str	r2, [r4, #84]	@ 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 80027ce:	2203      	movs	r2, #3
 80027d0:	6899      	ldr	r1, [r3, #8]
 80027d2:	4011      	ands	r1, r2
 80027d4:	4a52      	ldr	r2, [pc, #328]	@ (8002920 <HAL_ADC_Init+0x198>)
 80027d6:	2901      	cmp	r1, #1
 80027d8:	d102      	bne.n	80027e0 <HAL_ADC_Init+0x58>
 80027da:	6818      	ldr	r0, [r3, #0]
 80027dc:	4208      	tst	r0, r1
 80027de:	d119      	bne.n	8002814 <HAL_ADC_Init+0x8c>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80027e0:	2580      	movs	r5, #128	@ 0x80
 80027e2:	6861      	ldr	r1, [r4, #4]
 80027e4:	05ed      	lsls	r5, r5, #23
 80027e6:	0048      	lsls	r0, r1, #1
 80027e8:	0840      	lsrs	r0, r0, #1
 80027ea:	42a8      	cmp	r0, r5
 80027ec:	d003      	beq.n	80027f6 <HAL_ADC_Init+0x6e>
 80027ee:	2080      	movs	r0, #128	@ 0x80
 80027f0:	0600      	lsls	r0, r0, #24
 80027f2:	4281      	cmp	r1, r0
 80027f4:	d176      	bne.n	80028e4 <HAL_ADC_Init+0x15c>
 80027f6:	6918      	ldr	r0, [r3, #16]
 80027f8:	0080      	lsls	r0, r0, #2
 80027fa:	0880      	lsrs	r0, r0, #2
 80027fc:	6118      	str	r0, [r3, #16]
 80027fe:	6918      	ldr	r0, [r3, #16]
 8002800:	4301      	orrs	r1, r0
 8002802:	6119      	str	r1, [r3, #16]
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8002804:	2018      	movs	r0, #24
 8002806:	68d9      	ldr	r1, [r3, #12]
 8002808:	4381      	bics	r1, r0
 800280a:	60d9      	str	r1, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 800280c:	68d9      	ldr	r1, [r3, #12]
 800280e:	68a0      	ldr	r0, [r4, #8]
 8002810:	4301      	orrs	r1, r0
 8002812:	60d9      	str	r1, [r3, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8002814:	6811      	ldr	r1, [r2, #0]
 8002816:	4843      	ldr	r0, [pc, #268]	@ (8002924 <HAL_ADC_Init+0x19c>)
 8002818:	4001      	ands	r1, r0
 800281a:	6011      	str	r1, [r2, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 800281c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800281e:	6810      	ldr	r0, [r2, #0]
 8002820:	0649      	lsls	r1, r1, #25
 8002822:	4301      	orrs	r1, r0
 8002824:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8002826:	2280      	movs	r2, #128	@ 0x80
 8002828:	6899      	ldr	r1, [r3, #8]
 800282a:	0552      	lsls	r2, r2, #21
 800282c:	4211      	tst	r1, r2
 800282e:	d102      	bne.n	8002836 <HAL_ADC_Init+0xae>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8002830:	6899      	ldr	r1, [r3, #8]
 8002832:	430a      	orrs	r2, r1
 8002834:	609a      	str	r2, [r3, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8002836:	68da      	ldr	r2, [r3, #12]
 8002838:	493b      	ldr	r1, [pc, #236]	@ (8002928 <HAL_ADC_Init+0x1a0>)
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800283a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 800283c:	400a      	ands	r2, r1
 800283e:	60da      	str	r2, [r3, #12]
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002840:	1c62      	adds	r2, r4, #1
 8002842:	7fd1      	ldrb	r1, [r2, #31]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002844:	68e2      	ldr	r2, [r4, #12]
 8002846:	68d8      	ldr	r0, [r3, #12]
 8002848:	432a      	orrs	r2, r5
 800284a:	4302      	orrs	r2, r0
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800284c:	69a0      	ldr	r0, [r4, #24]
 800284e:	0380      	lsls	r0, r0, #14
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002850:	4302      	orrs	r2, r0
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8002852:	69e0      	ldr	r0, [r4, #28]
 8002854:	03c0      	lsls	r0, r0, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002856:	4302      	orrs	r2, r0
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002858:	0348      	lsls	r0, r1, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800285a:	4302      	orrs	r2, r0
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800285c:	0020      	movs	r0, r4
 800285e:	302c      	adds	r0, #44	@ 0x2c
 8002860:	7800      	ldrb	r0, [r0, #0]
 8002862:	0040      	lsls	r0, r0, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002864:	4302      	orrs	r2, r0
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8002866:	6920      	ldr	r0, [r4, #16]
 8002868:	3802      	subs	r0, #2
 800286a:	4245      	negs	r5, r0
 800286c:	4168      	adcs	r0, r5
 800286e:	0080      	lsls	r0, r0, #2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002870:	4302      	orrs	r2, r0
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002872:	20c2      	movs	r0, #194	@ 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8002874:	60da      	str	r2, [r3, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002876:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002878:	30ff      	adds	r0, #255	@ 0xff
 800287a:	4282      	cmp	r2, r0
 800287c:	d004      	beq.n	8002888 <HAL_ADC_Init+0x100>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800287e:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8002880:	68d8      	ldr	r0, [r3, #12]
 8002882:	432a      	orrs	r2, r5
 8002884:	4302      	orrs	r2, r0
 8002886:	60da      	str	r2, [r3, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002888:	1ca2      	adds	r2, r4, #2
 800288a:	7fd2      	ldrb	r2, [r2, #31]
 800288c:	2a01      	cmp	r2, #1
 800288e:	d106      	bne.n	800289e <HAL_ADC_Init+0x116>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8002890:	2900      	cmp	r1, #0
 8002892:	d133      	bne.n	80028fc <HAL_ADC_Init+0x174>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8002894:	2280      	movs	r2, #128	@ 0x80
 8002896:	68d9      	ldr	r1, [r3, #12]
 8002898:	0252      	lsls	r2, r2, #9
 800289a:	430a      	orrs	r2, r1
 800289c:	60da      	str	r2, [r3, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 800289e:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80028a0:	691a      	ldr	r2, [r3, #16]
  if (hadc->Init.OversamplingMode == ENABLE)
 80028a2:	2901      	cmp	r1, #1
 80028a4:	d132      	bne.n	800290c <HAL_ADC_Init+0x184>
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80028a6:	4821      	ldr	r0, [pc, #132]	@ (800292c <HAL_ADC_Init+0x1a4>)
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80028a8:	6c65      	ldr	r5, [r4, #68]	@ 0x44
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80028aa:	4002      	ands	r2, r0
 80028ac:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80028ae:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80028b0:	6918      	ldr	r0, [r3, #16]
 80028b2:	432a      	orrs	r2, r5
                              hadc->Init.Oversample.RightBitShift             |
 80028b4:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 80028b6:	432a      	orrs	r2, r5
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80028b8:	4302      	orrs	r2, r0
 80028ba:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80028bc:	691a      	ldr	r2, [r3, #16]
 80028be:	4311      	orrs	r1, r2
 80028c0:	6119      	str	r1, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80028c2:	2107      	movs	r1, #7
 80028c4:	695a      	ldr	r2, [r3, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 80028c6:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80028c8:	438a      	bics	r2, r1
 80028ca:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80028cc:	695a      	ldr	r2, [r3, #20]
 80028ce:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80028d0:	430a      	orrs	r2, r1
 80028d2:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 80028d4:	2303      	movs	r3, #3
  ADC_CLEAR_ERRORCODE(hadc);
 80028d6:	65a0      	str	r0, [r4, #88]	@ 0x58
  ADC_STATE_CLR_SET(hadc->State,
 80028d8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80028da:	439a      	bics	r2, r3
 80028dc:	3b02      	subs	r3, #2
 80028de:	4313      	orrs	r3, r2
 80028e0:	6563      	str	r3, [r4, #84]	@ 0x54
  return HAL_OK;
 80028e2:	e76c      	b.n	80027be <HAL_ADC_Init+0x36>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80028e4:	6918      	ldr	r0, [r3, #16]
 80028e6:	4d12      	ldr	r5, [pc, #72]	@ (8002930 <HAL_ADC_Init+0x1a8>)
 80028e8:	0080      	lsls	r0, r0, #2
 80028ea:	0880      	lsrs	r0, r0, #2
 80028ec:	6118      	str	r0, [r3, #16]
 80028ee:	6810      	ldr	r0, [r2, #0]
 80028f0:	4028      	ands	r0, r5
 80028f2:	6010      	str	r0, [r2, #0]
 80028f4:	6810      	ldr	r0, [r2, #0]
 80028f6:	4301      	orrs	r1, r0
 80028f8:	6011      	str	r1, [r2, #0]
 80028fa:	e783      	b.n	8002804 <HAL_ADC_Init+0x7c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028fc:	2120      	movs	r1, #32
 80028fe:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8002900:	4301      	orrs	r1, r0
 8002902:	6561      	str	r1, [r4, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002904:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8002906:	430a      	orrs	r2, r1
 8002908:	65a2      	str	r2, [r4, #88]	@ 0x58
 800290a:	e7c8      	b.n	800289e <HAL_ADC_Init+0x116>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800290c:	2101      	movs	r1, #1
 800290e:	420a      	tst	r2, r1
 8002910:	d0d7      	beq.n	80028c2 <HAL_ADC_Init+0x13a>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8002912:	691a      	ldr	r2, [r3, #16]
 8002914:	438a      	bics	r2, r1
 8002916:	611a      	str	r2, [r3, #16]
 8002918:	e7d3      	b.n	80028c2 <HAL_ADC_Init+0x13a>
 800291a:	46c0      	nop			@ (mov r8, r8)
 800291c:	fffffefd 	.word	0xfffffefd
 8002920:	40012708 	.word	0x40012708
 8002924:	fdffffff 	.word	0xfdffffff
 8002928:	fffe0219 	.word	0xfffe0219
 800292c:	fffffc03 	.word	0xfffffc03
 8002930:	ffc3ffff 	.word	0xffc3ffff

08002934 <HAL_ADC_Start_DMA>:
{
 8002934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002936:	0016      	movs	r6, r2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002938:	6802      	ldr	r2, [r0, #0]
{
 800293a:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800293c:	6893      	ldr	r3, [r2, #8]
{
 800293e:	000d      	movs	r5, r1
    __HAL_LOCK(hadc);
 8002940:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002942:	075b      	lsls	r3, r3, #29
 8002944:	d42e      	bmi.n	80029a4 <HAL_ADC_Start_DMA+0x70>
    __HAL_LOCK(hadc);
 8002946:	0027      	movs	r7, r4
 8002948:	3750      	adds	r7, #80	@ 0x50
 800294a:	783b      	ldrb	r3, [r7, #0]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d029      	beq.n	80029a4 <HAL_ADC_Start_DMA+0x70>
 8002950:	2301      	movs	r3, #1
 8002952:	703b      	strb	r3, [r7, #0]
    hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8002954:	68d1      	ldr	r1, [r2, #12]
 8002956:	430b      	orrs	r3, r1
 8002958:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800295a:	69e3      	ldr	r3, [r4, #28]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d122      	bne.n	80029a6 <HAL_ADC_Start_DMA+0x72>
      ADC_STATE_CLR_SET(hadc->State,
 8002960:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002962:	4b14      	ldr	r3, [pc, #80]	@ (80029b4 <HAL_ADC_Start_DMA+0x80>)
 8002964:	401a      	ands	r2, r3
 8002966:	2380      	movs	r3, #128	@ 0x80
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	4313      	orrs	r3, r2
 800296c:	6563      	str	r3, [r4, #84]	@ 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 800296e:	2300      	movs	r3, #0
 8002970:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_UNLOCK(hadc);
 8002972:	703b      	strb	r3, [r7, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002974:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8002976:	4b10      	ldr	r3, [pc, #64]	@ (80029b8 <HAL_ADC_Start_DMA+0x84>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002978:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800297a:	62c3      	str	r3, [r0, #44]	@ 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800297c:	4b0f      	ldr	r3, [pc, #60]	@ (80029bc <HAL_ADC_Start_DMA+0x88>)
 800297e:	6303      	str	r3, [r0, #48]	@ 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002980:	4b0f      	ldr	r3, [pc, #60]	@ (80029c0 <HAL_ADC_Start_DMA+0x8c>)
 8002982:	6343      	str	r3, [r0, #52]	@ 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002984:	231c      	movs	r3, #28
 8002986:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002988:	684a      	ldr	r2, [r1, #4]
 800298a:	3b0c      	subs	r3, #12
 800298c:	4313      	orrs	r3, r2
 800298e:	604b      	str	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002990:	002a      	movs	r2, r5
 8002992:	0033      	movs	r3, r6
 8002994:	3140      	adds	r1, #64	@ 0x40
 8002996:	f000 f997 	bl	8002cc8 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800299a:	2304      	movs	r3, #4
 800299c:	6822      	ldr	r2, [r4, #0]
 800299e:	6891      	ldr	r1, [r2, #8]
 80029a0:	430b      	orrs	r3, r1
 80029a2:	6093      	str	r3, [r2, #8]
}
 80029a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 80029a6:	0020      	movs	r0, r4
 80029a8:	f7ff feb2 	bl	8002710 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80029ac:	2800      	cmp	r0, #0
 80029ae:	d0d7      	beq.n	8002960 <HAL_ADC_Start_DMA+0x2c>
 80029b0:	e7f8      	b.n	80029a4 <HAL_ADC_Start_DMA+0x70>
 80029b2:	46c0      	nop			@ (mov r8, r8)
 80029b4:	fffff0fe 	.word	0xfffff0fe
 80029b8:	08002a3d 	.word	0x08002a3d
 80029bc:	08002ab3 	.word	0x08002ab3
 80029c0:	08002abd 	.word	0x08002abd

080029c4 <HAL_ADC_Stop_DMA>:
{
 80029c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80029c6:	0006      	movs	r6, r0
 80029c8:	3650      	adds	r6, #80	@ 0x50
 80029ca:	7833      	ldrb	r3, [r6, #0]
{
 80029cc:	0005      	movs	r5, r0
  __HAL_LOCK(hadc);
 80029ce:	2402      	movs	r4, #2
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d024      	beq.n	8002a1e <HAL_ADC_Stop_DMA+0x5a>
 80029d4:	2701      	movs	r7, #1
 80029d6:	7037      	strb	r7, [r6, #0]
  tmp_hal_status = ADC_ConversionStop(hadc);
 80029d8:	f7ff fe36 	bl	8002648 <ADC_ConversionStop>
 80029dc:	1e04      	subs	r4, r0, #0
  if (tmp_hal_status == HAL_OK)
 80029de:	d11c      	bne.n	8002a1a <HAL_ADC_Stop_DMA+0x56>
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 80029e0:	682a      	ldr	r2, [r5, #0]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80029e2:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 80029e4:	68d3      	ldr	r3, [r2, #12]
 80029e6:	43bb      	bics	r3, r7
 80029e8:	60d3      	str	r3, [r2, #12]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80029ea:	1d83      	adds	r3, r0, #6
 80029ec:	7fdb      	ldrb	r3, [r3, #31]
 80029ee:	2b02      	cmp	r3, #2
 80029f0:	d107      	bne.n	8002a02 <HAL_ADC_Stop_DMA+0x3e>
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80029f2:	f000 f9a7 	bl	8002d44 <HAL_DMA_Abort>
 80029f6:	1e04      	subs	r4, r0, #0
      if (tmp_hal_status != HAL_OK)
 80029f8:	d003      	beq.n	8002a02 <HAL_ADC_Stop_DMA+0x3e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80029fa:	2340      	movs	r3, #64	@ 0x40
 80029fc:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 80029fe:	4313      	orrs	r3, r2
 8002a00:	656b      	str	r3, [r5, #84]	@ 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002a02:	2110      	movs	r1, #16
 8002a04:	682a      	ldr	r2, [r5, #0]
      tmp_hal_status = ADC_Disable(hadc);
 8002a06:	0028      	movs	r0, r5
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002a08:	6853      	ldr	r3, [r2, #4]
 8002a0a:	438b      	bics	r3, r1
 8002a0c:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 8002a0e:	2c00      	cmp	r4, #0
 8002a10:	d107      	bne.n	8002a22 <HAL_ADC_Stop_DMA+0x5e>
      tmp_hal_status = ADC_Disable(hadc);
 8002a12:	f7ff fe46 	bl	80026a2 <ADC_Disable>
 8002a16:	1e04      	subs	r4, r0, #0
    if (tmp_hal_status == HAL_OK)
 8002a18:	d006      	beq.n	8002a28 <HAL_ADC_Stop_DMA+0x64>
  __HAL_UNLOCK(hadc);
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	7033      	strb	r3, [r6, #0]
}
 8002a1e:	0020      	movs	r0, r4
 8002a20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ADC_Disable(hadc);
 8002a22:	f7ff fe3e 	bl	80026a2 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8002a26:	e7f8      	b.n	8002a1a <HAL_ADC_Stop_DMA+0x56>
      ADC_STATE_CLR_SET(hadc->State,
 8002a28:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8002a2a:	4b03      	ldr	r3, [pc, #12]	@ (8002a38 <HAL_ADC_Stop_DMA+0x74>)
 8002a2c:	401a      	ands	r2, r3
 8002a2e:	3304      	adds	r3, #4
 8002a30:	33ff      	adds	r3, #255	@ 0xff
 8002a32:	4313      	orrs	r3, r2
 8002a34:	656b      	str	r3, [r5, #84]	@ 0x54
 8002a36:	e7f0      	b.n	8002a1a <HAL_ADC_Stop_DMA+0x56>
 8002a38:	fffffefe 	.word	0xfffffefe

08002a3c <ADC_DMAConvCplt>:
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a3c:	2250      	movs	r2, #80	@ 0x50
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a3e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8002a40:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a42:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002a44:	4211      	tst	r1, r2
 8002a46:	d12c      	bne.n	8002aa2 <ADC_DMAConvCplt+0x66>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a48:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002a4a:	32b1      	adds	r2, #177	@ 0xb1
 8002a4c:	32ff      	adds	r2, #255	@ 0xff
 8002a4e:	430a      	orrs	r2, r1
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002a50:	21c0      	movs	r1, #192	@ 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a52:	655a      	str	r2, [r3, #84]	@ 0x54
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002a54:	681a      	ldr	r2, [r3, #0]
 8002a56:	0109      	lsls	r1, r1, #4
 8002a58:	68d0      	ldr	r0, [r2, #12]
 8002a5a:	4208      	tst	r0, r1
 8002a5c:	d114      	bne.n	8002a88 <ADC_DMAConvCplt+0x4c>
        (hadc->Init.ContinuousConvMode == DISABLE))
 8002a5e:	1c59      	adds	r1, r3, #1
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002a60:	7fc9      	ldrb	r1, [r1, #31]
 8002a62:	2900      	cmp	r1, #0
 8002a64:	d110      	bne.n	8002a88 <ADC_DMAConvCplt+0x4c>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002a66:	6811      	ldr	r1, [r2, #0]
 8002a68:	0709      	lsls	r1, r1, #28
 8002a6a:	d50d      	bpl.n	8002a88 <ADC_DMAConvCplt+0x4c>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002a6c:	6891      	ldr	r1, [r2, #8]
 8002a6e:	0749      	lsls	r1, r1, #29
 8002a70:	d40e      	bmi.n	8002a90 <ADC_DMAConvCplt+0x54>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002a72:	200c      	movs	r0, #12
 8002a74:	6851      	ldr	r1, [r2, #4]
 8002a76:	4381      	bics	r1, r0
 8002a78:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8002a7a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002a7c:	4a0b      	ldr	r2, [pc, #44]	@ (8002aac <ADC_DMAConvCplt+0x70>)
 8002a7e:	4011      	ands	r1, r2
 8002a80:	3204      	adds	r2, #4
 8002a82:	32ff      	adds	r2, #255	@ 0xff
 8002a84:	430a      	orrs	r2, r1
 8002a86:	655a      	str	r2, [r3, #84]	@ 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f7ff fbff 	bl	800228c <HAL_ADC_ConvCpltCallback>
}
 8002a8e:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a90:	2220      	movs	r2, #32
 8002a92:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002a94:	430a      	orrs	r2, r1
 8002a96:	655a      	str	r2, [r3, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a98:	2201      	movs	r2, #1
 8002a9a:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002aa0:	e7f2      	b.n	8002a88 <ADC_DMAConvCplt+0x4c>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002aa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002aa6:	4798      	blx	r3
}
 8002aa8:	e7f1      	b.n	8002a8e <ADC_DMAConvCplt+0x52>
 8002aaa:	46c0      	nop			@ (mov r8, r8)
 8002aac:	fffffefe 	.word	0xfffffefe

08002ab0 <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
 8002ab0:	4770      	bx	lr

08002ab2 <ADC_DMAHalfConvCplt>:
{
 8002ab2:	b510      	push	{r4, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ab4:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 8002ab6:	f7ff fffb 	bl	8002ab0 <HAL_ADC_ConvHalfCpltCallback>
}
 8002aba:	bd10      	pop	{r4, pc}

08002abc <ADC_DMAError>:
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002abc:	2340      	movs	r3, #64	@ 0x40
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002abe:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8002ac0:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ac2:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	6543      	str	r3, [r0, #84]	@ 0x54
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ac8:	2304      	movs	r3, #4
 8002aca:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8002acc:	4313      	orrs	r3, r2
 8002ace:	6583      	str	r3, [r0, #88]	@ 0x58
  HAL_ADC_ErrorCallback(hadc);
 8002ad0:	f7ff fc38 	bl	8002344 <HAL_ADC_ErrorCallback>
}
 8002ad4:	bd10      	pop	{r4, pc}
	...

08002ad8 <HAL_ADC_ConfigChannel>:
{
 8002ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8002ada:	0004      	movs	r4, r0
 8002adc:	3450      	adds	r4, #80	@ 0x50
 8002ade:	7822      	ldrb	r2, [r4, #0]
{
 8002ae0:	0003      	movs	r3, r0
  __HAL_LOCK(hadc);
 8002ae2:	2002      	movs	r0, #2
 8002ae4:	2a01      	cmp	r2, #1
 8002ae6:	d00b      	beq.n	8002b00 <HAL_ADC_ConfigChannel+0x28>
 8002ae8:	3801      	subs	r0, #1
 8002aea:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	6895      	ldr	r5, [r2, #8]
 8002af0:	076d      	lsls	r5, r5, #29
 8002af2:	d506      	bpl.n	8002b02 <HAL_ADC_ConfigChannel+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002af4:	2220      	movs	r2, #32
 8002af6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002af8:	430a      	orrs	r2, r1
 8002afa:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hadc);
 8002afc:	2300      	movs	r3, #0
 8002afe:	7023      	strb	r3, [r4, #0]
}
 8002b00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002b02:	2380      	movs	r3, #128	@ 0x80
 8002b04:	2680      	movs	r6, #128	@ 0x80
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002b06:	680d      	ldr	r5, [r1, #0]
  if (sConfig->Rank != ADC_RANK_NONE)
 8002b08:	4f19      	ldr	r7, [pc, #100]	@ (8002b70 <HAL_ADC_ConfigChannel+0x98>)
 8002b0a:	6849      	ldr	r1, [r1, #4]
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002b0c:	0368      	lsls	r0, r5, #13
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002b0e:	02db      	lsls	r3, r3, #11
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002b10:	0b40      	lsrs	r0, r0, #13
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002b12:	402b      	ands	r3, r5
 8002b14:	02b6      	lsls	r6, r6, #10
  if (sConfig->Rank != ADC_RANK_NONE)
 8002b16:	42b9      	cmp	r1, r7
 8002b18:	d018      	beq.n	8002b4c <HAL_ADC_ConfigChannel+0x74>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002b1a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002b1c:	4301      	orrs	r1, r0
 8002b1e:	6291      	str	r1, [r2, #40]	@ 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d008      	beq.n	8002b36 <HAL_ADC_ConfigChannel+0x5e>
      ADC->CCR |= ADC_CCR_TSEN;
 8002b24:	2380      	movs	r3, #128	@ 0x80
 8002b26:	4a13      	ldr	r2, [pc, #76]	@ (8002b74 <HAL_ADC_ConfigChannel+0x9c>)
 8002b28:	041b      	lsls	r3, r3, #16
 8002b2a:	6811      	ldr	r1, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002b2c:	200a      	movs	r0, #10
      ADC->CCR |= ADC_CCR_TSEN;
 8002b2e:	430b      	orrs	r3, r1
 8002b30:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002b32:	f7ff fd73 	bl	800261c <ADC_DelayMicroSecond>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002b36:	4235      	tst	r5, r6
 8002b38:	d005      	beq.n	8002b46 <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR |= ADC_CCR_VREFEN;
 8002b3a:	2380      	movs	r3, #128	@ 0x80
 8002b3c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b74 <HAL_ADC_ConfigChannel+0x9c>)
 8002b3e:	03db      	lsls	r3, r3, #15
 8002b40:	6811      	ldr	r1, [r2, #0]
 8002b42:	430b      	orrs	r3, r1
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8002b44:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 8002b46:	2000      	movs	r0, #0
 8002b48:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8002b4a:	e7d9      	b.n	8002b00 <HAL_ADC_ConfigChannel+0x28>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8002b4c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002b4e:	4381      	bics	r1, r0
 8002b50:	6291      	str	r1, [r2, #40]	@ 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d004      	beq.n	8002b60 <HAL_ADC_ConfigChannel+0x88>
      ADC->CCR &= ~ADC_CCR_TSEN;
 8002b56:	4a07      	ldr	r2, [pc, #28]	@ (8002b74 <HAL_ADC_ConfigChannel+0x9c>)
 8002b58:	4907      	ldr	r1, [pc, #28]	@ (8002b78 <HAL_ADC_ConfigChannel+0xa0>)
 8002b5a:	6813      	ldr	r3, [r2, #0]
 8002b5c:	400b      	ands	r3, r1
 8002b5e:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002b60:	4235      	tst	r5, r6
 8002b62:	d0f0      	beq.n	8002b46 <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8002b64:	4a03      	ldr	r2, [pc, #12]	@ (8002b74 <HAL_ADC_ConfigChannel+0x9c>)
 8002b66:	4905      	ldr	r1, [pc, #20]	@ (8002b7c <HAL_ADC_ConfigChannel+0xa4>)
 8002b68:	6813      	ldr	r3, [r2, #0]
 8002b6a:	400b      	ands	r3, r1
 8002b6c:	e7ea      	b.n	8002b44 <HAL_ADC_ConfigChannel+0x6c>
 8002b6e:	46c0      	nop			@ (mov r8, r8)
 8002b70:	00001001 	.word	0x00001001
 8002b74:	40012708 	.word	0x40012708
 8002b78:	ff7fffff 	.word	0xff7fffff
 8002b7c:	ffbfffff 	.word	0xffbfffff

08002b80 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b80:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b82:	24ff      	movs	r4, #255	@ 0xff
 8002b84:	2203      	movs	r2, #3
 8002b86:	000b      	movs	r3, r1
 8002b88:	0021      	movs	r1, r4
 8002b8a:	4002      	ands	r2, r0
 8002b8c:	00d2      	lsls	r2, r2, #3
 8002b8e:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b90:	019b      	lsls	r3, r3, #6
 8002b92:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b94:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002b96:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8002b98:	2800      	cmp	r0, #0
 8002b9a:	db0a      	blt.n	8002bb2 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b9c:	24c0      	movs	r4, #192	@ 0xc0
 8002b9e:	4a0b      	ldr	r2, [pc, #44]	@ (8002bcc <HAL_NVIC_SetPriority+0x4c>)
 8002ba0:	0880      	lsrs	r0, r0, #2
 8002ba2:	0080      	lsls	r0, r0, #2
 8002ba4:	1880      	adds	r0, r0, r2
 8002ba6:	00a4      	lsls	r4, r4, #2
 8002ba8:	5902      	ldr	r2, [r0, r4]
 8002baa:	400a      	ands	r2, r1
 8002bac:	4313      	orrs	r3, r2
 8002bae:	5103      	str	r3, [r0, r4]
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8002bb0:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002bb2:	220f      	movs	r2, #15
 8002bb4:	4010      	ands	r0, r2
 8002bb6:	3808      	subs	r0, #8
 8002bb8:	4a05      	ldr	r2, [pc, #20]	@ (8002bd0 <HAL_NVIC_SetPriority+0x50>)
 8002bba:	0880      	lsrs	r0, r0, #2
 8002bbc:	0080      	lsls	r0, r0, #2
 8002bbe:	1880      	adds	r0, r0, r2
 8002bc0:	69c2      	ldr	r2, [r0, #28]
 8002bc2:	4011      	ands	r1, r2
 8002bc4:	4319      	orrs	r1, r3
 8002bc6:	61c1      	str	r1, [r0, #28]
 8002bc8:	e7f2      	b.n	8002bb0 <HAL_NVIC_SetPriority+0x30>
 8002bca:	46c0      	nop			@ (mov r8, r8)
 8002bcc:	e000e100 	.word	0xe000e100
 8002bd0:	e000ed00 	.word	0xe000ed00

08002bd4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002bd4:	2800      	cmp	r0, #0
 8002bd6:	db05      	blt.n	8002be4 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bd8:	231f      	movs	r3, #31
 8002bda:	4018      	ands	r0, r3
 8002bdc:	3b1e      	subs	r3, #30
 8002bde:	4083      	lsls	r3, r0
 8002be0:	4a01      	ldr	r2, [pc, #4]	@ (8002be8 <HAL_NVIC_EnableIRQ+0x14>)
 8002be2:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002be4:	4770      	bx	lr
 8002be6:	46c0      	nop			@ (mov r8, r8)
 8002be8:	e000e100 	.word	0xe000e100

08002bec <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002bec:	2800      	cmp	r0, #0
 8002bee:	db09      	blt.n	8002c04 <HAL_NVIC_DisableIRQ+0x18>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bf0:	231f      	movs	r3, #31
 8002bf2:	4018      	ands	r0, r3
 8002bf4:	3b1e      	subs	r3, #30
 8002bf6:	4083      	lsls	r3, r0
 8002bf8:	4a03      	ldr	r2, [pc, #12]	@ (8002c08 <HAL_NVIC_DisableIRQ+0x1c>)
 8002bfa:	67d3      	str	r3, [r2, #124]	@ 0x7c
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002bfc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002c00:	f3bf 8f6f 	isb	sy
    /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8002c04:	4770      	bx	lr
 8002c06:	46c0      	nop			@ (mov r8, r8)
 8002c08:	e000e104 	.word	0xe000e104

08002c0c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c0c:	2280      	movs	r2, #128	@ 0x80
 8002c0e:	1e43      	subs	r3, r0, #1
 8002c10:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c12:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d20d      	bcs.n	8002c34 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c18:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c1a:	4a07      	ldr	r2, [pc, #28]	@ (8002c38 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c1c:	4807      	ldr	r0, [pc, #28]	@ (8002c3c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c1e:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c20:	6a03      	ldr	r3, [r0, #32]
 8002c22:	0609      	lsls	r1, r1, #24
 8002c24:	021b      	lsls	r3, r3, #8
 8002c26:	0a1b      	lsrs	r3, r3, #8
 8002c28:	430b      	orrs	r3, r1
 8002c2a:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c2c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c2e:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c30:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c32:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002c34:	4770      	bx	lr
 8002c36:	46c0      	nop			@ (mov r8, r8)
 8002c38:	e000e010 	.word	0xe000e010
 8002c3c:	e000ed00 	.word	0xe000ed00

08002c40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c42:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8002c44:	2001      	movs	r0, #1
  if(hdma == NULL)
 8002c46:	2c00      	cmp	r4, #0
 8002c48:	d035      	beq.n	8002cb6 <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002c4a:	6825      	ldr	r5, [r4, #0]
 8002c4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002cb8 <HAL_DMA_Init+0x78>)
 8002c4e:	2114      	movs	r1, #20
 8002c50:	18e8      	adds	r0, r5, r3
 8002c52:	f7fd fa63 	bl	800011c <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8002c56:	4b19      	ldr	r3, [pc, #100]	@ (8002cbc <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002c58:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8002c5a:	6423      	str	r3, [r4, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002c60:	6460      	str	r0, [r4, #68]	@ 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c62:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002c64:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002c66:	4b16      	ldr	r3, [pc, #88]	@ (8002cc0 <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c68:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002c6a:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8002c6c:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c6e:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8002c70:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c72:	433b      	orrs	r3, r7
 8002c74:	6967      	ldr	r7, [r4, #20]
 8002c76:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c78:	69a7      	ldr	r7, [r4, #24]
 8002c7a:	433b      	orrs	r3, r7
 8002c7c:	69e7      	ldr	r7, [r4, #28]
 8002c7e:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c80:	6a27      	ldr	r7, [r4, #32]
 8002c82:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8002c84:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002c86:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002c88:	2380      	movs	r3, #128	@ 0x80
 8002c8a:	01db      	lsls	r3, r3, #7
 8002c8c:	4299      	cmp	r1, r3
 8002c8e:	d00c      	beq.n	8002caa <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002c90:	251c      	movs	r5, #28
 8002c92:	4028      	ands	r0, r5
 8002c94:	3d0d      	subs	r5, #13
 8002c96:	4085      	lsls	r5, r0
 8002c98:	490a      	ldr	r1, [pc, #40]	@ (8002cc4 <HAL_DMA_Init+0x84>)
 8002c9a:	680b      	ldr	r3, [r1, #0]
 8002c9c:	43ab      	bics	r3, r5
 8002c9e:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002ca0:	6863      	ldr	r3, [r4, #4]
 8002ca2:	680d      	ldr	r5, [r1, #0]
 8002ca4:	4083      	lsls	r3, r0
 8002ca6:	432b      	orrs	r3, r5
 8002ca8:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002caa:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002cac:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cae:	63e0      	str	r0, [r4, #60]	@ 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002cb0:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8002cb2:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8002cb4:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8002cb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cb8:	bffdfff8 	.word	0xbffdfff8
 8002cbc:	40020000 	.word	0x40020000
 8002cc0:	ffff800f 	.word	0xffff800f
 8002cc4:	400200a8 	.word	0x400200a8

08002cc8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002cca:	1d44      	adds	r4, r0, #5
{
 8002ccc:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8002cce:	7fe5      	ldrb	r5, [r4, #31]
 8002cd0:	2d01      	cmp	r5, #1
 8002cd2:	d035      	beq.n	8002d40 <HAL_DMA_Start_IT+0x78>
 8002cd4:	2501      	movs	r5, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 8002cd6:	1d87      	adds	r7, r0, #6
  __HAL_LOCK(hdma);
 8002cd8:	77e5      	strb	r5, [r4, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cda:	7ffd      	ldrb	r5, [r7, #31]
 8002cdc:	2600      	movs	r6, #0
 8002cde:	46ac      	mov	ip, r5
 8002ce0:	4663      	mov	r3, ip
 8002ce2:	b2ed      	uxtb	r5, r5
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d12a      	bne.n	8002d3e <HAL_DMA_Start_IT+0x76>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ce8:	2402      	movs	r4, #2
 8002cea:	77fc      	strb	r4, [r7, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002cec:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cee:	63c6      	str	r6, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8002cf0:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002cf2:	331b      	adds	r3, #27
    __HAL_DMA_DISABLE(hdma);
 8002cf4:	43ae      	bics	r6, r5
 8002cf6:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002cf8:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 8002cfa:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8002cfc:	401e      	ands	r6, r3
 8002cfe:	40b5      	lsls	r5, r6

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002d00:	9b01      	ldr	r3, [sp, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002d02:	607d      	str	r5, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8002d04:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d06:	6883      	ldr	r3, [r0, #8]
 8002d08:	2b10      	cmp	r3, #16
 8002d0a:	d10e      	bne.n	8002d2a <HAL_DMA_Start_IT+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d0c:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d0e:	60e1      	str	r1, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8002d10:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00c      	beq.n	8002d30 <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d16:	230e      	movs	r3, #14
 8002d18:	6822      	ldr	r2, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002d1e:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8002d20:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8002d22:	6822      	ldr	r2, [r4, #0]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	6023      	str	r3, [r4, #0]
}
 8002d28:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002d2a:	60a1      	str	r1, [r4, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8002d2c:	60e2      	str	r2, [r4, #12]
 8002d2e:	e7ef      	b.n	8002d10 <HAL_DMA_Start_IT+0x48>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d30:	2204      	movs	r2, #4
 8002d32:	6823      	ldr	r3, [r4, #0]
 8002d34:	4393      	bics	r3, r2
 8002d36:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002d38:	6822      	ldr	r2, [r4, #0]
 8002d3a:	230a      	movs	r3, #10
 8002d3c:	e7ed      	b.n	8002d1a <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma);
 8002d3e:	77e6      	strb	r6, [r4, #31]
  __HAL_LOCK(hdma);
 8002d40:	2002      	movs	r0, #2
 8002d42:	e7f1      	b.n	8002d28 <HAL_DMA_Start_IT+0x60>

08002d44 <HAL_DMA_Abort>:
{
 8002d44:	b530      	push	{r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d46:	1d84      	adds	r4, r0, #6
 8002d48:	7fe2      	ldrb	r2, [r4, #31]
{
 8002d4a:	0003      	movs	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d4c:	2a02      	cmp	r2, #2
 8002d4e:	d006      	beq.n	8002d5e <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d50:	2204      	movs	r2, #4
 8002d52:	63c2      	str	r2, [r0, #60]	@ 0x3c
    return HAL_ERROR;
 8002d54:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8002d56:	2200      	movs	r2, #0
 8002d58:	3305      	adds	r3, #5
 8002d5a:	77da      	strb	r2, [r3, #31]
}
 8002d5c:	bd30      	pop	{r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d5e:	6802      	ldr	r2, [r0, #0]
 8002d60:	200e      	movs	r0, #14
 8002d62:	6811      	ldr	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002d64:	251c      	movs	r5, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d66:	4381      	bics	r1, r0
 8002d68:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	6810      	ldr	r0, [r2, #0]
 8002d6e:	4388      	bics	r0, r1
 8002d70:	6010      	str	r0, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002d72:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d74:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8002d76:	402a      	ands	r2, r5
 8002d78:	000d      	movs	r5, r1
 8002d7a:	4095      	lsls	r5, r2
 8002d7c:	6045      	str	r5, [r0, #4]
    return status;
 8002d7e:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8002d80:	77e1      	strb	r1, [r4, #31]
    return status;
 8002d82:	e7e8      	b.n	8002d56 <HAL_DMA_Abort+0x12>

08002d84 <HAL_DMA_Abort_IT>:
{
 8002d84:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002d86:	1d84      	adds	r4, r0, #6
 8002d88:	7fe3      	ldrb	r3, [r4, #31]
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d003      	beq.n	8002d96 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d8e:	2304      	movs	r3, #4
 8002d90:	63c3      	str	r3, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 8002d92:	2001      	movs	r0, #1
}
 8002d94:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d96:	210e      	movs	r1, #14
 8002d98:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002d9a:	251c      	movs	r5, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	438a      	bics	r2, r1
 8002da0:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002da2:	2201      	movs	r2, #1
 8002da4:	6819      	ldr	r1, [r3, #0]
 8002da6:	4391      	bics	r1, r2
 8002da8:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002daa:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8002dac:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8002dae:	402b      	ands	r3, r5
 8002db0:	0015      	movs	r5, r2
 8002db2:	409d      	lsls	r5, r3
 8002db4:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002db6:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8002db8:	2200      	movs	r2, #0
 8002dba:	1d43      	adds	r3, r0, #5
 8002dbc:	77da      	strb	r2, [r3, #31]
    if(hdma->XferAbortCallback != NULL)
 8002dbe:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d000      	beq.n	8002dc6 <HAL_DMA_Abort_IT+0x42>
      hdma->XferAbortCallback(hdma);
 8002dc4:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8002dc6:	2000      	movs	r0, #0
 8002dc8:	e7e4      	b.n	8002d94 <HAL_DMA_Abort_IT+0x10>

08002dca <HAL_DMA_IRQHandler>:
{
 8002dca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002dcc:	261c      	movs	r6, #28
 8002dce:	2704      	movs	r7, #4
 8002dd0:	6c42      	ldr	r2, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002dd2:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002dd4:	4032      	ands	r2, r6
 8002dd6:	003e      	movs	r6, r7
 8002dd8:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002dda:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002ddc:	6803      	ldr	r3, [r0, #0]
 8002dde:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002de0:	4235      	tst	r5, r6
 8002de2:	d00d      	beq.n	8002e00 <HAL_DMA_IRQHandler+0x36>
 8002de4:	423c      	tst	r4, r7
 8002de6:	d00b      	beq.n	8002e00 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	0692      	lsls	r2, r2, #26
 8002dec:	d402      	bmi.n	8002df4 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	43ba      	bics	r2, r7
 8002df2:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8002df4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8002df6:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d019      	beq.n	8002e30 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8002dfc:	4798      	blx	r3
  return;
 8002dfe:	e017      	b.n	8002e30 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002e00:	2702      	movs	r7, #2
 8002e02:	003e      	movs	r6, r7
 8002e04:	4096      	lsls	r6, r2
 8002e06:	4235      	tst	r5, r6
 8002e08:	d013      	beq.n	8002e32 <HAL_DMA_IRQHandler+0x68>
 8002e0a:	423c      	tst	r4, r7
 8002e0c:	d011      	beq.n	8002e32 <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	0692      	lsls	r2, r2, #26
 8002e12:	d406      	bmi.n	8002e22 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002e14:	240a      	movs	r4, #10
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	43a2      	bics	r2, r4
 8002e1a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	1d83      	adds	r3, r0, #6
 8002e20:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8002e22:	2200      	movs	r2, #0
 8002e24:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002e26:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 8002e28:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 8002e2a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d1e5      	bne.n	8002dfc <HAL_DMA_IRQHandler+0x32>
}
 8002e30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8002e32:	2608      	movs	r6, #8
 8002e34:	0037      	movs	r7, r6
 8002e36:	4097      	lsls	r7, r2
 8002e38:	423d      	tst	r5, r7
 8002e3a:	d0f9      	beq.n	8002e30 <HAL_DMA_IRQHandler+0x66>
 8002e3c:	4234      	tst	r4, r6
 8002e3e:	d0f7      	beq.n	8002e30 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e40:	250e      	movs	r5, #14
 8002e42:	681c      	ldr	r4, [r3, #0]
 8002e44:	43ac      	bics	r4, r5
 8002e46:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002e48:	2301      	movs	r3, #1
 8002e4a:	001c      	movs	r4, r3
 8002e4c:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8002e4e:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002e50:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e52:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8002e54:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8002e56:	2200      	movs	r2, #0
 8002e58:	1d43      	adds	r3, r0, #5
 8002e5a:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8002e5c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8002e5e:	e7e5      	b.n	8002e2c <HAL_DMA_IRQHandler+0x62>

08002e60 <HAL_GPIO_Init>:
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00U;
 8002e60:	2300      	movs	r3, #0
{
 8002e62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e64:	b085      	sub	sp, #20
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002e66:	680a      	ldr	r2, [r1, #0]
 8002e68:	0014      	movs	r4, r2
 8002e6a:	40dc      	lsrs	r4, r3
 8002e6c:	d101      	bne.n	8002e72 <HAL_GPIO_Init+0x12>
        EXTI->IMR = temp;
      }
    }
    position++;
  }
}
 8002e6e:	b005      	add	sp, #20
 8002e70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002e72:	2501      	movs	r5, #1
 8002e74:	0014      	movs	r4, r2
 8002e76:	409d      	lsls	r5, r3
 8002e78:	402c      	ands	r4, r5
 8002e7a:	9400      	str	r4, [sp, #0]
    if (iocurrent)
 8002e7c:	422a      	tst	r2, r5
 8002e7e:	d100      	bne.n	8002e82 <HAL_GPIO_Init+0x22>
 8002e80:	e094      	b.n	8002fac <HAL_GPIO_Init+0x14c>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e82:	684a      	ldr	r2, [r1, #4]
 8002e84:	005f      	lsls	r7, r3, #1
 8002e86:	4694      	mov	ip, r2
 8002e88:	2203      	movs	r2, #3
 8002e8a:	4664      	mov	r4, ip
 8002e8c:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002e8e:	2403      	movs	r4, #3
 8002e90:	40bc      	lsls	r4, r7
 8002e92:	43e4      	mvns	r4, r4
 8002e94:	9401      	str	r4, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e96:	1e54      	subs	r4, r2, #1
 8002e98:	2c01      	cmp	r4, #1
 8002e9a:	d82e      	bhi.n	8002efa <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8002e9c:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002e9e:	9c01      	ldr	r4, [sp, #4]
 8002ea0:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ea2:	68cc      	ldr	r4, [r1, #12]
 8002ea4:	40bc      	lsls	r4, r7
 8002ea6:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8002ea8:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8002eaa:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002eac:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002eae:	43ac      	bics	r4, r5
 8002eb0:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002eb2:	4664      	mov	r4, ip
 8002eb4:	0924      	lsrs	r4, r4, #4
 8002eb6:	4034      	ands	r4, r6
 8002eb8:	409c      	lsls	r4, r3
 8002eba:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8002ebc:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8002ebe:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ec0:	9c01      	ldr	r4, [sp, #4]
 8002ec2:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ec4:	688c      	ldr	r4, [r1, #8]
 8002ec6:	40bc      	lsls	r4, r7
 8002ec8:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8002eca:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ecc:	2a02      	cmp	r2, #2
 8002ece:	d116      	bne.n	8002efe <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002ed0:	2507      	movs	r5, #7
 8002ed2:	260f      	movs	r6, #15
 8002ed4:	401d      	ands	r5, r3
 8002ed6:	00ad      	lsls	r5, r5, #2
 8002ed8:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3U];
 8002eda:	08dc      	lsrs	r4, r3, #3
 8002edc:	00a4      	lsls	r4, r4, #2
 8002ede:	1904      	adds	r4, r0, r4
 8002ee0:	9402      	str	r4, [sp, #8]
 8002ee2:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002ee4:	9603      	str	r6, [sp, #12]
 8002ee6:	0026      	movs	r6, r4
 8002ee8:	9c03      	ldr	r4, [sp, #12]
 8002eea:	43a6      	bics	r6, r4
 8002eec:	0034      	movs	r4, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002eee:	690e      	ldr	r6, [r1, #16]
 8002ef0:	40ae      	lsls	r6, r5
 8002ef2:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3U] = temp;
 8002ef4:	9c02      	ldr	r4, [sp, #8]
 8002ef6:	6226      	str	r6, [r4, #32]
 8002ef8:	e001      	b.n	8002efe <HAL_GPIO_Init+0x9e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002efa:	2a03      	cmp	r2, #3
 8002efc:	d1df      	bne.n	8002ebe <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002efe:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8002f00:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002f02:	9d01      	ldr	r5, [sp, #4]
 8002f04:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f06:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f08:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8002f0a:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f0c:	4662      	mov	r2, ip
 8002f0e:	02a4      	lsls	r4, r4, #10
 8002f10:	4222      	tst	r2, r4
 8002f12:	d04b      	beq.n	8002fac <HAL_GPIO_Init+0x14c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f14:	2501      	movs	r5, #1
 8002f16:	4c26      	ldr	r4, [pc, #152]	@ (8002fb0 <HAL_GPIO_Init+0x150>)
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002f18:	27a0      	movs	r7, #160	@ 0xa0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f1a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002f1c:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f1e:	432a      	orrs	r2, r5
 8002f20:	6362      	str	r2, [r4, #52]	@ 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 8002f22:	4a24      	ldr	r2, [pc, #144]	@ (8002fb4 <HAL_GPIO_Init+0x154>)
 8002f24:	089c      	lsrs	r4, r3, #2
 8002f26:	00a4      	lsls	r4, r4, #2
 8002f28:	18a4      	adds	r4, r4, r2
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002f2a:	220f      	movs	r2, #15
 8002f2c:	3502      	adds	r5, #2
 8002f2e:	401d      	ands	r5, r3
 8002f30:	00ad      	lsls	r5, r5, #2
 8002f32:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2U];
 8002f34:	68a6      	ldr	r6, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002f36:	4396      	bics	r6, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002f38:	2200      	movs	r2, #0
 8002f3a:	42b8      	cmp	r0, r7
 8002f3c:	d00c      	beq.n	8002f58 <HAL_GPIO_Init+0xf8>
 8002f3e:	4f1e      	ldr	r7, [pc, #120]	@ (8002fb8 <HAL_GPIO_Init+0x158>)
 8002f40:	3201      	adds	r2, #1
 8002f42:	42b8      	cmp	r0, r7
 8002f44:	d008      	beq.n	8002f58 <HAL_GPIO_Init+0xf8>
 8002f46:	4f1d      	ldr	r7, [pc, #116]	@ (8002fbc <HAL_GPIO_Init+0x15c>)
 8002f48:	3201      	adds	r2, #1
 8002f4a:	42b8      	cmp	r0, r7
 8002f4c:	d004      	beq.n	8002f58 <HAL_GPIO_Init+0xf8>
 8002f4e:	4a1c      	ldr	r2, [pc, #112]	@ (8002fc0 <HAL_GPIO_Init+0x160>)
 8002f50:	1882      	adds	r2, r0, r2
 8002f52:	1e57      	subs	r7, r2, #1
 8002f54:	41ba      	sbcs	r2, r7
 8002f56:	3205      	adds	r2, #5
 8002f58:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f5a:	4667      	mov	r7, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002f5c:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f5e:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 8002f60:	4a18      	ldr	r2, [pc, #96]	@ (8002fc4 <HAL_GPIO_Init+0x164>)
        temp &= ~((uint32_t)iocurrent);
 8002f62:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8002f64:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8002f66:	9d00      	ldr	r5, [sp, #0]
        temp &= ~((uint32_t)iocurrent);
 8002f68:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8002f6a:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f6c:	02ff      	lsls	r7, r7, #11
 8002f6e:	d401      	bmi.n	8002f74 <HAL_GPIO_Init+0x114>
        temp &= ~((uint32_t)iocurrent);
 8002f70:	0035      	movs	r5, r6
 8002f72:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f74:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8002f76:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8002f78:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 8002f7a:	9d00      	ldr	r5, [sp, #0]
 8002f7c:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f7e:	02bf      	lsls	r7, r7, #10
 8002f80:	d401      	bmi.n	8002f86 <HAL_GPIO_Init+0x126>
        temp &= ~((uint32_t)iocurrent);
 8002f82:	0035      	movs	r5, r6
 8002f84:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f86:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 8002f88:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 8002f8a:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8002f8c:	9d00      	ldr	r5, [sp, #0]
 8002f8e:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f90:	03bf      	lsls	r7, r7, #14
 8002f92:	d401      	bmi.n	8002f98 <HAL_GPIO_Init+0x138>
        temp &= ~((uint32_t)iocurrent);
 8002f94:	0035      	movs	r5, r6
 8002f96:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f98:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8002f9a:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8002f9c:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 8002f9e:	9e00      	ldr	r6, [sp, #0]
 8002fa0:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fa2:	03ff      	lsls	r7, r7, #15
 8002fa4:	d401      	bmi.n	8002faa <HAL_GPIO_Init+0x14a>
        temp &= ~((uint32_t)iocurrent);
 8002fa6:	4025      	ands	r5, r4
 8002fa8:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 8002faa:	6016      	str	r6, [r2, #0]
    position++;
 8002fac:	3301      	adds	r3, #1
 8002fae:	e75a      	b.n	8002e66 <HAL_GPIO_Init+0x6>
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	40010000 	.word	0x40010000
 8002fb8:	50000400 	.word	0x50000400
 8002fbc:	50000800 	.word	0x50000800
 8002fc0:	afffe400 	.word	0xafffe400
 8002fc4:	40010400 	.word	0x40010400

08002fc8 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002fca:	4a32      	ldr	r2, [pc, #200]	@ (8003094 <HAL_GPIO_DeInit+0xcc>)
{
 8002fcc:	b085      	sub	sp, #20
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002fce:	1882      	adds	r2, r0, r2
{
 8002fd0:	9100      	str	r1, [sp, #0]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002fd2:	1e51      	subs	r1, r2, #1
 8002fd4:	418a      	sbcs	r2, r1
  uint32_t position = 0x00U;
 8002fd6:	2300      	movs	r3, #0
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002fd8:	3205      	adds	r2, #5
 8002fda:	9203      	str	r2, [sp, #12]
  while ((GPIO_Pin >> position) != 0)
 8002fdc:	9a00      	ldr	r2, [sp, #0]
 8002fde:	40da      	lsrs	r2, r3
 8002fe0:	d101      	bne.n	8002fe6 <HAL_GPIO_DeInit+0x1e>
      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
    }
    position++;
  }
}
 8002fe2:	b005      	add	sp, #20
 8002fe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Pin) & (1U << position);
 8002fe6:	2601      	movs	r6, #1
 8002fe8:	409e      	lsls	r6, r3
 8002fea:	9d00      	ldr	r5, [sp, #0]
    if (iocurrent)
 8002fec:	9a00      	ldr	r2, [sp, #0]
    iocurrent = (GPIO_Pin) & (1U << position);
 8002fee:	4035      	ands	r5, r6
    if (iocurrent)
 8002ff0:	4232      	tst	r2, r6
 8002ff2:	d04c      	beq.n	800308e <HAL_GPIO_DeInit+0xc6>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002ff4:	4928      	ldr	r1, [pc, #160]	@ (8003098 <HAL_GPIO_DeInit+0xd0>)
 8002ff6:	089a      	lsrs	r2, r3, #2
 8002ff8:	0092      	lsls	r2, r2, #2
 8002ffa:	1852      	adds	r2, r2, r1
 8002ffc:	6891      	ldr	r1, [r2, #8]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8002ffe:	2403      	movs	r4, #3
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003000:	000f      	movs	r7, r1
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8003002:	210f      	movs	r1, #15
 8003004:	401c      	ands	r4, r3
 8003006:	00a4      	lsls	r4, r4, #2
 8003008:	40a1      	lsls	r1, r4
 800300a:	9101      	str	r1, [sp, #4]
 800300c:	4039      	ands	r1, r7
 800300e:	9102      	str	r1, [sp, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003010:	21a0      	movs	r1, #160	@ 0xa0
 8003012:	05c9      	lsls	r1, r1, #23
 8003014:	468c      	mov	ip, r1
 8003016:	2100      	movs	r1, #0
 8003018:	4560      	cmp	r0, ip
 800301a:	d009      	beq.n	8003030 <HAL_GPIO_DeInit+0x68>
 800301c:	491f      	ldr	r1, [pc, #124]	@ (800309c <HAL_GPIO_DeInit+0xd4>)
 800301e:	468c      	mov	ip, r1
 8003020:	2101      	movs	r1, #1
 8003022:	4560      	cmp	r0, ip
 8003024:	d004      	beq.n	8003030 <HAL_GPIO_DeInit+0x68>
 8003026:	4f1e      	ldr	r7, [pc, #120]	@ (80030a0 <HAL_GPIO_DeInit+0xd8>)
 8003028:	1849      	adds	r1, r1, r1
 800302a:	42b8      	cmp	r0, r7
 800302c:	d000      	beq.n	8003030 <HAL_GPIO_DeInit+0x68>
 800302e:	9903      	ldr	r1, [sp, #12]
 8003030:	40a1      	lsls	r1, r4
 8003032:	9c02      	ldr	r4, [sp, #8]
 8003034:	42a1      	cmp	r1, r4
 8003036:	d110      	bne.n	800305a <HAL_GPIO_DeInit+0x92>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003038:	491a      	ldr	r1, [pc, #104]	@ (80030a4 <HAL_GPIO_DeInit+0xdc>)
 800303a:	680c      	ldr	r4, [r1, #0]
 800303c:	43ac      	bics	r4, r5
 800303e:	600c      	str	r4, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003040:	684c      	ldr	r4, [r1, #4]
 8003042:	43ac      	bics	r4, r5
 8003044:	604c      	str	r4, [r1, #4]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003046:	68cc      	ldr	r4, [r1, #12]
 8003048:	43ac      	bics	r4, r5
 800304a:	60cc      	str	r4, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800304c:	688c      	ldr	r4, [r1, #8]
 800304e:	43ac      	bics	r4, r5
 8003050:	608c      	str	r4, [r1, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003052:	6891      	ldr	r1, [r2, #8]
 8003054:	9c01      	ldr	r4, [sp, #4]
 8003056:	43a1      	bics	r1, r4
 8003058:	6091      	str	r1, [r2, #8]
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 800305a:	2103      	movs	r1, #3
 800305c:	005c      	lsls	r4, r3, #1
 800305e:	40a1      	lsls	r1, r4
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003060:	2407      	movs	r4, #7
 8003062:	270f      	movs	r7, #15
 8003064:	401c      	ands	r4, r3
 8003066:	00a4      	lsls	r4, r4, #2
 8003068:	40a7      	lsls	r7, r4
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 800306a:	6802      	ldr	r2, [r0, #0]
 800306c:	430a      	orrs	r2, r1
 800306e:	6002      	str	r2, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003070:	08da      	lsrs	r2, r3, #3
 8003072:	0092      	lsls	r2, r2, #2
 8003074:	1882      	adds	r2, r0, r2
 8003076:	6a15      	ldr	r5, [r2, #32]
 8003078:	43bd      	bics	r5, r7
 800307a:	6215      	str	r5, [r2, #32]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800307c:	68c2      	ldr	r2, [r0, #12]
 800307e:	438a      	bics	r2, r1
 8003080:	60c2      	str	r2, [r0, #12]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 8003082:	6842      	ldr	r2, [r0, #4]
 8003084:	43b2      	bics	r2, r6
 8003086:	6042      	str	r2, [r0, #4]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003088:	6882      	ldr	r2, [r0, #8]
 800308a:	438a      	bics	r2, r1
 800308c:	6082      	str	r2, [r0, #8]
    position++;
 800308e:	3301      	adds	r3, #1
 8003090:	e7a4      	b.n	8002fdc <HAL_GPIO_DeInit+0x14>
 8003092:	46c0      	nop			@ (mov r8, r8)
 8003094:	afffe400 	.word	0xafffe400
 8003098:	40010000 	.word	0x40010000
 800309c:	50000400 	.word	0x50000400
 80030a0:	50000800 	.word	0x50000800
 80030a4:	40010400 	.word	0x40010400

080030a8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80030a8:	2a00      	cmp	r2, #0
 80030aa:	d001      	beq.n	80030b0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030ac:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80030ae:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 80030b0:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80030b2:	e7fc      	b.n	80030ae <HAL_GPIO_WritePin+0x6>

080030b4 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030b4:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 80030b6:	4b1a      	ldr	r3, [pc, #104]	@ (8003120 <HAL_RCC_GetSysClockFreq+0x6c>)
{
 80030b8:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 80030ba:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 80030bc:	400a      	ands	r2, r1
 80030be:	2a08      	cmp	r2, #8
 80030c0:	d02c      	beq.n	800311c <HAL_RCC_GetSysClockFreq+0x68>
 80030c2:	2a0c      	cmp	r2, #12
 80030c4:	d00c      	beq.n	80030e0 <HAL_RCC_GetSysClockFreq+0x2c>
 80030c6:	2a04      	cmp	r2, #4
 80030c8:	d120      	bne.n	800310c <HAL_RCC_GetSysClockFreq+0x58>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80030ca:	6818      	ldr	r0, [r3, #0]
 80030cc:	2310      	movs	r3, #16
 80030ce:	4018      	ands	r0, r3
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80030d0:	4243      	negs	r3, r0
 80030d2:	4158      	adcs	r0, r3
 80030d4:	4b13      	ldr	r3, [pc, #76]	@ (8003124 <HAL_RCC_GetSysClockFreq+0x70>)
 80030d6:	4240      	negs	r0, r0
 80030d8:	4018      	ands	r0, r3
 80030da:	4b13      	ldr	r3, [pc, #76]	@ (8003128 <HAL_RCC_GetSysClockFreq+0x74>)
 80030dc:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 80030de:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80030e0:	4812      	ldr	r0, [pc, #72]	@ (800312c <HAL_RCC_GetSysClockFreq+0x78>)
 80030e2:	028a      	lsls	r2, r1, #10
 80030e4:	0f12      	lsrs	r2, r2, #28
 80030e6:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80030e8:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030ea:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80030ec:	0f89      	lsrs	r1, r1, #30
 80030ee:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030f0:	03c0      	lsls	r0, r0, #15
 80030f2:	d504      	bpl.n	80030fe <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80030f4:	480e      	ldr	r0, [pc, #56]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x7c>)
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80030f6:	4350      	muls	r0, r2
 80030f8:	f7fd f810 	bl	800011c <__udivsi3>
 80030fc:	e7ef      	b.n	80030de <HAL_RCC_GetSysClockFreq+0x2a>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	06db      	lsls	r3, r3, #27
 8003102:	d501      	bpl.n	8003108 <HAL_RCC_GetSysClockFreq+0x54>
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8003104:	4808      	ldr	r0, [pc, #32]	@ (8003128 <HAL_RCC_GetSysClockFreq+0x74>)
 8003106:	e7f6      	b.n	80030f6 <HAL_RCC_GetSysClockFreq+0x42>
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8003108:	480a      	ldr	r0, [pc, #40]	@ (8003134 <HAL_RCC_GetSysClockFreq+0x80>)
 800310a:	e7f4      	b.n	80030f6 <HAL_RCC_GetSysClockFreq+0x42>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800310c:	2080      	movs	r0, #128	@ 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800310e:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003110:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003112:	041b      	lsls	r3, r3, #16
 8003114:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003116:	3301      	adds	r3, #1
 8003118:	4098      	lsls	r0, r3
      break;
 800311a:	e7e0      	b.n	80030de <HAL_RCC_GetSysClockFreq+0x2a>
  switch (tmpreg & RCC_CFGR_SWS)
 800311c:	4804      	ldr	r0, [pc, #16]	@ (8003130 <HAL_RCC_GetSysClockFreq+0x7c>)
 800311e:	e7de      	b.n	80030de <HAL_RCC_GetSysClockFreq+0x2a>
 8003120:	40021000 	.word	0x40021000
 8003124:	00b71b00 	.word	0x00b71b00
 8003128:	003d0900 	.word	0x003d0900
 800312c:	08004b1c 	.word	0x08004b1c
 8003130:	007a1200 	.word	0x007a1200
 8003134:	00f42400 	.word	0x00f42400

08003138 <HAL_RCC_OscConfig>:
{
 8003138:	b5f0      	push	{r4, r5, r6, r7, lr}
 800313a:	0005      	movs	r5, r0
 800313c:	b085      	sub	sp, #20
  if(RCC_OscInitStruct == NULL)
 800313e:	2800      	cmp	r0, #0
 8003140:	d055      	beq.n	80031ee <HAL_RCC_OscConfig+0xb6>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003142:	230c      	movs	r3, #12
 8003144:	4cc0      	ldr	r4, [pc, #768]	@ (8003448 <HAL_RCC_OscConfig+0x310>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003146:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003148:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800314a:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800314c:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800314e:	2380      	movs	r3, #128	@ 0x80
 8003150:	025b      	lsls	r3, r3, #9
 8003152:	0019      	movs	r1, r3
 8003154:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003156:	07d2      	lsls	r2, r2, #31
 8003158:	d43d      	bmi.n	80031d6 <HAL_RCC_OscConfig+0x9e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800315a:	682b      	ldr	r3, [r5, #0]
 800315c:	079b      	lsls	r3, r3, #30
 800315e:	d500      	bpl.n	8003162 <HAL_RCC_OscConfig+0x2a>
 8003160:	e086      	b.n	8003270 <HAL_RCC_OscConfig+0x138>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003162:	682b      	ldr	r3, [r5, #0]
 8003164:	06db      	lsls	r3, r3, #27
 8003166:	d528      	bpl.n	80031ba <HAL_RCC_OscConfig+0x82>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003168:	2e00      	cmp	r6, #0
 800316a:	d000      	beq.n	800316e <HAL_RCC_OscConfig+0x36>
 800316c:	e0df      	b.n	800332e <HAL_RCC_OscConfig+0x1f6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800316e:	6823      	ldr	r3, [r4, #0]
 8003170:	059b      	lsls	r3, r3, #22
 8003172:	d502      	bpl.n	800317a <HAL_RCC_OscConfig+0x42>
 8003174:	69ab      	ldr	r3, [r5, #24]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d039      	beq.n	80031ee <HAL_RCC_OscConfig+0xb6>
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800317a:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800317c:	6862      	ldr	r2, [r4, #4]
 800317e:	49b3      	ldr	r1, [pc, #716]	@ (800344c <HAL_RCC_OscConfig+0x314>)
 8003180:	6a2b      	ldr	r3, [r5, #32]
 8003182:	400a      	ands	r2, r1
 8003184:	431a      	orrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003186:	0b5b      	lsrs	r3, r3, #13
 8003188:	3301      	adds	r3, #1
 800318a:	023f      	lsls	r7, r7, #8
 800318c:	409f      	lsls	r7, r3
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800318e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003190:	6861      	ldr	r1, [r4, #4]
 8003192:	69ea      	ldr	r2, [r5, #28]
 8003194:	0209      	lsls	r1, r1, #8
 8003196:	0a09      	lsrs	r1, r1, #8
 8003198:	0612      	lsls	r2, r2, #24
 800319a:	430a      	orrs	r2, r1
 800319c:	6062      	str	r2, [r4, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800319e:	68e1      	ldr	r1, [r4, #12]
 80031a0:	48ab      	ldr	r0, [pc, #684]	@ (8003450 <HAL_RCC_OscConfig+0x318>)
 80031a2:	060b      	lsls	r3, r1, #24
 80031a4:	0f1b      	lsrs	r3, r3, #28
 80031a6:	5cc3      	ldrb	r3, [r0, r3]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80031a8:	4aaa      	ldr	r2, [pc, #680]	@ (8003454 <HAL_RCC_OscConfig+0x31c>)
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80031aa:	40df      	lsrs	r7, r3
        status = HAL_InitTick (uwTickPrio);
 80031ac:	4baa      	ldr	r3, [pc, #680]	@ (8003458 <HAL_RCC_OscConfig+0x320>)
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80031ae:	6017      	str	r7, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 80031b0:	6818      	ldr	r0, [r3, #0]
 80031b2:	f7ff f9e9 	bl	8002588 <HAL_InitTick>
        if(status != HAL_OK)
 80031b6:	2800      	cmp	r0, #0
 80031b8:	d130      	bne.n	800321c <HAL_RCC_OscConfig+0xe4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031ba:	682b      	ldr	r3, [r5, #0]
 80031bc:	071b      	lsls	r3, r3, #28
 80031be:	d500      	bpl.n	80031c2 <HAL_RCC_OscConfig+0x8a>
 80031c0:	e0ec      	b.n	800339c <HAL_RCC_OscConfig+0x264>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031c2:	682b      	ldr	r3, [r5, #0]
 80031c4:	075b      	lsls	r3, r3, #29
 80031c6:	d500      	bpl.n	80031ca <HAL_RCC_OscConfig+0x92>
 80031c8:	e10e      	b.n	80033e8 <HAL_RCC_OscConfig+0x2b0>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031ca:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d000      	beq.n	80031d2 <HAL_RCC_OscConfig+0x9a>
 80031d0:	e193      	b.n	80034fa <HAL_RCC_OscConfig+0x3c2>
  return HAL_OK;
 80031d2:	2000      	movs	r0, #0
 80031d4:	e022      	b.n	800321c <HAL_RCC_OscConfig+0xe4>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80031d6:	2e08      	cmp	r6, #8
 80031d8:	d003      	beq.n	80031e2 <HAL_RCC_OscConfig+0xaa>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80031da:	2e0c      	cmp	r6, #12
 80031dc:	d109      	bne.n	80031f2 <HAL_RCC_OscConfig+0xba>
 80031de:	2f00      	cmp	r7, #0
 80031e0:	d007      	beq.n	80031f2 <HAL_RCC_OscConfig+0xba>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e2:	6823      	ldr	r3, [r4, #0]
 80031e4:	039b      	lsls	r3, r3, #14
 80031e6:	d5b8      	bpl.n	800315a <HAL_RCC_OscConfig+0x22>
 80031e8:	686b      	ldr	r3, [r5, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d1b5      	bne.n	800315a <HAL_RCC_OscConfig+0x22>
    return HAL_ERROR;
 80031ee:	2001      	movs	r0, #1
 80031f0:	e014      	b.n	800321c <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031f2:	686a      	ldr	r2, [r5, #4]
 80031f4:	428a      	cmp	r2, r1
 80031f6:	d113      	bne.n	8003220 <HAL_RCC_OscConfig+0xe8>
 80031f8:	6822      	ldr	r2, [r4, #0]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80031fe:	f7ff fa07 	bl	8002610 <HAL_GetTick>
 8003202:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003204:	2280      	movs	r2, #128	@ 0x80
 8003206:	6823      	ldr	r3, [r4, #0]
 8003208:	0292      	lsls	r2, r2, #10
 800320a:	4213      	tst	r3, r2
 800320c:	d1a5      	bne.n	800315a <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800320e:	f7ff f9ff 	bl	8002610 <HAL_GetTick>
 8003212:	9b00      	ldr	r3, [sp, #0]
 8003214:	1ac0      	subs	r0, r0, r3
 8003216:	2864      	cmp	r0, #100	@ 0x64
 8003218:	d9f4      	bls.n	8003204 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 800321a:	2003      	movs	r0, #3
}
 800321c:	b005      	add	sp, #20
 800321e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003220:	21a0      	movs	r1, #160	@ 0xa0
 8003222:	02c9      	lsls	r1, r1, #11
 8003224:	428a      	cmp	r2, r1
 8003226:	d105      	bne.n	8003234 <HAL_RCC_OscConfig+0xfc>
 8003228:	2280      	movs	r2, #128	@ 0x80
 800322a:	6821      	ldr	r1, [r4, #0]
 800322c:	02d2      	lsls	r2, r2, #11
 800322e:	430a      	orrs	r2, r1
 8003230:	6022      	str	r2, [r4, #0]
 8003232:	e7e1      	b.n	80031f8 <HAL_RCC_OscConfig+0xc0>
 8003234:	6821      	ldr	r1, [r4, #0]
 8003236:	4889      	ldr	r0, [pc, #548]	@ (800345c <HAL_RCC_OscConfig+0x324>)
 8003238:	4001      	ands	r1, r0
 800323a:	6021      	str	r1, [r4, #0]
 800323c:	6821      	ldr	r1, [r4, #0]
 800323e:	400b      	ands	r3, r1
 8003240:	9303      	str	r3, [sp, #12]
 8003242:	9b03      	ldr	r3, [sp, #12]
 8003244:	4986      	ldr	r1, [pc, #536]	@ (8003460 <HAL_RCC_OscConfig+0x328>)
 8003246:	6823      	ldr	r3, [r4, #0]
 8003248:	400b      	ands	r3, r1
 800324a:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800324c:	2a00      	cmp	r2, #0
 800324e:	d1d6      	bne.n	80031fe <HAL_RCC_OscConfig+0xc6>
        tickstart = HAL_GetTick();
 8003250:	f7ff f9de 	bl	8002610 <HAL_GetTick>
 8003254:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003256:	2280      	movs	r2, #128	@ 0x80
 8003258:	6823      	ldr	r3, [r4, #0]
 800325a:	0292      	lsls	r2, r2, #10
 800325c:	4213      	tst	r3, r2
 800325e:	d100      	bne.n	8003262 <HAL_RCC_OscConfig+0x12a>
 8003260:	e77b      	b.n	800315a <HAL_RCC_OscConfig+0x22>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003262:	f7ff f9d5 	bl	8002610 <HAL_GetTick>
 8003266:	9b00      	ldr	r3, [sp, #0]
 8003268:	1ac0      	subs	r0, r0, r3
 800326a:	2864      	cmp	r0, #100	@ 0x64
 800326c:	d9f3      	bls.n	8003256 <HAL_RCC_OscConfig+0x11e>
 800326e:	e7d4      	b.n	800321a <HAL_RCC_OscConfig+0xe2>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003270:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 8003272:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8003274:	4213      	tst	r3, r2
 8003276:	d003      	beq.n	8003280 <HAL_RCC_OscConfig+0x148>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003278:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 800327a:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800327c:	4311      	orrs	r1, r2
 800327e:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003280:	2e04      	cmp	r6, #4
 8003282:	d003      	beq.n	800328c <HAL_RCC_OscConfig+0x154>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003284:	2e0c      	cmp	r6, #12
 8003286:	d124      	bne.n	80032d2 <HAL_RCC_OscConfig+0x19a>
 8003288:	2f00      	cmp	r7, #0
 800328a:	d122      	bne.n	80032d2 <HAL_RCC_OscConfig+0x19a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800328c:	6822      	ldr	r2, [r4, #0]
 800328e:	0752      	lsls	r2, r2, #29
 8003290:	d501      	bpl.n	8003296 <HAL_RCC_OscConfig+0x15e>
 8003292:	2b00      	cmp	r3, #0
 8003294:	d0ab      	beq.n	80031ee <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003296:	6861      	ldr	r1, [r4, #4]
 8003298:	692a      	ldr	r2, [r5, #16]
 800329a:	4872      	ldr	r0, [pc, #456]	@ (8003464 <HAL_RCC_OscConfig+0x32c>)
 800329c:	0212      	lsls	r2, r2, #8
 800329e:	4001      	ands	r1, r0
 80032a0:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80032a2:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032a4:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80032a6:	6822      	ldr	r2, [r4, #0]
 80032a8:	438a      	bics	r2, r1
 80032aa:	4313      	orrs	r3, r2
 80032ac:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032ae:	f7ff ff01 	bl	80030b4 <HAL_RCC_GetSysClockFreq>
 80032b2:	68e3      	ldr	r3, [r4, #12]
 80032b4:	4a66      	ldr	r2, [pc, #408]	@ (8003450 <HAL_RCC_OscConfig+0x318>)
 80032b6:	061b      	lsls	r3, r3, #24
 80032b8:	0f1b      	lsrs	r3, r3, #28
 80032ba:	5cd3      	ldrb	r3, [r2, r3]
 80032bc:	4965      	ldr	r1, [pc, #404]	@ (8003454 <HAL_RCC_OscConfig+0x31c>)
 80032be:	40d8      	lsrs	r0, r3
      status = HAL_InitTick (uwTickPrio);
 80032c0:	4b65      	ldr	r3, [pc, #404]	@ (8003458 <HAL_RCC_OscConfig+0x320>)
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032c2:	6008      	str	r0, [r1, #0]
      status = HAL_InitTick (uwTickPrio);
 80032c4:	6818      	ldr	r0, [r3, #0]
 80032c6:	f7ff f95f 	bl	8002588 <HAL_InitTick>
      if(status != HAL_OK)
 80032ca:	2800      	cmp	r0, #0
 80032cc:	d100      	bne.n	80032d0 <HAL_RCC_OscConfig+0x198>
 80032ce:	e748      	b.n	8003162 <HAL_RCC_OscConfig+0x2a>
 80032d0:	e7a4      	b.n	800321c <HAL_RCC_OscConfig+0xe4>
      if(hsi_state != RCC_HSI_OFF)
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d019      	beq.n	800330a <HAL_RCC_OscConfig+0x1d2>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80032d6:	2109      	movs	r1, #9
 80032d8:	6822      	ldr	r2, [r4, #0]
 80032da:	438a      	bics	r2, r1
 80032dc:	4313      	orrs	r3, r2
 80032de:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80032e0:	f7ff f996 	bl	8002610 <HAL_GetTick>
 80032e4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032e6:	2204      	movs	r2, #4
 80032e8:	6823      	ldr	r3, [r4, #0]
 80032ea:	4213      	tst	r3, r2
 80032ec:	d007      	beq.n	80032fe <HAL_RCC_OscConfig+0x1c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ee:	6862      	ldr	r2, [r4, #4]
 80032f0:	692b      	ldr	r3, [r5, #16]
 80032f2:	495c      	ldr	r1, [pc, #368]	@ (8003464 <HAL_RCC_OscConfig+0x32c>)
 80032f4:	021b      	lsls	r3, r3, #8
 80032f6:	400a      	ands	r2, r1
 80032f8:	4313      	orrs	r3, r2
 80032fa:	6063      	str	r3, [r4, #4]
 80032fc:	e731      	b.n	8003162 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032fe:	f7ff f987 	bl	8002610 <HAL_GetTick>
 8003302:	1bc0      	subs	r0, r0, r7
 8003304:	2802      	cmp	r0, #2
 8003306:	d9ee      	bls.n	80032e6 <HAL_RCC_OscConfig+0x1ae>
 8003308:	e787      	b.n	800321a <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_HSI_DISABLE();
 800330a:	2201      	movs	r2, #1
 800330c:	6823      	ldr	r3, [r4, #0]
 800330e:	4393      	bics	r3, r2
 8003310:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003312:	f7ff f97d 	bl	8002610 <HAL_GetTick>
 8003316:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003318:	2204      	movs	r2, #4
 800331a:	6823      	ldr	r3, [r4, #0]
 800331c:	4213      	tst	r3, r2
 800331e:	d100      	bne.n	8003322 <HAL_RCC_OscConfig+0x1ea>
 8003320:	e71f      	b.n	8003162 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003322:	f7ff f975 	bl	8002610 <HAL_GetTick>
 8003326:	1bc0      	subs	r0, r0, r7
 8003328:	2802      	cmp	r0, #2
 800332a:	d9f5      	bls.n	8003318 <HAL_RCC_OscConfig+0x1e0>
 800332c:	e775      	b.n	800321a <HAL_RCC_OscConfig+0xe2>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800332e:	69ab      	ldr	r3, [r5, #24]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d020      	beq.n	8003376 <HAL_RCC_OscConfig+0x23e>
        __HAL_RCC_MSI_ENABLE();
 8003334:	2380      	movs	r3, #128	@ 0x80
 8003336:	6822      	ldr	r2, [r4, #0]
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	4313      	orrs	r3, r2
 800333c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800333e:	f7ff f967 	bl	8002610 <HAL_GetTick>
 8003342:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003344:	2280      	movs	r2, #128	@ 0x80
 8003346:	6823      	ldr	r3, [r4, #0]
 8003348:	0092      	lsls	r2, r2, #2
 800334a:	4213      	tst	r3, r2
 800334c:	d00d      	beq.n	800336a <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800334e:	6863      	ldr	r3, [r4, #4]
 8003350:	4a3e      	ldr	r2, [pc, #248]	@ (800344c <HAL_RCC_OscConfig+0x314>)
 8003352:	4013      	ands	r3, r2
 8003354:	6a2a      	ldr	r2, [r5, #32]
 8003356:	4313      	orrs	r3, r2
 8003358:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800335a:	6862      	ldr	r2, [r4, #4]
 800335c:	69eb      	ldr	r3, [r5, #28]
 800335e:	0212      	lsls	r2, r2, #8
 8003360:	061b      	lsls	r3, r3, #24
 8003362:	0a12      	lsrs	r2, r2, #8
 8003364:	4313      	orrs	r3, r2
 8003366:	6063      	str	r3, [r4, #4]
 8003368:	e727      	b.n	80031ba <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800336a:	f7ff f951 	bl	8002610 <HAL_GetTick>
 800336e:	1bc0      	subs	r0, r0, r7
 8003370:	2802      	cmp	r0, #2
 8003372:	d9e7      	bls.n	8003344 <HAL_RCC_OscConfig+0x20c>
 8003374:	e751      	b.n	800321a <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_MSI_DISABLE();
 8003376:	6823      	ldr	r3, [r4, #0]
 8003378:	4a3b      	ldr	r2, [pc, #236]	@ (8003468 <HAL_RCC_OscConfig+0x330>)
 800337a:	4013      	ands	r3, r2
 800337c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800337e:	f7ff f947 	bl	8002610 <HAL_GetTick>
 8003382:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003384:	2280      	movs	r2, #128	@ 0x80
 8003386:	6823      	ldr	r3, [r4, #0]
 8003388:	0092      	lsls	r2, r2, #2
 800338a:	4213      	tst	r3, r2
 800338c:	d100      	bne.n	8003390 <HAL_RCC_OscConfig+0x258>
 800338e:	e714      	b.n	80031ba <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003390:	f7ff f93e 	bl	8002610 <HAL_GetTick>
 8003394:	1bc0      	subs	r0, r0, r7
 8003396:	2802      	cmp	r0, #2
 8003398:	d9f4      	bls.n	8003384 <HAL_RCC_OscConfig+0x24c>
 800339a:	e73e      	b.n	800321a <HAL_RCC_OscConfig+0xe2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800339c:	696a      	ldr	r2, [r5, #20]
 800339e:	2301      	movs	r3, #1
 80033a0:	2a00      	cmp	r2, #0
 80033a2:	d010      	beq.n	80033c6 <HAL_RCC_OscConfig+0x28e>
      __HAL_RCC_LSI_ENABLE();
 80033a4:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80033a6:	4313      	orrs	r3, r2
 80033a8:	6523      	str	r3, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 80033aa:	f7ff f931 	bl	8002610 <HAL_GetTick>
 80033ae:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80033b0:	2202      	movs	r2, #2
 80033b2:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80033b4:	4213      	tst	r3, r2
 80033b6:	d000      	beq.n	80033ba <HAL_RCC_OscConfig+0x282>
 80033b8:	e703      	b.n	80031c2 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033ba:	f7ff f929 	bl	8002610 <HAL_GetTick>
 80033be:	1bc0      	subs	r0, r0, r7
 80033c0:	2802      	cmp	r0, #2
 80033c2:	d9f5      	bls.n	80033b0 <HAL_RCC_OscConfig+0x278>
 80033c4:	e729      	b.n	800321a <HAL_RCC_OscConfig+0xe2>
      __HAL_RCC_LSI_DISABLE();
 80033c6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80033c8:	439a      	bics	r2, r3
 80033ca:	6522      	str	r2, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 80033cc:	f7ff f920 	bl	8002610 <HAL_GetTick>
 80033d0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033d2:	2202      	movs	r2, #2
 80033d4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80033d6:	4213      	tst	r3, r2
 80033d8:	d100      	bne.n	80033dc <HAL_RCC_OscConfig+0x2a4>
 80033da:	e6f2      	b.n	80031c2 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033dc:	f7ff f918 	bl	8002610 <HAL_GetTick>
 80033e0:	1bc0      	subs	r0, r0, r7
 80033e2:	2802      	cmp	r0, #2
 80033e4:	d9f5      	bls.n	80033d2 <HAL_RCC_OscConfig+0x29a>
 80033e6:	e718      	b.n	800321a <HAL_RCC_OscConfig+0xe2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033e8:	2380      	movs	r3, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 80033ea:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ec:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80033ee:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 80033f0:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033f2:	421a      	tst	r2, r3
 80033f4:	d104      	bne.n	8003400 <HAL_RCC_OscConfig+0x2c8>
      __HAL_RCC_PWR_CLK_ENABLE();
 80033f6:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80033f8:	4313      	orrs	r3, r2
 80033fa:	63a3      	str	r3, [r4, #56]	@ 0x38
      pwrclkchanged = SET;
 80033fc:	2301      	movs	r3, #1
 80033fe:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003400:	2280      	movs	r2, #128	@ 0x80
 8003402:	4f1a      	ldr	r7, [pc, #104]	@ (800346c <HAL_RCC_OscConfig+0x334>)
 8003404:	0052      	lsls	r2, r2, #1
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	4213      	tst	r3, r2
 800340a:	d008      	beq.n	800341e <HAL_RCC_OscConfig+0x2e6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800340c:	2280      	movs	r2, #128	@ 0x80
 800340e:	68ab      	ldr	r3, [r5, #8]
 8003410:	0052      	lsls	r2, r2, #1
 8003412:	4293      	cmp	r3, r2
 8003414:	d12c      	bne.n	8003470 <HAL_RCC_OscConfig+0x338>
 8003416:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8003418:	4313      	orrs	r3, r2
 800341a:	6523      	str	r3, [r4, #80]	@ 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800341c:	e04d      	b.n	80034ba <HAL_RCC_OscConfig+0x382>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800341e:	2280      	movs	r2, #128	@ 0x80
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	0052      	lsls	r2, r2, #1
 8003424:	4313      	orrs	r3, r2
 8003426:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8003428:	f7ff f8f2 	bl	8002610 <HAL_GetTick>
 800342c:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800342e:	2280      	movs	r2, #128	@ 0x80
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	0052      	lsls	r2, r2, #1
 8003434:	4213      	tst	r3, r2
 8003436:	d1e9      	bne.n	800340c <HAL_RCC_OscConfig+0x2d4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003438:	f7ff f8ea 	bl	8002610 <HAL_GetTick>
 800343c:	9b01      	ldr	r3, [sp, #4]
 800343e:	1ac0      	subs	r0, r0, r3
 8003440:	2864      	cmp	r0, #100	@ 0x64
 8003442:	d9f4      	bls.n	800342e <HAL_RCC_OscConfig+0x2f6>
 8003444:	e6e9      	b.n	800321a <HAL_RCC_OscConfig+0xe2>
 8003446:	46c0      	nop			@ (mov r8, r8)
 8003448:	40021000 	.word	0x40021000
 800344c:	ffff1fff 	.word	0xffff1fff
 8003450:	08004b2d 	.word	0x08004b2d
 8003454:	20000004 	.word	0x20000004
 8003458:	2000000c 	.word	0x2000000c
 800345c:	fffeffff 	.word	0xfffeffff
 8003460:	fffbffff 	.word	0xfffbffff
 8003464:	ffffe0ff 	.word	0xffffe0ff
 8003468:	fffffeff 	.word	0xfffffeff
 800346c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003470:	2b00      	cmp	r3, #0
 8003472:	d116      	bne.n	80034a2 <HAL_RCC_OscConfig+0x36a>
 8003474:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8003476:	4a51      	ldr	r2, [pc, #324]	@ (80035bc <HAL_RCC_OscConfig+0x484>)
 8003478:	4013      	ands	r3, r2
 800347a:	6523      	str	r3, [r4, #80]	@ 0x50
 800347c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800347e:	4a50      	ldr	r2, [pc, #320]	@ (80035c0 <HAL_RCC_OscConfig+0x488>)
 8003480:	4013      	ands	r3, r2
 8003482:	6523      	str	r3, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 8003484:	f7ff f8c4 	bl	8002610 <HAL_GetTick>
 8003488:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800348a:	2280      	movs	r2, #128	@ 0x80
 800348c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800348e:	0092      	lsls	r2, r2, #2
 8003490:	4213      	tst	r3, r2
 8003492:	d01a      	beq.n	80034ca <HAL_RCC_OscConfig+0x392>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003494:	f7ff f8bc 	bl	8002610 <HAL_GetTick>
 8003498:	4b4a      	ldr	r3, [pc, #296]	@ (80035c4 <HAL_RCC_OscConfig+0x48c>)
 800349a:	1bc0      	subs	r0, r0, r7
 800349c:	4298      	cmp	r0, r3
 800349e:	d9f4      	bls.n	800348a <HAL_RCC_OscConfig+0x352>
 80034a0:	e6bb      	b.n	800321a <HAL_RCC_OscConfig+0xe2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034a2:	21a0      	movs	r1, #160	@ 0xa0
 80034a4:	00c9      	lsls	r1, r1, #3
 80034a6:	428b      	cmp	r3, r1
 80034a8:	d118      	bne.n	80034dc <HAL_RCC_OscConfig+0x3a4>
 80034aa:	2380      	movs	r3, #128	@ 0x80
 80034ac:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80034ae:	00db      	lsls	r3, r3, #3
 80034b0:	430b      	orrs	r3, r1
 80034b2:	6523      	str	r3, [r4, #80]	@ 0x50
 80034b4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80034b6:	431a      	orrs	r2, r3
 80034b8:	6522      	str	r2, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 80034ba:	f7ff f8a9 	bl	8002610 <HAL_GetTick>
 80034be:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80034c0:	2280      	movs	r2, #128	@ 0x80
 80034c2:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80034c4:	0092      	lsls	r2, r2, #2
 80034c6:	4213      	tst	r3, r2
 80034c8:	d010      	beq.n	80034ec <HAL_RCC_OscConfig+0x3b4>
    if(pwrclkchanged == SET)
 80034ca:	9b00      	ldr	r3, [sp, #0]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d000      	beq.n	80034d2 <HAL_RCC_OscConfig+0x39a>
 80034d0:	e67b      	b.n	80031ca <HAL_RCC_OscConfig+0x92>
      __HAL_RCC_PWR_CLK_DISABLE();
 80034d2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80034d4:	4a3c      	ldr	r2, [pc, #240]	@ (80035c8 <HAL_RCC_OscConfig+0x490>)
 80034d6:	4013      	ands	r3, r2
 80034d8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80034da:	e676      	b.n	80031ca <HAL_RCC_OscConfig+0x92>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034dc:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80034de:	4a37      	ldr	r2, [pc, #220]	@ (80035bc <HAL_RCC_OscConfig+0x484>)
 80034e0:	4013      	ands	r3, r2
 80034e2:	6523      	str	r3, [r4, #80]	@ 0x50
 80034e4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80034e6:	4a36      	ldr	r2, [pc, #216]	@ (80035c0 <HAL_RCC_OscConfig+0x488>)
 80034e8:	4013      	ands	r3, r2
 80034ea:	e796      	b.n	800341a <HAL_RCC_OscConfig+0x2e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034ec:	f7ff f890 	bl	8002610 <HAL_GetTick>
 80034f0:	4b34      	ldr	r3, [pc, #208]	@ (80035c4 <HAL_RCC_OscConfig+0x48c>)
 80034f2:	1bc0      	subs	r0, r0, r7
 80034f4:	4298      	cmp	r0, r3
 80034f6:	d9e3      	bls.n	80034c0 <HAL_RCC_OscConfig+0x388>
 80034f8:	e68f      	b.n	800321a <HAL_RCC_OscConfig+0xe2>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034fa:	2e0c      	cmp	r6, #12
 80034fc:	d043      	beq.n	8003586 <HAL_RCC_OscConfig+0x44e>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034fe:	4a33      	ldr	r2, [pc, #204]	@ (80035cc <HAL_RCC_OscConfig+0x494>)
 8003500:	2b02      	cmp	r3, #2
 8003502:	d12e      	bne.n	8003562 <HAL_RCC_OscConfig+0x42a>
        __HAL_RCC_PLL_DISABLE();
 8003504:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003506:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8003508:	4013      	ands	r3, r2
 800350a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800350c:	f7ff f880 	bl	8002610 <HAL_GetTick>
 8003510:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003512:	04bf      	lsls	r7, r7, #18
 8003514:	6823      	ldr	r3, [r4, #0]
 8003516:	423b      	tst	r3, r7
 8003518:	d11d      	bne.n	8003556 <HAL_RCC_OscConfig+0x41e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800351a:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 800351c:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800351e:	68e2      	ldr	r2, [r4, #12]
 8003520:	430b      	orrs	r3, r1
 8003522:	492b      	ldr	r1, [pc, #172]	@ (80035d0 <HAL_RCC_OscConfig+0x498>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003524:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003526:	400a      	ands	r2, r1
 8003528:	4313      	orrs	r3, r2
 800352a:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800352c:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800352e:	4313      	orrs	r3, r2
 8003530:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8003532:	2380      	movs	r3, #128	@ 0x80
 8003534:	6822      	ldr	r2, [r4, #0]
 8003536:	045b      	lsls	r3, r3, #17
 8003538:	4313      	orrs	r3, r2
 800353a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800353c:	f7ff f868 	bl	8002610 <HAL_GetTick>
 8003540:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003542:	6823      	ldr	r3, [r4, #0]
 8003544:	4233      	tst	r3, r6
 8003546:	d000      	beq.n	800354a <HAL_RCC_OscConfig+0x412>
 8003548:	e643      	b.n	80031d2 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800354a:	f7ff f861 	bl	8002610 <HAL_GetTick>
 800354e:	1b40      	subs	r0, r0, r5
 8003550:	2802      	cmp	r0, #2
 8003552:	d9f6      	bls.n	8003542 <HAL_RCC_OscConfig+0x40a>
 8003554:	e661      	b.n	800321a <HAL_RCC_OscConfig+0xe2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003556:	f7ff f85b 	bl	8002610 <HAL_GetTick>
 800355a:	1b80      	subs	r0, r0, r6
 800355c:	2802      	cmp	r0, #2
 800355e:	d9d9      	bls.n	8003514 <HAL_RCC_OscConfig+0x3dc>
 8003560:	e65b      	b.n	800321a <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_PLL_DISABLE();
 8003562:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003564:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8003566:	4013      	ands	r3, r2
 8003568:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800356a:	f7ff f851 	bl	8002610 <HAL_GetTick>
 800356e:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003570:	04b6      	lsls	r6, r6, #18
 8003572:	6823      	ldr	r3, [r4, #0]
 8003574:	4233      	tst	r3, r6
 8003576:	d100      	bne.n	800357a <HAL_RCC_OscConfig+0x442>
 8003578:	e62b      	b.n	80031d2 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800357a:	f7ff f849 	bl	8002610 <HAL_GetTick>
 800357e:	1b40      	subs	r0, r0, r5
 8003580:	2802      	cmp	r0, #2
 8003582:	d9f6      	bls.n	8003572 <HAL_RCC_OscConfig+0x43a>
 8003584:	e649      	b.n	800321a <HAL_RCC_OscConfig+0xe2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003586:	2b01      	cmp	r3, #1
 8003588:	d100      	bne.n	800358c <HAL_RCC_OscConfig+0x454>
 800358a:	e630      	b.n	80031ee <HAL_RCC_OscConfig+0xb6>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800358c:	2380      	movs	r3, #128	@ 0x80
        pll_config = RCC->CFGR;
 800358e:	68e0      	ldr	r0, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003590:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8003592:	025b      	lsls	r3, r3, #9
 8003594:	4003      	ands	r3, r0
 8003596:	4293      	cmp	r3, r2
 8003598:	d000      	beq.n	800359c <HAL_RCC_OscConfig+0x464>
 800359a:	e628      	b.n	80031ee <HAL_RCC_OscConfig+0xb6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800359c:	23f0      	movs	r3, #240	@ 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800359e:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80035a0:	039b      	lsls	r3, r3, #14
 80035a2:	4003      	ands	r3, r0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d000      	beq.n	80035aa <HAL_RCC_OscConfig+0x472>
 80035a8:	e621      	b.n	80031ee <HAL_RCC_OscConfig+0xb6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80035aa:	23c0      	movs	r3, #192	@ 0xc0
 80035ac:	041b      	lsls	r3, r3, #16
 80035ae:	4018      	ands	r0, r3
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80035b0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80035b2:	1ac0      	subs	r0, r0, r3
 80035b4:	1e43      	subs	r3, r0, #1
 80035b6:	4198      	sbcs	r0, r3
 80035b8:	b2c0      	uxtb	r0, r0
 80035ba:	e62f      	b.n	800321c <HAL_RCC_OscConfig+0xe4>
 80035bc:	fffffeff 	.word	0xfffffeff
 80035c0:	fffffbff 	.word	0xfffffbff
 80035c4:	00001388 	.word	0x00001388
 80035c8:	efffffff 	.word	0xefffffff
 80035cc:	feffffff 	.word	0xfeffffff
 80035d0:	ff02ffff 	.word	0xff02ffff

080035d4 <HAL_RCC_ClockConfig>:
{
 80035d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035d6:	1e04      	subs	r4, r0, #0
 80035d8:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 80035da:	d101      	bne.n	80035e0 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 80035dc:	2001      	movs	r0, #1
}
 80035de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035e0:	2501      	movs	r5, #1
 80035e2:	4e5b      	ldr	r6, [pc, #364]	@ (8003750 <HAL_RCC_ClockConfig+0x17c>)
 80035e4:	9a01      	ldr	r2, [sp, #4]
 80035e6:	6833      	ldr	r3, [r6, #0]
 80035e8:	402b      	ands	r3, r5
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d331      	bcc.n	8003652 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035ee:	6822      	ldr	r2, [r4, #0]
 80035f0:	0793      	lsls	r3, r2, #30
 80035f2:	d443      	bmi.n	800367c <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035f4:	07d2      	lsls	r2, r2, #31
 80035f6:	d449      	bmi.n	800368c <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035f8:	2501      	movs	r5, #1
 80035fa:	6833      	ldr	r3, [r6, #0]
 80035fc:	9a01      	ldr	r2, [sp, #4]
 80035fe:	402b      	ands	r3, r5
 8003600:	4293      	cmp	r3, r2
 8003602:	d909      	bls.n	8003618 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003604:	6833      	ldr	r3, [r6, #0]
 8003606:	43ab      	bics	r3, r5
 8003608:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800360a:	f7ff f801 	bl	8002610 <HAL_GetTick>
 800360e:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003610:	6833      	ldr	r3, [r6, #0]
 8003612:	422b      	tst	r3, r5
 8003614:	d000      	beq.n	8003618 <HAL_RCC_ClockConfig+0x44>
 8003616:	e08c      	b.n	8003732 <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003618:	6822      	ldr	r2, [r4, #0]
 800361a:	4d4e      	ldr	r5, [pc, #312]	@ (8003754 <HAL_RCC_ClockConfig+0x180>)
 800361c:	0753      	lsls	r3, r2, #29
 800361e:	d500      	bpl.n	8003622 <HAL_RCC_ClockConfig+0x4e>
 8003620:	e08f      	b.n	8003742 <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003622:	0712      	lsls	r2, r2, #28
 8003624:	d506      	bpl.n	8003634 <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003626:	68ea      	ldr	r2, [r5, #12]
 8003628:	6923      	ldr	r3, [r4, #16]
 800362a:	494b      	ldr	r1, [pc, #300]	@ (8003758 <HAL_RCC_ClockConfig+0x184>)
 800362c:	00db      	lsls	r3, r3, #3
 800362e:	400a      	ands	r2, r1
 8003630:	4313      	orrs	r3, r2
 8003632:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003634:	f7ff fd3e 	bl	80030b4 <HAL_RCC_GetSysClockFreq>
 8003638:	68eb      	ldr	r3, [r5, #12]
 800363a:	4a48      	ldr	r2, [pc, #288]	@ (800375c <HAL_RCC_ClockConfig+0x188>)
 800363c:	061b      	lsls	r3, r3, #24
 800363e:	0f1b      	lsrs	r3, r3, #28
 8003640:	5cd3      	ldrb	r3, [r2, r3]
 8003642:	4947      	ldr	r1, [pc, #284]	@ (8003760 <HAL_RCC_ClockConfig+0x18c>)
 8003644:	40d8      	lsrs	r0, r3
  status = HAL_InitTick(uwTickPrio);
 8003646:	4b47      	ldr	r3, [pc, #284]	@ (8003764 <HAL_RCC_ClockConfig+0x190>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003648:	6008      	str	r0, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 800364a:	6818      	ldr	r0, [r3, #0]
 800364c:	f7fe ff9c 	bl	8002588 <HAL_InitTick>
  if(status != HAL_OK)
 8003650:	e7c5      	b.n	80035de <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003652:	6833      	ldr	r3, [r6, #0]
 8003654:	9a01      	ldr	r2, [sp, #4]
 8003656:	43ab      	bics	r3, r5
 8003658:	4313      	orrs	r3, r2
 800365a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800365c:	f7fe ffd8 	bl	8002610 <HAL_GetTick>
 8003660:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003662:	6833      	ldr	r3, [r6, #0]
 8003664:	9a01      	ldr	r2, [sp, #4]
 8003666:	402b      	ands	r3, r5
 8003668:	4293      	cmp	r3, r2
 800366a:	d0c0      	beq.n	80035ee <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800366c:	f7fe ffd0 	bl	8002610 <HAL_GetTick>
 8003670:	4b3d      	ldr	r3, [pc, #244]	@ (8003768 <HAL_RCC_ClockConfig+0x194>)
 8003672:	1bc0      	subs	r0, r0, r7
 8003674:	4298      	cmp	r0, r3
 8003676:	d9f4      	bls.n	8003662 <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 8003678:	2003      	movs	r0, #3
 800367a:	e7b0      	b.n	80035de <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800367c:	20f0      	movs	r0, #240	@ 0xf0
 800367e:	4935      	ldr	r1, [pc, #212]	@ (8003754 <HAL_RCC_ClockConfig+0x180>)
 8003680:	68cb      	ldr	r3, [r1, #12]
 8003682:	4383      	bics	r3, r0
 8003684:	68a0      	ldr	r0, [r4, #8]
 8003686:	4303      	orrs	r3, r0
 8003688:	60cb      	str	r3, [r1, #12]
 800368a:	e7b3      	b.n	80035f4 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800368c:	4d31      	ldr	r5, [pc, #196]	@ (8003754 <HAL_RCC_ClockConfig+0x180>)
 800368e:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003690:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003692:	2a02      	cmp	r2, #2
 8003694:	d118      	bne.n	80036c8 <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003696:	039b      	lsls	r3, r3, #14
 8003698:	d5a0      	bpl.n	80035dc <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800369a:	2103      	movs	r1, #3
 800369c:	68eb      	ldr	r3, [r5, #12]
 800369e:	438b      	bics	r3, r1
 80036a0:	4313      	orrs	r3, r2
 80036a2:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 80036a4:	f7fe ffb4 	bl	8002610 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036a8:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80036aa:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036ac:	2b02      	cmp	r3, #2
 80036ae:	d118      	bne.n	80036e2 <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80036b0:	220c      	movs	r2, #12
 80036b2:	68eb      	ldr	r3, [r5, #12]
 80036b4:	4013      	ands	r3, r2
 80036b6:	2b08      	cmp	r3, #8
 80036b8:	d09e      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036ba:	f7fe ffa9 	bl	8002610 <HAL_GetTick>
 80036be:	4b2a      	ldr	r3, [pc, #168]	@ (8003768 <HAL_RCC_ClockConfig+0x194>)
 80036c0:	1bc0      	subs	r0, r0, r7
 80036c2:	4298      	cmp	r0, r3
 80036c4:	d9f4      	bls.n	80036b0 <HAL_RCC_ClockConfig+0xdc>
 80036c6:	e7d7      	b.n	8003678 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036c8:	2a03      	cmp	r2, #3
 80036ca:	d102      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80036cc:	019b      	lsls	r3, r3, #6
 80036ce:	d4e4      	bmi.n	800369a <HAL_RCC_ClockConfig+0xc6>
 80036d0:	e784      	b.n	80035dc <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80036d2:	2a01      	cmp	r2, #1
 80036d4:	d102      	bne.n	80036dc <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036d6:	075b      	lsls	r3, r3, #29
 80036d8:	d4df      	bmi.n	800369a <HAL_RCC_ClockConfig+0xc6>
 80036da:	e77f      	b.n	80035dc <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80036dc:	059b      	lsls	r3, r3, #22
 80036de:	d4dc      	bmi.n	800369a <HAL_RCC_ClockConfig+0xc6>
 80036e0:	e77c      	b.n	80035dc <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036e2:	2b03      	cmp	r3, #3
 80036e4:	d10b      	bne.n	80036fe <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036e6:	220c      	movs	r2, #12
 80036e8:	68eb      	ldr	r3, [r5, #12]
 80036ea:	4013      	ands	r3, r2
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d083      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036f0:	f7fe ff8e 	bl	8002610 <HAL_GetTick>
 80036f4:	4b1c      	ldr	r3, [pc, #112]	@ (8003768 <HAL_RCC_ClockConfig+0x194>)
 80036f6:	1bc0      	subs	r0, r0, r7
 80036f8:	4298      	cmp	r0, r3
 80036fa:	d9f4      	bls.n	80036e6 <HAL_RCC_ClockConfig+0x112>
 80036fc:	e7bc      	b.n	8003678 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d011      	beq.n	8003726 <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003702:	220c      	movs	r2, #12
 8003704:	68eb      	ldr	r3, [r5, #12]
 8003706:	4213      	tst	r3, r2
 8003708:	d100      	bne.n	800370c <HAL_RCC_ClockConfig+0x138>
 800370a:	e775      	b.n	80035f8 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800370c:	f7fe ff80 	bl	8002610 <HAL_GetTick>
 8003710:	4b15      	ldr	r3, [pc, #84]	@ (8003768 <HAL_RCC_ClockConfig+0x194>)
 8003712:	1bc0      	subs	r0, r0, r7
 8003714:	4298      	cmp	r0, r3
 8003716:	d9f4      	bls.n	8003702 <HAL_RCC_ClockConfig+0x12e>
 8003718:	e7ae      	b.n	8003678 <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800371a:	f7fe ff79 	bl	8002610 <HAL_GetTick>
 800371e:	4b12      	ldr	r3, [pc, #72]	@ (8003768 <HAL_RCC_ClockConfig+0x194>)
 8003720:	1bc0      	subs	r0, r0, r7
 8003722:	4298      	cmp	r0, r3
 8003724:	d8a8      	bhi.n	8003678 <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003726:	220c      	movs	r2, #12
 8003728:	68eb      	ldr	r3, [r5, #12]
 800372a:	4013      	ands	r3, r2
 800372c:	2b04      	cmp	r3, #4
 800372e:	d1f4      	bne.n	800371a <HAL_RCC_ClockConfig+0x146>
 8003730:	e762      	b.n	80035f8 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003732:	f7fe ff6d 	bl	8002610 <HAL_GetTick>
 8003736:	4b0c      	ldr	r3, [pc, #48]	@ (8003768 <HAL_RCC_ClockConfig+0x194>)
 8003738:	1bc0      	subs	r0, r0, r7
 800373a:	4298      	cmp	r0, r3
 800373c:	d800      	bhi.n	8003740 <HAL_RCC_ClockConfig+0x16c>
 800373e:	e767      	b.n	8003610 <HAL_RCC_ClockConfig+0x3c>
 8003740:	e79a      	b.n	8003678 <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003742:	68eb      	ldr	r3, [r5, #12]
 8003744:	4909      	ldr	r1, [pc, #36]	@ (800376c <HAL_RCC_ClockConfig+0x198>)
 8003746:	400b      	ands	r3, r1
 8003748:	68e1      	ldr	r1, [r4, #12]
 800374a:	430b      	orrs	r3, r1
 800374c:	60eb      	str	r3, [r5, #12]
 800374e:	e768      	b.n	8003622 <HAL_RCC_ClockConfig+0x4e>
 8003750:	40022000 	.word	0x40022000
 8003754:	40021000 	.word	0x40021000
 8003758:	ffffc7ff 	.word	0xffffc7ff
 800375c:	08004b2d 	.word	0x08004b2d
 8003760:	20000004 	.word	0x20000004
 8003764:	2000000c 	.word	0x2000000c
 8003768:	00001388 	.word	0x00001388
 800376c:	fffff8ff 	.word	0xfffff8ff

08003770 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003770:	4b04      	ldr	r3, [pc, #16]	@ (8003784 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8003772:	4a05      	ldr	r2, [pc, #20]	@ (8003788 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	4905      	ldr	r1, [pc, #20]	@ (800378c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003778:	055b      	lsls	r3, r3, #21
 800377a:	0f5b      	lsrs	r3, r3, #29
 800377c:	5ccb      	ldrb	r3, [r1, r3]
 800377e:	6810      	ldr	r0, [r2, #0]
 8003780:	40d8      	lsrs	r0, r3
}
 8003782:	4770      	bx	lr
 8003784:	40021000 	.word	0x40021000
 8003788:	20000004 	.word	0x20000004
 800378c:	08004b25 	.word	0x08004b25

08003790 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003790:	6803      	ldr	r3, [r0, #0]
{
 8003792:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003794:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003796:	069b      	lsls	r3, r3, #26
 8003798:	d52b      	bpl.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x62>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800379a:	2380      	movs	r3, #128	@ 0x80
  FlagStatus       pwrclkchanged = RESET;
 800379c:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800379e:	4c51      	ldr	r4, [pc, #324]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80037a0:	055b      	lsls	r3, r3, #21
 80037a2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
  FlagStatus       pwrclkchanged = RESET;
 80037a4:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037a6:	421a      	tst	r2, r3
 80037a8:	d104      	bne.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037aa:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80037ac:	4313      	orrs	r3, r2
 80037ae:	63a3      	str	r3, [r4, #56]	@ 0x38
      pwrclkchanged = SET;
 80037b0:	2301      	movs	r3, #1
 80037b2:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037b4:	2780      	movs	r7, #128	@ 0x80
 80037b6:	4e4c      	ldr	r6, [pc, #304]	@ (80038e8 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80037b8:	007f      	lsls	r7, r7, #1
 80037ba:	6833      	ldr	r3, [r6, #0]
 80037bc:	423b      	tst	r3, r7
 80037be:	d038      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0xa2>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80037c0:	20c0      	movs	r0, #192	@ 0xc0
 80037c2:	22c0      	movs	r2, #192	@ 0xc0
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80037c4:	6821      	ldr	r1, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80037c6:	686b      	ldr	r3, [r5, #4]
 80037c8:	0380      	lsls	r0, r0, #14
 80037ca:	4059      	eors	r1, r3
 80037cc:	0292      	lsls	r2, r2, #10
 80037ce:	4201      	tst	r1, r0
 80037d0:	d140      	bne.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80037d2:	6d20      	ldr	r0, [r4, #80]	@ 0x50

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80037d4:	6829      	ldr	r1, [r5, #0]
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80037d6:	0006      	movs	r6, r0
 80037d8:	4016      	ands	r6, r2
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80037da:	4210      	tst	r0, r2
 80037dc:	d143      	bne.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037de:	682b      	ldr	r3, [r5, #0]
 80037e0:	069b      	lsls	r3, r3, #26
 80037e2:	d454      	bmi.n	800388e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80037e4:	9b00      	ldr	r3, [sp, #0]
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d103      	bne.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037ea:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80037ec:	4a3f      	ldr	r2, [pc, #252]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80037ee:	4013      	ands	r3, r2
 80037f0:	63a3      	str	r3, [r4, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037f2:	682b      	ldr	r3, [r5, #0]
 80037f4:	079a      	lsls	r2, r3, #30
 80037f6:	d506      	bpl.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037f8:	200c      	movs	r0, #12
 80037fa:	493a      	ldr	r1, [pc, #232]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80037fc:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 80037fe:	4382      	bics	r2, r0
 8003800:	68a8      	ldr	r0, [r5, #8]
 8003802:	4302      	orrs	r2, r0
 8003804:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003806:	075a      	lsls	r2, r3, #29
 8003808:	d506      	bpl.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800380a:	4936      	ldr	r1, [pc, #216]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800380c:	4838      	ldr	r0, [pc, #224]	@ (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800380e:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8003810:	4002      	ands	r2, r0
 8003812:	68e8      	ldr	r0, [r5, #12]
 8003814:	4302      	orrs	r2, r0
 8003816:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003818:	071a      	lsls	r2, r3, #28
 800381a:	d506      	bpl.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800381c:	4931      	ldr	r1, [pc, #196]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800381e:	4835      	ldr	r0, [pc, #212]	@ (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003820:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8003822:	4002      	ands	r2, r0
 8003824:	6928      	ldr	r0, [r5, #16]
 8003826:	4302      	orrs	r2, r0
 8003828:	64ca      	str	r2, [r1, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800382a:	061b      	lsls	r3, r3, #24
 800382c:	d452      	bmi.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x144>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 800382e:	2000      	movs	r0, #0
 8003830:	e00f      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003832:	6833      	ldr	r3, [r6, #0]
 8003834:	433b      	orrs	r3, r7
 8003836:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003838:	f7fe feea 	bl	8002610 <HAL_GetTick>
 800383c:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800383e:	6833      	ldr	r3, [r6, #0]
 8003840:	423b      	tst	r3, r7
 8003842:	d1bd      	bne.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003844:	f7fe fee4 	bl	8002610 <HAL_GetTick>
 8003848:	9b01      	ldr	r3, [sp, #4]
 800384a:	1ac0      	subs	r0, r0, r3
 800384c:	2864      	cmp	r0, #100	@ 0x64
 800384e:	d9f6      	bls.n	800383e <HAL_RCCEx_PeriphCLKConfig+0xae>
          return HAL_TIMEOUT;
 8003850:	2003      	movs	r0, #3
}
 8003852:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003854:	0019      	movs	r1, r3
 8003856:	4011      	ands	r1, r2
 8003858:	4291      	cmp	r1, r2
 800385a:	d1ba      	bne.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x42>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800385c:	6821      	ldr	r1, [r4, #0]
          return HAL_ERROR;
 800385e:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003860:	0389      	lsls	r1, r1, #14
 8003862:	d5b6      	bpl.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003864:	e7f5      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003866:	4013      	ands	r3, r2
 8003868:	42b3      	cmp	r3, r6
 800386a:	d0b8      	beq.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x4e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800386c:	0689      	lsls	r1, r1, #26
 800386e:	d5b9      	bpl.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      __HAL_RCC_BACKUPRESET_FORCE();
 8003870:	2180      	movs	r1, #128	@ 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003872:	6d23      	ldr	r3, [r4, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8003874:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8003876:	0309      	lsls	r1, r1, #12
 8003878:	4301      	orrs	r1, r0
 800387a:	6521      	str	r1, [r4, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800387c:	6d21      	ldr	r1, [r4, #80]	@ 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800387e:	4a1e      	ldr	r2, [pc, #120]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003880:	481e      	ldr	r0, [pc, #120]	@ (80038fc <HAL_RCCEx_PeriphCLKConfig+0x16c>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003882:	401a      	ands	r2, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003884:	4001      	ands	r1, r0
 8003886:	6521      	str	r1, [r4, #80]	@ 0x50
      RCC->CSR = temp_reg;
 8003888:	6522      	str	r2, [r4, #80]	@ 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800388a:	05db      	lsls	r3, r3, #23
 800388c:	d412      	bmi.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x124>
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800388e:	6869      	ldr	r1, [r5, #4]
 8003890:	23c0      	movs	r3, #192	@ 0xc0
 8003892:	000a      	movs	r2, r1
 8003894:	029b      	lsls	r3, r3, #10
 8003896:	401a      	ands	r2, r3
 8003898:	429a      	cmp	r2, r3
 800389a:	d107      	bne.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x11c>
 800389c:	6823      	ldr	r3, [r4, #0]
 800389e:	4818      	ldr	r0, [pc, #96]	@ (8003900 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 80038a0:	4003      	ands	r3, r0
 80038a2:	20c0      	movs	r0, #192	@ 0xc0
 80038a4:	0380      	lsls	r0, r0, #14
 80038a6:	4001      	ands	r1, r0
 80038a8:	430b      	orrs	r3, r1
 80038aa:	6023      	str	r3, [r4, #0]
 80038ac:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80038ae:	431a      	orrs	r2, r3
 80038b0:	6522      	str	r2, [r4, #80]	@ 0x50
 80038b2:	e797      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x54>
        tickstart = HAL_GetTick();
 80038b4:	f7fe feac 	bl	8002610 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038b8:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 80038ba:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038bc:	00bf      	lsls	r7, r7, #2
 80038be:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80038c0:	423b      	tst	r3, r7
 80038c2:	d000      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80038c4:	e78b      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x4e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038c6:	f7fe fea3 	bl	8002610 <HAL_GetTick>
 80038ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 80038cc:	1b80      	subs	r0, r0, r6
 80038ce:	4298      	cmp	r0, r3
 80038d0:	d9f5      	bls.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x12e>
 80038d2:	e7bd      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80038d4:	4a03      	ldr	r2, [pc, #12]	@ (80038e4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80038d6:	490c      	ldr	r1, [pc, #48]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 80038d8:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80038da:	400b      	ands	r3, r1
 80038dc:	6969      	ldr	r1, [r5, #20]
 80038de:	430b      	orrs	r3, r1
 80038e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038e2:	e7a4      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80038e4:	40021000 	.word	0x40021000
 80038e8:	40007000 	.word	0x40007000
 80038ec:	efffffff 	.word	0xefffffff
 80038f0:	fffff3ff 	.word	0xfffff3ff
 80038f4:	ffffcfff 	.word	0xffffcfff
 80038f8:	fffcffff 	.word	0xfffcffff
 80038fc:	fff7ffff 	.word	0xfff7ffff
 8003900:	ffcfffff 	.word	0xffcfffff
 8003904:	00001388 	.word	0x00001388
 8003908:	fff3ffff 	.word	0xfff3ffff

0800390c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800390c:	2280      	movs	r2, #128	@ 0x80
  tmpcr1 = TIMx->CR1;
 800390e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003910:	05d2      	lsls	r2, r2, #23
 8003912:	4290      	cmp	r0, r2
 8003914:	d005      	beq.n	8003922 <TIM_Base_SetConfig+0x16>
 8003916:	4a0f      	ldr	r2, [pc, #60]	@ (8003954 <TIM_Base_SetConfig+0x48>)
 8003918:	4290      	cmp	r0, r2
 800391a:	d002      	beq.n	8003922 <TIM_Base_SetConfig+0x16>
 800391c:	4a0e      	ldr	r2, [pc, #56]	@ (8003958 <TIM_Base_SetConfig+0x4c>)
 800391e:	4290      	cmp	r0, r2
 8003920:	d107      	bne.n	8003932 <TIM_Base_SetConfig+0x26>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003922:	2270      	movs	r2, #112	@ 0x70
 8003924:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8003926:	684a      	ldr	r2, [r1, #4]
 8003928:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800392a:	4a0c      	ldr	r2, [pc, #48]	@ (800395c <TIM_Base_SetConfig+0x50>)
 800392c:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800392e:	68ca      	ldr	r2, [r1, #12]
 8003930:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003932:	2280      	movs	r2, #128	@ 0x80
 8003934:	4393      	bics	r3, r2
 8003936:	690a      	ldr	r2, [r1, #16]
 8003938:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800393a:	688a      	ldr	r2, [r1, #8]
 800393c:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800393e:	680a      	ldr	r2, [r1, #0]
 8003940:	6282      	str	r2, [r0, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003942:	2204      	movs	r2, #4
 8003944:	6801      	ldr	r1, [r0, #0]
 8003946:	430a      	orrs	r2, r1
 8003948:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800394a:	2201      	movs	r2, #1
 800394c:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 800394e:	6003      	str	r3, [r0, #0]
}
 8003950:	4770      	bx	lr
 8003952:	46c0      	nop			@ (mov r8, r8)
 8003954:	40010800 	.word	0x40010800
 8003958:	40011400 	.word	0x40011400
 800395c:	fffffcff 	.word	0xfffffcff

08003960 <HAL_TIM_Base_Init>:
{
 8003960:	b570      	push	{r4, r5, r6, lr}
 8003962:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003964:	2001      	movs	r0, #1
  if (htim == NULL)
 8003966:	2c00      	cmp	r4, #0
 8003968:	d01d      	beq.n	80039a6 <HAL_TIM_Base_Init+0x46>
  if (htim->State == HAL_TIM_STATE_RESET)
 800396a:	0025      	movs	r5, r4
 800396c:	3539      	adds	r5, #57	@ 0x39
 800396e:	782b      	ldrb	r3, [r5, #0]
 8003970:	b2da      	uxtb	r2, r3
 8003972:	2b00      	cmp	r3, #0
 8003974:	d105      	bne.n	8003982 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003976:	0023      	movs	r3, r4
 8003978:	3338      	adds	r3, #56	@ 0x38
    HAL_TIM_Base_MspInit(htim);
 800397a:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800397c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 800397e:	f7fe fd4d 	bl	800241c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003982:	2302      	movs	r3, #2
 8003984:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003986:	6820      	ldr	r0, [r4, #0]
 8003988:	1d21      	adds	r1, r4, #4
 800398a:	f7ff ffbf 	bl	800390c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800398e:	0022      	movs	r2, r4
 8003990:	2301      	movs	r3, #1
  return HAL_OK;
 8003992:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003994:	323e      	adds	r2, #62	@ 0x3e
 8003996:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003998:	343d      	adds	r4, #61	@ 0x3d
 800399a:	3a04      	subs	r2, #4
 800399c:	7013      	strb	r3, [r2, #0]
 800399e:	7053      	strb	r3, [r2, #1]
 80039a0:	7093      	strb	r3, [r2, #2]
 80039a2:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80039a4:	702b      	strb	r3, [r5, #0]
}
 80039a6:	bd70      	pop	{r4, r5, r6, pc}

080039a8 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80039a8:	0001      	movs	r1, r0
{
 80039aa:	0003      	movs	r3, r0
    return HAL_ERROR;
 80039ac:	2001      	movs	r0, #1
{
 80039ae:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 80039b0:	3139      	adds	r1, #57	@ 0x39
 80039b2:	780c      	ldrb	r4, [r1, #0]
 80039b4:	b2e2      	uxtb	r2, r4
 80039b6:	4284      	cmp	r4, r0
 80039b8:	d119      	bne.n	80039ee <HAL_TIM_Base_Start_IT+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 80039ba:	1800      	adds	r0, r0, r0
 80039bc:	7008      	strb	r0, [r1, #0]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68d9      	ldr	r1, [r3, #12]
 80039c2:	4311      	orrs	r1, r2
 80039c4:	60d9      	str	r1, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039c6:	2180      	movs	r1, #128	@ 0x80
 80039c8:	05c9      	lsls	r1, r1, #23
 80039ca:	428b      	cmp	r3, r1
 80039cc:	d005      	beq.n	80039da <HAL_TIM_Base_Start_IT+0x32>
 80039ce:	4909      	ldr	r1, [pc, #36]	@ (80039f4 <HAL_TIM_Base_Start_IT+0x4c>)
 80039d0:	428b      	cmp	r3, r1
 80039d2:	d002      	beq.n	80039da <HAL_TIM_Base_Start_IT+0x32>
 80039d4:	4908      	ldr	r1, [pc, #32]	@ (80039f8 <HAL_TIM_Base_Start_IT+0x50>)
 80039d6:	428b      	cmp	r3, r1
 80039d8:	d10a      	bne.n	80039f0 <HAL_TIM_Base_Start_IT+0x48>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039da:	2107      	movs	r1, #7
 80039dc:	689a      	ldr	r2, [r3, #8]
 80039de:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039e0:	2a06      	cmp	r2, #6
 80039e2:	d003      	beq.n	80039ec <HAL_TIM_Base_Start_IT+0x44>
      __HAL_TIM_ENABLE(htim);
 80039e4:	2201      	movs	r2, #1
 80039e6:	6819      	ldr	r1, [r3, #0]
 80039e8:	430a      	orrs	r2, r1
 80039ea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80039ec:	2000      	movs	r0, #0
}
 80039ee:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 80039f0:	6819      	ldr	r1, [r3, #0]
 80039f2:	e7f9      	b.n	80039e8 <HAL_TIM_Base_Start_IT+0x40>
 80039f4:	40010800 	.word	0x40010800
 80039f8:	40011400 	.word	0x40011400

080039fc <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80039fc:	2101      	movs	r1, #1
 80039fe:	6803      	ldr	r3, [r0, #0]
{
 8003a00:	b510      	push	{r4, lr}
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003a02:	68da      	ldr	r2, [r3, #12]
 8003a04:	438a      	bics	r2, r1
 8003a06:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8003a08:	6a1c      	ldr	r4, [r3, #32]
 8003a0a:	4a05      	ldr	r2, [pc, #20]	@ (8003a20 <HAL_TIM_Base_Stop_IT+0x24>)
 8003a0c:	4214      	tst	r4, r2
 8003a0e:	d102      	bne.n	8003a16 <HAL_TIM_Base_Stop_IT+0x1a>
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	438a      	bics	r2, r1
 8003a14:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003a16:	2301      	movs	r3, #1
 8003a18:	3039      	adds	r0, #57	@ 0x39
 8003a1a:	7003      	strb	r3, [r0, #0]
}
 8003a1c:	2000      	movs	r0, #0
 8003a1e:	bd10      	pop	{r4, pc}
 8003a20:	00001111 	.word	0x00001111

08003a24 <HAL_TIM_ConfigClockSource>:
{
 8003a24:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003a26:	0004      	movs	r4, r0
 8003a28:	2202      	movs	r2, #2
 8003a2a:	3438      	adds	r4, #56	@ 0x38
 8003a2c:	7825      	ldrb	r5, [r4, #0]
{
 8003a2e:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003a30:	0010      	movs	r0, r2
 8003a32:	2d01      	cmp	r5, #1
 8003a34:	d01c      	beq.n	8003a70 <HAL_TIM_ConfigClockSource+0x4c>
  htim->State = HAL_TIM_STATE_BUSY;
 8003a36:	001d      	movs	r5, r3
  __HAL_LOCK(htim);
 8003a38:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003a3a:	3539      	adds	r5, #57	@ 0x39
  __HAL_LOCK(htim);
 8003a3c:	7020      	strb	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003a3e:	702a      	strb	r2, [r5, #0]
  tmpsmcr = htim->Instance->SMCR;
 8003a40:	681b      	ldr	r3, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a42:	4e46      	ldr	r6, [pc, #280]	@ (8003b5c <HAL_TIM_ConfigClockSource+0x138>)
  tmpsmcr = htim->Instance->SMCR;
 8003a44:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a46:	4032      	ands	r2, r6
  htim->Instance->SMCR = tmpsmcr;
 8003a48:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8003a4a:	680a      	ldr	r2, [r1, #0]
 8003a4c:	2a60      	cmp	r2, #96	@ 0x60
 8003a4e:	d059      	beq.n	8003b04 <HAL_TIM_ConfigClockSource+0xe0>
 8003a50:	d82e      	bhi.n	8003ab0 <HAL_TIM_ConfigClockSource+0x8c>
 8003a52:	2a40      	cmp	r2, #64	@ 0x40
 8003a54:	d100      	bne.n	8003a58 <HAL_TIM_ConfigClockSource+0x34>
 8003a56:	e06c      	b.n	8003b32 <HAL_TIM_ConfigClockSource+0x10e>
 8003a58:	d813      	bhi.n	8003a82 <HAL_TIM_ConfigClockSource+0x5e>
 8003a5a:	2a20      	cmp	r2, #32
 8003a5c:	d00b      	beq.n	8003a76 <HAL_TIM_ConfigClockSource+0x52>
 8003a5e:	d808      	bhi.n	8003a72 <HAL_TIM_ConfigClockSource+0x4e>
 8003a60:	2110      	movs	r1, #16
 8003a62:	0016      	movs	r6, r2
 8003a64:	438e      	bics	r6, r1
 8003a66:	d006      	beq.n	8003a76 <HAL_TIM_ConfigClockSource+0x52>
  htim->State = HAL_TIM_STATE_READY;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	7023      	strb	r3, [r4, #0]
}
 8003a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8003a72:	2a30      	cmp	r2, #48	@ 0x30
 8003a74:	d1f8      	bne.n	8003a68 <HAL_TIM_ConfigClockSource+0x44>
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a76:	2070      	movs	r0, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8003a78:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a7a:	4381      	bics	r1, r0
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	2107      	movs	r1, #7
 8003a80:	e02d      	b.n	8003ade <HAL_TIM_ConfigClockSource+0xba>
  switch (sClockSourceConfig->ClockSource)
 8003a82:	2a50      	cmp	r2, #80	@ 0x50
 8003a84:	d1f0      	bne.n	8003a68 <HAL_TIM_ConfigClockSource+0x44>
                               sClockSourceConfig->ClockPolarity,
 8003a86:	684e      	ldr	r6, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003a88:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8003a8a:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a8c:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a8e:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a90:	4387      	bics	r7, r0
 8003a92:	621f      	str	r7, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a94:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8003a96:	6998      	ldr	r0, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a98:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a9a:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a9c:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 8003a9e:	619a      	str	r2, [r3, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003aa0:	2270      	movs	r2, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003aa2:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8003aa4:	4331      	orrs	r1, r6
  TIMx->CCER = tmpccer;
 8003aa6:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8003aa8:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003aaa:	4391      	bics	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003aac:	3a19      	subs	r2, #25
 8003aae:	e016      	b.n	8003ade <HAL_TIM_ConfigClockSource+0xba>
  switch (sClockSourceConfig->ClockSource)
 8003ab0:	2680      	movs	r6, #128	@ 0x80
 8003ab2:	0176      	lsls	r6, r6, #5
 8003ab4:	42b2      	cmp	r2, r6
 8003ab6:	d014      	beq.n	8003ae2 <HAL_TIM_ConfigClockSource+0xbe>
 8003ab8:	2680      	movs	r6, #128	@ 0x80
 8003aba:	01b6      	lsls	r6, r6, #6
 8003abc:	42b2      	cmp	r2, r6
 8003abe:	d012      	beq.n	8003ae6 <HAL_TIM_ConfigClockSource+0xc2>
 8003ac0:	2a70      	cmp	r2, #112	@ 0x70
 8003ac2:	d1d1      	bne.n	8003a68 <HAL_TIM_ConfigClockSource+0x44>
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ac4:	6898      	ldr	r0, [r3, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ac6:	4a26      	ldr	r2, [pc, #152]	@ (8003b60 <HAL_TIM_ConfigClockSource+0x13c>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ac8:	684e      	ldr	r6, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003aca:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003acc:	688a      	ldr	r2, [r1, #8]
 8003ace:	68c9      	ldr	r1, [r1, #12]
 8003ad0:	4332      	orrs	r2, r6
 8003ad2:	0209      	lsls	r1, r1, #8
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	4302      	orrs	r2, r0

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ad8:	609a      	str	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ada:	2277      	movs	r2, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 8003adc:	6899      	ldr	r1, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ade:	430a      	orrs	r2, r1
      htim->Instance->SMCR = tmpsmcr;
 8003ae0:	609a      	str	r2, [r3, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003ae2:	2000      	movs	r0, #0
 8003ae4:	e7c0      	b.n	8003a68 <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8003ae6:	6898      	ldr	r0, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ae8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b60 <HAL_TIM_ConfigClockSource+0x13c>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003aea:	684e      	ldr	r6, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003aec:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003aee:	688a      	ldr	r2, [r1, #8]
 8003af0:	68c9      	ldr	r1, [r1, #12]
 8003af2:	4332      	orrs	r2, r6
 8003af4:	0209      	lsls	r1, r1, #8
 8003af6:	430a      	orrs	r2, r1
 8003af8:	4302      	orrs	r2, r0
  TIMx->SMCR = tmpsmcr;
 8003afa:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003afc:	2280      	movs	r2, #128	@ 0x80
 8003afe:	6899      	ldr	r1, [r3, #8]
 8003b00:	01d2      	lsls	r2, r2, #7
 8003b02:	e7ec      	b.n	8003ade <HAL_TIM_ConfigClockSource+0xba>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b04:	2710      	movs	r7, #16
  tmpccer = TIMx->CCER;
 8003b06:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b08:	6a1e      	ldr	r6, [r3, #32]
                               sClockSourceConfig->ClockPolarity,
 8003b0a:	684a      	ldr	r2, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b0c:	43be      	bics	r6, r7
                               sClockSourceConfig->ClockFilter);
 8003b0e:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b10:	621e      	str	r6, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b12:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b14:	4f13      	ldr	r7, [pc, #76]	@ (8003b64 <HAL_TIM_ConfigClockSource+0x140>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b16:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b18:	403e      	ands	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b1a:	4331      	orrs	r1, r6
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b1c:	26a0      	movs	r6, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b1e:	0112      	lsls	r2, r2, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b20:	43b0      	bics	r0, r6
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b22:	4302      	orrs	r2, r0
  TIMx->CCMR1 = tmpccmr1 ;
 8003b24:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b26:	621a      	str	r2, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b28:	2270      	movs	r2, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8003b2a:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b2c:	4391      	bics	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b2e:	3a09      	subs	r2, #9
 8003b30:	e7d5      	b.n	8003ade <HAL_TIM_ConfigClockSource+0xba>
                               sClockSourceConfig->ClockPolarity,
 8003b32:	684e      	ldr	r6, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003b34:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8003b36:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b38:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b3a:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b3c:	4387      	bics	r7, r0
 8003b3e:	621f      	str	r7, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b40:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8003b42:	6998      	ldr	r0, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003b44:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003b46:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b48:	200a      	movs	r0, #10
  TIMx->CCMR1 = tmpccmr1;
 8003b4a:	619a      	str	r2, [r3, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b4c:	2270      	movs	r2, #112	@ 0x70
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003b4e:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8003b50:	4331      	orrs	r1, r6
  TIMx->CCER = tmpccer;
 8003b52:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8003b54:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b56:	4391      	bics	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b58:	3a29      	subs	r2, #41	@ 0x29
 8003b5a:	e7c0      	b.n	8003ade <HAL_TIM_ConfigClockSource+0xba>
 8003b5c:	ffff0088 	.word	0xffff0088
 8003b60:	ffff00ff 	.word	0xffff00ff
 8003b64:	ffff0fff 	.word	0xffff0fff

08003b68 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8003b68:	4770      	bx	lr

08003b6a <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8003b6a:	4770      	bx	lr

08003b6c <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8003b6c:	4770      	bx	lr

08003b6e <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8003b6e:	4770      	bx	lr

08003b70 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003b70:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 8003b72:	6803      	ldr	r3, [r0, #0]
{
 8003b74:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8003b76:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003b78:	691e      	ldr	r6, [r3, #16]
{
 8003b7a:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003b7c:	4216      	tst	r6, r2
 8003b7e:	d00c      	beq.n	8003b9a <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003b80:	4215      	tst	r5, r2
 8003b82:	d00a      	beq.n	8003b9a <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003b84:	3a05      	subs	r2, #5
 8003b86:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b88:	3204      	adds	r2, #4
 8003b8a:	7602      	strb	r2, [r0, #24]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	079b      	lsls	r3, r3, #30
 8003b90:	d059      	beq.n	8003c46 <HAL_TIM_IRQHandler+0xd6>
          HAL_TIM_IC_CaptureCallback(htim);
 8003b92:	f7ff ffea 	bl	8003b6a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b96:	2300      	movs	r3, #0
 8003b98:	7623      	strb	r3, [r4, #24]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003b9a:	2304      	movs	r3, #4
 8003b9c:	421e      	tst	r6, r3
 8003b9e:	d011      	beq.n	8003bc4 <HAL_TIM_IRQHandler+0x54>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003ba0:	421d      	tst	r5, r3
 8003ba2:	d00f      	beq.n	8003bc4 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003ba4:	2205      	movs	r2, #5
 8003ba6:	6823      	ldr	r3, [r4, #0]
 8003ba8:	4252      	negs	r2, r2
 8003baa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003bac:	3207      	adds	r2, #7
 8003bae:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003bb0:	699a      	ldr	r2, [r3, #24]
 8003bb2:	23c0      	movs	r3, #192	@ 0xc0
 8003bb4:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8003bb6:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003bb8:	421a      	tst	r2, r3
 8003bba:	d04a      	beq.n	8003c52 <HAL_TIM_IRQHandler+0xe2>
        HAL_TIM_IC_CaptureCallback(htim);
 8003bbc:	f7ff ffd5 	bl	8003b6a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	7623      	strb	r3, [r4, #24]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003bc4:	2308      	movs	r3, #8
 8003bc6:	421e      	tst	r6, r3
 8003bc8:	d00f      	beq.n	8003bea <HAL_TIM_IRQHandler+0x7a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003bca:	421d      	tst	r5, r3
 8003bcc:	d00d      	beq.n	8003bea <HAL_TIM_IRQHandler+0x7a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003bce:	2209      	movs	r2, #9
 8003bd0:	6823      	ldr	r3, [r4, #0]
 8003bd2:	4252      	negs	r2, r2
 8003bd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bd6:	320d      	adds	r2, #13
 8003bd8:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bda:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003bdc:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bde:	079b      	lsls	r3, r3, #30
 8003be0:	d03d      	beq.n	8003c5e <HAL_TIM_IRQHandler+0xee>
        HAL_TIM_IC_CaptureCallback(htim);
 8003be2:	f7ff ffc2 	bl	8003b6a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003be6:	2300      	movs	r3, #0
 8003be8:	7623      	strb	r3, [r4, #24]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003bea:	2310      	movs	r3, #16
 8003bec:	421e      	tst	r6, r3
 8003bee:	d011      	beq.n	8003c14 <HAL_TIM_IRQHandler+0xa4>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003bf0:	421d      	tst	r5, r3
 8003bf2:	d00f      	beq.n	8003c14 <HAL_TIM_IRQHandler+0xa4>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003bf4:	2211      	movs	r2, #17
 8003bf6:	6823      	ldr	r3, [r4, #0]
 8003bf8:	4252      	negs	r2, r2
 8003bfa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bfc:	3219      	adds	r2, #25
 8003bfe:	7622      	strb	r2, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c00:	69da      	ldr	r2, [r3, #28]
 8003c02:	23c0      	movs	r3, #192	@ 0xc0
 8003c04:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8003c06:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c08:	421a      	tst	r2, r3
 8003c0a:	d02e      	beq.n	8003c6a <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 8003c0c:	f7ff ffad 	bl	8003b6a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c10:	2300      	movs	r3, #0
 8003c12:	7623      	strb	r3, [r4, #24]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003c14:	2301      	movs	r3, #1
 8003c16:	421e      	tst	r6, r3
 8003c18:	d008      	beq.n	8003c2c <HAL_TIM_IRQHandler+0xbc>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003c1a:	421d      	tst	r5, r3
 8003c1c:	d006      	beq.n	8003c2c <HAL_TIM_IRQHandler+0xbc>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c1e:	2202      	movs	r2, #2
 8003c20:	6823      	ldr	r3, [r4, #0]
 8003c22:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c24:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c26:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c28:	f7fe fa54 	bl	80020d4 <HAL_TIM_PeriodElapsedCallback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003c2c:	2340      	movs	r3, #64	@ 0x40
 8003c2e:	421e      	tst	r6, r3
 8003c30:	d008      	beq.n	8003c44 <HAL_TIM_IRQHandler+0xd4>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c32:	421d      	tst	r5, r3
 8003c34:	d006      	beq.n	8003c44 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c36:	2241      	movs	r2, #65	@ 0x41
 8003c38:	6823      	ldr	r3, [r4, #0]
 8003c3a:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8003c3c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c3e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003c40:	f7ff ff95 	bl	8003b6e <HAL_TIM_TriggerCallback>
}
 8003c44:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c46:	f7ff ff8f 	bl	8003b68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c4a:	0020      	movs	r0, r4
 8003c4c:	f7ff ff8e 	bl	8003b6c <HAL_TIM_PWM_PulseFinishedCallback>
 8003c50:	e7a1      	b.n	8003b96 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c52:	f7ff ff89 	bl	8003b68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c56:	0020      	movs	r0, r4
 8003c58:	f7ff ff88 	bl	8003b6c <HAL_TIM_PWM_PulseFinishedCallback>
 8003c5c:	e7b0      	b.n	8003bc0 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c5e:	f7ff ff83 	bl	8003b68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c62:	0020      	movs	r0, r4
 8003c64:	f7ff ff82 	bl	8003b6c <HAL_TIM_PWM_PulseFinishedCallback>
 8003c68:	e7bd      	b.n	8003be6 <HAL_TIM_IRQHandler+0x76>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c6a:	f7ff ff7d 	bl	8003b68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c6e:	0020      	movs	r0, r4
 8003c70:	f7ff ff7c 	bl	8003b6c <HAL_TIM_PWM_PulseFinishedCallback>
 8003c74:	e7cc      	b.n	8003c10 <HAL_TIM_IRQHandler+0xa0>
	...

08003c78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c78:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c7a:	0004      	movs	r4, r0
 8003c7c:	2202      	movs	r2, #2
 8003c7e:	3438      	adds	r4, #56	@ 0x38
 8003c80:	7825      	ldrb	r5, [r4, #0]
{
 8003c82:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003c84:	0010      	movs	r0, r2
 8003c86:	2d01      	cmp	r5, #1
 8003c88:	d01d      	beq.n	8003cc6 <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c8a:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c8c:	2670      	movs	r6, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8003c8e:	3539      	adds	r5, #57	@ 0x39
 8003c90:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003c96:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c98:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c9a:	680e      	ldr	r6, [r1, #0]
 8003c9c:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c9e:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ca0:	2080      	movs	r0, #128	@ 0x80
 8003ca2:	05c0      	lsls	r0, r0, #23
 8003ca4:	4283      	cmp	r3, r0
 8003ca6:	d005      	beq.n	8003cb4 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8003ca8:	4807      	ldr	r0, [pc, #28]	@ (8003cc8 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 8003caa:	4283      	cmp	r3, r0
 8003cac:	d002      	beq.n	8003cb4 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8003cae:	4807      	ldr	r0, [pc, #28]	@ (8003ccc <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8003cb0:	4283      	cmp	r3, r0
 8003cb2:	d104      	bne.n	8003cbe <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003cb4:	2080      	movs	r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003cb6:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003cb8:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003cba:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003cbc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003cbe:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8003cc0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003cc2:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8003cc4:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8003cc6:	bd70      	pop	{r4, r5, r6, pc}
 8003cc8:	40010800 	.word	0x40010800
 8003ccc:	40011400 	.word	0x40011400

08003cd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cd0:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cd2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cdc:	6801      	ldr	r1, [r0, #0]
 8003cde:	4d12      	ldr	r5, [pc, #72]	@ (8003d28 <UART_EndRxTransfer+0x58>)
 8003ce0:	680b      	ldr	r3, [r1, #0]
 8003ce2:	402b      	ands	r3, r5
 8003ce4:	600b      	str	r3, [r1, #0]
 8003ce6:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cea:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cee:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cf2:	6801      	ldr	r1, [r0, #0]
 8003cf4:	688b      	ldr	r3, [r1, #8]
 8003cf6:	4393      	bics	r3, r2
 8003cf8:	608b      	str	r3, [r1, #8]
 8003cfa:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cfe:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d10a      	bne.n	8003d1a <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d04:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d08:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d0c:	2410      	movs	r4, #16
 8003d0e:	6802      	ldr	r2, [r0, #0]
 8003d10:	6813      	ldr	r3, [r2, #0]
 8003d12:	43a3      	bics	r3, r4
 8003d14:	6013      	str	r3, [r2, #0]
 8003d16:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	1d03      	adds	r3, r0, #4
 8003d1e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d20:	2300      	movs	r3, #0
 8003d22:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d24:	6683      	str	r3, [r0, #104]	@ 0x68
}
 8003d26:	bd30      	pop	{r4, r5, pc}
 8003d28:	fffffedf 	.word	0xfffffedf

08003d2c <UART_TxISR_16BIT.part.0>:
  * @note   Function is called under interruption only, once
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
 8003d2c:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d2e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d32:	2201      	movs	r2, #1
 8003d34:	f382 8810 	msr	PRIMASK, r2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
  {
    if (huart->TxXferCount == 0U)
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003d38:	2580      	movs	r5, #128	@ 0x80
 8003d3a:	6801      	ldr	r1, [r0, #0]
 8003d3c:	680b      	ldr	r3, [r1, #0]
 8003d3e:	43ab      	bics	r3, r5
 8003d40:	600b      	str	r3, [r1, #0]
 8003d42:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d46:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d4a:	f382 8810 	msr	PRIMASK, r2

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003d4e:	2340      	movs	r3, #64	@ 0x40
 8003d50:	6802      	ldr	r2, [r0, #0]
 8003d52:	6810      	ldr	r0, [r2, #0]
 8003d54:	4303      	orrs	r3, r0
 8003d56:	6013      	str	r3, [r2, #0]
 8003d58:	f381 8810 	msr	PRIMASK, r1
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8003d5c:	bd30      	pop	{r4, r5, pc}

08003d5e <UART_TxISR_8BIT>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d5e:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 8003d60:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d62:	2b21      	cmp	r3, #33	@ 0x21
 8003d64:	d106      	bne.n	8003d74 <UART_TxISR_8BIT+0x16>
    if (huart->TxXferCount == 0U)
 8003d66:	0002      	movs	r2, r0
 8003d68:	3252      	adds	r2, #82	@ 0x52
 8003d6a:	8813      	ldrh	r3, [r2, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d102      	bne.n	8003d76 <UART_TxISR_8BIT+0x18>
 8003d70:	f7ff ffdc 	bl	8003d2c <UART_TxISR_16BIT.part.0>
}
 8003d74:	bd10      	pop	{r4, pc}
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003d76:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8003d78:	6801      	ldr	r1, [r0, #0]
 8003d7a:	781c      	ldrb	r4, [r3, #0]
      huart->pTxBuffPtr++;
 8003d7c:	3301      	adds	r3, #1
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003d7e:	628c      	str	r4, [r1, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8003d80:	64c3      	str	r3, [r0, #76]	@ 0x4c
      huart->TxXferCount--;
 8003d82:	8813      	ldrh	r3, [r2, #0]
 8003d84:	3b01      	subs	r3, #1
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	8013      	strh	r3, [r2, #0]
}
 8003d8a:	e7f3      	b.n	8003d74 <UART_TxISR_8BIT+0x16>

08003d8c <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d8c:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 8003d8e:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d90:	2b21      	cmp	r3, #33	@ 0x21
 8003d92:	d106      	bne.n	8003da2 <UART_TxISR_16BIT+0x16>
  {
    if (huart->TxXferCount == 0U)
 8003d94:	0001      	movs	r1, r0
 8003d96:	3152      	adds	r1, #82	@ 0x52
 8003d98:	880b      	ldrh	r3, [r1, #0]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d102      	bne.n	8003da4 <UART_TxISR_16BIT+0x18>
 8003d9e:	f7ff ffc5 	bl	8003d2c <UART_TxISR_16BIT.part.0>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8003da2:	bd10      	pop	{r4, pc}
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003da4:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003da6:	6804      	ldr	r4, [r0, #0]
 8003da8:	8813      	ldrh	r3, [r2, #0]
      huart->pTxBuffPtr += 2U;
 8003daa:	3202      	adds	r2, #2
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003dac:	05db      	lsls	r3, r3, #23
 8003dae:	0ddb      	lsrs	r3, r3, #23
 8003db0:	62a3      	str	r3, [r4, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8003db2:	64c2      	str	r2, [r0, #76]	@ 0x4c
      huart->TxXferCount--;
 8003db4:	880b      	ldrh	r3, [r1, #0]
 8003db6:	3b01      	subs	r3, #1
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	800b      	strh	r3, [r1, #0]
}
 8003dbc:	e7f1      	b.n	8003da2 <UART_TxISR_16BIT+0x16>

08003dbe <HAL_UART_DeInit>:
{
 8003dbe:	b570      	push	{r4, r5, r6, lr}
 8003dc0:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003dc2:	2001      	movs	r0, #1
  if (huart == NULL)
 8003dc4:	2c00      	cmp	r4, #0
 8003dc6:	d017      	beq.n	8003df8 <HAL_UART_DeInit+0x3a>
  huart->gState = HAL_UART_STATE_BUSY;
 8003dc8:	2324      	movs	r3, #36	@ 0x24
  huart->Instance->CR1 = 0x0U;
 8003dca:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_BUSY;
 8003dcc:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8003dce:	6823      	ldr	r3, [r4, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	4382      	bics	r2, r0
 8003dd4:	601a      	str	r2, [r3, #0]
  HAL_UART_MspDeInit(huart);
 8003dd6:	0020      	movs	r0, r4
  huart->Instance->CR1 = 0x0U;
 8003dd8:	601d      	str	r5, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8003dda:	605d      	str	r5, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8003ddc:	609d      	str	r5, [r3, #8]
  HAL_UART_MspDeInit(huart);
 8003dde:	f7fe fb6b 	bl	80024b8 <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003de2:	0023      	movs	r3, r4
  return HAL_OK;
 8003de4:	0028      	movs	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003de6:	3308      	adds	r3, #8
 8003de8:	67dd      	str	r5, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8003dea:	1d23      	adds	r3, r4, #4
  huart->gState = HAL_UART_STATE_RESET;
 8003dec:	67e5      	str	r5, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8003dee:	67dd      	str	r5, [r3, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003df0:	6625      	str	r5, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003df2:	6665      	str	r5, [r4, #100]	@ 0x64
  __HAL_UNLOCK(huart);
 8003df4:	3478      	adds	r4, #120	@ 0x78
 8003df6:	7025      	strb	r5, [r4, #0]
}
 8003df8:	bd70      	pop	{r4, r5, r6, pc}
	...

08003dfc <HAL_UART_Transmit_IT>:
{
 8003dfc:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 8003dfe:	6fc4      	ldr	r4, [r0, #124]	@ 0x7c
{
 8003e00:	0003      	movs	r3, r0
    return HAL_BUSY;
 8003e02:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8003e04:	2c20      	cmp	r4, #32
 8003e06:	d132      	bne.n	8003e6e <HAL_UART_Transmit_IT+0x72>
      return HAL_ERROR;
 8003e08:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8003e0a:	2900      	cmp	r1, #0
 8003e0c:	d02f      	beq.n	8003e6e <HAL_UART_Transmit_IT+0x72>
 8003e0e:	2a00      	cmp	r2, #0
 8003e10:	d02d      	beq.n	8003e6e <HAL_UART_Transmit_IT+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e12:	2080      	movs	r0, #128	@ 0x80
 8003e14:	689c      	ldr	r4, [r3, #8]
 8003e16:	0140      	lsls	r0, r0, #5
 8003e18:	4284      	cmp	r4, r0
 8003e1a:	d105      	bne.n	8003e28 <HAL_UART_Transmit_IT+0x2c>
 8003e1c:	6918      	ldr	r0, [r3, #16]
 8003e1e:	2800      	cmp	r0, #0
 8003e20:	d102      	bne.n	8003e28 <HAL_UART_Transmit_IT+0x2c>
      return HAL_ERROR;
 8003e22:	3001      	adds	r0, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 8003e24:	4201      	tst	r1, r0
 8003e26:	d122      	bne.n	8003e6e <HAL_UART_Transmit_IT+0x72>
    huart->pTxBuffPtr  = pData;
 8003e28:	64d9      	str	r1, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8003e2a:	0019      	movs	r1, r3
 8003e2c:	3150      	adds	r1, #80	@ 0x50
 8003e2e:	800a      	strh	r2, [r1, #0]
    huart->TxXferCount = Size;
 8003e30:	804a      	strh	r2, [r1, #2]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e32:	001a      	movs	r2, r3
 8003e34:	2100      	movs	r1, #0
 8003e36:	3208      	adds	r2, #8
 8003e38:	67d1      	str	r1, [r2, #124]	@ 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e3a:	2221      	movs	r2, #33	@ 0x21
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e3c:	2180      	movs	r1, #128	@ 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e3e:	67da      	str	r2, [r3, #124]	@ 0x7c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e40:	0149      	lsls	r1, r1, #5
      huart->TxISR = UART_TxISR_8BIT;
 8003e42:	4a0b      	ldr	r2, [pc, #44]	@ (8003e70 <HAL_UART_Transmit_IT+0x74>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e44:	428c      	cmp	r4, r1
 8003e46:	d104      	bne.n	8003e52 <HAL_UART_Transmit_IT+0x56>
 8003e48:	6919      	ldr	r1, [r3, #16]
      huart->TxISR = UART_TxISR_16BIT;
 8003e4a:	4a0a      	ldr	r2, [pc, #40]	@ (8003e74 <HAL_UART_Transmit_IT+0x78>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e4c:	2900      	cmp	r1, #0
 8003e4e:	d000      	beq.n	8003e52 <HAL_UART_Transmit_IT+0x56>
      huart->TxISR = UART_TxISR_8BIT;
 8003e50:	4a07      	ldr	r2, [pc, #28]	@ (8003e70 <HAL_UART_Transmit_IT+0x74>)
 8003e52:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e54:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e58:	2201      	movs	r2, #1
 8003e5a:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	2380      	movs	r3, #128	@ 0x80
 8003e62:	6810      	ldr	r0, [r2, #0]
 8003e64:	4303      	orrs	r3, r0
 8003e66:	6013      	str	r3, [r2, #0]
 8003e68:	f381 8810 	msr	PRIMASK, r1
    return HAL_OK;
 8003e6c:	2000      	movs	r0, #0
}
 8003e6e:	bd10      	pop	{r4, pc}
 8003e70:	08003d5f 	.word	0x08003d5f
 8003e74:	08003d8d 	.word	0x08003d8d

08003e78 <UART_DMAAbortOnError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003e78:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	0003      	movs	r3, r0
{
 8003e7e:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8003e80:	335a      	adds	r3, #90	@ 0x5a
 8003e82:	801a      	strh	r2, [r3, #0]
  HAL_UART_ErrorCallback(huart);
 8003e84:	f7fe fa30 	bl	80022e8 <HAL_UART_ErrorCallback>
}
 8003e88:	bd10      	pop	{r4, pc}

08003e8a <HAL_UART_AbortCpltCallback>:
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
 8003e8a:	4770      	bx	lr

08003e8c <HAL_UART_Abort_IT>:
{
 8003e8c:	b570      	push	{r4, r5, r6, lr}
 8003e8e:	0004      	movs	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e90:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e94:	2201      	movs	r2, #1
 8003e96:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8003e9a:	6821      	ldr	r1, [r4, #0]
 8003e9c:	4d45      	ldr	r5, [pc, #276]	@ (8003fb4 <HAL_UART_Abort_IT+0x128>)
 8003e9e:	680b      	ldr	r3, [r1, #0]
 8003ea0:	402b      	ands	r3, r5
 8003ea2:	600b      	str	r3, [r1, #0]
 8003ea4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ea8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eac:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eb0:	6821      	ldr	r1, [r4, #0]
 8003eb2:	688b      	ldr	r3, [r1, #8]
 8003eb4:	4393      	bics	r3, r2
 8003eb6:	608b      	str	r3, [r1, #8]
 8003eb8:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ebc:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d10a      	bne.n	8003ed8 <HAL_UART_Abort_IT+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ec2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ec6:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003eca:	2010      	movs	r0, #16
 8003ecc:	6822      	ldr	r2, [r4, #0]
 8003ece:	6813      	ldr	r3, [r2, #0]
 8003ed0:	4383      	bics	r3, r0
 8003ed2:	6013      	str	r3, [r2, #0]
 8003ed4:	f381 8810 	msr	PRIMASK, r1
  if (huart->hdmatx != NULL)
 8003ed8:	6f22      	ldr	r2, [r4, #112]	@ 0x70
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003eda:	6823      	ldr	r3, [r4, #0]
  if (huart->hdmatx != NULL)
 8003edc:	2a00      	cmp	r2, #0
 8003ede:	d007      	beq.n	8003ef0 <HAL_UART_Abort_IT+0x64>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003ee0:	6898      	ldr	r0, [r3, #8]
 8003ee2:	2180      	movs	r1, #128	@ 0x80
 8003ee4:	0005      	movs	r5, r0
 8003ee6:	400d      	ands	r5, r1
 8003ee8:	4208      	tst	r0, r1
 8003eea:	d05a      	beq.n	8003fa2 <HAL_UART_Abort_IT+0x116>
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8003eec:	4932      	ldr	r1, [pc, #200]	@ (8003fb8 <HAL_UART_Abort_IT+0x12c>)
 8003eee:	6391      	str	r1, [r2, #56]	@ 0x38
  if (huart->hdmarx != NULL)
 8003ef0:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 8003ef2:	2a00      	cmp	r2, #0
 8003ef4:	d007      	beq.n	8003f06 <HAL_UART_Abort_IT+0x7a>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ef6:	6898      	ldr	r0, [r3, #8]
 8003ef8:	2140      	movs	r1, #64	@ 0x40
 8003efa:	0005      	movs	r5, r0
 8003efc:	400d      	ands	r5, r1
 8003efe:	4208      	tst	r0, r1
 8003f00:	d051      	beq.n	8003fa6 <HAL_UART_Abort_IT+0x11a>
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8003f02:	492e      	ldr	r1, [pc, #184]	@ (8003fbc <HAL_UART_Abort_IT+0x130>)
 8003f04:	6391      	str	r1, [r2, #56]	@ 0x38
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003f06:	2180      	movs	r1, #128	@ 0x80
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	420b      	tst	r3, r1
 8003f0c:	d015      	beq.n	8003f3a <HAL_UART_Abort_IT+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f0e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f12:	2301      	movs	r3, #1
 8003f14:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003f18:	6822      	ldr	r2, [r4, #0]
 8003f1a:	6893      	ldr	r3, [r2, #8]
 8003f1c:	438b      	bics	r3, r1
 8003f1e:	6093      	str	r3, [r2, #8]
 8003f20:	f380 8810 	msr	PRIMASK, r0
    if (huart->hdmatx != NULL)
 8003f24:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8003f26:	2800      	cmp	r0, #0
 8003f28:	d007      	beq.n	8003f3a <HAL_UART_Abort_IT+0xae>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8003f2a:	f7fe ff2b 	bl	8002d84 <HAL_DMA_Abort_IT>
 8003f2e:	2300      	movs	r3, #0
        abortcplt = 0U;
 8003f30:	001a      	movs	r2, r3
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8003f32:	4298      	cmp	r0, r3
 8003f34:	d002      	beq.n	8003f3c <HAL_UART_Abort_IT+0xb0>
        huart->hdmatx->XferAbortCallback = NULL;
 8003f36:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8003f38:	6393      	str	r3, [r2, #56]	@ 0x38
  uint32_t abortcplt = 1U;
 8003f3a:	2201      	movs	r2, #1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f3c:	2040      	movs	r0, #64	@ 0x40
 8003f3e:	6823      	ldr	r3, [r4, #0]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	4203      	tst	r3, r0
 8003f44:	d031      	beq.n	8003faa <HAL_UART_Abort_IT+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f46:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f50:	6821      	ldr	r1, [r4, #0]
 8003f52:	688b      	ldr	r3, [r1, #8]
 8003f54:	4383      	bics	r3, r0
 8003f56:	608b      	str	r3, [r1, #8]
 8003f58:	f385 8810 	msr	PRIMASK, r5
    if (huart->hdmarx != NULL)
 8003f5c:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003f5e:	2800      	cmp	r0, #0
 8003f60:	d023      	beq.n	8003faa <HAL_UART_Abort_IT+0x11e>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f62:	f7fe ff0f 	bl	8002d84 <HAL_DMA_Abort_IT>
 8003f66:	2800      	cmp	r0, #0
 8003f68:	d021      	beq.n	8003fae <HAL_UART_Abort_IT+0x122>
        huart->hdmarx->XferAbortCallback = NULL;
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8003f6e:	639a      	str	r2, [r3, #56]	@ 0x38
    huart->TxXferCount = 0U;
 8003f70:	0022      	movs	r2, r4
 8003f72:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003f74:	210f      	movs	r1, #15
    huart->TxXferCount = 0U;
 8003f76:	3252      	adds	r2, #82	@ 0x52
 8003f78:	8013      	strh	r3, [r2, #0]
    huart->RxXferCount = 0U;
 8003f7a:	8113      	strh	r3, [r2, #8]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f7c:	3a4a      	subs	r2, #74	@ 0x4a
    huart->RxISR = NULL;
 8003f7e:	66a3      	str	r3, [r4, #104]	@ 0x68
    huart->TxISR = NULL;
 8003f80:	66e3      	str	r3, [r4, #108]	@ 0x6c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f82:	67d3      	str	r3, [r2, #124]	@ 0x7c
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003f84:	6822      	ldr	r2, [r4, #0]
 8003f86:	6211      	str	r1, [r2, #32]
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003f88:	6990      	ldr	r0, [r2, #24]
 8003f8a:	3907      	subs	r1, #7
 8003f8c:	4301      	orrs	r1, r0
 8003f8e:	6191      	str	r1, [r2, #24]
    huart->gState  = HAL_UART_STATE_READY;
 8003f90:	2220      	movs	r2, #32
    huart->RxState = HAL_UART_STATE_READY;
 8003f92:	1d21      	adds	r1, r4, #4
    huart->gState  = HAL_UART_STATE_READY;
 8003f94:	67e2      	str	r2, [r4, #124]	@ 0x7c
    HAL_UART_AbortCpltCallback(huart);
 8003f96:	0020      	movs	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 8003f98:	67ca      	str	r2, [r1, #124]	@ 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f9a:	6623      	str	r3, [r4, #96]	@ 0x60
    HAL_UART_AbortCpltCallback(huart);
 8003f9c:	f7ff ff75 	bl	8003e8a <HAL_UART_AbortCpltCallback>
 8003fa0:	e005      	b.n	8003fae <HAL_UART_Abort_IT+0x122>
      huart->hdmatx->XferAbortCallback = NULL;
 8003fa2:	6395      	str	r5, [r2, #56]	@ 0x38
 8003fa4:	e7a4      	b.n	8003ef0 <HAL_UART_Abort_IT+0x64>
      huart->hdmarx->XferAbortCallback = NULL;
 8003fa6:	6395      	str	r5, [r2, #56]	@ 0x38
 8003fa8:	e7ad      	b.n	8003f06 <HAL_UART_Abort_IT+0x7a>
  if (abortcplt == 1U)
 8003faa:	2a01      	cmp	r2, #1
 8003fac:	d0e0      	beq.n	8003f70 <HAL_UART_Abort_IT+0xe4>
}
 8003fae:	2000      	movs	r0, #0
 8003fb0:	bd70      	pop	{r4, r5, r6, pc}
 8003fb2:	46c0      	nop			@ (mov r8, r8)
 8003fb4:	fffffe1f 	.word	0xfffffe1f
 8003fb8:	08004001 	.word	0x08004001
 8003fbc:	08003fc1 	.word	0x08003fc1

08003fc0 <UART_DMARxAbortCallback>:
  huart->hdmarx->XferAbortCallback = NULL;
 8003fc0:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003fc2:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8003fc4:	b510      	push	{r4, lr}
  huart->hdmarx->XferAbortCallback = NULL;
 8003fc6:	6f42      	ldr	r2, [r0, #116]	@ 0x74
 8003fc8:	6393      	str	r3, [r2, #56]	@ 0x38
  if (huart->hdmatx != NULL)
 8003fca:	6f02      	ldr	r2, [r0, #112]	@ 0x70
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d002      	beq.n	8003fd6 <UART_DMARxAbortCallback+0x16>
    if (huart->hdmatx->XferAbortCallback != NULL)
 8003fd0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d113      	bne.n	8003ffe <UART_DMARxAbortCallback+0x3e>
  huart->TxXferCount = 0U;
 8003fd6:	0002      	movs	r2, r0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003fd8:	210f      	movs	r1, #15
  huart->TxXferCount = 0U;
 8003fda:	3252      	adds	r2, #82	@ 0x52
 8003fdc:	8013      	strh	r3, [r2, #0]
  huart->RxXferCount = 0U;
 8003fde:	8113      	strh	r3, [r2, #8]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fe0:	3a4a      	subs	r2, #74	@ 0x4a
 8003fe2:	67d3      	str	r3, [r2, #124]	@ 0x7c
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003fe4:	6802      	ldr	r2, [r0, #0]
 8003fe6:	6211      	str	r1, [r2, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003fe8:	6994      	ldr	r4, [r2, #24]
 8003fea:	3907      	subs	r1, #7
 8003fec:	4321      	orrs	r1, r4
 8003fee:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 8003ff0:	2220      	movs	r2, #32
  huart->RxState = HAL_UART_STATE_READY;
 8003ff2:	1d01      	adds	r1, r0, #4
  huart->gState  = HAL_UART_STATE_READY;
 8003ff4:	67c2      	str	r2, [r0, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003ff6:	67ca      	str	r2, [r1, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ff8:	6603      	str	r3, [r0, #96]	@ 0x60
  HAL_UART_AbortCpltCallback(huart);
 8003ffa:	f7ff ff46 	bl	8003e8a <HAL_UART_AbortCpltCallback>
}
 8003ffe:	bd10      	pop	{r4, pc}

08004000 <UART_DMATxAbortCallback>:
  huart->hdmatx->XferAbortCallback = NULL;
 8004000:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004002:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8004004:	b510      	push	{r4, lr}
  huart->hdmatx->XferAbortCallback = NULL;
 8004006:	6f02      	ldr	r2, [r0, #112]	@ 0x70
 8004008:	6393      	str	r3, [r2, #56]	@ 0x38
  if (huart->hdmarx != NULL)
 800400a:	6f42      	ldr	r2, [r0, #116]	@ 0x74
 800400c:	429a      	cmp	r2, r3
 800400e:	d002      	beq.n	8004016 <UART_DMATxAbortCallback+0x16>
    if (huart->hdmarx->XferAbortCallback != NULL)
 8004010:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004012:	429a      	cmp	r2, r3
 8004014:	d10f      	bne.n	8004036 <UART_DMATxAbortCallback+0x36>
  huart->TxXferCount = 0U;
 8004016:	0002      	movs	r2, r0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8004018:	210f      	movs	r1, #15
  huart->TxXferCount = 0U;
 800401a:	3252      	adds	r2, #82	@ 0x52
 800401c:	8013      	strh	r3, [r2, #0]
  huart->RxXferCount = 0U;
 800401e:	8113      	strh	r3, [r2, #8]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004020:	3a4a      	subs	r2, #74	@ 0x4a
 8004022:	67d3      	str	r3, [r2, #124]	@ 0x7c
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8004024:	6802      	ldr	r2, [r0, #0]
 8004026:	6211      	str	r1, [r2, #32]
  huart->gState  = HAL_UART_STATE_READY;
 8004028:	2220      	movs	r2, #32
  huart->RxState = HAL_UART_STATE_READY;
 800402a:	1d01      	adds	r1, r0, #4
  huart->gState  = HAL_UART_STATE_READY;
 800402c:	67c2      	str	r2, [r0, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800402e:	67ca      	str	r2, [r1, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004030:	6603      	str	r3, [r0, #96]	@ 0x60
  HAL_UART_AbortCpltCallback(huart);
 8004032:	f7ff ff2a 	bl	8003e8a <HAL_UART_AbortCpltCallback>
}
 8004036:	bd10      	pop	{r4, pc}

08004038 <HAL_UARTEx_RxEventCallback>:
}
 8004038:	4770      	bx	lr
	...

0800403c <HAL_UART_IRQHandler>:
{
 800403c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800403e:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004040:	6800      	ldr	r0, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004042:	4bad      	ldr	r3, [pc, #692]	@ (80042f8 <HAL_UART_IRQHandler+0x2bc>)
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004044:	69c1      	ldr	r1, [r0, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004046:	6806      	ldr	r6, [r0, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004048:	6885      	ldr	r5, [r0, #8]
  if (errorflags == 0U)
 800404a:	4219      	tst	r1, r3
 800404c:	d10b      	bne.n	8004066 <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800404e:	2320      	movs	r3, #32
 8004050:	4219      	tst	r1, r3
 8004052:	d100      	bne.n	8004056 <HAL_UART_IRQHandler+0x1a>
 8004054:	e080      	b.n	8004158 <HAL_UART_IRQHandler+0x11c>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004056:	421e      	tst	r6, r3
 8004058:	d100      	bne.n	800405c <HAL_UART_IRQHandler+0x20>
 800405a:	e07d      	b.n	8004158 <HAL_UART_IRQHandler+0x11c>
      if (huart->RxISR != NULL)
 800405c:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
    if (huart->TxISR != NULL)
 800405e:	2b00      	cmp	r3, #0
 8004060:	d075      	beq.n	800414e <HAL_UART_IRQHandler+0x112>
      huart->TxISR(huart);
 8004062:	0020      	movs	r0, r4
 8004064:	e06e      	b.n	8004144 <HAL_UART_IRQHandler+0x108>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004066:	2301      	movs	r3, #1
 8004068:	002f      	movs	r7, r5
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800406a:	4aa4      	ldr	r2, [pc, #656]	@ (80042fc <HAL_UART_IRQHandler+0x2c0>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 800406c:	401f      	ands	r7, r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800406e:	4032      	ands	r2, r6
 8004070:	433a      	orrs	r2, r7
 8004072:	d100      	bne.n	8004076 <HAL_UART_IRQHandler+0x3a>
 8004074:	e070      	b.n	8004158 <HAL_UART_IRQHandler+0x11c>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004076:	0025      	movs	r5, r4
 8004078:	3508      	adds	r5, #8
 800407a:	4219      	tst	r1, r3
 800407c:	d005      	beq.n	800408a <HAL_UART_IRQHandler+0x4e>
 800407e:	05f2      	lsls	r2, r6, #23
 8004080:	d503      	bpl.n	800408a <HAL_UART_IRQHandler+0x4e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004082:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004084:	6fea      	ldr	r2, [r5, #124]	@ 0x7c
 8004086:	4313      	orrs	r3, r2
 8004088:	67eb      	str	r3, [r5, #124]	@ 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800408a:	2302      	movs	r3, #2
 800408c:	4219      	tst	r1, r3
 800408e:	d006      	beq.n	800409e <HAL_UART_IRQHandler+0x62>
 8004090:	2f00      	cmp	r7, #0
 8004092:	d004      	beq.n	800409e <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004094:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004096:	6fea      	ldr	r2, [r5, #124]	@ 0x7c
 8004098:	18db      	adds	r3, r3, r3
 800409a:	4313      	orrs	r3, r2
 800409c:	67eb      	str	r3, [r5, #124]	@ 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800409e:	2304      	movs	r3, #4
 80040a0:	4219      	tst	r1, r3
 80040a2:	d006      	beq.n	80040b2 <HAL_UART_IRQHandler+0x76>
 80040a4:	2f00      	cmp	r7, #0
 80040a6:	d004      	beq.n	80040b2 <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80040a8:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040aa:	6fea      	ldr	r2, [r5, #124]	@ 0x7c
 80040ac:	3b02      	subs	r3, #2
 80040ae:	4313      	orrs	r3, r2
 80040b0:	67eb      	str	r3, [r5, #124]	@ 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 80040b2:	2308      	movs	r3, #8
 80040b4:	4219      	tst	r1, r3
 80040b6:	d007      	beq.n	80040c8 <HAL_UART_IRQHandler+0x8c>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80040b8:	2220      	movs	r2, #32
 80040ba:	4032      	ands	r2, r6
 80040bc:	433a      	orrs	r2, r7
 80040be:	d003      	beq.n	80040c8 <HAL_UART_IRQHandler+0x8c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80040c0:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80040c2:	6fea      	ldr	r2, [r5, #124]	@ 0x7c
 80040c4:	4313      	orrs	r3, r2
 80040c6:	67eb      	str	r3, [r5, #124]	@ 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80040c8:	2380      	movs	r3, #128	@ 0x80
 80040ca:	011b      	lsls	r3, r3, #4
 80040cc:	4219      	tst	r1, r3
 80040ce:	d006      	beq.n	80040de <HAL_UART_IRQHandler+0xa2>
 80040d0:	0172      	lsls	r2, r6, #5
 80040d2:	d504      	bpl.n	80040de <HAL_UART_IRQHandler+0xa2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040d4:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80040d6:	2320      	movs	r3, #32
 80040d8:	6fea      	ldr	r2, [r5, #124]	@ 0x7c
 80040da:	4313      	orrs	r3, r2
 80040dc:	67eb      	str	r3, [r5, #124]	@ 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80040de:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d034      	beq.n	800414e <HAL_UART_IRQHandler+0x112>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80040e4:	2320      	movs	r3, #32
 80040e6:	4219      	tst	r1, r3
 80040e8:	d006      	beq.n	80040f8 <HAL_UART_IRQHandler+0xbc>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80040ea:	421e      	tst	r6, r3
 80040ec:	d004      	beq.n	80040f8 <HAL_UART_IRQHandler+0xbc>
        if (huart->RxISR != NULL)
 80040ee:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d001      	beq.n	80040f8 <HAL_UART_IRQHandler+0xbc>
          huart->RxISR(huart);
 80040f4:	0020      	movs	r0, r4
 80040f6:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80040f8:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 80040fa:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80040fc:	2740      	movs	r7, #64	@ 0x40
 80040fe:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004100:	2228      	movs	r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004102:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004104:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 8004106:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004108:	431e      	orrs	r6, r3
 800410a:	d021      	beq.n	8004150 <HAL_UART_IRQHandler+0x114>
        UART_EndRxTransfer(huart);
 800410c:	f7ff fde0 	bl	8003cd0 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004110:	6823      	ldr	r3, [r4, #0]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	423b      	tst	r3, r7
 8004116:	d017      	beq.n	8004148 <HAL_UART_IRQHandler+0x10c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004118:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800411c:	2301      	movs	r3, #1
 800411e:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004122:	6822      	ldr	r2, [r4, #0]
 8004124:	6893      	ldr	r3, [r2, #8]
 8004126:	43bb      	bics	r3, r7
 8004128:	6093      	str	r3, [r2, #8]
 800412a:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 800412e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8004130:	2800      	cmp	r0, #0
 8004132:	d009      	beq.n	8004148 <HAL_UART_IRQHandler+0x10c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004134:	4b72      	ldr	r3, [pc, #456]	@ (8004300 <HAL_UART_IRQHandler+0x2c4>)
 8004136:	6383      	str	r3, [r0, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004138:	f7fe fe24 	bl	8002d84 <HAL_DMA_Abort_IT>
 800413c:	2800      	cmp	r0, #0
 800413e:	d006      	beq.n	800414e <HAL_UART_IRQHandler+0x112>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004140:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8004142:	6b83      	ldr	r3, [r0, #56]	@ 0x38
      huart->TxISR(huart);
 8004144:	4798      	blx	r3
 8004146:	e002      	b.n	800414e <HAL_UART_IRQHandler+0x112>
            HAL_UART_ErrorCallback(huart);
 8004148:	0020      	movs	r0, r4
 800414a:	f7fe f8cd 	bl	80022e8 <HAL_UART_ErrorCallback>
}
 800414e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        HAL_UART_ErrorCallback(huart);
 8004150:	f7fe f8ca 	bl	80022e8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004154:	67ee      	str	r6, [r5, #124]	@ 0x7c
 8004156:	e7fa      	b.n	800414e <HAL_UART_IRQHandler+0x112>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004158:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800415a:	2b01      	cmp	r3, #1
 800415c:	d000      	beq.n	8004160 <HAL_UART_IRQHandler+0x124>
 800415e:	e09f      	b.n	80042a0 <HAL_UART_IRQHandler+0x264>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004160:	2210      	movs	r2, #16
 8004162:	4211      	tst	r1, r2
 8004164:	d100      	bne.n	8004168 <HAL_UART_IRQHandler+0x12c>
 8004166:	e09b      	b.n	80042a0 <HAL_UART_IRQHandler+0x264>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004168:	4216      	tst	r6, r2
 800416a:	d100      	bne.n	800416e <HAL_UART_IRQHandler+0x132>
 800416c:	e098      	b.n	80042a0 <HAL_UART_IRQHandler+0x264>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800416e:	6202      	str	r2, [r0, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004170:	6881      	ldr	r1, [r0, #8]
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004172:	0020      	movs	r0, r4
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004174:	2640      	movs	r6, #64	@ 0x40
 8004176:	000d      	movs	r5, r1
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004178:	3058      	adds	r0, #88	@ 0x58
 800417a:	8800      	ldrh	r0, [r0, #0]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800417c:	4035      	ands	r5, r6
 800417e:	4231      	tst	r1, r6
 8004180:	d05a      	beq.n	8004238 <HAL_UART_IRQHandler+0x1fc>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004182:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8004184:	680d      	ldr	r5, [r1, #0]
 8004186:	6869      	ldr	r1, [r5, #4]
 8004188:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 800418a:	2900      	cmp	r1, #0
 800418c:	d04a      	beq.n	8004224 <HAL_UART_IRQHandler+0x1e8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800418e:	4281      	cmp	r1, r0
 8004190:	d248      	bcs.n	8004224 <HAL_UART_IRQHandler+0x1e8>
        huart->RxXferCount = nb_remaining_rx_data;
 8004192:	0020      	movs	r0, r4
 8004194:	305a      	adds	r0, #90	@ 0x5a
 8004196:	8001      	strh	r1, [r0, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004198:	6829      	ldr	r1, [r5, #0]
 800419a:	2020      	movs	r0, #32
 800419c:	000d      	movs	r5, r1
 800419e:	4005      	ands	r5, r0
 80041a0:	9501      	str	r5, [sp, #4]
 80041a2:	4201      	tst	r1, r0
 80041a4:	d130      	bne.n	8004208 <HAL_UART_IRQHandler+0x1cc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041a6:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041aa:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80041ae:	6825      	ldr	r5, [r4, #0]
 80041b0:	4a54      	ldr	r2, [pc, #336]	@ (8004304 <HAL_UART_IRQHandler+0x2c8>)
 80041b2:	6829      	ldr	r1, [r5, #0]
 80041b4:	4011      	ands	r1, r2
 80041b6:	6029      	str	r1, [r5, #0]
 80041b8:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041bc:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041c0:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041c4:	6825      	ldr	r5, [r4, #0]
 80041c6:	68a9      	ldr	r1, [r5, #8]
 80041c8:	4399      	bics	r1, r3
 80041ca:	60a9      	str	r1, [r5, #8]
 80041cc:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041d0:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041d4:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041d8:	0021      	movs	r1, r4
 80041da:	c980      	ldmia	r1!, {r7}
 80041dc:	68bd      	ldr	r5, [r7, #8]
 80041de:	43b5      	bics	r5, r6
 80041e0:	60bd      	str	r5, [r7, #8]
 80041e2:	f38c 8810 	msr	PRIMASK, ip
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041e6:	9a01      	ldr	r2, [sp, #4]
          huart->RxState = HAL_UART_STATE_READY;
 80041e8:	67c8      	str	r0, [r1, #124]	@ 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041ea:	6622      	str	r2, [r4, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041ec:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041f0:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041f4:	2210      	movs	r2, #16
 80041f6:	6821      	ldr	r1, [r4, #0]
 80041f8:	680b      	ldr	r3, [r1, #0]
 80041fa:	4393      	bics	r3, r2
 80041fc:	600b      	str	r3, [r1, #0]
 80041fe:	f380 8810 	msr	PRIMASK, r0
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004202:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8004204:	f7fe fd9e 	bl	8002d44 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004208:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800420a:	0022      	movs	r2, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800420c:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800420e:	0023      	movs	r3, r4
 8004210:	3258      	adds	r2, #88	@ 0x58
 8004212:	335a      	adds	r3, #90	@ 0x5a
 8004214:	881b      	ldrh	r3, [r3, #0]
 8004216:	8811      	ldrh	r1, [r2, #0]
 8004218:	1ac9      	subs	r1, r1, r3
 800421a:	b289      	uxth	r1, r1
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800421c:	0020      	movs	r0, r4
 800421e:	f7ff ff0b 	bl	8004038 <HAL_UARTEx_RxEventCallback>
 8004222:	e794      	b.n	800414e <HAL_UART_IRQHandler+0x112>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004224:	4281      	cmp	r1, r0
 8004226:	d000      	beq.n	800422a <HAL_UART_IRQHandler+0x1ee>
 8004228:	e791      	b.n	800414e <HAL_UART_IRQHandler+0x112>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800422a:	682b      	ldr	r3, [r5, #0]
 800422c:	069b      	lsls	r3, r3, #26
 800422e:	d400      	bmi.n	8004232 <HAL_UART_IRQHandler+0x1f6>
 8004230:	e78d      	b.n	800414e <HAL_UART_IRQHandler+0x112>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004232:	2302      	movs	r3, #2
 8004234:	6663      	str	r3, [r4, #100]	@ 0x64
 8004236:	e7f1      	b.n	800421c <HAL_UART_IRQHandler+0x1e0>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004238:	0026      	movs	r6, r4
 800423a:	365a      	adds	r6, #90	@ 0x5a
 800423c:	8831      	ldrh	r1, [r6, #0]
      if ((huart->RxXferCount > 0U)
 800423e:	8836      	ldrh	r6, [r6, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004240:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8004242:	2e00      	cmp	r6, #0
 8004244:	d100      	bne.n	8004248 <HAL_UART_IRQHandler+0x20c>
 8004246:	e782      	b.n	800414e <HAL_UART_IRQHandler+0x112>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004248:	1a41      	subs	r1, r0, r1
 800424a:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800424c:	2900      	cmp	r1, #0
 800424e:	d100      	bne.n	8004252 <HAL_UART_IRQHandler+0x216>
 8004250:	e77d      	b.n	800414e <HAL_UART_IRQHandler+0x112>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004252:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004256:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800425a:	6826      	ldr	r6, [r4, #0]
 800425c:	4a2a      	ldr	r2, [pc, #168]	@ (8004308 <HAL_UART_IRQHandler+0x2cc>)
 800425e:	6830      	ldr	r0, [r6, #0]
 8004260:	4010      	ands	r0, r2
 8004262:	6030      	str	r0, [r6, #0]
 8004264:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004268:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800426c:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004270:	0020      	movs	r0, r4
 8004272:	c880      	ldmia	r0!, {r7}
 8004274:	68be      	ldr	r6, [r7, #8]
 8004276:	439e      	bics	r6, r3
 8004278:	60be      	str	r6, [r7, #8]
 800427a:	f38c 8810 	msr	PRIMASK, ip
        huart->RxState = HAL_UART_STATE_READY;
 800427e:	2620      	movs	r6, #32
 8004280:	67c6      	str	r6, [r0, #124]	@ 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004282:	6625      	str	r5, [r4, #96]	@ 0x60
        huart->RxISR = NULL;
 8004284:	66a5      	str	r5, [r4, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004286:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800428a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800428e:	6820      	ldr	r0, [r4, #0]
 8004290:	3232      	adds	r2, #50	@ 0x32
 8004292:	6803      	ldr	r3, [r0, #0]
 8004294:	32ff      	adds	r2, #255	@ 0xff
 8004296:	4393      	bics	r3, r2
 8004298:	6003      	str	r3, [r0, #0]
 800429a:	f385 8810 	msr	PRIMASK, r5
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800429e:	e7c8      	b.n	8004232 <HAL_UART_IRQHandler+0x1f6>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80042a0:	2380      	movs	r3, #128	@ 0x80
 80042a2:	035b      	lsls	r3, r3, #13
 80042a4:	4219      	tst	r1, r3
 80042a6:	d006      	beq.n	80042b6 <HAL_UART_IRQHandler+0x27a>
 80042a8:	026d      	lsls	r5, r5, #9
 80042aa:	d504      	bpl.n	80042b6 <HAL_UART_IRQHandler+0x27a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80042ac:	6203      	str	r3, [r0, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80042ae:	0020      	movs	r0, r4
 80042b0:	f000 fbbc 	bl	8004a2c <HAL_UARTEx_WakeupCallback>
    return;
 80042b4:	e74b      	b.n	800414e <HAL_UART_IRQHandler+0x112>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80042b6:	2380      	movs	r3, #128	@ 0x80
 80042b8:	4219      	tst	r1, r3
 80042ba:	d003      	beq.n	80042c4 <HAL_UART_IRQHandler+0x288>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80042bc:	421e      	tst	r6, r3
 80042be:	d001      	beq.n	80042c4 <HAL_UART_IRQHandler+0x288>
    if (huart->TxISR != NULL)
 80042c0:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80042c2:	e6cc      	b.n	800405e <HAL_UART_IRQHandler+0x22>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80042c4:	2240      	movs	r2, #64	@ 0x40
 80042c6:	4211      	tst	r1, r2
 80042c8:	d100      	bne.n	80042cc <HAL_UART_IRQHandler+0x290>
 80042ca:	e740      	b.n	800414e <HAL_UART_IRQHandler+0x112>
 80042cc:	4216      	tst	r6, r2
 80042ce:	d100      	bne.n	80042d2 <HAL_UART_IRQHandler+0x296>
 80042d0:	e73d      	b.n	800414e <HAL_UART_IRQHandler+0x112>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042d2:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042d6:	2301      	movs	r3, #1
 80042d8:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80042dc:	6821      	ldr	r1, [r4, #0]
 80042de:	680b      	ldr	r3, [r1, #0]
 80042e0:	4393      	bics	r3, r2
 80042e2:	600b      	str	r3, [r1, #0]
 80042e4:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80042e8:	2320      	movs	r3, #32
 80042ea:	67e3      	str	r3, [r4, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80042ec:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80042ee:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 80042f0:	66e3      	str	r3, [r4, #108]	@ 0x6c
  HAL_UART_TxCpltCallback(huart);
 80042f2:	f7fd ff41 	bl	8002178 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042f6:	e72a      	b.n	800414e <HAL_UART_IRQHandler+0x112>
 80042f8:	0000080f 	.word	0x0000080f
 80042fc:	04000120 	.word	0x04000120
 8004300:	08003e79 	.word	0x08003e79
 8004304:	fffffeff 	.word	0xfffffeff
 8004308:	fffffedf 	.word	0xfffffedf

0800430c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800430c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 800430e:	0003      	movs	r3, r0
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004310:	1d01      	adds	r1, r0, #4
 8004312:	6fcc      	ldr	r4, [r1, #124]	@ 0x7c
  uint16_t uhMask = huart->Mask;
 8004314:	335c      	adds	r3, #92	@ 0x5c
 8004316:	881a      	ldrh	r2, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004318:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800431a:	2c22      	cmp	r4, #34	@ 0x22
 800431c:	d15a      	bne.n	80043d4 <UART_RxISR_8BIT+0xc8>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800431e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004320:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8004322:	4013      	ands	r3, r2
    huart->pRxBuffPtr++;
    huart->RxXferCount--;
 8004324:	0002      	movs	r2, r0
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004326:	7023      	strb	r3, [r4, #0]
    huart->pRxBuffPtr++;
 8004328:	6d43      	ldr	r3, [r0, #84]	@ 0x54
    huart->RxXferCount--;
 800432a:	325a      	adds	r2, #90	@ 0x5a
    huart->pRxBuffPtr++;
 800432c:	3301      	adds	r3, #1
 800432e:	6543      	str	r3, [r0, #84]	@ 0x54
    huart->RxXferCount--;
 8004330:	8813      	ldrh	r3, [r2, #0]
 8004332:	3b01      	subs	r3, #1
 8004334:	b29b      	uxth	r3, r3
 8004336:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 8004338:	8813      	ldrh	r3, [r2, #0]
 800433a:	b29c      	uxth	r4, r3
 800433c:	2b00      	cmp	r3, #0
 800433e:	d145      	bne.n	80043cc <UART_RxISR_8BIT+0xc0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004340:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004344:	3301      	adds	r3, #1
 8004346:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800434a:	6805      	ldr	r5, [r0, #0]
 800434c:	4f24      	ldr	r7, [pc, #144]	@ (80043e0 <UART_RxISR_8BIT+0xd4>)
 800434e:	682a      	ldr	r2, [r5, #0]
 8004350:	403a      	ands	r2, r7
 8004352:	602a      	str	r2, [r5, #0]
 8004354:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004358:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800435c:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004360:	6805      	ldr	r5, [r0, #0]
 8004362:	68aa      	ldr	r2, [r5, #8]
 8004364:	439a      	bics	r2, r3
 8004366:	60aa      	str	r2, [r5, #8]
 8004368:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800436c:	2220      	movs	r2, #32
 800436e:	67ca      	str	r2, [r1, #124]	@ 0x7c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004370:	6802      	ldr	r2, [r0, #0]
 8004372:	491c      	ldr	r1, [pc, #112]	@ (80043e4 <UART_RxISR_8BIT+0xd8>)
      huart->RxISR = NULL;
 8004374:	6684      	str	r4, [r0, #104]	@ 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004376:	6644      	str	r4, [r0, #100]	@ 0x64
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004378:	428a      	cmp	r2, r1
 800437a:	d00d      	beq.n	8004398 <UART_RxISR_8BIT+0x8c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800437c:	6852      	ldr	r2, [r2, #4]
 800437e:	0212      	lsls	r2, r2, #8
 8004380:	d50a      	bpl.n	8004398 <UART_RxISR_8BIT+0x8c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004382:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004386:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800438a:	6802      	ldr	r2, [r0, #0]
 800438c:	4c16      	ldr	r4, [pc, #88]	@ (80043e8 <UART_RxISR_8BIT+0xdc>)
 800438e:	6813      	ldr	r3, [r2, #0]
 8004390:	4023      	ands	r3, r4
 8004392:	6013      	str	r3, [r2, #0]
 8004394:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004398:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800439a:	2b01      	cmp	r3, #1
 800439c:	d117      	bne.n	80043ce <UART_RxISR_8BIT+0xc2>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800439e:	2200      	movs	r2, #0
 80043a0:	6602      	str	r2, [r0, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043a2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043a6:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043aa:	6801      	ldr	r1, [r0, #0]
 80043ac:	330f      	adds	r3, #15
 80043ae:	680a      	ldr	r2, [r1, #0]
 80043b0:	439a      	bics	r2, r3
 80043b2:	600a      	str	r2, [r1, #0]
 80043b4:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80043b8:	6802      	ldr	r2, [r0, #0]
 80043ba:	69d1      	ldr	r1, [r2, #28]
 80043bc:	4219      	tst	r1, r3
 80043be:	d000      	beq.n	80043c2 <UART_RxISR_8BIT+0xb6>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80043c0:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043c2:	0003      	movs	r3, r0
 80043c4:	3358      	adds	r3, #88	@ 0x58
 80043c6:	8819      	ldrh	r1, [r3, #0]
 80043c8:	f7ff fe36 	bl	8004038 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80043cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 80043ce:	f7fd fedf 	bl	8002190 <HAL_UART_RxCpltCallback>
 80043d2:	e7fb      	b.n	80043cc <UART_RxISR_8BIT+0xc0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80043d4:	2208      	movs	r2, #8
 80043d6:	6999      	ldr	r1, [r3, #24]
 80043d8:	430a      	orrs	r2, r1
 80043da:	619a      	str	r2, [r3, #24]
}
 80043dc:	e7f6      	b.n	80043cc <UART_RxISR_8BIT+0xc0>
 80043de:	46c0      	nop			@ (mov r8, r8)
 80043e0:	fffffedf 	.word	0xfffffedf
 80043e4:	40004800 	.word	0x40004800
 80043e8:	fbffffff 	.word	0xfbffffff

080043ec <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80043ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80043ee:	0003      	movs	r3, r0
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80043f0:	1d02      	adds	r2, r0, #4
 80043f2:	6fd1      	ldr	r1, [r2, #124]	@ 0x7c
  uint16_t uhMask = huart->Mask;
 80043f4:	335c      	adds	r3, #92	@ 0x5c
 80043f6:	881c      	ldrh	r4, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80043f8:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80043fa:	2922      	cmp	r1, #34	@ 0x22
 80043fc:	d159      	bne.n	80044b2 <UART_RxISR_16BIT+0xc6>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80043fe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004400:	6d43      	ldr	r3, [r0, #84]	@ 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 8004402:	4021      	ands	r1, r4
 8004404:	8019      	strh	r1, [r3, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 8004406:	0001      	movs	r1, r0
    huart->pRxBuffPtr += 2U;
 8004408:	3302      	adds	r3, #2
 800440a:	6543      	str	r3, [r0, #84]	@ 0x54
    huart->RxXferCount--;
 800440c:	315a      	adds	r1, #90	@ 0x5a
 800440e:	880b      	ldrh	r3, [r1, #0]
 8004410:	3b01      	subs	r3, #1
 8004412:	b29b      	uxth	r3, r3
 8004414:	800b      	strh	r3, [r1, #0]

    if (huart->RxXferCount == 0U)
 8004416:	880b      	ldrh	r3, [r1, #0]
 8004418:	b29c      	uxth	r4, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d145      	bne.n	80044aa <UART_RxISR_16BIT+0xbe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800441e:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004422:	3301      	adds	r3, #1
 8004424:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004428:	6805      	ldr	r5, [r0, #0]
 800442a:	4f24      	ldr	r7, [pc, #144]	@ (80044bc <UART_RxISR_16BIT+0xd0>)
 800442c:	6829      	ldr	r1, [r5, #0]
 800442e:	4039      	ands	r1, r7
 8004430:	6029      	str	r1, [r5, #0]
 8004432:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004436:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800443a:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800443e:	6805      	ldr	r5, [r0, #0]
 8004440:	68a9      	ldr	r1, [r5, #8]
 8004442:	4399      	bics	r1, r3
 8004444:	60a9      	str	r1, [r5, #8]
 8004446:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800444a:	2120      	movs	r1, #32
 800444c:	67d1      	str	r1, [r2, #124]	@ 0x7c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800444e:	6802      	ldr	r2, [r0, #0]
 8004450:	491b      	ldr	r1, [pc, #108]	@ (80044c0 <UART_RxISR_16BIT+0xd4>)
      huart->RxISR = NULL;
 8004452:	6684      	str	r4, [r0, #104]	@ 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004454:	6644      	str	r4, [r0, #100]	@ 0x64
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004456:	428a      	cmp	r2, r1
 8004458:	d00d      	beq.n	8004476 <UART_RxISR_16BIT+0x8a>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800445a:	6852      	ldr	r2, [r2, #4]
 800445c:	0212      	lsls	r2, r2, #8
 800445e:	d50a      	bpl.n	8004476 <UART_RxISR_16BIT+0x8a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004460:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004464:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004468:	6802      	ldr	r2, [r0, #0]
 800446a:	4c16      	ldr	r4, [pc, #88]	@ (80044c4 <UART_RxISR_16BIT+0xd8>)
 800446c:	6813      	ldr	r3, [r2, #0]
 800446e:	4023      	ands	r3, r4
 8004470:	6013      	str	r3, [r2, #0]
 8004472:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004476:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8004478:	2b01      	cmp	r3, #1
 800447a:	d117      	bne.n	80044ac <UART_RxISR_16BIT+0xc0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800447c:	2200      	movs	r2, #0
 800447e:	6602      	str	r2, [r0, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004480:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004484:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004488:	6801      	ldr	r1, [r0, #0]
 800448a:	330f      	adds	r3, #15
 800448c:	680a      	ldr	r2, [r1, #0]
 800448e:	439a      	bics	r2, r3
 8004490:	600a      	str	r2, [r1, #0]
 8004492:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004496:	6802      	ldr	r2, [r0, #0]
 8004498:	69d1      	ldr	r1, [r2, #28]
 800449a:	4219      	tst	r1, r3
 800449c:	d000      	beq.n	80044a0 <UART_RxISR_16BIT+0xb4>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800449e:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044a0:	0003      	movs	r3, r0
 80044a2:	3358      	adds	r3, #88	@ 0x58
 80044a4:	8819      	ldrh	r1, [r3, #0]
 80044a6:	f7ff fdc7 	bl	8004038 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80044aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 80044ac:	f7fd fe70 	bl	8002190 <HAL_UART_RxCpltCallback>
 80044b0:	e7fb      	b.n	80044aa <UART_RxISR_16BIT+0xbe>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80044b2:	2208      	movs	r2, #8
 80044b4:	6999      	ldr	r1, [r3, #24]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	619a      	str	r2, [r3, #24]
}
 80044ba:	e7f6      	b.n	80044aa <UART_RxISR_16BIT+0xbe>
 80044bc:	fffffedf 	.word	0xfffffedf
 80044c0:	40004800 	.word	0x40004800
 80044c4:	fbffffff 	.word	0xfbffffff

080044c8 <UART_SetConfig>:
{
 80044c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ca:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044cc:	6925      	ldr	r5, [r4, #16]
 80044ce:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044d0:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044d2:	4329      	orrs	r1, r5
 80044d4:	6965      	ldr	r5, [r4, #20]
 80044d6:	69c3      	ldr	r3, [r0, #28]
 80044d8:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044da:	6810      	ldr	r0, [r2, #0]
 80044dc:	4d5c      	ldr	r5, [pc, #368]	@ (8004650 <UART_SetConfig+0x188>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044de:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80044e0:	4028      	ands	r0, r5
 80044e2:	4301      	orrs	r1, r0
 80044e4:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044e6:	6851      	ldr	r1, [r2, #4]
 80044e8:	485a      	ldr	r0, [pc, #360]	@ (8004654 <UART_SetConfig+0x18c>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80044ea:	4d5b      	ldr	r5, [pc, #364]	@ (8004658 <UART_SetConfig+0x190>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044ec:	4001      	ands	r1, r0
 80044ee:	68e0      	ldr	r0, [r4, #12]
 80044f0:	4301      	orrs	r1, r0
 80044f2:	6051      	str	r1, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044f4:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80044f6:	42aa      	cmp	r2, r5
 80044f8:	d001      	beq.n	80044fe <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 80044fa:	6a21      	ldr	r1, [r4, #32]
 80044fc:	4308      	orrs	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044fe:	6891      	ldr	r1, [r2, #8]
 8004500:	4e56      	ldr	r6, [pc, #344]	@ (800465c <UART_SetConfig+0x194>)
 8004502:	4031      	ands	r1, r6
 8004504:	4301      	orrs	r1, r0
 8004506:	6091      	str	r1, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004508:	4955      	ldr	r1, [pc, #340]	@ (8004660 <UART_SetConfig+0x198>)
 800450a:	428a      	cmp	r2, r1
 800450c:	d118      	bne.n	8004540 <UART_SetConfig+0x78>
 800450e:	200c      	movs	r0, #12
 8004510:	4954      	ldr	r1, [pc, #336]	@ (8004664 <UART_SetConfig+0x19c>)
 8004512:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8004514:	4002      	ands	r2, r0
 8004516:	2a08      	cmp	r2, #8
 8004518:	d100      	bne.n	800451c <UART_SetConfig+0x54>
 800451a:	e082      	b.n	8004622 <UART_SetConfig+0x15a>
 800451c:	d80b      	bhi.n	8004536 <UART_SetConfig+0x6e>
 800451e:	2180      	movs	r1, #128	@ 0x80
 8004520:	0209      	lsls	r1, r1, #8
 8004522:	2a00      	cmp	r2, #0
 8004524:	d000      	beq.n	8004528 <UART_SetConfig+0x60>
 8004526:	e072      	b.n	800460e <UART_SetConfig+0x146>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004528:	428b      	cmp	r3, r1
 800452a:	d04a      	beq.n	80045c2 <UART_SetConfig+0xfa>
        pclk = HAL_RCC_GetPCLK1Freq();
 800452c:	f7ff f920 	bl	8003770 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004530:	2800      	cmp	r0, #0
 8004532:	d017      	beq.n	8004564 <UART_SetConfig+0x9c>
 8004534:	e083      	b.n	800463e <UART_SetConfig+0x176>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004536:	2a0c      	cmp	r2, #12
 8004538:	d100      	bne.n	800453c <UART_SetConfig+0x74>
 800453a:	e06d      	b.n	8004618 <UART_SetConfig+0x150>
          pclk = (uint32_t) HSI_VALUE;
 800453c:	2001      	movs	r0, #1
 800453e:	e012      	b.n	8004566 <UART_SetConfig+0x9e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004540:	42aa      	cmp	r2, r5
 8004542:	d1fb      	bne.n	800453c <UART_SetConfig+0x74>
 8004544:	21c0      	movs	r1, #192	@ 0xc0
 8004546:	2080      	movs	r0, #128	@ 0x80
 8004548:	4a46      	ldr	r2, [pc, #280]	@ (8004664 <UART_SetConfig+0x19c>)
 800454a:	0109      	lsls	r1, r1, #4
 800454c:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800454e:	0100      	lsls	r0, r0, #4
 8004550:	400b      	ands	r3, r1
 8004552:	4283      	cmp	r3, r0
 8004554:	d010      	beq.n	8004578 <UART_SetConfig+0xb0>
 8004556:	d80a      	bhi.n	800456e <UART_SetConfig+0xa6>
 8004558:	2b00      	cmp	r3, #0
 800455a:	d12f      	bne.n	80045bc <UART_SetConfig+0xf4>
        pclk = HAL_RCC_GetPCLK1Freq();
 800455c:	f7ff f908 	bl	8003770 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004560:	2800      	cmp	r0, #0
 8004562:	d110      	bne.n	8004586 <UART_SetConfig+0xbe>
          pclk = (uint32_t) HSI_VALUE;
 8004564:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8004566:	2300      	movs	r3, #0
 8004568:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 800456a:	66e3      	str	r3, [r4, #108]	@ 0x6c
}
 800456c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800456e:	428b      	cmp	r3, r1
 8004570:	d1e4      	bne.n	800453c <UART_SetConfig+0x74>
 8004572:	2080      	movs	r0, #128	@ 0x80
 8004574:	0200      	lsls	r0, r0, #8
 8004576:	e006      	b.n	8004586 <UART_SetConfig+0xbe>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004578:	6810      	ldr	r0, [r2, #0]
          pclk = (uint32_t) HSI_VALUE;
 800457a:	4b3b      	ldr	r3, [pc, #236]	@ (8004668 <UART_SetConfig+0x1a0>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800457c:	06c0      	lsls	r0, r0, #27
          pclk = (uint32_t) HSI_VALUE;
 800457e:	17c0      	asrs	r0, r0, #31
 8004580:	4018      	ands	r0, r3
 8004582:	4b3a      	ldr	r3, [pc, #232]	@ (800466c <UART_SetConfig+0x1a4>)
 8004584:	18c0      	adds	r0, r0, r3
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004586:	2303      	movs	r3, #3
 8004588:	6862      	ldr	r2, [r4, #4]
 800458a:	4353      	muls	r3, r2
 800458c:	4283      	cmp	r3, r0
 800458e:	d8d5      	bhi.n	800453c <UART_SetConfig+0x74>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004590:	0313      	lsls	r3, r2, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004592:	4283      	cmp	r3, r0
 8004594:	d3d2      	bcc.n	800453c <UART_SetConfig+0x74>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004596:	2100      	movs	r1, #0
 8004598:	0e07      	lsrs	r7, r0, #24
 800459a:	0206      	lsls	r6, r0, #8
 800459c:	0850      	lsrs	r0, r2, #1
 800459e:	1836      	adds	r6, r6, r0
 80045a0:	414f      	adcs	r7, r1
 80045a2:	000b      	movs	r3, r1
 80045a4:	0030      	movs	r0, r6
 80045a6:	0039      	movs	r1, r7
 80045a8:	f7fb fe7e 	bl	80002a8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80045ac:	4b30      	ldr	r3, [pc, #192]	@ (8004670 <UART_SetConfig+0x1a8>)
 80045ae:	18c2      	adds	r2, r0, r3
 80045b0:	4b30      	ldr	r3, [pc, #192]	@ (8004674 <UART_SetConfig+0x1ac>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d8c2      	bhi.n	800453c <UART_SetConfig+0x74>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80045b6:	6823      	ldr	r3, [r4, #0]
 80045b8:	60d8      	str	r0, [r3, #12]
 80045ba:	e7d3      	b.n	8004564 <UART_SetConfig+0x9c>
        pclk = HAL_RCC_GetSysClockFreq();
 80045bc:	f7fe fd7a 	bl	80030b4 <HAL_RCC_GetSysClockFreq>
        break;
 80045c0:	e7ce      	b.n	8004560 <UART_SetConfig+0x98>
        pclk = HAL_RCC_GetPCLK1Freq();
 80045c2:	f7ff f8d5 	bl	8003770 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 80045c6:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 80045c8:	d0cc      	beq.n	8004564 <UART_SetConfig+0x9c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80045ca:	6861      	ldr	r1, [r4, #4]
 80045cc:	005b      	lsls	r3, r3, #1
 80045ce:	0848      	lsrs	r0, r1, #1
 80045d0:	1818      	adds	r0, r3, r0
 80045d2:	f7fb fda3 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045d6:	0002      	movs	r2, r0
 80045d8:	4b27      	ldr	r3, [pc, #156]	@ (8004678 <UART_SetConfig+0x1b0>)
 80045da:	3a10      	subs	r2, #16
 80045dc:	429a      	cmp	r2, r3
 80045de:	d8ad      	bhi.n	800453c <UART_SetConfig+0x74>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045e0:	230f      	movs	r3, #15
 80045e2:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045e4:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80045e6:	439a      	bics	r2, r3
 80045e8:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045ea:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80045ec:	6822      	ldr	r2, [r4, #0]
 80045ee:	4303      	orrs	r3, r0
 80045f0:	60d3      	str	r3, [r2, #12]
 80045f2:	e7b7      	b.n	8004564 <UART_SetConfig+0x9c>
        pclk = HAL_RCC_GetSysClockFreq();
 80045f4:	f7fe fd5e 	bl	80030b4 <HAL_RCC_GetSysClockFreq>
 80045f8:	e7e5      	b.n	80045c6 <UART_SetConfig+0xfe>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80045fa:	680b      	ldr	r3, [r1, #0]
 80045fc:	4013      	ands	r3, r2
          pclk = (uint32_t) HSI_VALUE;
 80045fe:	1e5a      	subs	r2, r3, #1
 8004600:	4193      	sbcs	r3, r2
 8004602:	4a19      	ldr	r2, [pc, #100]	@ (8004668 <UART_SetConfig+0x1a0>)
 8004604:	425b      	negs	r3, r3
 8004606:	4013      	ands	r3, r2
 8004608:	4a18      	ldr	r2, [pc, #96]	@ (800466c <UART_SetConfig+0x1a4>)
 800460a:	189b      	adds	r3, r3, r2
 800460c:	e7dd      	b.n	80045ca <UART_SetConfig+0x102>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800460e:	428b      	cmp	r3, r1
 8004610:	d0f0      	beq.n	80045f4 <UART_SetConfig+0x12c>
        pclk = HAL_RCC_GetSysClockFreq();
 8004612:	f7fe fd4f 	bl	80030b4 <HAL_RCC_GetSysClockFreq>
        break;
 8004616:	e78b      	b.n	8004530 <UART_SetConfig+0x68>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004618:	2080      	movs	r0, #128	@ 0x80
 800461a:	0200      	lsls	r0, r0, #8
 800461c:	4283      	cmp	r3, r0
 800461e:	d0d4      	beq.n	80045ca <UART_SetConfig+0x102>
 8004620:	e00d      	b.n	800463e <UART_SetConfig+0x176>
 8004622:	2080      	movs	r0, #128	@ 0x80
 8004624:	2210      	movs	r2, #16
 8004626:	0200      	lsls	r0, r0, #8
 8004628:	4283      	cmp	r3, r0
 800462a:	d0e6      	beq.n	80045fa <UART_SetConfig+0x132>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800462c:	6808      	ldr	r0, [r1, #0]
 800462e:	4010      	ands	r0, r2
          pclk = (uint32_t) HSI_VALUE;
 8004630:	1e43      	subs	r3, r0, #1
 8004632:	4198      	sbcs	r0, r3
 8004634:	4b0c      	ldr	r3, [pc, #48]	@ (8004668 <UART_SetConfig+0x1a0>)
 8004636:	4240      	negs	r0, r0
 8004638:	4018      	ands	r0, r3
 800463a:	4b0c      	ldr	r3, [pc, #48]	@ (800466c <UART_SetConfig+0x1a4>)
 800463c:	18c0      	adds	r0, r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800463e:	6861      	ldr	r1, [r4, #4]
 8004640:	084b      	lsrs	r3, r1, #1
 8004642:	1818      	adds	r0, r3, r0
 8004644:	f7fb fd6a 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004648:	0002      	movs	r2, r0
 800464a:	4b0b      	ldr	r3, [pc, #44]	@ (8004678 <UART_SetConfig+0x1b0>)
 800464c:	3a10      	subs	r2, #16
 800464e:	e7b0      	b.n	80045b2 <UART_SetConfig+0xea>
 8004650:	efff69f3 	.word	0xefff69f3
 8004654:	ffffcfff 	.word	0xffffcfff
 8004658:	40004800 	.word	0x40004800
 800465c:	fffff4ff 	.word	0xfffff4ff
 8004660:	40004400 	.word	0x40004400
 8004664:	40021000 	.word	0x40021000
 8004668:	ff48e500 	.word	0xff48e500
 800466c:	00f42400 	.word	0x00f42400
 8004670:	fffffd00 	.word	0xfffffd00
 8004674:	000ffcff 	.word	0x000ffcff
 8004678:	0000ffef 	.word	0x0000ffef

0800467c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800467c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 800467e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004680:	071a      	lsls	r2, r3, #28
 8004682:	d506      	bpl.n	8004692 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004684:	6801      	ldr	r1, [r0, #0]
 8004686:	4c28      	ldr	r4, [pc, #160]	@ (8004728 <UART_AdvFeatureConfig+0xac>)
 8004688:	684a      	ldr	r2, [r1, #4]
 800468a:	4022      	ands	r2, r4
 800468c:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800468e:	4322      	orrs	r2, r4
 8004690:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004692:	07da      	lsls	r2, r3, #31
 8004694:	d506      	bpl.n	80046a4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004696:	6801      	ldr	r1, [r0, #0]
 8004698:	4c24      	ldr	r4, [pc, #144]	@ (800472c <UART_AdvFeatureConfig+0xb0>)
 800469a:	684a      	ldr	r2, [r1, #4]
 800469c:	4022      	ands	r2, r4
 800469e:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 80046a0:	4322      	orrs	r2, r4
 80046a2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80046a4:	079a      	lsls	r2, r3, #30
 80046a6:	d506      	bpl.n	80046b6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80046a8:	6801      	ldr	r1, [r0, #0]
 80046aa:	4c21      	ldr	r4, [pc, #132]	@ (8004730 <UART_AdvFeatureConfig+0xb4>)
 80046ac:	684a      	ldr	r2, [r1, #4]
 80046ae:	4022      	ands	r2, r4
 80046b0:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80046b2:	4322      	orrs	r2, r4
 80046b4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046b6:	075a      	lsls	r2, r3, #29
 80046b8:	d506      	bpl.n	80046c8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80046ba:	6801      	ldr	r1, [r0, #0]
 80046bc:	4c1d      	ldr	r4, [pc, #116]	@ (8004734 <UART_AdvFeatureConfig+0xb8>)
 80046be:	684a      	ldr	r2, [r1, #4]
 80046c0:	4022      	ands	r2, r4
 80046c2:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80046c4:	4322      	orrs	r2, r4
 80046c6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80046c8:	06da      	lsls	r2, r3, #27
 80046ca:	d506      	bpl.n	80046da <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046cc:	6801      	ldr	r1, [r0, #0]
 80046ce:	4c1a      	ldr	r4, [pc, #104]	@ (8004738 <UART_AdvFeatureConfig+0xbc>)
 80046d0:	688a      	ldr	r2, [r1, #8]
 80046d2:	4022      	ands	r2, r4
 80046d4:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80046d6:	4322      	orrs	r2, r4
 80046d8:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80046da:	069a      	lsls	r2, r3, #26
 80046dc:	d506      	bpl.n	80046ec <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046de:	6801      	ldr	r1, [r0, #0]
 80046e0:	4c16      	ldr	r4, [pc, #88]	@ (800473c <UART_AdvFeatureConfig+0xc0>)
 80046e2:	688a      	ldr	r2, [r1, #8]
 80046e4:	4022      	ands	r2, r4
 80046e6:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80046e8:	4322      	orrs	r2, r4
 80046ea:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046ec:	065a      	lsls	r2, r3, #25
 80046ee:	d510      	bpl.n	8004712 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80046f0:	6801      	ldr	r1, [r0, #0]
 80046f2:	4d13      	ldr	r5, [pc, #76]	@ (8004740 <UART_AdvFeatureConfig+0xc4>)
 80046f4:	684a      	ldr	r2, [r1, #4]
 80046f6:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80046f8:	402a      	ands	r2, r5
 80046fa:	4322      	orrs	r2, r4
 80046fc:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80046fe:	2280      	movs	r2, #128	@ 0x80
 8004700:	0352      	lsls	r2, r2, #13
 8004702:	4294      	cmp	r4, r2
 8004704:	d105      	bne.n	8004712 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004706:	684a      	ldr	r2, [r1, #4]
 8004708:	4c0e      	ldr	r4, [pc, #56]	@ (8004744 <UART_AdvFeatureConfig+0xc8>)
 800470a:	4022      	ands	r2, r4
 800470c:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800470e:	4322      	orrs	r2, r4
 8004710:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004712:	061b      	lsls	r3, r3, #24
 8004714:	d506      	bpl.n	8004724 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004716:	6802      	ldr	r2, [r0, #0]
 8004718:	490b      	ldr	r1, [pc, #44]	@ (8004748 <UART_AdvFeatureConfig+0xcc>)
 800471a:	6853      	ldr	r3, [r2, #4]
 800471c:	400b      	ands	r3, r1
 800471e:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8004720:	430b      	orrs	r3, r1
 8004722:	6053      	str	r3, [r2, #4]
}
 8004724:	bd30      	pop	{r4, r5, pc}
 8004726:	46c0      	nop			@ (mov r8, r8)
 8004728:	ffff7fff 	.word	0xffff7fff
 800472c:	fffdffff 	.word	0xfffdffff
 8004730:	fffeffff 	.word	0xfffeffff
 8004734:	fffbffff 	.word	0xfffbffff
 8004738:	ffffefff 	.word	0xffffefff
 800473c:	ffffdfff 	.word	0xffffdfff
 8004740:	ffefffff 	.word	0xffefffff
 8004744:	ff9fffff 	.word	0xff9fffff
 8004748:	fff7ffff 	.word	0xfff7ffff

0800474c <UART_WaitOnFlagUntilTimeout>:
{
 800474c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800474e:	0004      	movs	r4, r0
 8004750:	000d      	movs	r5, r1
 8004752:	0017      	movs	r7, r2
 8004754:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004756:	6822      	ldr	r2, [r4, #0]
 8004758:	69d3      	ldr	r3, [r2, #28]
 800475a:	402b      	ands	r3, r5
 800475c:	1b5b      	subs	r3, r3, r5
 800475e:	4259      	negs	r1, r3
 8004760:	414b      	adcs	r3, r1
 8004762:	42bb      	cmp	r3, r7
 8004764:	d001      	beq.n	800476a <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8004766:	2000      	movs	r0, #0
 8004768:	e025      	b.n	80047b6 <UART_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 800476a:	9b08      	ldr	r3, [sp, #32]
 800476c:	3301      	adds	r3, #1
 800476e:	d0f3      	beq.n	8004758 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004770:	f7fd ff4e 	bl	8002610 <HAL_GetTick>
 8004774:	9b00      	ldr	r3, [sp, #0]
 8004776:	1ac0      	subs	r0, r0, r3
 8004778:	9b08      	ldr	r3, [sp, #32]
 800477a:	4298      	cmp	r0, r3
 800477c:	d82c      	bhi.n	80047d8 <UART_WaitOnFlagUntilTimeout+0x8c>
 800477e:	2b00      	cmp	r3, #0
 8004780:	d02a      	beq.n	80047d8 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004782:	6823      	ldr	r3, [r4, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	0752      	lsls	r2, r2, #29
 8004788:	d5e5      	bpl.n	8004756 <UART_WaitOnFlagUntilTimeout+0xa>
 800478a:	002a      	movs	r2, r5
 800478c:	2140      	movs	r1, #64	@ 0x40
 800478e:	3a40      	subs	r2, #64	@ 0x40
 8004790:	438a      	bics	r2, r1
 8004792:	d0e0      	beq.n	8004756 <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004794:	69da      	ldr	r2, [r3, #28]
 8004796:	2608      	movs	r6, #8
 8004798:	0011      	movs	r1, r2
 800479a:	4031      	ands	r1, r6
 800479c:	9101      	str	r1, [sp, #4]
 800479e:	4232      	tst	r2, r6
 80047a0:	d00a      	beq.n	80047b8 <UART_WaitOnFlagUntilTimeout+0x6c>
          UART_EndRxTransfer(huart);
 80047a2:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047a4:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 80047a6:	f7ff fa93 	bl	8003cd0 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047aa:	19a3      	adds	r3, r4, r6
 80047ac:	67de      	str	r6, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 80047ae:	2300      	movs	r3, #0
          return HAL_ERROR;
 80047b0:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 80047b2:	3478      	adds	r4, #120	@ 0x78
 80047b4:	7023      	strb	r3, [r4, #0]
}
 80047b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80047b8:	2280      	movs	r2, #128	@ 0x80
 80047ba:	69d9      	ldr	r1, [r3, #28]
 80047bc:	0112      	lsls	r2, r2, #4
 80047be:	4211      	tst	r1, r2
 80047c0:	d0c9      	beq.n	8004756 <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047c2:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80047c4:	0020      	movs	r0, r4
 80047c6:	f7ff fa83 	bl	8003cd0 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047ca:	0023      	movs	r3, r4
 80047cc:	2220      	movs	r2, #32
 80047ce:	3308      	adds	r3, #8
 80047d0:	67da      	str	r2, [r3, #124]	@ 0x7c
          __HAL_UNLOCK(huart);
 80047d2:	9b01      	ldr	r3, [sp, #4]
 80047d4:	3478      	adds	r4, #120	@ 0x78
 80047d6:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 80047d8:	2003      	movs	r0, #3
 80047da:	e7ec      	b.n	80047b6 <UART_WaitOnFlagUntilTimeout+0x6a>

080047dc <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047dc:	0003      	movs	r3, r0
{
 80047de:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e0:	2500      	movs	r5, #0
{
 80047e2:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e4:	3308      	adds	r3, #8
 80047e6:	67dd      	str	r5, [r3, #124]	@ 0x7c
  tickstart = HAL_GetTick();
 80047e8:	f7fd ff12 	bl	8002610 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80047ec:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80047ee:	0006      	movs	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	071b      	lsls	r3, r3, #28
 80047f4:	d51d      	bpl.n	8004832 <UART_CheckIdleState+0x56>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047f6:	2180      	movs	r1, #128	@ 0x80
 80047f8:	4b26      	ldr	r3, [pc, #152]	@ (8004894 <UART_CheckIdleState+0xb8>)
 80047fa:	002a      	movs	r2, r5
 80047fc:	9300      	str	r3, [sp, #0]
 80047fe:	0389      	lsls	r1, r1, #14
 8004800:	0003      	movs	r3, r0
 8004802:	0020      	movs	r0, r4
 8004804:	f7ff ffa2 	bl	800474c <UART_WaitOnFlagUntilTimeout>
 8004808:	42a8      	cmp	r0, r5
 800480a:	d012      	beq.n	8004832 <UART_CheckIdleState+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800480c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004810:	2301      	movs	r3, #1
 8004812:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004816:	2080      	movs	r0, #128	@ 0x80
 8004818:	6822      	ldr	r2, [r4, #0]
 800481a:	6813      	ldr	r3, [r2, #0]
 800481c:	4383      	bics	r3, r0
 800481e:	6013      	str	r3, [r2, #0]
 8004820:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8004824:	2320      	movs	r3, #32
 8004826:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8004828:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800482a:	2300      	movs	r3, #0
 800482c:	3478      	adds	r4, #120	@ 0x78
 800482e:	7023      	strb	r3, [r4, #0]
}
 8004830:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004832:	0025      	movs	r5, r4
 8004834:	cd08      	ldmia	r5!, {r3}
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	075b      	lsls	r3, r3, #29
 800483a:	d523      	bpl.n	8004884 <UART_CheckIdleState+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800483c:	2180      	movs	r1, #128	@ 0x80
 800483e:	4b15      	ldr	r3, [pc, #84]	@ (8004894 <UART_CheckIdleState+0xb8>)
 8004840:	2200      	movs	r2, #0
 8004842:	9300      	str	r3, [sp, #0]
 8004844:	0020      	movs	r0, r4
 8004846:	0033      	movs	r3, r6
 8004848:	03c9      	lsls	r1, r1, #15
 800484a:	f7ff ff7f 	bl	800474c <UART_WaitOnFlagUntilTimeout>
 800484e:	2800      	cmp	r0, #0
 8004850:	d018      	beq.n	8004884 <UART_CheckIdleState+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004852:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004856:	2201      	movs	r2, #1
 8004858:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800485c:	6821      	ldr	r1, [r4, #0]
 800485e:	4e0e      	ldr	r6, [pc, #56]	@ (8004898 <UART_CheckIdleState+0xbc>)
 8004860:	680b      	ldr	r3, [r1, #0]
 8004862:	4033      	ands	r3, r6
 8004864:	600b      	str	r3, [r1, #0]
 8004866:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800486a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800486e:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004872:	6821      	ldr	r1, [r4, #0]
 8004874:	688b      	ldr	r3, [r1, #8]
 8004876:	4393      	bics	r3, r2
 8004878:	608b      	str	r3, [r1, #8]
 800487a:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 800487e:	2320      	movs	r3, #32
 8004880:	67eb      	str	r3, [r5, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8004882:	e7d1      	b.n	8004828 <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 8004884:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004886:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8004888:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800488a:	67eb      	str	r3, [r5, #124]	@ 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800488c:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800488e:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 8004890:	e7cb      	b.n	800482a <UART_CheckIdleState+0x4e>
 8004892:	46c0      	nop			@ (mov r8, r8)
 8004894:	01ffffff 	.word	0x01ffffff
 8004898:	fffffedf 	.word	0xfffffedf

0800489c <HAL_UART_Init>:
{
 800489c:	b510      	push	{r4, lr}
 800489e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80048a0:	d101      	bne.n	80048a6 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80048a2:	2001      	movs	r0, #1
}
 80048a4:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 80048a6:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d104      	bne.n	80048b6 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 80048ac:	0002      	movs	r2, r0
 80048ae:	3278      	adds	r2, #120	@ 0x78
 80048b0:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80048b2:	f7fd fdc9 	bl	8002448 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80048b6:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 80048b8:	2101      	movs	r1, #1
 80048ba:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80048bc:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 80048be:	6813      	ldr	r3, [r2, #0]
 80048c0:	438b      	bics	r3, r1
 80048c2:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048c4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d002      	beq.n	80048d0 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 80048ca:	0020      	movs	r0, r4
 80048cc:	f7ff fed6 	bl	800467c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048d0:	0020      	movs	r0, r4
 80048d2:	f7ff fdf9 	bl	80044c8 <UART_SetConfig>
 80048d6:	2801      	cmp	r0, #1
 80048d8:	d0e3      	beq.n	80048a2 <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048da:	6823      	ldr	r3, [r4, #0]
 80048dc:	4907      	ldr	r1, [pc, #28]	@ (80048fc <HAL_UART_Init+0x60>)
 80048de:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80048e0:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048e2:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048e4:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048e8:	689a      	ldr	r2, [r3, #8]
 80048ea:	438a      	bics	r2, r1
 80048ec:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80048ee:	2201      	movs	r2, #1
 80048f0:	6819      	ldr	r1, [r3, #0]
 80048f2:	430a      	orrs	r2, r1
 80048f4:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80048f6:	f7ff ff71 	bl	80047dc <UART_CheckIdleState>
 80048fa:	e7d3      	b.n	80048a4 <HAL_UART_Init+0x8>
 80048fc:	ffffb7ff 	.word	0xffffb7ff

08004900 <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 8004900:	0003      	movs	r3, r0
 8004902:	3358      	adds	r3, #88	@ 0x58
{
 8004904:	b510      	push	{r4, lr}
  huart->pRxBuffPtr  = pData;
 8004906:	6541      	str	r1, [r0, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004908:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 800490a:	805a      	strh	r2, [r3, #2]
  UART_MASK_COMPUTATION(huart);
 800490c:	2180      	movs	r1, #128	@ 0x80
  huart->RxISR       = NULL;
 800490e:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 8004910:	6882      	ldr	r2, [r0, #8]
  huart->RxISR       = NULL;
 8004912:	6683      	str	r3, [r0, #104]	@ 0x68
  UART_MASK_COMPUTATION(huart);
 8004914:	0149      	lsls	r1, r1, #5
 8004916:	428a      	cmp	r2, r1
 8004918:	d136      	bne.n	8004988 <UART_Start_Receive_IT+0x88>
 800491a:	6903      	ldr	r3, [r0, #16]
 800491c:	425a      	negs	r2, r3
 800491e:	4153      	adcs	r3, r2
 8004920:	021b      	lsls	r3, r3, #8
 8004922:	33ff      	adds	r3, #255	@ 0xff
 8004924:	0002      	movs	r2, r0
 8004926:	325c      	adds	r2, #92	@ 0x5c
 8004928:	8013      	strh	r3, [r2, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800492a:	0003      	movs	r3, r0
 800492c:	2200      	movs	r2, #0
 800492e:	3308      	adds	r3, #8
 8004930:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004932:	1d03      	adds	r3, r0, #4
 8004934:	3222      	adds	r2, #34	@ 0x22
 8004936:	67da      	str	r2, [r3, #124]	@ 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004938:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800493c:	2301      	movs	r3, #1
 800493e:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004942:	6802      	ldr	r2, [r0, #0]
 8004944:	6894      	ldr	r4, [r2, #8]
 8004946:	4323      	orrs	r3, r4
 8004948:	6093      	str	r3, [r2, #8]
 800494a:	f381 8810 	msr	PRIMASK, r1
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800494e:	2180      	movs	r1, #128	@ 0x80
 8004950:	6884      	ldr	r4, [r0, #8]
 8004952:	6902      	ldr	r2, [r0, #16]
    huart->RxISR = UART_RxISR_8BIT;
 8004954:	4b19      	ldr	r3, [pc, #100]	@ (80049bc <UART_Start_Receive_IT+0xbc>)
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004956:	0149      	lsls	r1, r1, #5
 8004958:	428c      	cmp	r4, r1
 800495a:	d103      	bne.n	8004964 <UART_Start_Receive_IT+0x64>
    huart->RxISR = UART_RxISR_16BIT;
 800495c:	4b18      	ldr	r3, [pc, #96]	@ (80049c0 <UART_Start_Receive_IT+0xc0>)
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800495e:	2a00      	cmp	r2, #0
 8004960:	d000      	beq.n	8004964 <UART_Start_Receive_IT+0x64>
    huart->RxISR = UART_RxISR_8BIT;
 8004962:	4b16      	ldr	r3, [pc, #88]	@ (80049bc <UART_Start_Receive_IT+0xbc>)
 8004964:	6683      	str	r3, [r0, #104]	@ 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004966:	2301      	movs	r3, #1
 8004968:	2a00      	cmp	r2, #0
 800496a:	d01f      	beq.n	80049ac <UART_Start_Receive_IT+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800496c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004970:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004974:	6802      	ldr	r2, [r0, #0]
 8004976:	3320      	adds	r3, #32
 8004978:	6810      	ldr	r0, [r2, #0]
 800497a:	33ff      	adds	r3, #255	@ 0xff
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800497c:	4303      	orrs	r3, r0
 800497e:	6013      	str	r3, [r2, #0]
 8004980:	f381 8810 	msr	PRIMASK, r1
}
 8004984:	2000      	movs	r0, #0
 8004986:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 8004988:	2a00      	cmp	r2, #0
 800498a:	d105      	bne.n	8004998 <UART_Start_Receive_IT+0x98>
 800498c:	6902      	ldr	r2, [r0, #16]
 800498e:	23ff      	movs	r3, #255	@ 0xff
 8004990:	2a00      	cmp	r2, #0
 8004992:	d0c7      	beq.n	8004924 <UART_Start_Receive_IT+0x24>
 8004994:	3b80      	subs	r3, #128	@ 0x80
 8004996:	e7c5      	b.n	8004924 <UART_Start_Receive_IT+0x24>
 8004998:	2180      	movs	r1, #128	@ 0x80
 800499a:	0549      	lsls	r1, r1, #21
 800499c:	428a      	cmp	r2, r1
 800499e:	d1c1      	bne.n	8004924 <UART_Start_Receive_IT+0x24>
 80049a0:	6902      	ldr	r2, [r0, #16]
 80049a2:	237f      	movs	r3, #127	@ 0x7f
 80049a4:	2a00      	cmp	r2, #0
 80049a6:	d0bd      	beq.n	8004924 <UART_Start_Receive_IT+0x24>
 80049a8:	3b40      	subs	r3, #64	@ 0x40
 80049aa:	e7bb      	b.n	8004924 <UART_Start_Receive_IT+0x24>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049ac:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049b0:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80049b4:	6802      	ldr	r2, [r0, #0]
 80049b6:	2320      	movs	r3, #32
 80049b8:	6810      	ldr	r0, [r2, #0]
 80049ba:	e7df      	b.n	800497c <UART_Start_Receive_IT+0x7c>
 80049bc:	0800430d 	.word	0x0800430d
 80049c0:	080043ed 	.word	0x080043ed

080049c4 <HAL_UART_Receive_IT>:
{
 80049c4:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 80049c6:	3004      	adds	r0, #4
{
 80049c8:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80049ca:	6fc4      	ldr	r4, [r0, #124]	@ 0x7c
    return HAL_BUSY;
 80049cc:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 80049ce:	2c20      	cmp	r4, #32
 80049d0:	d128      	bne.n	8004a24 <HAL_UART_Receive_IT+0x60>
      return HAL_ERROR;
 80049d2:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80049d4:	2900      	cmp	r1, #0
 80049d6:	d025      	beq.n	8004a24 <HAL_UART_Receive_IT+0x60>
 80049d8:	2a00      	cmp	r2, #0
 80049da:	d023      	beq.n	8004a24 <HAL_UART_Receive_IT+0x60>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049dc:	2080      	movs	r0, #128	@ 0x80
 80049de:	689c      	ldr	r4, [r3, #8]
 80049e0:	0140      	lsls	r0, r0, #5
 80049e2:	4284      	cmp	r4, r0
 80049e4:	d105      	bne.n	80049f2 <HAL_UART_Receive_IT+0x2e>
 80049e6:	6918      	ldr	r0, [r3, #16]
 80049e8:	2800      	cmp	r0, #0
 80049ea:	d102      	bne.n	80049f2 <HAL_UART_Receive_IT+0x2e>
      return HAL_ERROR;
 80049ec:	3001      	adds	r0, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 80049ee:	4201      	tst	r1, r0
 80049f0:	d118      	bne.n	8004a24 <HAL_UART_Receive_IT+0x60>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049f2:	2000      	movs	r0, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80049f4:	4c0c      	ldr	r4, [pc, #48]	@ (8004a28 <HAL_UART_Receive_IT+0x64>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049f6:	6618      	str	r0, [r3, #96]	@ 0x60
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80049f8:	6818      	ldr	r0, [r3, #0]
 80049fa:	42a0      	cmp	r0, r4
 80049fc:	d00f      	beq.n	8004a1e <HAL_UART_Receive_IT+0x5a>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80049fe:	6840      	ldr	r0, [r0, #4]
 8004a00:	0200      	lsls	r0, r0, #8
 8004a02:	d50c      	bpl.n	8004a1e <HAL_UART_Receive_IT+0x5a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a04:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a08:	2001      	movs	r0, #1
 8004a0a:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a0e:	2080      	movs	r0, #128	@ 0x80
 8004a10:	681c      	ldr	r4, [r3, #0]
 8004a12:	04c0      	lsls	r0, r0, #19
 8004a14:	6826      	ldr	r6, [r4, #0]
 8004a16:	4330      	orrs	r0, r6
 8004a18:	6020      	str	r0, [r4, #0]
 8004a1a:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8004a1e:	0018      	movs	r0, r3
 8004a20:	f7ff ff6e 	bl	8004900 <UART_Start_Receive_IT>
}
 8004a24:	bd70      	pop	{r4, r5, r6, pc}
 8004a26:	46c0      	nop			@ (mov r8, r8)
 8004a28:	40004800 	.word	0x40004800

08004a2c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004a2c:	4770      	bx	lr

08004a2e <memset>:
 8004a2e:	0003      	movs	r3, r0
 8004a30:	1882      	adds	r2, r0, r2
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d100      	bne.n	8004a38 <memset+0xa>
 8004a36:	4770      	bx	lr
 8004a38:	7019      	strb	r1, [r3, #0]
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	e7f9      	b.n	8004a32 <memset+0x4>
	...

08004a40 <__libc_init_array>:
 8004a40:	b570      	push	{r4, r5, r6, lr}
 8004a42:	2600      	movs	r6, #0
 8004a44:	4c0c      	ldr	r4, [pc, #48]	@ (8004a78 <__libc_init_array+0x38>)
 8004a46:	4d0d      	ldr	r5, [pc, #52]	@ (8004a7c <__libc_init_array+0x3c>)
 8004a48:	1b64      	subs	r4, r4, r5
 8004a4a:	10a4      	asrs	r4, r4, #2
 8004a4c:	42a6      	cmp	r6, r4
 8004a4e:	d109      	bne.n	8004a64 <__libc_init_array+0x24>
 8004a50:	2600      	movs	r6, #0
 8004a52:	f000 f819 	bl	8004a88 <_init>
 8004a56:	4c0a      	ldr	r4, [pc, #40]	@ (8004a80 <__libc_init_array+0x40>)
 8004a58:	4d0a      	ldr	r5, [pc, #40]	@ (8004a84 <__libc_init_array+0x44>)
 8004a5a:	1b64      	subs	r4, r4, r5
 8004a5c:	10a4      	asrs	r4, r4, #2
 8004a5e:	42a6      	cmp	r6, r4
 8004a60:	d105      	bne.n	8004a6e <__libc_init_array+0x2e>
 8004a62:	bd70      	pop	{r4, r5, r6, pc}
 8004a64:	00b3      	lsls	r3, r6, #2
 8004a66:	58eb      	ldr	r3, [r5, r3]
 8004a68:	4798      	blx	r3
 8004a6a:	3601      	adds	r6, #1
 8004a6c:	e7ee      	b.n	8004a4c <__libc_init_array+0xc>
 8004a6e:	00b3      	lsls	r3, r6, #2
 8004a70:	58eb      	ldr	r3, [r5, r3]
 8004a72:	4798      	blx	r3
 8004a74:	3601      	adds	r6, #1
 8004a76:	e7f2      	b.n	8004a5e <__libc_init_array+0x1e>
 8004a78:	08004b48 	.word	0x08004b48
 8004a7c:	08004b48 	.word	0x08004b48
 8004a80:	08004b4c 	.word	0x08004b4c
 8004a84:	08004b48 	.word	0x08004b48

08004a88 <_init>:
 8004a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a8a:	46c0      	nop			@ (mov r8, r8)
 8004a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a8e:	bc08      	pop	{r3}
 8004a90:	469e      	mov	lr, r3
 8004a92:	4770      	bx	lr

08004a94 <_fini>:
 8004a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a96:	46c0      	nop			@ (mov r8, r8)
 8004a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a9a:	bc08      	pop	{r3}
 8004a9c:	469e      	mov	lr, r3
 8004a9e:	4770      	bx	lr
