Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun 10 10:30:22 2024
| Host         : vitis-VBox running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           13 |
| Yes          | No                    | No                     |            3379 |         1080 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             181 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                         Enable Signal                                                                         |                                                                                                                     Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/ce_r                                                                                                 | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[53]_i_1__1_n_0 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/ce_r                                                                                                 | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[53]_i_1__1_n_0 |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/ce0_out                                                                                                | bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/ap_enable_reg_pp0_iter1_reg_rep__1                                                                                                                                                               |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/ce0_out                                                                                                | bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/ap_CS_fsm_reg[20]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/ce_r                                                                                                 | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_1                   |                4 |              7 |         1.75 |
|  ap_clk      | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/ce_r                                                                                                 | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_1                   |                5 |              7 |         1.40 |
|  ap_clk      | bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg_0 | bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                                                                                       |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/j_1_reg_3100                                                                                                                               |                                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  ap_clk      | bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/j_reg_930                                                                                                 | bd_0_i/hls_inst/U0/j_reg_93                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/B_V_data_1_payload_A[31]_i_1_n_0                                                                       |                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/B_V_data_1_load_B                                                                                      |                                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/U0/fptrunc_64ns_32_2_no_dsp_1_U1/ce_r                                                                                                         |                                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/ap_CS_fsm_reg[7][0]                                                                                    |                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_out_iir_data_V_U/B_V_data_1_load_B                                                                                           |                                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_out_iir_data_V_U/B_V_data_1_payload_A[31]_i_1__0_n_0                                                                         |                                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  ap_clk      | bd_0_i/hls_inst/U0/fpext_32ns_64_2_no_dsp_1_U2/ce_r                                                                                                           |                                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  ap_clk      |                                                                                                                                                               |                                                                                                                                                                                                                                                         |               20 |             43 |         2.15 |
|  ap_clk      |                                                                                                                                                               | bd_0_i/hls_inst/U0/regslice_both_out_iir_data_V_U/reset                                                                                                                                                                                                 |               13 |             44 |         3.38 |
|  ap_clk      | bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ce_r                                                                                                      | bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/butterworth_double_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_1                                                            |                8 |             46 |         5.75 |
|  ap_clk      | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/ce_r                                                                                                 | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/ce_r_reg                                                          |                7 |             46 |         6.57 |
|  ap_clk      | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/ce_r                                                                                                 | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/butterworth_double_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/ce_r_reg                                                          |                7 |             46 |         6.57 |
|  ap_clk      | bd_0_i/hls_inst/U0/mul2_reg_3260                                                                                                                              |                                                                                                                                                                                                                                                         |               12 |             64 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/U0/sub2_reg_3150                                                                                                                              |                                                                                                                                                                                                                                                         |               19 |             64 |         3.37 |
|  ap_clk      | bd_0_i/hls_inst/U0/mul4_reg_3000                                                                                                                              |                                                                                                                                                                                                                                                         |               13 |             64 |         4.92 |
|  ap_clk      | bd_0_i/hls_inst/U0/mul5_reg_3050                                                                                                                              |                                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/U0/mul_reg_2900                                                                                                                               |                                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/reg_1710                                                                                                                                   |                                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  ap_clk      | bd_0_i/hls_inst/U0/reg_1760                                                                                                                                   |                                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/reg_1820                                                                                                                                   |                                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  ap_clk      | bd_0_i/hls_inst/U0/reg_1880                                                                                                                                   |                                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/U0/sub1078_reg_116[63]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                         |               54 |             64 |         1.19 |
|  ap_clk      | bd_0_i/hls_inst/U0/sub107_reg_126[63]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                         |               44 |             64 |         1.45 |
|  ap_clk      | bd_0_i/hls_inst/U0/sub1_reg_3360                                                                                                                              |                                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/U0/sub245_reg_105[63]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                         |               26 |             64 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/U0/sub24_reg_83[63]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                         |               38 |             64 |         1.68 |
|  ap_clk      | bd_0_i/hls_inst/U0/mul1_reg_2950                                                                                                                              |                                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U3/E[0]                                                                                                 |                                                                                                                                                                                                                                                         |               12 |             64 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/U0/conv_reg_2850                                                                                                                              |                                                                                                                                                                                                                                                         |               13 |             64 |         4.92 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage8                                                                                                                       |                                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage17                                                                                                                      |                                                                                                                                                                                                                                                         |               33 |             64 |         1.94 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage10                                                                                                                      |                                                                                                                                                                                                                                                         |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_out_iir_data_V_U/icmp_ln21_reg_276_pp0_iter3_reg_reg[0][0]                                                                   |                                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/E[0]                                                                                                   |                                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  ap_clk      | bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage0                                                                                                                       |                                                                                                                                                                                                                                                         |               28 |             71 |         2.54 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_in_amplitude_data_V_U/ce0_out                                                                                                |                                                                                                                                                                                                                                                         |               71 |             90 |         1.27 |
|  ap_clk      | bd_0_i/hls_inst/U0/dmul_64ns_64ns_64_7_max_dsp_1_U5/ce_r                                                                                                      |                                                                                                                                                                                                                                                         |               43 |            174 |         4.05 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_out_iir_data_V_U/E[0]                                                                                                        |                                                                                                                                                                                                                                                         |               77 |            256 |         3.32 |
|  ap_clk      | bd_0_i/hls_inst/U0/regslice_both_out_iir_data_V_U/ap_CS_fsm_reg[17][0]                                                                                        |                                                                                                                                                                                                                                                         |               92 |            258 |         2.80 |
|  ap_clk      | bd_0_i/hls_inst/U0/dadddsub_64ns_64ns_64_7_full_dsp_1_U4/ce_r                                                                                                 |                                                                                                                                                                                                                                                         |              267 |            926 |         3.47 |
+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


