
FW_IMU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b18  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  08008cb8  08008cb8  00018cb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800908c  0800908c  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800908c  0800908c  0001908c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009094  08009094  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009094  08009094  00019094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009098  08009098  00019098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800909c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000069c  200001d4  08009270  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000870  08009270  00020870  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bdc6  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002985  00000000  00000000  0003c00d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a58  00000000  00000000  0003e998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000147d  00000000  00000000  000403f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018e6d  00000000  00000000  0004186d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001908e  00000000  00000000  0005a6da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009987b  00000000  00000000  00073768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000083b0  00000000  00000000  0010cfe4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  00115394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008ca0 	.word	0x08008ca0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08008ca0 	.word	0x08008ca0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b08a      	sub	sp, #40	; 0x28
 8000f58:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5a:	f107 0314 	add.w	r3, r7, #20
 8000f5e:	2200      	movs	r2, #0
 8000f60:	601a      	str	r2, [r3, #0]
 8000f62:	605a      	str	r2, [r3, #4]
 8000f64:	609a      	str	r2, [r3, #8]
 8000f66:	60da      	str	r2, [r3, #12]
 8000f68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	613b      	str	r3, [r7, #16]
 8000f6e:	4b2d      	ldr	r3, [pc, #180]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	4a2c      	ldr	r2, [pc, #176]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000f74:	f043 0304 	orr.w	r3, r3, #4
 8000f78:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7a:	4b2a      	ldr	r3, [pc, #168]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	f003 0304 	and.w	r3, r3, #4
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
 8000f8a:	4b26      	ldr	r3, [pc, #152]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	4a25      	ldr	r2, [pc, #148]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000f90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f94:	6313      	str	r3, [r2, #48]	; 0x30
 8000f96:	4b23      	ldr	r3, [pc, #140]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60bb      	str	r3, [r7, #8]
 8000fa6:	4b1f      	ldr	r3, [pc, #124]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	4a1e      	ldr	r2, [pc, #120]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000fac:	f043 0301 	orr.w	r3, r3, #1
 8000fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb2:	4b1c      	ldr	r3, [pc, #112]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	4b18      	ldr	r3, [pc, #96]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc6:	4a17      	ldr	r2, [pc, #92]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000fc8:	f043 0302 	orr.w	r3, r3, #2
 8000fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000fce:	4b15      	ldr	r3, [pc, #84]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	f003 0302 	and.w	r3, r3, #2
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	2120      	movs	r1, #32
 8000fde:	4812      	ldr	r0, [pc, #72]	; (8001028 <MX_GPIO_Init+0xd4>)
 8000fe0:	f000 ff0a 	bl	8001df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fe4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fe8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fea:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000fee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	480c      	ldr	r0, [pc, #48]	; (800102c <MX_GPIO_Init+0xd8>)
 8000ffc:	f000 fd78 	bl	8001af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001000:	2320      	movs	r3, #32
 8001002:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001004:	2301      	movs	r3, #1
 8001006:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	2300      	movs	r3, #0
 800100a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100c:	2300      	movs	r3, #0
 800100e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	4804      	ldr	r0, [pc, #16]	; (8001028 <MX_GPIO_Init+0xd4>)
 8001018:	f000 fd6a 	bl	8001af0 <HAL_GPIO_Init>

}
 800101c:	bf00      	nop
 800101e:	3728      	adds	r7, #40	; 0x28
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40023800 	.word	0x40023800
 8001028:	40020000 	.word	0x40020000
 800102c:	40020800 	.word	0x40020800

08001030 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001034:	4b12      	ldr	r3, [pc, #72]	; (8001080 <MX_I2C1_Init+0x50>)
 8001036:	4a13      	ldr	r2, [pc, #76]	; (8001084 <MX_I2C1_Init+0x54>)
 8001038:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800103a:	4b11      	ldr	r3, [pc, #68]	; (8001080 <MX_I2C1_Init+0x50>)
 800103c:	4a12      	ldr	r2, [pc, #72]	; (8001088 <MX_I2C1_Init+0x58>)
 800103e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001040:	4b0f      	ldr	r3, [pc, #60]	; (8001080 <MX_I2C1_Init+0x50>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001046:	4b0e      	ldr	r3, [pc, #56]	; (8001080 <MX_I2C1_Init+0x50>)
 8001048:	2200      	movs	r2, #0
 800104a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800104c:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <MX_I2C1_Init+0x50>)
 800104e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001052:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001054:	4b0a      	ldr	r3, [pc, #40]	; (8001080 <MX_I2C1_Init+0x50>)
 8001056:	2200      	movs	r2, #0
 8001058:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800105a:	4b09      	ldr	r3, [pc, #36]	; (8001080 <MX_I2C1_Init+0x50>)
 800105c:	2200      	movs	r2, #0
 800105e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001060:	4b07      	ldr	r3, [pc, #28]	; (8001080 <MX_I2C1_Init+0x50>)
 8001062:	2200      	movs	r2, #0
 8001064:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001066:	4b06      	ldr	r3, [pc, #24]	; (8001080 <MX_I2C1_Init+0x50>)
 8001068:	2200      	movs	r2, #0
 800106a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800106c:	4804      	ldr	r0, [pc, #16]	; (8001080 <MX_I2C1_Init+0x50>)
 800106e:	f000 fedd 	bl	8001e2c <HAL_I2C_Init>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001078:	f000 f8d2 	bl	8001220 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}
 8001080:	200001f0 	.word	0x200001f0
 8001084:	40005400 	.word	0x40005400
 8001088:	000186a0 	.word	0x000186a0

0800108c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	; 0x28
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a19      	ldr	r2, [pc, #100]	; (8001110 <HAL_I2C_MspInit+0x84>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d12c      	bne.n	8001108 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	613b      	str	r3, [r7, #16]
 80010b2:	4b18      	ldr	r3, [pc, #96]	; (8001114 <HAL_I2C_MspInit+0x88>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b6:	4a17      	ldr	r2, [pc, #92]	; (8001114 <HAL_I2C_MspInit+0x88>)
 80010b8:	f043 0302 	orr.w	r3, r3, #2
 80010bc:	6313      	str	r3, [r2, #48]	; 0x30
 80010be:	4b15      	ldr	r3, [pc, #84]	; (8001114 <HAL_I2C_MspInit+0x88>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	613b      	str	r3, [r7, #16]
 80010c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010d0:	2312      	movs	r3, #18
 80010d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d8:	2303      	movs	r3, #3
 80010da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010dc:	2304      	movs	r3, #4
 80010de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4619      	mov	r1, r3
 80010e6:	480c      	ldr	r0, [pc, #48]	; (8001118 <HAL_I2C_MspInit+0x8c>)
 80010e8:	f000 fd02 	bl	8001af0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	4b08      	ldr	r3, [pc, #32]	; (8001114 <HAL_I2C_MspInit+0x88>)
 80010f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f4:	4a07      	ldr	r2, [pc, #28]	; (8001114 <HAL_I2C_MspInit+0x88>)
 80010f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010fa:	6413      	str	r3, [r2, #64]	; 0x40
 80010fc:	4b05      	ldr	r3, [pc, #20]	; (8001114 <HAL_I2C_MspInit+0x88>)
 80010fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001108:	bf00      	nop
 800110a:	3728      	adds	r7, #40	; 0x28
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40005400 	.word	0x40005400
 8001114:	40023800 	.word	0x40023800
 8001118:	40020400 	.word	0x40020400

0800111c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b088      	sub	sp, #32
 8001120:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001122:	f000 fb3d 	bl	80017a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001126:	f000 f80f 	bl	8001148 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112a:	f7ff ff13 	bl	8000f54 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800112e:	f000 fa9b 	bl	8001668 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001132:	f7ff ff7d 	bl	8001030 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001136:	f000 f9ad 	bl	8001494 <MX_TIM2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  lsm6dsr_read_data_polling();
 800113a:	f004 fc65 	bl	8005a08 <lsm6dsr_read_data_polling>
	  HAL_Delay(500);
 800113e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001142:	f000 fb9f 	bl	8001884 <HAL_Delay>
	  lsm6dsr_read_data_polling();
 8001146:	e7f8      	b.n	800113a <main+0x1e>

08001148 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b094      	sub	sp, #80	; 0x50
 800114c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800114e:	f107 0320 	add.w	r3, r7, #32
 8001152:	2230      	movs	r2, #48	; 0x30
 8001154:	2100      	movs	r1, #0
 8001156:	4618      	mov	r0, r3
 8001158:	f005 fca7 	bl	8006aaa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800115c:	f107 030c 	add.w	r3, r7, #12
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800116c:	2300      	movs	r3, #0
 800116e:	60bb      	str	r3, [r7, #8]
 8001170:	4b29      	ldr	r3, [pc, #164]	; (8001218 <SystemClock_Config+0xd0>)
 8001172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001174:	4a28      	ldr	r2, [pc, #160]	; (8001218 <SystemClock_Config+0xd0>)
 8001176:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800117a:	6413      	str	r3, [r2, #64]	; 0x40
 800117c:	4b26      	ldr	r3, [pc, #152]	; (8001218 <SystemClock_Config+0xd0>)
 800117e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001180:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001184:	60bb      	str	r3, [r7, #8]
 8001186:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001188:	2300      	movs	r3, #0
 800118a:	607b      	str	r3, [r7, #4]
 800118c:	4b23      	ldr	r3, [pc, #140]	; (800121c <SystemClock_Config+0xd4>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001194:	4a21      	ldr	r2, [pc, #132]	; (800121c <SystemClock_Config+0xd4>)
 8001196:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800119a:	6013      	str	r3, [r2, #0]
 800119c:	4b1f      	ldr	r3, [pc, #124]	; (800121c <SystemClock_Config+0xd4>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011a8:	2302      	movs	r3, #2
 80011aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011ac:	2301      	movs	r3, #1
 80011ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011b0:	2310      	movs	r3, #16
 80011b2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011b4:	2302      	movs	r3, #2
 80011b6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011b8:	2300      	movs	r3, #0
 80011ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80011bc:	2310      	movs	r3, #16
 80011be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011c0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80011c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011c6:	2304      	movs	r3, #4
 80011c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011ca:	2307      	movs	r3, #7
 80011cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ce:	f107 0320 	add.w	r3, r7, #32
 80011d2:	4618      	mov	r0, r3
 80011d4:	f001 fe4e 	bl	8002e74 <HAL_RCC_OscConfig>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80011de:	f000 f81f 	bl	8001220 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e2:	230f      	movs	r3, #15
 80011e4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e6:	2302      	movs	r3, #2
 80011e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ea:	2300      	movs	r3, #0
 80011ec:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011f8:	f107 030c 	add.w	r3, r7, #12
 80011fc:	2102      	movs	r1, #2
 80011fe:	4618      	mov	r0, r3
 8001200:	f002 f8b0 	bl	8003364 <HAL_RCC_ClockConfig>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800120a:	f000 f809 	bl	8001220 <Error_Handler>
  }
}
 800120e:	bf00      	nop
 8001210:	3750      	adds	r7, #80	; 0x50
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40023800 	.word	0x40023800
 800121c:	40007000 	.word	0x40007000

08001220 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001224:	b672      	cpsid	i
}
 8001226:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001228:	e7fe      	b.n	8001228 <Error_Handler+0x8>
	...

0800122c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	4b10      	ldr	r3, [pc, #64]	; (8001278 <HAL_MspInit+0x4c>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123a:	4a0f      	ldr	r2, [pc, #60]	; (8001278 <HAL_MspInit+0x4c>)
 800123c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001240:	6453      	str	r3, [r2, #68]	; 0x44
 8001242:	4b0d      	ldr	r3, [pc, #52]	; (8001278 <HAL_MspInit+0x4c>)
 8001244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001246:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800124a:	607b      	str	r3, [r7, #4]
 800124c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800124e:	2300      	movs	r3, #0
 8001250:	603b      	str	r3, [r7, #0]
 8001252:	4b09      	ldr	r3, [pc, #36]	; (8001278 <HAL_MspInit+0x4c>)
 8001254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001256:	4a08      	ldr	r2, [pc, #32]	; (8001278 <HAL_MspInit+0x4c>)
 8001258:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800125c:	6413      	str	r3, [r2, #64]	; 0x40
 800125e:	4b06      	ldr	r3, [pc, #24]	; (8001278 <HAL_MspInit+0x4c>)
 8001260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001266:	603b      	str	r3, [r7, #0]
 8001268:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800126a:	2007      	movs	r0, #7
 800126c:	f000 fbfe 	bl	8001a6c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001270:	bf00      	nop
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	40023800 	.word	0x40023800

0800127c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001280:	e7fe      	b.n	8001280 <NMI_Handler+0x4>

08001282 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001282:	b480      	push	{r7}
 8001284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001286:	e7fe      	b.n	8001286 <HardFault_Handler+0x4>

08001288 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800128c:	e7fe      	b.n	800128c <MemManage_Handler+0x4>

0800128e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800128e:	b480      	push	{r7}
 8001290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001292:	e7fe      	b.n	8001292 <BusFault_Handler+0x4>

08001294 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001298:	e7fe      	b.n	8001298 <UsageFault_Handler+0x4>

0800129a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800129a:	b480      	push	{r7}
 800129c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr

080012a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012ac:	bf00      	nop
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012b6:	b480      	push	{r7}
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012c8:	f000 fabc 	bl	8001844 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012cc:	bf00      	nop
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80012d4:	4802      	ldr	r0, [pc, #8]	; (80012e0 <TIM2_IRQHandler+0x10>)
 80012d6:	f002 fb0d 	bl	80038f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000248 	.word	0x20000248

080012e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return 1;
 80012e8:	2301      	movs	r3, #1
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <_kill>:

int _kill(int pid, int sig)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012fe:	f005 fc27 	bl	8006b50 <__errno>
 8001302:	4603      	mov	r3, r0
 8001304:	2216      	movs	r2, #22
 8001306:	601a      	str	r2, [r3, #0]
  return -1;
 8001308:	f04f 33ff 	mov.w	r3, #4294967295
}
 800130c:	4618      	mov	r0, r3
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <_exit>:

void _exit (int status)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800131c:	f04f 31ff 	mov.w	r1, #4294967295
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f7ff ffe7 	bl	80012f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001326:	e7fe      	b.n	8001326 <_exit+0x12>

08001328 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b086      	sub	sp, #24
 800132c:	af00      	add	r7, sp, #0
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	60b9      	str	r1, [r7, #8]
 8001332:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
 8001338:	e00a      	b.n	8001350 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800133a:	f3af 8000 	nop.w
 800133e:	4601      	mov	r1, r0
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	1c5a      	adds	r2, r3, #1
 8001344:	60ba      	str	r2, [r7, #8]
 8001346:	b2ca      	uxtb	r2, r1
 8001348:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	3301      	adds	r3, #1
 800134e:	617b      	str	r3, [r7, #20]
 8001350:	697a      	ldr	r2, [r7, #20]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	429a      	cmp	r2, r3
 8001356:	dbf0      	blt.n	800133a <_read+0x12>
  }

  return len;
 8001358:	687b      	ldr	r3, [r7, #4]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3718      	adds	r7, #24
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b086      	sub	sp, #24
 8001366:	af00      	add	r7, sp, #0
 8001368:	60f8      	str	r0, [r7, #12]
 800136a:	60b9      	str	r1, [r7, #8]
 800136c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800136e:	2300      	movs	r3, #0
 8001370:	617b      	str	r3, [r7, #20]
 8001372:	e009      	b.n	8001388 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	1c5a      	adds	r2, r3, #1
 8001378:	60ba      	str	r2, [r7, #8]
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	4618      	mov	r0, r3
 800137e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	3301      	adds	r3, #1
 8001386:	617b      	str	r3, [r7, #20]
 8001388:	697a      	ldr	r2, [r7, #20]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	429a      	cmp	r2, r3
 800138e:	dbf1      	blt.n	8001374 <_write+0x12>
  }
  return len;
 8001390:	687b      	ldr	r3, [r7, #4]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <_close>:

int _close(int file)
{
 800139a:	b480      	push	{r7}
 800139c:	b083      	sub	sp, #12
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr

080013b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013b2:	b480      	push	{r7}
 80013b4:	b083      	sub	sp, #12
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	6078      	str	r0, [r7, #4]
 80013ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013c2:	605a      	str	r2, [r3, #4]
  return 0;
 80013c4:	2300      	movs	r3, #0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr

080013d2 <_isatty>:

int _isatty(int file)
{
 80013d2:	b480      	push	{r7}
 80013d4:	b083      	sub	sp, #12
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013da:	2301      	movs	r3, #1
}
 80013dc:	4618      	mov	r0, r3
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	60f8      	str	r0, [r7, #12]
 80013f0:	60b9      	str	r1, [r7, #8]
 80013f2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3714      	adds	r7, #20
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
	...

08001404 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800140c:	4a14      	ldr	r2, [pc, #80]	; (8001460 <_sbrk+0x5c>)
 800140e:	4b15      	ldr	r3, [pc, #84]	; (8001464 <_sbrk+0x60>)
 8001410:	1ad3      	subs	r3, r2, r3
 8001412:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001418:	4b13      	ldr	r3, [pc, #76]	; (8001468 <_sbrk+0x64>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d102      	bne.n	8001426 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001420:	4b11      	ldr	r3, [pc, #68]	; (8001468 <_sbrk+0x64>)
 8001422:	4a12      	ldr	r2, [pc, #72]	; (800146c <_sbrk+0x68>)
 8001424:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001426:	4b10      	ldr	r3, [pc, #64]	; (8001468 <_sbrk+0x64>)
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4413      	add	r3, r2
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	429a      	cmp	r2, r3
 8001432:	d207      	bcs.n	8001444 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001434:	f005 fb8c 	bl	8006b50 <__errno>
 8001438:	4603      	mov	r3, r0
 800143a:	220c      	movs	r2, #12
 800143c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800143e:	f04f 33ff 	mov.w	r3, #4294967295
 8001442:	e009      	b.n	8001458 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001444:	4b08      	ldr	r3, [pc, #32]	; (8001468 <_sbrk+0x64>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800144a:	4b07      	ldr	r3, [pc, #28]	; (8001468 <_sbrk+0x64>)
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4413      	add	r3, r2
 8001452:	4a05      	ldr	r2, [pc, #20]	; (8001468 <_sbrk+0x64>)
 8001454:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001456:	68fb      	ldr	r3, [r7, #12]
}
 8001458:	4618      	mov	r0, r3
 800145a:	3718      	adds	r7, #24
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	20018000 	.word	0x20018000
 8001464:	00000400 	.word	0x00000400
 8001468:	20000244 	.word	0x20000244
 800146c:	20000870 	.word	0x20000870

08001470 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001474:	4b06      	ldr	r3, [pc, #24]	; (8001490 <SystemInit+0x20>)
 8001476:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800147a:	4a05      	ldr	r2, [pc, #20]	; (8001490 <SystemInit+0x20>)
 800147c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001480:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	e000ed00 	.word	0xe000ed00

08001494 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;
volatile uint32_t millis_counter = 0;
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b092      	sub	sp, #72	; 0x48
 8001498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800149a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80014a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014b8:	f107 031c 	add.w	r3, r7, #28
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014c2:	463b      	mov	r3, r7
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
 80014d0:	615a      	str	r2, [r3, #20]
 80014d2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014d4:	4b34      	ldr	r3, [pc, #208]	; (80015a8 <MX_TIM2_Init+0x114>)
 80014d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014da:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 80014dc:	4b32      	ldr	r3, [pc, #200]	; (80015a8 <MX_TIM2_Init+0x114>)
 80014de:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80014e2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e4:	4b30      	ldr	r3, [pc, #192]	; (80015a8 <MX_TIM2_Init+0x114>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80014ea:	4b2f      	ldr	r3, [pc, #188]	; (80015a8 <MX_TIM2_Init+0x114>)
 80014ec:	2209      	movs	r2, #9
 80014ee:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f0:	4b2d      	ldr	r3, [pc, #180]	; (80015a8 <MX_TIM2_Init+0x114>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014f6:	4b2c      	ldr	r3, [pc, #176]	; (80015a8 <MX_TIM2_Init+0x114>)
 80014f8:	2280      	movs	r2, #128	; 0x80
 80014fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014fc:	482a      	ldr	r0, [pc, #168]	; (80015a8 <MX_TIM2_Init+0x114>)
 80014fe:	f002 f951 	bl	80037a4 <HAL_TIM_Base_Init>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001508:	f7ff fe8a 	bl	8001220 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800150c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001510:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001512:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001516:	4619      	mov	r1, r3
 8001518:	4823      	ldr	r0, [pc, #140]	; (80015a8 <MX_TIM2_Init+0x114>)
 800151a:	f002 fb9d 	bl	8003c58 <HAL_TIM_ConfigClockSource>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001524:	f7ff fe7c 	bl	8001220 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001528:	481f      	ldr	r0, [pc, #124]	; (80015a8 <MX_TIM2_Init+0x114>)
 800152a:	f002 f98a 	bl	8003842 <HAL_TIM_PWM_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 8001534:	f7ff fe74 	bl	8001220 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001538:	2300      	movs	r3, #0
 800153a:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 800153c:	2320      	movs	r3, #32
 800153e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001540:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001544:	4619      	mov	r1, r3
 8001546:	4818      	ldr	r0, [pc, #96]	; (80015a8 <MX_TIM2_Init+0x114>)
 8001548:	f002 fc4d 	bl	8003de6 <HAL_TIM_SlaveConfigSynchro>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_TIM2_Init+0xc2>
  {
    Error_Handler();
 8001552:	f7ff fe65 	bl	8001220 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001556:	2300      	movs	r3, #0
 8001558:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800155a:	2300      	movs	r3, #0
 800155c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800155e:	f107 031c 	add.w	r3, r7, #28
 8001562:	4619      	mov	r1, r3
 8001564:	4810      	ldr	r0, [pc, #64]	; (80015a8 <MX_TIM2_Init+0x114>)
 8001566:	f002 fff7 	bl	8004558 <HAL_TIMEx_MasterConfigSynchronization>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8001570:	f7ff fe56 	bl	8001220 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001574:	2360      	movs	r3, #96	; 0x60
 8001576:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001578:	2300      	movs	r3, #0
 800157a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800157c:	2300      	movs	r3, #0
 800157e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001580:	2300      	movs	r3, #0
 8001582:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001584:	463b      	mov	r3, r7
 8001586:	2204      	movs	r2, #4
 8001588:	4619      	mov	r1, r3
 800158a:	4807      	ldr	r0, [pc, #28]	; (80015a8 <MX_TIM2_Init+0x114>)
 800158c:	f002 faa2 	bl	8003ad4 <HAL_TIM_PWM_ConfigChannel>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8001596:	f7ff fe43 	bl	8001220 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800159a:	4803      	ldr	r0, [pc, #12]	; (80015a8 <MX_TIM2_Init+0x114>)
 800159c:	f000 f82c 	bl	80015f8 <HAL_TIM_MspPostInit>

}
 80015a0:	bf00      	nop
 80015a2:	3748      	adds	r7, #72	; 0x48
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	20000248 	.word	0x20000248

080015ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015bc:	d115      	bne.n	80015ea <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <HAL_TIM_Base_MspInit+0x48>)
 80015c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c6:	4a0b      	ldr	r2, [pc, #44]	; (80015f4 <HAL_TIM_Base_MspInit+0x48>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	6413      	str	r3, [r2, #64]	; 0x40
 80015ce:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <HAL_TIM_Base_MspInit+0x48>)
 80015d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	201c      	movs	r0, #28
 80015e0:	f000 fa4f 	bl	8001a82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015e4:	201c      	movs	r0, #28
 80015e6:	f000 fa68 	bl	8001aba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80015ea:	bf00      	nop
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	40023800 	.word	0x40023800

080015f8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b088      	sub	sp, #32
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001600:	f107 030c 	add.w	r3, r7, #12
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001618:	d11d      	bne.n	8001656 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800161a:	2300      	movs	r3, #0
 800161c:	60bb      	str	r3, [r7, #8]
 800161e:	4b10      	ldr	r3, [pc, #64]	; (8001660 <HAL_TIM_MspPostInit+0x68>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	4a0f      	ldr	r2, [pc, #60]	; (8001660 <HAL_TIM_MspPostInit+0x68>)
 8001624:	f043 0301 	orr.w	r3, r3, #1
 8001628:	6313      	str	r3, [r2, #48]	; 0x30
 800162a:	4b0d      	ldr	r3, [pc, #52]	; (8001660 <HAL_TIM_MspPostInit+0x68>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	f003 0301 	and.w	r3, r3, #1
 8001632:	60bb      	str	r3, [r7, #8]
 8001634:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001636:	2302      	movs	r3, #2
 8001638:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163a:	2302      	movs	r3, #2
 800163c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163e:	2300      	movs	r3, #0
 8001640:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001642:	2300      	movs	r3, #0
 8001644:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001646:	2301      	movs	r3, #1
 8001648:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	4619      	mov	r1, r3
 8001650:	4804      	ldr	r0, [pc, #16]	; (8001664 <HAL_TIM_MspPostInit+0x6c>)
 8001652:	f000 fa4d 	bl	8001af0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001656:	bf00      	nop
 8001658:	3720      	adds	r7, #32
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40023800 	.word	0x40023800
 8001664:	40020000 	.word	0x40020000

08001668 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800166c:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 800166e:	4a12      	ldr	r2, [pc, #72]	; (80016b8 <MX_USART2_UART_Init+0x50>)
 8001670:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001672:	4b10      	ldr	r3, [pc, #64]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 8001674:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001678:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800167a:	4b0e      	ldr	r3, [pc, #56]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001680:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001686:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800168c:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 800168e:	220c      	movs	r2, #12
 8001690:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001692:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 8001694:	2200      	movs	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 800169a:	2200      	movs	r2, #0
 800169c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800169e:	4805      	ldr	r0, [pc, #20]	; (80016b4 <MX_USART2_UART_Init+0x4c>)
 80016a0:	f002 ffdc 	bl	800465c <HAL_UART_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016aa:	f7ff fdb9 	bl	8001220 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000290 	.word	0x20000290
 80016b8:	40004400 	.word	0x40004400

080016bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08a      	sub	sp, #40	; 0x28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a19      	ldr	r2, [pc, #100]	; (8001740 <HAL_UART_MspInit+0x84>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d12b      	bne.n	8001736 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	4b18      	ldr	r3, [pc, #96]	; (8001744 <HAL_UART_MspInit+0x88>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e6:	4a17      	ldr	r2, [pc, #92]	; (8001744 <HAL_UART_MspInit+0x88>)
 80016e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016ec:	6413      	str	r3, [r2, #64]	; 0x40
 80016ee:	4b15      	ldr	r3, [pc, #84]	; (8001744 <HAL_UART_MspInit+0x88>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f6:	613b      	str	r3, [r7, #16]
 80016f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	4b11      	ldr	r3, [pc, #68]	; (8001744 <HAL_UART_MspInit+0x88>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	4a10      	ldr	r2, [pc, #64]	; (8001744 <HAL_UART_MspInit+0x88>)
 8001704:	f043 0301 	orr.w	r3, r3, #1
 8001708:	6313      	str	r3, [r2, #48]	; 0x30
 800170a:	4b0e      	ldr	r3, [pc, #56]	; (8001744 <HAL_UART_MspInit+0x88>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	f003 0301 	and.w	r3, r3, #1
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001716:	230c      	movs	r3, #12
 8001718:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171a:	2302      	movs	r3, #2
 800171c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001722:	2300      	movs	r3, #0
 8001724:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001726:	2307      	movs	r3, #7
 8001728:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172a:	f107 0314 	add.w	r3, r7, #20
 800172e:	4619      	mov	r1, r3
 8001730:	4805      	ldr	r0, [pc, #20]	; (8001748 <HAL_UART_MspInit+0x8c>)
 8001732:	f000 f9dd 	bl	8001af0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001736:	bf00      	nop
 8001738:	3728      	adds	r7, #40	; 0x28
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40004400 	.word	0x40004400
 8001744:	40023800 	.word	0x40023800
 8001748:	40020000 	.word	0x40020000

0800174c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800174c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001784 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001750:	f7ff fe8e 	bl	8001470 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001754:	480c      	ldr	r0, [pc, #48]	; (8001788 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001756:	490d      	ldr	r1, [pc, #52]	; (800178c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001758:	4a0d      	ldr	r2, [pc, #52]	; (8001790 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800175a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800175c:	e002      	b.n	8001764 <LoopCopyDataInit>

0800175e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800175e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001760:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001762:	3304      	adds	r3, #4

08001764 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001764:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001766:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001768:	d3f9      	bcc.n	800175e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800176a:	4a0a      	ldr	r2, [pc, #40]	; (8001794 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800176c:	4c0a      	ldr	r4, [pc, #40]	; (8001798 <LoopFillZerobss+0x22>)
  movs r3, #0
 800176e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001770:	e001      	b.n	8001776 <LoopFillZerobss>

08001772 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001772:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001774:	3204      	adds	r2, #4

08001776 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001776:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001778:	d3fb      	bcc.n	8001772 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800177a:	f005 f9ef 	bl	8006b5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800177e:	f7ff fccd 	bl	800111c <main>
  bx  lr    
 8001782:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001784:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001788:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800178c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001790:	0800909c 	.word	0x0800909c
  ldr r2, =_sbss
 8001794:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001798:	20000870 	.word	0x20000870

0800179c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800179c:	e7fe      	b.n	800179c <ADC_IRQHandler>
	...

080017a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017a4:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <HAL_Init+0x40>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a0d      	ldr	r2, [pc, #52]	; (80017e0 <HAL_Init+0x40>)
 80017aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017b0:	4b0b      	ldr	r3, [pc, #44]	; (80017e0 <HAL_Init+0x40>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a0a      	ldr	r2, [pc, #40]	; (80017e0 <HAL_Init+0x40>)
 80017b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017bc:	4b08      	ldr	r3, [pc, #32]	; (80017e0 <HAL_Init+0x40>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a07      	ldr	r2, [pc, #28]	; (80017e0 <HAL_Init+0x40>)
 80017c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017c8:	2003      	movs	r0, #3
 80017ca:	f000 f94f 	bl	8001a6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017ce:	2000      	movs	r0, #0
 80017d0:	f000 f808 	bl	80017e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017d4:	f7ff fd2a 	bl	800122c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40023c00 	.word	0x40023c00

080017e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017ec:	4b12      	ldr	r3, [pc, #72]	; (8001838 <HAL_InitTick+0x54>)
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	4b12      	ldr	r3, [pc, #72]	; (800183c <HAL_InitTick+0x58>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	4619      	mov	r1, r3
 80017f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80017fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001802:	4618      	mov	r0, r3
 8001804:	f000 f967 	bl	8001ad6 <HAL_SYSTICK_Config>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e00e      	b.n	8001830 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2b0f      	cmp	r3, #15
 8001816:	d80a      	bhi.n	800182e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001818:	2200      	movs	r2, #0
 800181a:	6879      	ldr	r1, [r7, #4]
 800181c:	f04f 30ff 	mov.w	r0, #4294967295
 8001820:	f000 f92f 	bl	8001a82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001824:	4a06      	ldr	r2, [pc, #24]	; (8001840 <HAL_InitTick+0x5c>)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800182a:	2300      	movs	r3, #0
 800182c:	e000      	b.n	8001830 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800182e:	2301      	movs	r3, #1
}
 8001830:	4618      	mov	r0, r3
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	20000000 	.word	0x20000000
 800183c:	20000008 	.word	0x20000008
 8001840:	20000004 	.word	0x20000004

08001844 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001848:	4b06      	ldr	r3, [pc, #24]	; (8001864 <HAL_IncTick+0x20>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	461a      	mov	r2, r3
 800184e:	4b06      	ldr	r3, [pc, #24]	; (8001868 <HAL_IncTick+0x24>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4413      	add	r3, r2
 8001854:	4a04      	ldr	r2, [pc, #16]	; (8001868 <HAL_IncTick+0x24>)
 8001856:	6013      	str	r3, [r2, #0]
}
 8001858:	bf00      	nop
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	20000008 	.word	0x20000008
 8001868:	200002d8 	.word	0x200002d8

0800186c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  return uwTick;
 8001870:	4b03      	ldr	r3, [pc, #12]	; (8001880 <HAL_GetTick+0x14>)
 8001872:	681b      	ldr	r3, [r3, #0]
}
 8001874:	4618      	mov	r0, r3
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	200002d8 	.word	0x200002d8

08001884 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800188c:	f7ff ffee 	bl	800186c <HAL_GetTick>
 8001890:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800189c:	d005      	beq.n	80018aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800189e:	4b0a      	ldr	r3, [pc, #40]	; (80018c8 <HAL_Delay+0x44>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	461a      	mov	r2, r3
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	4413      	add	r3, r2
 80018a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018aa:	bf00      	nop
 80018ac:	f7ff ffde 	bl	800186c <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d8f7      	bhi.n	80018ac <HAL_Delay+0x28>
  {
  }
}
 80018bc:	bf00      	nop
 80018be:	bf00      	nop
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000008 	.word	0x20000008

080018cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	f003 0307 	and.w	r3, r3, #7
 80018da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018dc:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <__NVIC_SetPriorityGrouping+0x44>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018e2:	68ba      	ldr	r2, [r7, #8]
 80018e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018e8:	4013      	ands	r3, r2
 80018ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018fe:	4a04      	ldr	r2, [pc, #16]	; (8001910 <__NVIC_SetPriorityGrouping+0x44>)
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	60d3      	str	r3, [r2, #12]
}
 8001904:	bf00      	nop
 8001906:	3714      	adds	r7, #20
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001918:	4b04      	ldr	r3, [pc, #16]	; (800192c <__NVIC_GetPriorityGrouping+0x18>)
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	0a1b      	lsrs	r3, r3, #8
 800191e:	f003 0307 	and.w	r3, r3, #7
}
 8001922:	4618      	mov	r0, r3
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr
 800192c:	e000ed00 	.word	0xe000ed00

08001930 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	2b00      	cmp	r3, #0
 8001940:	db0b      	blt.n	800195a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001942:	79fb      	ldrb	r3, [r7, #7]
 8001944:	f003 021f 	and.w	r2, r3, #31
 8001948:	4907      	ldr	r1, [pc, #28]	; (8001968 <__NVIC_EnableIRQ+0x38>)
 800194a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194e:	095b      	lsrs	r3, r3, #5
 8001950:	2001      	movs	r0, #1
 8001952:	fa00 f202 	lsl.w	r2, r0, r2
 8001956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800195a:	bf00      	nop
 800195c:	370c      	adds	r7, #12
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	e000e100 	.word	0xe000e100

0800196c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	6039      	str	r1, [r7, #0]
 8001976:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197c:	2b00      	cmp	r3, #0
 800197e:	db0a      	blt.n	8001996 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	b2da      	uxtb	r2, r3
 8001984:	490c      	ldr	r1, [pc, #48]	; (80019b8 <__NVIC_SetPriority+0x4c>)
 8001986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198a:	0112      	lsls	r2, r2, #4
 800198c:	b2d2      	uxtb	r2, r2
 800198e:	440b      	add	r3, r1
 8001990:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001994:	e00a      	b.n	80019ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	b2da      	uxtb	r2, r3
 800199a:	4908      	ldr	r1, [pc, #32]	; (80019bc <__NVIC_SetPriority+0x50>)
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	f003 030f 	and.w	r3, r3, #15
 80019a2:	3b04      	subs	r3, #4
 80019a4:	0112      	lsls	r2, r2, #4
 80019a6:	b2d2      	uxtb	r2, r2
 80019a8:	440b      	add	r3, r1
 80019aa:	761a      	strb	r2, [r3, #24]
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	e000e100 	.word	0xe000e100
 80019bc:	e000ed00 	.word	0xe000ed00

080019c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b089      	sub	sp, #36	; 0x24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f003 0307 	and.w	r3, r3, #7
 80019d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	f1c3 0307 	rsb	r3, r3, #7
 80019da:	2b04      	cmp	r3, #4
 80019dc:	bf28      	it	cs
 80019de:	2304      	movcs	r3, #4
 80019e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	3304      	adds	r3, #4
 80019e6:	2b06      	cmp	r3, #6
 80019e8:	d902      	bls.n	80019f0 <NVIC_EncodePriority+0x30>
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	3b03      	subs	r3, #3
 80019ee:	e000      	b.n	80019f2 <NVIC_EncodePriority+0x32>
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f4:	f04f 32ff 	mov.w	r2, #4294967295
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	43da      	mvns	r2, r3
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	401a      	ands	r2, r3
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a08:	f04f 31ff 	mov.w	r1, #4294967295
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a12:	43d9      	mvns	r1, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a18:	4313      	orrs	r3, r2
         );
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3724      	adds	r7, #36	; 0x24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
	...

08001a28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a38:	d301      	bcc.n	8001a3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e00f      	b.n	8001a5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a3e:	4a0a      	ldr	r2, [pc, #40]	; (8001a68 <SysTick_Config+0x40>)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	3b01      	subs	r3, #1
 8001a44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a46:	210f      	movs	r1, #15
 8001a48:	f04f 30ff 	mov.w	r0, #4294967295
 8001a4c:	f7ff ff8e 	bl	800196c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a50:	4b05      	ldr	r3, [pc, #20]	; (8001a68 <SysTick_Config+0x40>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a56:	4b04      	ldr	r3, [pc, #16]	; (8001a68 <SysTick_Config+0x40>)
 8001a58:	2207      	movs	r2, #7
 8001a5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	e000e010 	.word	0xe000e010

08001a6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f7ff ff29 	bl	80018cc <__NVIC_SetPriorityGrouping>
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b086      	sub	sp, #24
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	4603      	mov	r3, r0
 8001a8a:	60b9      	str	r1, [r7, #8]
 8001a8c:	607a      	str	r2, [r7, #4]
 8001a8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a94:	f7ff ff3e 	bl	8001914 <__NVIC_GetPriorityGrouping>
 8001a98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	68b9      	ldr	r1, [r7, #8]
 8001a9e:	6978      	ldr	r0, [r7, #20]
 8001aa0:	f7ff ff8e 	bl	80019c0 <NVIC_EncodePriority>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aaa:	4611      	mov	r1, r2
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff ff5d 	bl	800196c <__NVIC_SetPriority>
}
 8001ab2:	bf00      	nop
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b082      	sub	sp, #8
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff ff31 	bl	8001930 <__NVIC_EnableIRQ>
}
 8001ace:	bf00      	nop
 8001ad0:	3708      	adds	r7, #8
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f7ff ffa2 	bl	8001a28 <SysTick_Config>
 8001ae4:	4603      	mov	r3, r0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
	...

08001af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b089      	sub	sp, #36	; 0x24
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b02:	2300      	movs	r3, #0
 8001b04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b06:	2300      	movs	r3, #0
 8001b08:	61fb      	str	r3, [r7, #28]
 8001b0a:	e159      	b.n	8001dc0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	fa02 f303 	lsl.w	r3, r2, r3
 8001b14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	697a      	ldr	r2, [r7, #20]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	f040 8148 	bne.w	8001dba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b2a:	683b      	ldr	r3, [r7, #0]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	f003 0303 	and.w	r3, r3, #3
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d005      	beq.n	8001b42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d130      	bne.n	8001ba4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b48:	69fb      	ldr	r3, [r7, #28]
 8001b4a:	005b      	lsls	r3, r3, #1
 8001b4c:	2203      	movs	r2, #3
 8001b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b52:	43db      	mvns	r3, r3
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	4013      	ands	r3, r2
 8001b58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	68da      	ldr	r2, [r3, #12]
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	fa02 f303 	lsl.w	r3, r2, r3
 8001b66:	69ba      	ldr	r2, [r7, #24]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	69ba      	ldr	r2, [r7, #24]
 8001b70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b78:	2201      	movs	r2, #1
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b80:	43db      	mvns	r3, r3
 8001b82:	69ba      	ldr	r2, [r7, #24]
 8001b84:	4013      	ands	r3, r2
 8001b86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	091b      	lsrs	r3, r3, #4
 8001b8e:	f003 0201 	and.w	r2, r3, #1
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f003 0303 	and.w	r3, r3, #3
 8001bac:	2b03      	cmp	r3, #3
 8001bae:	d017      	beq.n	8001be0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	2203      	movs	r2, #3
 8001bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	69ba      	ldr	r2, [r7, #24]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	689a      	ldr	r2, [r3, #8]
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	69ba      	ldr	r2, [r7, #24]
 8001bde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f003 0303 	and.w	r3, r3, #3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d123      	bne.n	8001c34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	08da      	lsrs	r2, r3, #3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	3208      	adds	r2, #8
 8001bf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	f003 0307 	and.w	r3, r3, #7
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	220f      	movs	r2, #15
 8001c04:	fa02 f303 	lsl.w	r3, r2, r3
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	69ba      	ldr	r2, [r7, #24]
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	691a      	ldr	r2, [r3, #16]
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	f003 0307 	and.w	r3, r3, #7
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	4313      	orrs	r3, r2
 8001c24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	08da      	lsrs	r2, r3, #3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	3208      	adds	r2, #8
 8001c2e:	69b9      	ldr	r1, [r7, #24]
 8001c30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	2203      	movs	r2, #3
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	43db      	mvns	r3, r3
 8001c46:	69ba      	ldr	r2, [r7, #24]
 8001c48:	4013      	ands	r3, r2
 8001c4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	685b      	ldr	r3, [r3, #4]
 8001c50:	f003 0203 	and.w	r2, r3, #3
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	005b      	lsls	r3, r3, #1
 8001c58:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	69ba      	ldr	r2, [r7, #24]
 8001c66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	f000 80a2 	beq.w	8001dba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	60fb      	str	r3, [r7, #12]
 8001c7a:	4b57      	ldr	r3, [pc, #348]	; (8001dd8 <HAL_GPIO_Init+0x2e8>)
 8001c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7e:	4a56      	ldr	r2, [pc, #344]	; (8001dd8 <HAL_GPIO_Init+0x2e8>)
 8001c80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c84:	6453      	str	r3, [r2, #68]	; 0x44
 8001c86:	4b54      	ldr	r3, [pc, #336]	; (8001dd8 <HAL_GPIO_Init+0x2e8>)
 8001c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c92:	4a52      	ldr	r2, [pc, #328]	; (8001ddc <HAL_GPIO_Init+0x2ec>)
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	089b      	lsrs	r3, r3, #2
 8001c98:	3302      	adds	r3, #2
 8001c9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	f003 0303 	and.w	r3, r3, #3
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	220f      	movs	r2, #15
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	43db      	mvns	r3, r3
 8001cb0:	69ba      	ldr	r2, [r7, #24]
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a49      	ldr	r2, [pc, #292]	; (8001de0 <HAL_GPIO_Init+0x2f0>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d019      	beq.n	8001cf2 <HAL_GPIO_Init+0x202>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a48      	ldr	r2, [pc, #288]	; (8001de4 <HAL_GPIO_Init+0x2f4>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d013      	beq.n	8001cee <HAL_GPIO_Init+0x1fe>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a47      	ldr	r2, [pc, #284]	; (8001de8 <HAL_GPIO_Init+0x2f8>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d00d      	beq.n	8001cea <HAL_GPIO_Init+0x1fa>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a46      	ldr	r2, [pc, #280]	; (8001dec <HAL_GPIO_Init+0x2fc>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d007      	beq.n	8001ce6 <HAL_GPIO_Init+0x1f6>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a45      	ldr	r2, [pc, #276]	; (8001df0 <HAL_GPIO_Init+0x300>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d101      	bne.n	8001ce2 <HAL_GPIO_Init+0x1f2>
 8001cde:	2304      	movs	r3, #4
 8001ce0:	e008      	b.n	8001cf4 <HAL_GPIO_Init+0x204>
 8001ce2:	2307      	movs	r3, #7
 8001ce4:	e006      	b.n	8001cf4 <HAL_GPIO_Init+0x204>
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e004      	b.n	8001cf4 <HAL_GPIO_Init+0x204>
 8001cea:	2302      	movs	r3, #2
 8001cec:	e002      	b.n	8001cf4 <HAL_GPIO_Init+0x204>
 8001cee:	2301      	movs	r3, #1
 8001cf0:	e000      	b.n	8001cf4 <HAL_GPIO_Init+0x204>
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	69fa      	ldr	r2, [r7, #28]
 8001cf6:	f002 0203 	and.w	r2, r2, #3
 8001cfa:	0092      	lsls	r2, r2, #2
 8001cfc:	4093      	lsls	r3, r2
 8001cfe:	69ba      	ldr	r2, [r7, #24]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d04:	4935      	ldr	r1, [pc, #212]	; (8001ddc <HAL_GPIO_Init+0x2ec>)
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	089b      	lsrs	r3, r3, #2
 8001d0a:	3302      	adds	r3, #2
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d12:	4b38      	ldr	r3, [pc, #224]	; (8001df4 <HAL_GPIO_Init+0x304>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	43db      	mvns	r3, r3
 8001d1c:	69ba      	ldr	r2, [r7, #24]
 8001d1e:	4013      	ands	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d003      	beq.n	8001d36 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d36:	4a2f      	ldr	r2, [pc, #188]	; (8001df4 <HAL_GPIO_Init+0x304>)
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d3c:	4b2d      	ldr	r3, [pc, #180]	; (8001df4 <HAL_GPIO_Init+0x304>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	43db      	mvns	r3, r3
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d003      	beq.n	8001d60 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d60:	4a24      	ldr	r2, [pc, #144]	; (8001df4 <HAL_GPIO_Init+0x304>)
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d66:	4b23      	ldr	r3, [pc, #140]	; (8001df4 <HAL_GPIO_Init+0x304>)
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	43db      	mvns	r3, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4013      	ands	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d003      	beq.n	8001d8a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d8a:	4a1a      	ldr	r2, [pc, #104]	; (8001df4 <HAL_GPIO_Init+0x304>)
 8001d8c:	69bb      	ldr	r3, [r7, #24]
 8001d8e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d90:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <HAL_GPIO_Init+0x304>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d003      	beq.n	8001db4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001db4:	4a0f      	ldr	r2, [pc, #60]	; (8001df4 <HAL_GPIO_Init+0x304>)
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	61fb      	str	r3, [r7, #28]
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	2b0f      	cmp	r3, #15
 8001dc4:	f67f aea2 	bls.w	8001b0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001dc8:	bf00      	nop
 8001dca:	bf00      	nop
 8001dcc:	3724      	adds	r7, #36	; 0x24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40013800 	.word	0x40013800
 8001de0:	40020000 	.word	0x40020000
 8001de4:	40020400 	.word	0x40020400
 8001de8:	40020800 	.word	0x40020800
 8001dec:	40020c00 	.word	0x40020c00
 8001df0:	40021000 	.word	0x40021000
 8001df4:	40013c00 	.word	0x40013c00

08001df8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	460b      	mov	r3, r1
 8001e02:	807b      	strh	r3, [r7, #2]
 8001e04:	4613      	mov	r3, r2
 8001e06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e08:	787b      	ldrb	r3, [r7, #1]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d003      	beq.n	8001e16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e0e:	887a      	ldrh	r2, [r7, #2]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e14:	e003      	b.n	8001e1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e16:	887b      	ldrh	r3, [r7, #2]
 8001e18:	041a      	lsls	r2, r3, #16
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	619a      	str	r2, [r3, #24]
}
 8001e1e:	bf00      	nop
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
	...

08001e2c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e12b      	b.n	8002096 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d106      	bne.n	8001e58 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f7ff f91a 	bl	800108c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2224      	movs	r2, #36	; 0x24
 8001e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f022 0201 	bic.w	r2, r2, #1
 8001e6e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e7e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e8e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e90:	f001 fc60 	bl	8003754 <HAL_RCC_GetPCLK1Freq>
 8001e94:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	4a81      	ldr	r2, [pc, #516]	; (80020a0 <HAL_I2C_Init+0x274>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d807      	bhi.n	8001eb0 <HAL_I2C_Init+0x84>
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	4a80      	ldr	r2, [pc, #512]	; (80020a4 <HAL_I2C_Init+0x278>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	bf94      	ite	ls
 8001ea8:	2301      	movls	r3, #1
 8001eaa:	2300      	movhi	r3, #0
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	e006      	b.n	8001ebe <HAL_I2C_Init+0x92>
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	4a7d      	ldr	r2, [pc, #500]	; (80020a8 <HAL_I2C_Init+0x27c>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	bf94      	ite	ls
 8001eb8:	2301      	movls	r3, #1
 8001eba:	2300      	movhi	r3, #0
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e0e7      	b.n	8002096 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	4a78      	ldr	r2, [pc, #480]	; (80020ac <HAL_I2C_Init+0x280>)
 8001eca:	fba2 2303 	umull	r2, r3, r2, r3
 8001ece:	0c9b      	lsrs	r3, r3, #18
 8001ed0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	68ba      	ldr	r2, [r7, #8]
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	6a1b      	ldr	r3, [r3, #32]
 8001eec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	4a6a      	ldr	r2, [pc, #424]	; (80020a0 <HAL_I2C_Init+0x274>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d802      	bhi.n	8001f00 <HAL_I2C_Init+0xd4>
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	3301      	adds	r3, #1
 8001efe:	e009      	b.n	8001f14 <HAL_I2C_Init+0xe8>
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001f06:	fb02 f303 	mul.w	r3, r2, r3
 8001f0a:	4a69      	ldr	r2, [pc, #420]	; (80020b0 <HAL_I2C_Init+0x284>)
 8001f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f10:	099b      	lsrs	r3, r3, #6
 8001f12:	3301      	adds	r3, #1
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	6812      	ldr	r2, [r2, #0]
 8001f18:	430b      	orrs	r3, r1
 8001f1a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	69db      	ldr	r3, [r3, #28]
 8001f22:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001f26:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	495c      	ldr	r1, [pc, #368]	; (80020a0 <HAL_I2C_Init+0x274>)
 8001f30:	428b      	cmp	r3, r1
 8001f32:	d819      	bhi.n	8001f68 <HAL_I2C_Init+0x13c>
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	1e59      	subs	r1, r3, #1
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f42:	1c59      	adds	r1, r3, #1
 8001f44:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f48:	400b      	ands	r3, r1
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d00a      	beq.n	8001f64 <HAL_I2C_Init+0x138>
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	1e59      	subs	r1, r3, #1
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f62:	e051      	b.n	8002008 <HAL_I2C_Init+0x1dc>
 8001f64:	2304      	movs	r3, #4
 8001f66:	e04f      	b.n	8002008 <HAL_I2C_Init+0x1dc>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	689b      	ldr	r3, [r3, #8]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d111      	bne.n	8001f94 <HAL_I2C_Init+0x168>
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	1e58      	subs	r0, r3, #1
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6859      	ldr	r1, [r3, #4]
 8001f78:	460b      	mov	r3, r1
 8001f7a:	005b      	lsls	r3, r3, #1
 8001f7c:	440b      	add	r3, r1
 8001f7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f82:	3301      	adds	r3, #1
 8001f84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	bf0c      	ite	eq
 8001f8c:	2301      	moveq	r3, #1
 8001f8e:	2300      	movne	r3, #0
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	e012      	b.n	8001fba <HAL_I2C_Init+0x18e>
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	1e58      	subs	r0, r3, #1
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6859      	ldr	r1, [r3, #4]
 8001f9c:	460b      	mov	r3, r1
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	440b      	add	r3, r1
 8001fa2:	0099      	lsls	r1, r3, #2
 8001fa4:	440b      	add	r3, r1
 8001fa6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001faa:	3301      	adds	r3, #1
 8001fac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	bf0c      	ite	eq
 8001fb4:	2301      	moveq	r3, #1
 8001fb6:	2300      	movne	r3, #0
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <HAL_I2C_Init+0x196>
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e022      	b.n	8002008 <HAL_I2C_Init+0x1dc>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d10e      	bne.n	8001fe8 <HAL_I2C_Init+0x1bc>
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	1e58      	subs	r0, r3, #1
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6859      	ldr	r1, [r3, #4]
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	440b      	add	r3, r1
 8001fd8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fdc:	3301      	adds	r3, #1
 8001fde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fe2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fe6:	e00f      	b.n	8002008 <HAL_I2C_Init+0x1dc>
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	1e58      	subs	r0, r3, #1
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6859      	ldr	r1, [r3, #4]
 8001ff0:	460b      	mov	r3, r1
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	0099      	lsls	r1, r3, #2
 8001ff8:	440b      	add	r3, r1
 8001ffa:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ffe:	3301      	adds	r3, #1
 8002000:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002004:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002008:	6879      	ldr	r1, [r7, #4]
 800200a:	6809      	ldr	r1, [r1, #0]
 800200c:	4313      	orrs	r3, r2
 800200e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69da      	ldr	r2, [r3, #28]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a1b      	ldr	r3, [r3, #32]
 8002022:	431a      	orrs	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	430a      	orrs	r2, r1
 800202a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002036:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	6911      	ldr	r1, [r2, #16]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	68d2      	ldr	r2, [r2, #12]
 8002042:	4311      	orrs	r1, r2
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	6812      	ldr	r2, [r2, #0]
 8002048:	430b      	orrs	r3, r1
 800204a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	695a      	ldr	r2, [r3, #20]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	431a      	orrs	r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	430a      	orrs	r2, r1
 8002066:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f042 0201 	orr.w	r2, r2, #1
 8002076:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2220      	movs	r2, #32
 8002082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	000186a0 	.word	0x000186a0
 80020a4:	001e847f 	.word	0x001e847f
 80020a8:	003d08ff 	.word	0x003d08ff
 80020ac:	431bde83 	.word	0x431bde83
 80020b0:	10624dd3 	.word	0x10624dd3

080020b4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b088      	sub	sp, #32
 80020b8:	af02      	add	r7, sp, #8
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	4608      	mov	r0, r1
 80020be:	4611      	mov	r1, r2
 80020c0:	461a      	mov	r2, r3
 80020c2:	4603      	mov	r3, r0
 80020c4:	817b      	strh	r3, [r7, #10]
 80020c6:	460b      	mov	r3, r1
 80020c8:	813b      	strh	r3, [r7, #8]
 80020ca:	4613      	mov	r3, r2
 80020cc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80020ce:	f7ff fbcd 	bl	800186c <HAL_GetTick>
 80020d2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	2b20      	cmp	r3, #32
 80020de:	f040 80d9 	bne.w	8002294 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	9300      	str	r3, [sp, #0]
 80020e6:	2319      	movs	r3, #25
 80020e8:	2201      	movs	r2, #1
 80020ea:	496d      	ldr	r1, [pc, #436]	; (80022a0 <HAL_I2C_Mem_Write+0x1ec>)
 80020ec:	68f8      	ldr	r0, [r7, #12]
 80020ee:	f000 fc8b 	bl	8002a08 <I2C_WaitOnFlagUntilTimeout>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80020f8:	2302      	movs	r3, #2
 80020fa:	e0cc      	b.n	8002296 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002102:	2b01      	cmp	r3, #1
 8002104:	d101      	bne.n	800210a <HAL_I2C_Mem_Write+0x56>
 8002106:	2302      	movs	r3, #2
 8002108:	e0c5      	b.n	8002296 <HAL_I2C_Mem_Write+0x1e2>
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0301 	and.w	r3, r3, #1
 800211c:	2b01      	cmp	r3, #1
 800211e:	d007      	beq.n	8002130 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f042 0201 	orr.w	r2, r2, #1
 800212e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800213e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2221      	movs	r2, #33	; 0x21
 8002144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2240      	movs	r2, #64	; 0x40
 800214c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2200      	movs	r2, #0
 8002154:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	6a3a      	ldr	r2, [r7, #32]
 800215a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002160:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002166:	b29a      	uxth	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	4a4d      	ldr	r2, [pc, #308]	; (80022a4 <HAL_I2C_Mem_Write+0x1f0>)
 8002170:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002172:	88f8      	ldrh	r0, [r7, #6]
 8002174:	893a      	ldrh	r2, [r7, #8]
 8002176:	8979      	ldrh	r1, [r7, #10]
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	9301      	str	r3, [sp, #4]
 800217c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	4603      	mov	r3, r0
 8002182:	68f8      	ldr	r0, [r7, #12]
 8002184:	f000 fac2 	bl	800270c <I2C_RequestMemoryWrite>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d052      	beq.n	8002234 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e081      	b.n	8002296 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002192:	697a      	ldr	r2, [r7, #20]
 8002194:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002196:	68f8      	ldr	r0, [r7, #12]
 8002198:	f000 fd50 	bl	8002c3c <I2C_WaitOnTXEFlagUntilTimeout>
 800219c:	4603      	mov	r3, r0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d00d      	beq.n	80021be <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	d107      	bne.n	80021ba <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e06b      	b.n	8002296 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021c2:	781a      	ldrb	r2, [r3, #0]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ce:	1c5a      	adds	r2, r3, #1
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021d8:	3b01      	subs	r3, #1
 80021da:	b29a      	uxth	r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	3b01      	subs	r3, #1
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	695b      	ldr	r3, [r3, #20]
 80021f4:	f003 0304 	and.w	r3, r3, #4
 80021f8:	2b04      	cmp	r3, #4
 80021fa:	d11b      	bne.n	8002234 <HAL_I2C_Mem_Write+0x180>
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002200:	2b00      	cmp	r3, #0
 8002202:	d017      	beq.n	8002234 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002208:	781a      	ldrb	r2, [r3, #0]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002214:	1c5a      	adds	r2, r3, #1
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800221e:	3b01      	subs	r3, #1
 8002220:	b29a      	uxth	r2, r3
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800222a:	b29b      	uxth	r3, r3
 800222c:	3b01      	subs	r3, #1
 800222e:	b29a      	uxth	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002238:	2b00      	cmp	r3, #0
 800223a:	d1aa      	bne.n	8002192 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800223c:	697a      	ldr	r2, [r7, #20]
 800223e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002240:	68f8      	ldr	r0, [r7, #12]
 8002242:	f000 fd43 	bl	8002ccc <I2C_WaitOnBTFFlagUntilTimeout>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d00d      	beq.n	8002268 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002250:	2b04      	cmp	r3, #4
 8002252:	d107      	bne.n	8002264 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002262:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e016      	b.n	8002296 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002276:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2220      	movs	r2, #32
 800227c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2200      	movs	r2, #0
 8002284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002290:	2300      	movs	r3, #0
 8002292:	e000      	b.n	8002296 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002294:	2302      	movs	r3, #2
  }
}
 8002296:	4618      	mov	r0, r3
 8002298:	3718      	adds	r7, #24
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	00100002 	.word	0x00100002
 80022a4:	ffff0000 	.word	0xffff0000

080022a8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08c      	sub	sp, #48	; 0x30
 80022ac:	af02      	add	r7, sp, #8
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	4608      	mov	r0, r1
 80022b2:	4611      	mov	r1, r2
 80022b4:	461a      	mov	r2, r3
 80022b6:	4603      	mov	r3, r0
 80022b8:	817b      	strh	r3, [r7, #10]
 80022ba:	460b      	mov	r3, r1
 80022bc:	813b      	strh	r3, [r7, #8]
 80022be:	4613      	mov	r3, r2
 80022c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022c2:	f7ff fad3 	bl	800186c <HAL_GetTick>
 80022c6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b20      	cmp	r3, #32
 80022d2:	f040 8214 	bne.w	80026fe <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d8:	9300      	str	r3, [sp, #0]
 80022da:	2319      	movs	r3, #25
 80022dc:	2201      	movs	r2, #1
 80022de:	497b      	ldr	r1, [pc, #492]	; (80024cc <HAL_I2C_Mem_Read+0x224>)
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f000 fb91 	bl	8002a08 <I2C_WaitOnFlagUntilTimeout>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80022ec:	2302      	movs	r3, #2
 80022ee:	e207      	b.n	8002700 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d101      	bne.n	80022fe <HAL_I2C_Mem_Read+0x56>
 80022fa:	2302      	movs	r3, #2
 80022fc:	e200      	b.n	8002700 <HAL_I2C_Mem_Read+0x458>
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2201      	movs	r2, #1
 8002302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0301 	and.w	r3, r3, #1
 8002310:	2b01      	cmp	r3, #1
 8002312:	d007      	beq.n	8002324 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f042 0201 	orr.w	r2, r2, #1
 8002322:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002332:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2222      	movs	r2, #34	; 0x22
 8002338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2240      	movs	r2, #64	; 0x40
 8002340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2200      	movs	r2, #0
 8002348:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800234e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002354:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800235a:	b29a      	uxth	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	4a5b      	ldr	r2, [pc, #364]	; (80024d0 <HAL_I2C_Mem_Read+0x228>)
 8002364:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002366:	88f8      	ldrh	r0, [r7, #6]
 8002368:	893a      	ldrh	r2, [r7, #8]
 800236a:	8979      	ldrh	r1, [r7, #10]
 800236c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236e:	9301      	str	r3, [sp, #4]
 8002370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	4603      	mov	r3, r0
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 fa5e 	bl	8002838 <I2C_RequestMemoryRead>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e1bc      	b.n	8002700 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800238a:	2b00      	cmp	r3, #0
 800238c:	d113      	bne.n	80023b6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800238e:	2300      	movs	r3, #0
 8002390:	623b      	str	r3, [r7, #32]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	695b      	ldr	r3, [r3, #20]
 8002398:	623b      	str	r3, [r7, #32]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	699b      	ldr	r3, [r3, #24]
 80023a0:	623b      	str	r3, [r7, #32]
 80023a2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	e190      	b.n	80026d8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d11b      	bne.n	80023f6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023ce:	2300      	movs	r3, #0
 80023d0:	61fb      	str	r3, [r7, #28]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	695b      	ldr	r3, [r3, #20]
 80023d8:	61fb      	str	r3, [r7, #28]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	61fb      	str	r3, [r7, #28]
 80023e2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023f2:	601a      	str	r2, [r3, #0]
 80023f4:	e170      	b.n	80026d8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d11b      	bne.n	8002436 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800240c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800241c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800241e:	2300      	movs	r3, #0
 8002420:	61bb      	str	r3, [r7, #24]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	695b      	ldr	r3, [r3, #20]
 8002428:	61bb      	str	r3, [r7, #24]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	61bb      	str	r3, [r7, #24]
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	e150      	b.n	80026d8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002436:	2300      	movs	r3, #0
 8002438:	617b      	str	r3, [r7, #20]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	695b      	ldr	r3, [r3, #20]
 8002440:	617b      	str	r3, [r7, #20]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800244c:	e144      	b.n	80026d8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002452:	2b03      	cmp	r3, #3
 8002454:	f200 80f1 	bhi.w	800263a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800245c:	2b01      	cmp	r3, #1
 800245e:	d123      	bne.n	80024a8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002460:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002462:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002464:	68f8      	ldr	r0, [r7, #12]
 8002466:	f000 fc79 	bl	8002d5c <I2C_WaitOnRXNEFlagUntilTimeout>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	e145      	b.n	8002700 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	691a      	ldr	r2, [r3, #16]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247e:	b2d2      	uxtb	r2, r2
 8002480:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002486:	1c5a      	adds	r2, r3, #1
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002490:	3b01      	subs	r3, #1
 8002492:	b29a      	uxth	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800249c:	b29b      	uxth	r3, r3
 800249e:	3b01      	subs	r3, #1
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80024a6:	e117      	b.n	80026d8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d14e      	bne.n	800254e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	9300      	str	r3, [sp, #0]
 80024b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024b6:	2200      	movs	r2, #0
 80024b8:	4906      	ldr	r1, [pc, #24]	; (80024d4 <HAL_I2C_Mem_Read+0x22c>)
 80024ba:	68f8      	ldr	r0, [r7, #12]
 80024bc:	f000 faa4 	bl	8002a08 <I2C_WaitOnFlagUntilTimeout>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d008      	beq.n	80024d8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e11a      	b.n	8002700 <HAL_I2C_Mem_Read+0x458>
 80024ca:	bf00      	nop
 80024cc:	00100002 	.word	0x00100002
 80024d0:	ffff0000 	.word	0xffff0000
 80024d4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	691a      	ldr	r2, [r3, #16]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f2:	b2d2      	uxtb	r2, r2
 80024f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024fa:	1c5a      	adds	r2, r3, #1
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002504:	3b01      	subs	r3, #1
 8002506:	b29a      	uxth	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002510:	b29b      	uxth	r3, r3
 8002512:	3b01      	subs	r3, #1
 8002514:	b29a      	uxth	r2, r3
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	691a      	ldr	r2, [r3, #16]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002524:	b2d2      	uxtb	r2, r2
 8002526:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252c:	1c5a      	adds	r2, r3, #1
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002536:	3b01      	subs	r3, #1
 8002538:	b29a      	uxth	r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002542:	b29b      	uxth	r3, r3
 8002544:	3b01      	subs	r3, #1
 8002546:	b29a      	uxth	r2, r3
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800254c:	e0c4      	b.n	80026d8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800254e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002550:	9300      	str	r3, [sp, #0]
 8002552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002554:	2200      	movs	r2, #0
 8002556:	496c      	ldr	r1, [pc, #432]	; (8002708 <HAL_I2C_Mem_Read+0x460>)
 8002558:	68f8      	ldr	r0, [r7, #12]
 800255a:	f000 fa55 	bl	8002a08 <I2C_WaitOnFlagUntilTimeout>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e0cb      	b.n	8002700 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002576:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	691a      	ldr	r2, [r3, #16]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002582:	b2d2      	uxtb	r2, r2
 8002584:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258a:	1c5a      	adds	r2, r3, #1
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002594:	3b01      	subs	r3, #1
 8002596:	b29a      	uxth	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	3b01      	subs	r3, #1
 80025a4:	b29a      	uxth	r2, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80025aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025b0:	2200      	movs	r2, #0
 80025b2:	4955      	ldr	r1, [pc, #340]	; (8002708 <HAL_I2C_Mem_Read+0x460>)
 80025b4:	68f8      	ldr	r0, [r7, #12]
 80025b6:	f000 fa27 	bl	8002a08 <I2C_WaitOnFlagUntilTimeout>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e09d      	b.n	8002700 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	691a      	ldr	r2, [r3, #16]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025de:	b2d2      	uxtb	r2, r2
 80025e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e6:	1c5a      	adds	r2, r3, #1
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025f0:	3b01      	subs	r3, #1
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025fc:	b29b      	uxth	r3, r3
 80025fe:	3b01      	subs	r3, #1
 8002600:	b29a      	uxth	r2, r3
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	691a      	ldr	r2, [r3, #16]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002610:	b2d2      	uxtb	r2, r2
 8002612:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002618:	1c5a      	adds	r2, r3, #1
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002622:	3b01      	subs	r3, #1
 8002624:	b29a      	uxth	r2, r3
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800262e:	b29b      	uxth	r3, r3
 8002630:	3b01      	subs	r3, #1
 8002632:	b29a      	uxth	r2, r3
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002638:	e04e      	b.n	80026d8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800263a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800263c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	f000 fb8c 	bl	8002d5c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e058      	b.n	8002700 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	691a      	ldr	r2, [r3, #16]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002658:	b2d2      	uxtb	r2, r2
 800265a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002660:	1c5a      	adds	r2, r3, #1
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800266a:	3b01      	subs	r3, #1
 800266c:	b29a      	uxth	r2, r3
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002676:	b29b      	uxth	r3, r3
 8002678:	3b01      	subs	r3, #1
 800267a:	b29a      	uxth	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	f003 0304 	and.w	r3, r3, #4
 800268a:	2b04      	cmp	r3, #4
 800268c:	d124      	bne.n	80026d8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002692:	2b03      	cmp	r3, #3
 8002694:	d107      	bne.n	80026a6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026a4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	691a      	ldr	r2, [r3, #16]
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b0:	b2d2      	uxtb	r2, r2
 80026b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b8:	1c5a      	adds	r2, r3, #1
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026c2:	3b01      	subs	r3, #1
 80026c4:	b29a      	uxth	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ce:	b29b      	uxth	r3, r3
 80026d0:	3b01      	subs	r3, #1
 80026d2:	b29a      	uxth	r2, r3
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026dc:	2b00      	cmp	r3, #0
 80026de:	f47f aeb6 	bne.w	800244e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2220      	movs	r2, #32
 80026e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80026fa:	2300      	movs	r3, #0
 80026fc:	e000      	b.n	8002700 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80026fe:	2302      	movs	r3, #2
  }
}
 8002700:	4618      	mov	r0, r3
 8002702:	3728      	adds	r7, #40	; 0x28
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	00010004 	.word	0x00010004

0800270c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b088      	sub	sp, #32
 8002710:	af02      	add	r7, sp, #8
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	4608      	mov	r0, r1
 8002716:	4611      	mov	r1, r2
 8002718:	461a      	mov	r2, r3
 800271a:	4603      	mov	r3, r0
 800271c:	817b      	strh	r3, [r7, #10]
 800271e:	460b      	mov	r3, r1
 8002720:	813b      	strh	r3, [r7, #8]
 8002722:	4613      	mov	r3, r2
 8002724:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002734:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002738:	9300      	str	r3, [sp, #0]
 800273a:	6a3b      	ldr	r3, [r7, #32]
 800273c:	2200      	movs	r2, #0
 800273e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002742:	68f8      	ldr	r0, [r7, #12]
 8002744:	f000 f960 	bl	8002a08 <I2C_WaitOnFlagUntilTimeout>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d00d      	beq.n	800276a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002758:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800275c:	d103      	bne.n	8002766 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002764:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e05f      	b.n	800282a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800276a:	897b      	ldrh	r3, [r7, #10]
 800276c:	b2db      	uxtb	r3, r3
 800276e:	461a      	mov	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002778:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800277a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277c:	6a3a      	ldr	r2, [r7, #32]
 800277e:	492d      	ldr	r1, [pc, #180]	; (8002834 <I2C_RequestMemoryWrite+0x128>)
 8002780:	68f8      	ldr	r0, [r7, #12]
 8002782:	f000 f9bb 	bl	8002afc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800278c:	2301      	movs	r3, #1
 800278e:	e04c      	b.n	800282a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	695b      	ldr	r3, [r3, #20]
 800279a:	617b      	str	r3, [r7, #20]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	617b      	str	r3, [r7, #20]
 80027a4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027a8:	6a39      	ldr	r1, [r7, #32]
 80027aa:	68f8      	ldr	r0, [r7, #12]
 80027ac:	f000 fa46 	bl	8002c3c <I2C_WaitOnTXEFlagUntilTimeout>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00d      	beq.n	80027d2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	2b04      	cmp	r3, #4
 80027bc:	d107      	bne.n	80027ce <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027cc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e02b      	b.n	800282a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80027d2:	88fb      	ldrh	r3, [r7, #6]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d105      	bne.n	80027e4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80027d8:	893b      	ldrh	r3, [r7, #8]
 80027da:	b2da      	uxtb	r2, r3
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	611a      	str	r2, [r3, #16]
 80027e2:	e021      	b.n	8002828 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80027e4:	893b      	ldrh	r3, [r7, #8]
 80027e6:	0a1b      	lsrs	r3, r3, #8
 80027e8:	b29b      	uxth	r3, r3
 80027ea:	b2da      	uxtb	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027f4:	6a39      	ldr	r1, [r7, #32]
 80027f6:	68f8      	ldr	r0, [r7, #12]
 80027f8:	f000 fa20 	bl	8002c3c <I2C_WaitOnTXEFlagUntilTimeout>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00d      	beq.n	800281e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002806:	2b04      	cmp	r3, #4
 8002808:	d107      	bne.n	800281a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002818:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e005      	b.n	800282a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800281e:	893b      	ldrh	r3, [r7, #8]
 8002820:	b2da      	uxtb	r2, r3
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3718      	adds	r7, #24
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	00010002 	.word	0x00010002

08002838 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b088      	sub	sp, #32
 800283c:	af02      	add	r7, sp, #8
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	4608      	mov	r0, r1
 8002842:	4611      	mov	r1, r2
 8002844:	461a      	mov	r2, r3
 8002846:	4603      	mov	r3, r0
 8002848:	817b      	strh	r3, [r7, #10]
 800284a:	460b      	mov	r3, r1
 800284c:	813b      	strh	r3, [r7, #8]
 800284e:	4613      	mov	r3, r2
 8002850:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002860:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002870:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002874:	9300      	str	r3, [sp, #0]
 8002876:	6a3b      	ldr	r3, [r7, #32]
 8002878:	2200      	movs	r2, #0
 800287a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800287e:	68f8      	ldr	r0, [r7, #12]
 8002880:	f000 f8c2 	bl	8002a08 <I2C_WaitOnFlagUntilTimeout>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00d      	beq.n	80028a6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002894:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002898:	d103      	bne.n	80028a2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e0aa      	b.n	80029fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80028a6:	897b      	ldrh	r3, [r7, #10]
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	461a      	mov	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80028b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80028b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b8:	6a3a      	ldr	r2, [r7, #32]
 80028ba:	4952      	ldr	r1, [pc, #328]	; (8002a04 <I2C_RequestMemoryRead+0x1cc>)
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f000 f91d 	bl	8002afc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e097      	b.n	80029fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	617b      	str	r3, [r7, #20]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	617b      	str	r3, [r7, #20]
 80028e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028e4:	6a39      	ldr	r1, [r7, #32]
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f000 f9a8 	bl	8002c3c <I2C_WaitOnTXEFlagUntilTimeout>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d00d      	beq.n	800290e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f6:	2b04      	cmp	r3, #4
 80028f8:	d107      	bne.n	800290a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002908:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e076      	b.n	80029fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800290e:	88fb      	ldrh	r3, [r7, #6]
 8002910:	2b01      	cmp	r3, #1
 8002912:	d105      	bne.n	8002920 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002914:	893b      	ldrh	r3, [r7, #8]
 8002916:	b2da      	uxtb	r2, r3
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	611a      	str	r2, [r3, #16]
 800291e:	e021      	b.n	8002964 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002920:	893b      	ldrh	r3, [r7, #8]
 8002922:	0a1b      	lsrs	r3, r3, #8
 8002924:	b29b      	uxth	r3, r3
 8002926:	b2da      	uxtb	r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800292e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002930:	6a39      	ldr	r1, [r7, #32]
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	f000 f982 	bl	8002c3c <I2C_WaitOnTXEFlagUntilTimeout>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d00d      	beq.n	800295a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	2b04      	cmp	r3, #4
 8002944:	d107      	bne.n	8002956 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002954:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e050      	b.n	80029fc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800295a:	893b      	ldrh	r3, [r7, #8]
 800295c:	b2da      	uxtb	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002964:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002966:	6a39      	ldr	r1, [r7, #32]
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 f967 	bl	8002c3c <I2C_WaitOnTXEFlagUntilTimeout>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d00d      	beq.n	8002990 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002978:	2b04      	cmp	r3, #4
 800297a:	d107      	bne.n	800298c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800298a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e035      	b.n	80029fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800299e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80029a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a2:	9300      	str	r3, [sp, #0]
 80029a4:	6a3b      	ldr	r3, [r7, #32]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80029ac:	68f8      	ldr	r0, [r7, #12]
 80029ae:	f000 f82b 	bl	8002a08 <I2C_WaitOnFlagUntilTimeout>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d00d      	beq.n	80029d4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029c6:	d103      	bne.n	80029d0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e013      	b.n	80029fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80029d4:	897b      	ldrh	r3, [r7, #10]
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	f043 0301 	orr.w	r3, r3, #1
 80029dc:	b2da      	uxtb	r2, r3
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e6:	6a3a      	ldr	r2, [r7, #32]
 80029e8:	4906      	ldr	r1, [pc, #24]	; (8002a04 <I2C_RequestMemoryRead+0x1cc>)
 80029ea:	68f8      	ldr	r0, [r7, #12]
 80029ec:	f000 f886 	bl	8002afc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d001      	beq.n	80029fa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e000      	b.n	80029fc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80029fa:	2300      	movs	r3, #0
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	00010002 	.word	0x00010002

08002a08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	603b      	str	r3, [r7, #0]
 8002a14:	4613      	mov	r3, r2
 8002a16:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a18:	e048      	b.n	8002aac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a20:	d044      	beq.n	8002aac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a22:	f7fe ff23 	bl	800186c <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	683a      	ldr	r2, [r7, #0]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d302      	bcc.n	8002a38 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d139      	bne.n	8002aac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	0c1b      	lsrs	r3, r3, #16
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d10d      	bne.n	8002a5e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	695b      	ldr	r3, [r3, #20]
 8002a48:	43da      	mvns	r2, r3
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	bf0c      	ite	eq
 8002a54:	2301      	moveq	r3, #1
 8002a56:	2300      	movne	r3, #0
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	e00c      	b.n	8002a78 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	43da      	mvns	r2, r3
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	bf0c      	ite	eq
 8002a70:	2301      	moveq	r3, #1
 8002a72:	2300      	movne	r3, #0
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	461a      	mov	r2, r3
 8002a78:	79fb      	ldrb	r3, [r7, #7]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d116      	bne.n	8002aac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2200      	movs	r2, #0
 8002a82:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2220      	movs	r2, #32
 8002a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a98:	f043 0220 	orr.w	r2, r3, #32
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e023      	b.n	8002af4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	0c1b      	lsrs	r3, r3, #16
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d10d      	bne.n	8002ad2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	695b      	ldr	r3, [r3, #20]
 8002abc:	43da      	mvns	r2, r3
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	bf0c      	ite	eq
 8002ac8:	2301      	moveq	r3, #1
 8002aca:	2300      	movne	r3, #0
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	461a      	mov	r2, r3
 8002ad0:	e00c      	b.n	8002aec <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	699b      	ldr	r3, [r3, #24]
 8002ad8:	43da      	mvns	r2, r3
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	4013      	ands	r3, r2
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	bf0c      	ite	eq
 8002ae4:	2301      	moveq	r3, #1
 8002ae6:	2300      	movne	r3, #0
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	461a      	mov	r2, r3
 8002aec:	79fb      	ldrb	r3, [r7, #7]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d093      	beq.n	8002a1a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002af2:	2300      	movs	r3, #0
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3710      	adds	r7, #16
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}

08002afc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
 8002b08:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b0a:	e071      	b.n	8002bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b1a:	d123      	bne.n	8002b64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b2a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b34:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2220      	movs	r2, #32
 8002b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b50:	f043 0204 	orr.w	r2, r3, #4
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e067      	b.n	8002c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b6a:	d041      	beq.n	8002bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b6c:	f7fe fe7e 	bl	800186c <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d302      	bcc.n	8002b82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d136      	bne.n	8002bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	0c1b      	lsrs	r3, r3, #16
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d10c      	bne.n	8002ba6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	43da      	mvns	r2, r3
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	4013      	ands	r3, r2
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	bf14      	ite	ne
 8002b9e:	2301      	movne	r3, #1
 8002ba0:	2300      	moveq	r3, #0
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	e00b      	b.n	8002bbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	43da      	mvns	r2, r3
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	bf14      	ite	ne
 8002bb8:	2301      	movne	r3, #1
 8002bba:	2300      	moveq	r3, #0
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d016      	beq.n	8002bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2220      	movs	r2, #32
 8002bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bdc:	f043 0220 	orr.w	r2, r3, #32
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e021      	b.n	8002c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	0c1b      	lsrs	r3, r3, #16
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d10c      	bne.n	8002c14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	695b      	ldr	r3, [r3, #20]
 8002c00:	43da      	mvns	r2, r3
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	4013      	ands	r3, r2
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	bf14      	ite	ne
 8002c0c:	2301      	movne	r3, #1
 8002c0e:	2300      	moveq	r3, #0
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	e00b      	b.n	8002c2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	43da      	mvns	r2, r3
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	4013      	ands	r3, r2
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	bf14      	ite	ne
 8002c26:	2301      	movne	r3, #1
 8002c28:	2300      	moveq	r3, #0
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	f47f af6d 	bne.w	8002b0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3710      	adds	r7, #16
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c48:	e034      	b.n	8002cb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c4a:	68f8      	ldr	r0, [r7, #12]
 8002c4c:	f000 f8e3 	bl	8002e16 <I2C_IsAcknowledgeFailed>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e034      	b.n	8002cc4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c60:	d028      	beq.n	8002cb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c62:	f7fe fe03 	bl	800186c <HAL_GetTick>
 8002c66:	4602      	mov	r2, r0
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	1ad3      	subs	r3, r2, r3
 8002c6c:	68ba      	ldr	r2, [r7, #8]
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d302      	bcc.n	8002c78 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d11d      	bne.n	8002cb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c82:	2b80      	cmp	r3, #128	; 0x80
 8002c84:	d016      	beq.n	8002cb4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2220      	movs	r2, #32
 8002c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca0:	f043 0220 	orr.w	r2, r3, #32
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e007      	b.n	8002cc4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	695b      	ldr	r3, [r3, #20]
 8002cba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cbe:	2b80      	cmp	r3, #128	; 0x80
 8002cc0:	d1c3      	bne.n	8002c4a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002cc2:	2300      	movs	r3, #0
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3710      	adds	r7, #16
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}

08002ccc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002cd8:	e034      	b.n	8002d44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	f000 f89b 	bl	8002e16 <I2C_IsAcknowledgeFailed>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e034      	b.n	8002d54 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf0:	d028      	beq.n	8002d44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf2:	f7fe fdbb 	bl	800186c <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	68ba      	ldr	r2, [r7, #8]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d302      	bcc.n	8002d08 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d11d      	bne.n	8002d44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	695b      	ldr	r3, [r3, #20]
 8002d0e:	f003 0304 	and.w	r3, r3, #4
 8002d12:	2b04      	cmp	r3, #4
 8002d14:	d016      	beq.n	8002d44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2220      	movs	r2, #32
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d30:	f043 0220 	orr.w	r2, r3, #32
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e007      	b.n	8002d54 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	f003 0304 	and.w	r3, r3, #4
 8002d4e:	2b04      	cmp	r3, #4
 8002d50:	d1c3      	bne.n	8002cda <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d52:	2300      	movs	r3, #0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3710      	adds	r7, #16
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d68:	e049      	b.n	8002dfe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	695b      	ldr	r3, [r3, #20]
 8002d70:	f003 0310 	and.w	r3, r3, #16
 8002d74:	2b10      	cmp	r3, #16
 8002d76:	d119      	bne.n	8002dac <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f06f 0210 	mvn.w	r2, #16
 8002d80:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2220      	movs	r2, #32
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e030      	b.n	8002e0e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dac:	f7fe fd5e 	bl	800186c <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d302      	bcc.n	8002dc2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d11d      	bne.n	8002dfe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	695b      	ldr	r3, [r3, #20]
 8002dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dcc:	2b40      	cmp	r3, #64	; 0x40
 8002dce:	d016      	beq.n	8002dfe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2220      	movs	r2, #32
 8002dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	f043 0220 	orr.w	r2, r3, #32
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e007      	b.n	8002e0e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	695b      	ldr	r3, [r3, #20]
 8002e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e08:	2b40      	cmp	r3, #64	; 0x40
 8002e0a:	d1ae      	bne.n	8002d6a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e16:	b480      	push	{r7}
 8002e18:	b083      	sub	sp, #12
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	695b      	ldr	r3, [r3, #20]
 8002e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e2c:	d11b      	bne.n	8002e66 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e36:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2220      	movs	r2, #32
 8002e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e52:	f043 0204 	orr.w	r2, r3, #4
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e000      	b.n	8002e68 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e267      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d075      	beq.n	8002f7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e92:	4b88      	ldr	r3, [pc, #544]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f003 030c 	and.w	r3, r3, #12
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	d00c      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e9e:	4b85      	ldr	r3, [pc, #532]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d112      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eaa:	4b82      	ldr	r3, [pc, #520]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eb6:	d10b      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb8:	4b7e      	ldr	r3, [pc, #504]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d05b      	beq.n	8002f7c <HAL_RCC_OscConfig+0x108>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d157      	bne.n	8002f7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e242      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ed8:	d106      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x74>
 8002eda:	4b76      	ldr	r3, [pc, #472]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a75      	ldr	r2, [pc, #468]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002ee0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ee4:	6013      	str	r3, [r2, #0]
 8002ee6:	e01d      	b.n	8002f24 <HAL_RCC_OscConfig+0xb0>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ef0:	d10c      	bne.n	8002f0c <HAL_RCC_OscConfig+0x98>
 8002ef2:	4b70      	ldr	r3, [pc, #448]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a6f      	ldr	r2, [pc, #444]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002ef8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002efc:	6013      	str	r3, [r2, #0]
 8002efe:	4b6d      	ldr	r3, [pc, #436]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a6c      	ldr	r2, [pc, #432]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	e00b      	b.n	8002f24 <HAL_RCC_OscConfig+0xb0>
 8002f0c:	4b69      	ldr	r3, [pc, #420]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a68      	ldr	r2, [pc, #416]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f16:	6013      	str	r3, [r2, #0]
 8002f18:	4b66      	ldr	r3, [pc, #408]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a65      	ldr	r2, [pc, #404]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d013      	beq.n	8002f54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f2c:	f7fe fc9e 	bl	800186c <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f34:	f7fe fc9a 	bl	800186c <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b64      	cmp	r3, #100	; 0x64
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e207      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f46:	4b5b      	ldr	r3, [pc, #364]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0f0      	beq.n	8002f34 <HAL_RCC_OscConfig+0xc0>
 8002f52:	e014      	b.n	8002f7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f54:	f7fe fc8a 	bl	800186c <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f5c:	f7fe fc86 	bl	800186c <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b64      	cmp	r3, #100	; 0x64
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e1f3      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f6e:	4b51      	ldr	r3, [pc, #324]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1f0      	bne.n	8002f5c <HAL_RCC_OscConfig+0xe8>
 8002f7a:	e000      	b.n	8002f7e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d063      	beq.n	8003052 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f8a:	4b4a      	ldr	r3, [pc, #296]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 030c 	and.w	r3, r3, #12
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00b      	beq.n	8002fae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f96:	4b47      	ldr	r3, [pc, #284]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f9e:	2b08      	cmp	r3, #8
 8002fa0:	d11c      	bne.n	8002fdc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fa2:	4b44      	ldr	r3, [pc, #272]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d116      	bne.n	8002fdc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fae:	4b41      	ldr	r3, [pc, #260]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d005      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x152>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d001      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e1c7      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc6:	4b3b      	ldr	r3, [pc, #236]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	4937      	ldr	r1, [pc, #220]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fda:	e03a      	b.n	8003052 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d020      	beq.n	8003026 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fe4:	4b34      	ldr	r3, [pc, #208]	; (80030b8 <HAL_RCC_OscConfig+0x244>)
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fea:	f7fe fc3f 	bl	800186c <HAL_GetTick>
 8002fee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ff0:	e008      	b.n	8003004 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ff2:	f7fe fc3b 	bl	800186c <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d901      	bls.n	8003004 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e1a8      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003004:	4b2b      	ldr	r3, [pc, #172]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d0f0      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003010:	4b28      	ldr	r3, [pc, #160]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	00db      	lsls	r3, r3, #3
 800301e:	4925      	ldr	r1, [pc, #148]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8003020:	4313      	orrs	r3, r2
 8003022:	600b      	str	r3, [r1, #0]
 8003024:	e015      	b.n	8003052 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003026:	4b24      	ldr	r3, [pc, #144]	; (80030b8 <HAL_RCC_OscConfig+0x244>)
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800302c:	f7fe fc1e 	bl	800186c <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003034:	f7fe fc1a 	bl	800186c <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e187      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003046:	4b1b      	ldr	r3, [pc, #108]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1f0      	bne.n	8003034 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0308 	and.w	r3, r3, #8
 800305a:	2b00      	cmp	r3, #0
 800305c:	d036      	beq.n	80030cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d016      	beq.n	8003094 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003066:	4b15      	ldr	r3, [pc, #84]	; (80030bc <HAL_RCC_OscConfig+0x248>)
 8003068:	2201      	movs	r2, #1
 800306a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800306c:	f7fe fbfe 	bl	800186c <HAL_GetTick>
 8003070:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003072:	e008      	b.n	8003086 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003074:	f7fe fbfa 	bl	800186c <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b02      	cmp	r3, #2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e167      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003086:	4b0b      	ldr	r3, [pc, #44]	; (80030b4 <HAL_RCC_OscConfig+0x240>)
 8003088:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d0f0      	beq.n	8003074 <HAL_RCC_OscConfig+0x200>
 8003092:	e01b      	b.n	80030cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003094:	4b09      	ldr	r3, [pc, #36]	; (80030bc <HAL_RCC_OscConfig+0x248>)
 8003096:	2200      	movs	r2, #0
 8003098:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800309a:	f7fe fbe7 	bl	800186c <HAL_GetTick>
 800309e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030a0:	e00e      	b.n	80030c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030a2:	f7fe fbe3 	bl	800186c <HAL_GetTick>
 80030a6:	4602      	mov	r2, r0
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d907      	bls.n	80030c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e150      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
 80030b4:	40023800 	.word	0x40023800
 80030b8:	42470000 	.word	0x42470000
 80030bc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030c0:	4b88      	ldr	r3, [pc, #544]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80030c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d1ea      	bne.n	80030a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 0304 	and.w	r3, r3, #4
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f000 8097 	beq.w	8003208 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030da:	2300      	movs	r3, #0
 80030dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030de:	4b81      	ldr	r3, [pc, #516]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80030e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d10f      	bne.n	800310a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030ea:	2300      	movs	r3, #0
 80030ec:	60bb      	str	r3, [r7, #8]
 80030ee:	4b7d      	ldr	r3, [pc, #500]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	4a7c      	ldr	r2, [pc, #496]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80030f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030f8:	6413      	str	r3, [r2, #64]	; 0x40
 80030fa:	4b7a      	ldr	r3, [pc, #488]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80030fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003102:	60bb      	str	r3, [r7, #8]
 8003104:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003106:	2301      	movs	r3, #1
 8003108:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800310a:	4b77      	ldr	r3, [pc, #476]	; (80032e8 <HAL_RCC_OscConfig+0x474>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003112:	2b00      	cmp	r3, #0
 8003114:	d118      	bne.n	8003148 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003116:	4b74      	ldr	r3, [pc, #464]	; (80032e8 <HAL_RCC_OscConfig+0x474>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a73      	ldr	r2, [pc, #460]	; (80032e8 <HAL_RCC_OscConfig+0x474>)
 800311c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003120:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003122:	f7fe fba3 	bl	800186c <HAL_GetTick>
 8003126:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003128:	e008      	b.n	800313c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800312a:	f7fe fb9f 	bl	800186c <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	2b02      	cmp	r3, #2
 8003136:	d901      	bls.n	800313c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e10c      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800313c:	4b6a      	ldr	r3, [pc, #424]	; (80032e8 <HAL_RCC_OscConfig+0x474>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003144:	2b00      	cmp	r3, #0
 8003146:	d0f0      	beq.n	800312a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	2b01      	cmp	r3, #1
 800314e:	d106      	bne.n	800315e <HAL_RCC_OscConfig+0x2ea>
 8003150:	4b64      	ldr	r3, [pc, #400]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003154:	4a63      	ldr	r2, [pc, #396]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003156:	f043 0301 	orr.w	r3, r3, #1
 800315a:	6713      	str	r3, [r2, #112]	; 0x70
 800315c:	e01c      	b.n	8003198 <HAL_RCC_OscConfig+0x324>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	2b05      	cmp	r3, #5
 8003164:	d10c      	bne.n	8003180 <HAL_RCC_OscConfig+0x30c>
 8003166:	4b5f      	ldr	r3, [pc, #380]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800316a:	4a5e      	ldr	r2, [pc, #376]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 800316c:	f043 0304 	orr.w	r3, r3, #4
 8003170:	6713      	str	r3, [r2, #112]	; 0x70
 8003172:	4b5c      	ldr	r3, [pc, #368]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003174:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003176:	4a5b      	ldr	r2, [pc, #364]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003178:	f043 0301 	orr.w	r3, r3, #1
 800317c:	6713      	str	r3, [r2, #112]	; 0x70
 800317e:	e00b      	b.n	8003198 <HAL_RCC_OscConfig+0x324>
 8003180:	4b58      	ldr	r3, [pc, #352]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003184:	4a57      	ldr	r2, [pc, #348]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003186:	f023 0301 	bic.w	r3, r3, #1
 800318a:	6713      	str	r3, [r2, #112]	; 0x70
 800318c:	4b55      	ldr	r3, [pc, #340]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 800318e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003190:	4a54      	ldr	r2, [pc, #336]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003192:	f023 0304 	bic.w	r3, r3, #4
 8003196:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d015      	beq.n	80031cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a0:	f7fe fb64 	bl	800186c <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031a6:	e00a      	b.n	80031be <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031a8:	f7fe fb60 	bl	800186c <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d901      	bls.n	80031be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e0cb      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031be:	4b49      	ldr	r3, [pc, #292]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80031c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c2:	f003 0302 	and.w	r3, r3, #2
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0ee      	beq.n	80031a8 <HAL_RCC_OscConfig+0x334>
 80031ca:	e014      	b.n	80031f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031cc:	f7fe fb4e 	bl	800186c <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031d2:	e00a      	b.n	80031ea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031d4:	f7fe fb4a 	bl	800186c <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	f241 3288 	movw	r2, #5000	; 0x1388
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d901      	bls.n	80031ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	e0b5      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031ea:	4b3e      	ldr	r3, [pc, #248]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80031ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d1ee      	bne.n	80031d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031f6:	7dfb      	ldrb	r3, [r7, #23]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d105      	bne.n	8003208 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031fc:	4b39      	ldr	r3, [pc, #228]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80031fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003200:	4a38      	ldr	r2, [pc, #224]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003202:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003206:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	2b00      	cmp	r3, #0
 800320e:	f000 80a1 	beq.w	8003354 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003212:	4b34      	ldr	r3, [pc, #208]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f003 030c 	and.w	r3, r3, #12
 800321a:	2b08      	cmp	r3, #8
 800321c:	d05c      	beq.n	80032d8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	699b      	ldr	r3, [r3, #24]
 8003222:	2b02      	cmp	r3, #2
 8003224:	d141      	bne.n	80032aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003226:	4b31      	ldr	r3, [pc, #196]	; (80032ec <HAL_RCC_OscConfig+0x478>)
 8003228:	2200      	movs	r2, #0
 800322a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800322c:	f7fe fb1e 	bl	800186c <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003232:	e008      	b.n	8003246 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003234:	f7fe fb1a 	bl	800186c <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b02      	cmp	r3, #2
 8003240:	d901      	bls.n	8003246 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e087      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003246:	4b27      	ldr	r3, [pc, #156]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1f0      	bne.n	8003234 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	69da      	ldr	r2, [r3, #28]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a1b      	ldr	r3, [r3, #32]
 800325a:	431a      	orrs	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003260:	019b      	lsls	r3, r3, #6
 8003262:	431a      	orrs	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003268:	085b      	lsrs	r3, r3, #1
 800326a:	3b01      	subs	r3, #1
 800326c:	041b      	lsls	r3, r3, #16
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003274:	061b      	lsls	r3, r3, #24
 8003276:	491b      	ldr	r1, [pc, #108]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 8003278:	4313      	orrs	r3, r2
 800327a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800327c:	4b1b      	ldr	r3, [pc, #108]	; (80032ec <HAL_RCC_OscConfig+0x478>)
 800327e:	2201      	movs	r2, #1
 8003280:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003282:	f7fe faf3 	bl	800186c <HAL_GetTick>
 8003286:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003288:	e008      	b.n	800329c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800328a:	f7fe faef 	bl	800186c <HAL_GetTick>
 800328e:	4602      	mov	r2, r0
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	2b02      	cmp	r3, #2
 8003296:	d901      	bls.n	800329c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e05c      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800329c:	4b11      	ldr	r3, [pc, #68]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d0f0      	beq.n	800328a <HAL_RCC_OscConfig+0x416>
 80032a8:	e054      	b.n	8003354 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032aa:	4b10      	ldr	r3, [pc, #64]	; (80032ec <HAL_RCC_OscConfig+0x478>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b0:	f7fe fadc 	bl	800186c <HAL_GetTick>
 80032b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b8:	f7fe fad8 	bl	800186c <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e045      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ca:	4b06      	ldr	r3, [pc, #24]	; (80032e4 <HAL_RCC_OscConfig+0x470>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d1f0      	bne.n	80032b8 <HAL_RCC_OscConfig+0x444>
 80032d6:	e03d      	b.n	8003354 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d107      	bne.n	80032f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e038      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
 80032e4:	40023800 	.word	0x40023800
 80032e8:	40007000 	.word	0x40007000
 80032ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032f0:	4b1b      	ldr	r3, [pc, #108]	; (8003360 <HAL_RCC_OscConfig+0x4ec>)
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d028      	beq.n	8003350 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003308:	429a      	cmp	r2, r3
 800330a:	d121      	bne.n	8003350 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003316:	429a      	cmp	r2, r3
 8003318:	d11a      	bne.n	8003350 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003320:	4013      	ands	r3, r2
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003326:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003328:	4293      	cmp	r3, r2
 800332a:	d111      	bne.n	8003350 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003336:	085b      	lsrs	r3, r3, #1
 8003338:	3b01      	subs	r3, #1
 800333a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800333c:	429a      	cmp	r2, r3
 800333e:	d107      	bne.n	8003350 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800334c:	429a      	cmp	r2, r3
 800334e:	d001      	beq.n	8003354 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e000      	b.n	8003356 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3718      	adds	r7, #24
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	40023800 	.word	0x40023800

08003364 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d101      	bne.n	8003378 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e0cc      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003378:	4b68      	ldr	r3, [pc, #416]	; (800351c <HAL_RCC_ClockConfig+0x1b8>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0307 	and.w	r3, r3, #7
 8003380:	683a      	ldr	r2, [r7, #0]
 8003382:	429a      	cmp	r2, r3
 8003384:	d90c      	bls.n	80033a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003386:	4b65      	ldr	r3, [pc, #404]	; (800351c <HAL_RCC_ClockConfig+0x1b8>)
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	b2d2      	uxtb	r2, r2
 800338c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800338e:	4b63      	ldr	r3, [pc, #396]	; (800351c <HAL_RCC_ClockConfig+0x1b8>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0307 	and.w	r3, r3, #7
 8003396:	683a      	ldr	r2, [r7, #0]
 8003398:	429a      	cmp	r2, r3
 800339a:	d001      	beq.n	80033a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e0b8      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d020      	beq.n	80033ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0304 	and.w	r3, r3, #4
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d005      	beq.n	80033c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033b8:	4b59      	ldr	r3, [pc, #356]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	4a58      	ldr	r2, [pc, #352]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80033be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80033c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0308 	and.w	r3, r3, #8
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d005      	beq.n	80033dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033d0:	4b53      	ldr	r3, [pc, #332]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	4a52      	ldr	r2, [pc, #328]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80033d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033dc:	4b50      	ldr	r3, [pc, #320]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	494d      	ldr	r1, [pc, #308]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d044      	beq.n	8003484 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d107      	bne.n	8003412 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003402:	4b47      	ldr	r3, [pc, #284]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d119      	bne.n	8003442 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e07f      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	2b02      	cmp	r3, #2
 8003418:	d003      	beq.n	8003422 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800341e:	2b03      	cmp	r3, #3
 8003420:	d107      	bne.n	8003432 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003422:	4b3f      	ldr	r3, [pc, #252]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d109      	bne.n	8003442 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e06f      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003432:	4b3b      	ldr	r3, [pc, #236]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e067      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003442:	4b37      	ldr	r3, [pc, #220]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f023 0203 	bic.w	r2, r3, #3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	4934      	ldr	r1, [pc, #208]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 8003450:	4313      	orrs	r3, r2
 8003452:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003454:	f7fe fa0a 	bl	800186c <HAL_GetTick>
 8003458:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800345a:	e00a      	b.n	8003472 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800345c:	f7fe fa06 	bl	800186c <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	f241 3288 	movw	r2, #5000	; 0x1388
 800346a:	4293      	cmp	r3, r2
 800346c:	d901      	bls.n	8003472 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e04f      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003472:	4b2b      	ldr	r3, [pc, #172]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	f003 020c 	and.w	r2, r3, #12
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	429a      	cmp	r2, r3
 8003482:	d1eb      	bne.n	800345c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003484:	4b25      	ldr	r3, [pc, #148]	; (800351c <HAL_RCC_ClockConfig+0x1b8>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0307 	and.w	r3, r3, #7
 800348c:	683a      	ldr	r2, [r7, #0]
 800348e:	429a      	cmp	r2, r3
 8003490:	d20c      	bcs.n	80034ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003492:	4b22      	ldr	r3, [pc, #136]	; (800351c <HAL_RCC_ClockConfig+0x1b8>)
 8003494:	683a      	ldr	r2, [r7, #0]
 8003496:	b2d2      	uxtb	r2, r2
 8003498:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800349a:	4b20      	ldr	r3, [pc, #128]	; (800351c <HAL_RCC_ClockConfig+0x1b8>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0307 	and.w	r3, r3, #7
 80034a2:	683a      	ldr	r2, [r7, #0]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d001      	beq.n	80034ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e032      	b.n	8003512 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0304 	and.w	r3, r3, #4
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d008      	beq.n	80034ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034b8:	4b19      	ldr	r3, [pc, #100]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	4916      	ldr	r1, [pc, #88]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0308 	and.w	r3, r3, #8
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d009      	beq.n	80034ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034d6:	4b12      	ldr	r3, [pc, #72]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	691b      	ldr	r3, [r3, #16]
 80034e2:	00db      	lsls	r3, r3, #3
 80034e4:	490e      	ldr	r1, [pc, #56]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80034e6:	4313      	orrs	r3, r2
 80034e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034ea:	f000 f821 	bl	8003530 <HAL_RCC_GetSysClockFreq>
 80034ee:	4602      	mov	r2, r0
 80034f0:	4b0b      	ldr	r3, [pc, #44]	; (8003520 <HAL_RCC_ClockConfig+0x1bc>)
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	091b      	lsrs	r3, r3, #4
 80034f6:	f003 030f 	and.w	r3, r3, #15
 80034fa:	490a      	ldr	r1, [pc, #40]	; (8003524 <HAL_RCC_ClockConfig+0x1c0>)
 80034fc:	5ccb      	ldrb	r3, [r1, r3]
 80034fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003502:	4a09      	ldr	r2, [pc, #36]	; (8003528 <HAL_RCC_ClockConfig+0x1c4>)
 8003504:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003506:	4b09      	ldr	r3, [pc, #36]	; (800352c <HAL_RCC_ClockConfig+0x1c8>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4618      	mov	r0, r3
 800350c:	f7fe f96a 	bl	80017e4 <HAL_InitTick>

  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3710      	adds	r7, #16
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	40023c00 	.word	0x40023c00
 8003520:	40023800 	.word	0x40023800
 8003524:	08008d04 	.word	0x08008d04
 8003528:	20000000 	.word	0x20000000
 800352c:	20000004 	.word	0x20000004

08003530 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003530:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003534:	b094      	sub	sp, #80	; 0x50
 8003536:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003538:	2300      	movs	r3, #0
 800353a:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 800353c:	2300      	movs	r3, #0
 800353e:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 8003540:	2300      	movs	r3, #0
 8003542:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003544:	2300      	movs	r3, #0
 8003546:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003548:	4b79      	ldr	r3, [pc, #484]	; (8003730 <HAL_RCC_GetSysClockFreq+0x200>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f003 030c 	and.w	r3, r3, #12
 8003550:	2b08      	cmp	r3, #8
 8003552:	d00d      	beq.n	8003570 <HAL_RCC_GetSysClockFreq+0x40>
 8003554:	2b08      	cmp	r3, #8
 8003556:	f200 80e1 	bhi.w	800371c <HAL_RCC_GetSysClockFreq+0x1ec>
 800355a:	2b00      	cmp	r3, #0
 800355c:	d002      	beq.n	8003564 <HAL_RCC_GetSysClockFreq+0x34>
 800355e:	2b04      	cmp	r3, #4
 8003560:	d003      	beq.n	800356a <HAL_RCC_GetSysClockFreq+0x3a>
 8003562:	e0db      	b.n	800371c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003564:	4b73      	ldr	r3, [pc, #460]	; (8003734 <HAL_RCC_GetSysClockFreq+0x204>)
 8003566:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003568:	e0db      	b.n	8003722 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800356a:	4b73      	ldr	r3, [pc, #460]	; (8003738 <HAL_RCC_GetSysClockFreq+0x208>)
 800356c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800356e:	e0d8      	b.n	8003722 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003570:	4b6f      	ldr	r3, [pc, #444]	; (8003730 <HAL_RCC_GetSysClockFreq+0x200>)
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003578:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800357a:	4b6d      	ldr	r3, [pc, #436]	; (8003730 <HAL_RCC_GetSysClockFreq+0x200>)
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d063      	beq.n	800364e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003586:	4b6a      	ldr	r3, [pc, #424]	; (8003730 <HAL_RCC_GetSysClockFreq+0x200>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	099b      	lsrs	r3, r3, #6
 800358c:	2200      	movs	r2, #0
 800358e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003590:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003594:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003598:	633b      	str	r3, [r7, #48]	; 0x30
 800359a:	2300      	movs	r3, #0
 800359c:	637b      	str	r3, [r7, #52]	; 0x34
 800359e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80035a2:	4622      	mov	r2, r4
 80035a4:	462b      	mov	r3, r5
 80035a6:	f04f 0000 	mov.w	r0, #0
 80035aa:	f04f 0100 	mov.w	r1, #0
 80035ae:	0159      	lsls	r1, r3, #5
 80035b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035b4:	0150      	lsls	r0, r2, #5
 80035b6:	4602      	mov	r2, r0
 80035b8:	460b      	mov	r3, r1
 80035ba:	4621      	mov	r1, r4
 80035bc:	1a51      	subs	r1, r2, r1
 80035be:	6139      	str	r1, [r7, #16]
 80035c0:	4629      	mov	r1, r5
 80035c2:	eb63 0301 	sbc.w	r3, r3, r1
 80035c6:	617b      	str	r3, [r7, #20]
 80035c8:	f04f 0200 	mov.w	r2, #0
 80035cc:	f04f 0300 	mov.w	r3, #0
 80035d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80035d4:	4659      	mov	r1, fp
 80035d6:	018b      	lsls	r3, r1, #6
 80035d8:	4651      	mov	r1, sl
 80035da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80035de:	4651      	mov	r1, sl
 80035e0:	018a      	lsls	r2, r1, #6
 80035e2:	4651      	mov	r1, sl
 80035e4:	ebb2 0801 	subs.w	r8, r2, r1
 80035e8:	4659      	mov	r1, fp
 80035ea:	eb63 0901 	sbc.w	r9, r3, r1
 80035ee:	f04f 0200 	mov.w	r2, #0
 80035f2:	f04f 0300 	mov.w	r3, #0
 80035f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003602:	4690      	mov	r8, r2
 8003604:	4699      	mov	r9, r3
 8003606:	4623      	mov	r3, r4
 8003608:	eb18 0303 	adds.w	r3, r8, r3
 800360c:	60bb      	str	r3, [r7, #8]
 800360e:	462b      	mov	r3, r5
 8003610:	eb49 0303 	adc.w	r3, r9, r3
 8003614:	60fb      	str	r3, [r7, #12]
 8003616:	f04f 0200 	mov.w	r2, #0
 800361a:	f04f 0300 	mov.w	r3, #0
 800361e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003622:	4629      	mov	r1, r5
 8003624:	024b      	lsls	r3, r1, #9
 8003626:	4621      	mov	r1, r4
 8003628:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800362c:	4621      	mov	r1, r4
 800362e:	024a      	lsls	r2, r1, #9
 8003630:	4610      	mov	r0, r2
 8003632:	4619      	mov	r1, r3
 8003634:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003636:	2200      	movs	r2, #0
 8003638:	62bb      	str	r3, [r7, #40]	; 0x28
 800363a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800363c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003640:	f7fd fb0a 	bl	8000c58 <__aeabi_uldivmod>
 8003644:	4602      	mov	r2, r0
 8003646:	460b      	mov	r3, r1
 8003648:	4613      	mov	r3, r2
 800364a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800364c:	e058      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800364e:	4b38      	ldr	r3, [pc, #224]	; (8003730 <HAL_RCC_GetSysClockFreq+0x200>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	099b      	lsrs	r3, r3, #6
 8003654:	2200      	movs	r2, #0
 8003656:	4618      	mov	r0, r3
 8003658:	4611      	mov	r1, r2
 800365a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800365e:	623b      	str	r3, [r7, #32]
 8003660:	2300      	movs	r3, #0
 8003662:	627b      	str	r3, [r7, #36]	; 0x24
 8003664:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003668:	4642      	mov	r2, r8
 800366a:	464b      	mov	r3, r9
 800366c:	f04f 0000 	mov.w	r0, #0
 8003670:	f04f 0100 	mov.w	r1, #0
 8003674:	0159      	lsls	r1, r3, #5
 8003676:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800367a:	0150      	lsls	r0, r2, #5
 800367c:	4602      	mov	r2, r0
 800367e:	460b      	mov	r3, r1
 8003680:	4641      	mov	r1, r8
 8003682:	ebb2 0a01 	subs.w	sl, r2, r1
 8003686:	4649      	mov	r1, r9
 8003688:	eb63 0b01 	sbc.w	fp, r3, r1
 800368c:	f04f 0200 	mov.w	r2, #0
 8003690:	f04f 0300 	mov.w	r3, #0
 8003694:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003698:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800369c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80036a0:	ebb2 040a 	subs.w	r4, r2, sl
 80036a4:	eb63 050b 	sbc.w	r5, r3, fp
 80036a8:	f04f 0200 	mov.w	r2, #0
 80036ac:	f04f 0300 	mov.w	r3, #0
 80036b0:	00eb      	lsls	r3, r5, #3
 80036b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036b6:	00e2      	lsls	r2, r4, #3
 80036b8:	4614      	mov	r4, r2
 80036ba:	461d      	mov	r5, r3
 80036bc:	4643      	mov	r3, r8
 80036be:	18e3      	adds	r3, r4, r3
 80036c0:	603b      	str	r3, [r7, #0]
 80036c2:	464b      	mov	r3, r9
 80036c4:	eb45 0303 	adc.w	r3, r5, r3
 80036c8:	607b      	str	r3, [r7, #4]
 80036ca:	f04f 0200 	mov.w	r2, #0
 80036ce:	f04f 0300 	mov.w	r3, #0
 80036d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036d6:	4629      	mov	r1, r5
 80036d8:	028b      	lsls	r3, r1, #10
 80036da:	4621      	mov	r1, r4
 80036dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80036e0:	4621      	mov	r1, r4
 80036e2:	028a      	lsls	r2, r1, #10
 80036e4:	4610      	mov	r0, r2
 80036e6:	4619      	mov	r1, r3
 80036e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036ea:	2200      	movs	r2, #0
 80036ec:	61bb      	str	r3, [r7, #24]
 80036ee:	61fa      	str	r2, [r7, #28]
 80036f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036f4:	f7fd fab0 	bl	8000c58 <__aeabi_uldivmod>
 80036f8:	4602      	mov	r2, r0
 80036fa:	460b      	mov	r3, r1
 80036fc:	4613      	mov	r3, r2
 80036fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003700:	4b0b      	ldr	r3, [pc, #44]	; (8003730 <HAL_RCC_GetSysClockFreq+0x200>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	0c1b      	lsrs	r3, r3, #16
 8003706:	f003 0303 	and.w	r3, r3, #3
 800370a:	3301      	adds	r3, #1
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003710:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003712:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003714:	fbb2 f3f3 	udiv	r3, r2, r3
 8003718:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800371a:	e002      	b.n	8003722 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800371c:	4b05      	ldr	r3, [pc, #20]	; (8003734 <HAL_RCC_GetSysClockFreq+0x204>)
 800371e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003720:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003722:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003724:	4618      	mov	r0, r3
 8003726:	3750      	adds	r7, #80	; 0x50
 8003728:	46bd      	mov	sp, r7
 800372a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800372e:	bf00      	nop
 8003730:	40023800 	.word	0x40023800
 8003734:	00f42400 	.word	0x00f42400
 8003738:	007a1200 	.word	0x007a1200

0800373c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003740:	4b03      	ldr	r3, [pc, #12]	; (8003750 <HAL_RCC_GetHCLKFreq+0x14>)
 8003742:	681b      	ldr	r3, [r3, #0]
}
 8003744:	4618      	mov	r0, r3
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop
 8003750:	20000000 	.word	0x20000000

08003754 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003758:	f7ff fff0 	bl	800373c <HAL_RCC_GetHCLKFreq>
 800375c:	4602      	mov	r2, r0
 800375e:	4b05      	ldr	r3, [pc, #20]	; (8003774 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	0a9b      	lsrs	r3, r3, #10
 8003764:	f003 0307 	and.w	r3, r3, #7
 8003768:	4903      	ldr	r1, [pc, #12]	; (8003778 <HAL_RCC_GetPCLK1Freq+0x24>)
 800376a:	5ccb      	ldrb	r3, [r1, r3]
 800376c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003770:	4618      	mov	r0, r3
 8003772:	bd80      	pop	{r7, pc}
 8003774:	40023800 	.word	0x40023800
 8003778:	08008d14 	.word	0x08008d14

0800377c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003780:	f7ff ffdc 	bl	800373c <HAL_RCC_GetHCLKFreq>
 8003784:	4602      	mov	r2, r0
 8003786:	4b05      	ldr	r3, [pc, #20]	; (800379c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	0b5b      	lsrs	r3, r3, #13
 800378c:	f003 0307 	and.w	r3, r3, #7
 8003790:	4903      	ldr	r1, [pc, #12]	; (80037a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003792:	5ccb      	ldrb	r3, [r1, r3]
 8003794:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003798:	4618      	mov	r0, r3
 800379a:	bd80      	pop	{r7, pc}
 800379c:	40023800 	.word	0x40023800
 80037a0:	08008d14 	.word	0x08008d14

080037a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e041      	b.n	800383a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d106      	bne.n	80037d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7fd feee 	bl	80015ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2202      	movs	r2, #2
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3304      	adds	r3, #4
 80037e0:	4619      	mov	r1, r3
 80037e2:	4610      	mov	r0, r2
 80037e4:	f000 fb74 	bl	8003ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3708      	adds	r7, #8
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}

08003842 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003842:	b580      	push	{r7, lr}
 8003844:	b082      	sub	sp, #8
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d101      	bne.n	8003854 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e041      	b.n	80038d8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800385a:	b2db      	uxtb	r3, r3
 800385c:	2b00      	cmp	r3, #0
 800385e:	d106      	bne.n	800386e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 f839 	bl	80038e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2202      	movs	r2, #2
 8003872:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	3304      	adds	r3, #4
 800387e:	4619      	mov	r1, r3
 8003880:	4610      	mov	r0, r2
 8003882:	f000 fb25 	bl	8003ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2201      	movs	r2, #1
 8003892:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d020      	beq.n	8003958 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d01b      	beq.n	8003958 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f06f 0202 	mvn.w	r2, #2
 8003928:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2201      	movs	r2, #1
 800392e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	f003 0303 	and.w	r3, r3, #3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 faa7 	bl	8003e92 <HAL_TIM_IC_CaptureCallback>
 8003944:	e005      	b.n	8003952 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 fa99 	bl	8003e7e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 faaa 	bl	8003ea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	f003 0304 	and.w	r3, r3, #4
 800395e:	2b00      	cmp	r3, #0
 8003960:	d020      	beq.n	80039a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	f003 0304 	and.w	r3, r3, #4
 8003968:	2b00      	cmp	r3, #0
 800396a:	d01b      	beq.n	80039a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f06f 0204 	mvn.w	r2, #4
 8003974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2202      	movs	r2, #2
 800397a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	699b      	ldr	r3, [r3, #24]
 8003982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 fa81 	bl	8003e92 <HAL_TIM_IC_CaptureCallback>
 8003990:	e005      	b.n	800399e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f000 fa73 	bl	8003e7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f000 fa84 	bl	8003ea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	f003 0308 	and.w	r3, r3, #8
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d020      	beq.n	80039f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f003 0308 	and.w	r3, r3, #8
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d01b      	beq.n	80039f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f06f 0208 	mvn.w	r2, #8
 80039c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2204      	movs	r2, #4
 80039c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	69db      	ldr	r3, [r3, #28]
 80039ce:	f003 0303 	and.w	r3, r3, #3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 fa5b 	bl	8003e92 <HAL_TIM_IC_CaptureCallback>
 80039dc:	e005      	b.n	80039ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 fa4d 	bl	8003e7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f000 fa5e 	bl	8003ea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	f003 0310 	and.w	r3, r3, #16
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d020      	beq.n	8003a3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f003 0310 	and.w	r3, r3, #16
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d01b      	beq.n	8003a3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f06f 0210 	mvn.w	r2, #16
 8003a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2208      	movs	r2, #8
 8003a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	69db      	ldr	r3, [r3, #28]
 8003a1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 fa35 	bl	8003e92 <HAL_TIM_IC_CaptureCallback>
 8003a28:	e005      	b.n	8003a36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f000 fa27 	bl	8003e7e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 fa38 	bl	8003ea6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00c      	beq.n	8003a60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d007      	beq.n	8003a60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f06f 0201 	mvn.w	r2, #1
 8003a58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 fa05 	bl	8003e6a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00c      	beq.n	8003a84 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d007      	beq.n	8003a84 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 fde2 	bl	8004648 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00c      	beq.n	8003aa8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d007      	beq.n	8003aa8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003aa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f000 fa09 	bl	8003eba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	f003 0320 	and.w	r3, r3, #32
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00c      	beq.n	8003acc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f003 0320 	and.w	r3, r3, #32
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d007      	beq.n	8003acc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f06f 0220 	mvn.w	r2, #32
 8003ac4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f000 fdb4 	bl	8004634 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003acc:	bf00      	nop
 8003ace:	3710      	adds	r7, #16
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	60f8      	str	r0, [r7, #12]
 8003adc:	60b9      	str	r1, [r7, #8]
 8003ade:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d101      	bne.n	8003af2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003aee:	2302      	movs	r3, #2
 8003af0:	e0ae      	b.n	8003c50 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2201      	movs	r2, #1
 8003af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2b0c      	cmp	r3, #12
 8003afe:	f200 809f 	bhi.w	8003c40 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003b02:	a201      	add	r2, pc, #4	; (adr r2, 8003b08 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b08:	08003b3d 	.word	0x08003b3d
 8003b0c:	08003c41 	.word	0x08003c41
 8003b10:	08003c41 	.word	0x08003c41
 8003b14:	08003c41 	.word	0x08003c41
 8003b18:	08003b7d 	.word	0x08003b7d
 8003b1c:	08003c41 	.word	0x08003c41
 8003b20:	08003c41 	.word	0x08003c41
 8003b24:	08003c41 	.word	0x08003c41
 8003b28:	08003bbf 	.word	0x08003bbf
 8003b2c:	08003c41 	.word	0x08003c41
 8003b30:	08003c41 	.word	0x08003c41
 8003b34:	08003c41 	.word	0x08003c41
 8003b38:	08003bff 	.word	0x08003bff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	68b9      	ldr	r1, [r7, #8]
 8003b42:	4618      	mov	r0, r3
 8003b44:	f000 fa50 	bl	8003fe8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	699a      	ldr	r2, [r3, #24]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f042 0208 	orr.w	r2, r2, #8
 8003b56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	699a      	ldr	r2, [r3, #24]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f022 0204 	bic.w	r2, r2, #4
 8003b66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6999      	ldr	r1, [r3, #24]
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	691a      	ldr	r2, [r3, #16]
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	430a      	orrs	r2, r1
 8003b78:	619a      	str	r2, [r3, #24]
      break;
 8003b7a:	e064      	b.n	8003c46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68b9      	ldr	r1, [r7, #8]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f000 fa96 	bl	80040b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	699a      	ldr	r2, [r3, #24]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	699a      	ldr	r2, [r3, #24]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ba6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	6999      	ldr	r1, [r3, #24]
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	021a      	lsls	r2, r3, #8
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	619a      	str	r2, [r3, #24]
      break;
 8003bbc:	e043      	b.n	8003c46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68b9      	ldr	r1, [r7, #8]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f000 fae1 	bl	800418c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	69da      	ldr	r2, [r3, #28]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f042 0208 	orr.w	r2, r2, #8
 8003bd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	69da      	ldr	r2, [r3, #28]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f022 0204 	bic.w	r2, r2, #4
 8003be8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	69d9      	ldr	r1, [r3, #28]
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	691a      	ldr	r2, [r3, #16]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	61da      	str	r2, [r3, #28]
      break;
 8003bfc:	e023      	b.n	8003c46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	68b9      	ldr	r1, [r7, #8]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f000 fb2b 	bl	8004260 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	69da      	ldr	r2, [r3, #28]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	69da      	ldr	r2, [r3, #28]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	69d9      	ldr	r1, [r3, #28]
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	691b      	ldr	r3, [r3, #16]
 8003c34:	021a      	lsls	r2, r3, #8
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	430a      	orrs	r2, r1
 8003c3c:	61da      	str	r2, [r3, #28]
      break;
 8003c3e:	e002      	b.n	8003c46 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	75fb      	strb	r3, [r7, #23]
      break;
 8003c44:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003c4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3718      	adds	r7, #24
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c62:	2300      	movs	r3, #0
 8003c64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d101      	bne.n	8003c74 <HAL_TIM_ConfigClockSource+0x1c>
 8003c70:	2302      	movs	r3, #2
 8003c72:	e0b4      	b.n	8003dde <HAL_TIM_ConfigClockSource+0x186>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2202      	movs	r2, #2
 8003c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003c92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	68ba      	ldr	r2, [r7, #8]
 8003ca2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cac:	d03e      	beq.n	8003d2c <HAL_TIM_ConfigClockSource+0xd4>
 8003cae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cb2:	f200 8087 	bhi.w	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cba:	f000 8086 	beq.w	8003dca <HAL_TIM_ConfigClockSource+0x172>
 8003cbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cc2:	d87f      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cc4:	2b70      	cmp	r3, #112	; 0x70
 8003cc6:	d01a      	beq.n	8003cfe <HAL_TIM_ConfigClockSource+0xa6>
 8003cc8:	2b70      	cmp	r3, #112	; 0x70
 8003cca:	d87b      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ccc:	2b60      	cmp	r3, #96	; 0x60
 8003cce:	d050      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0x11a>
 8003cd0:	2b60      	cmp	r3, #96	; 0x60
 8003cd2:	d877      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cd4:	2b50      	cmp	r3, #80	; 0x50
 8003cd6:	d03c      	beq.n	8003d52 <HAL_TIM_ConfigClockSource+0xfa>
 8003cd8:	2b50      	cmp	r3, #80	; 0x50
 8003cda:	d873      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cdc:	2b40      	cmp	r3, #64	; 0x40
 8003cde:	d058      	beq.n	8003d92 <HAL_TIM_ConfigClockSource+0x13a>
 8003ce0:	2b40      	cmp	r3, #64	; 0x40
 8003ce2:	d86f      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ce4:	2b30      	cmp	r3, #48	; 0x30
 8003ce6:	d064      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0x15a>
 8003ce8:	2b30      	cmp	r3, #48	; 0x30
 8003cea:	d86b      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cec:	2b20      	cmp	r3, #32
 8003cee:	d060      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0x15a>
 8003cf0:	2b20      	cmp	r3, #32
 8003cf2:	d867      	bhi.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d05c      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0x15a>
 8003cf8:	2b10      	cmp	r3, #16
 8003cfa:	d05a      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0x15a>
 8003cfc:	e062      	b.n	8003dc4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d0e:	f000 fc02 	bl	8004516 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68ba      	ldr	r2, [r7, #8]
 8003d28:	609a      	str	r2, [r3, #8]
      break;
 8003d2a:	e04f      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d3c:	f000 fbeb 	bl	8004516 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689a      	ldr	r2, [r3, #8]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d4e:	609a      	str	r2, [r3, #8]
      break;
 8003d50:	e03c      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d5e:	461a      	mov	r2, r3
 8003d60:	f000 fb5f 	bl	8004422 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2150      	movs	r1, #80	; 0x50
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f000 fbb8 	bl	80044e0 <TIM_ITRx_SetConfig>
      break;
 8003d70:	e02c      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d7e:	461a      	mov	r2, r3
 8003d80:	f000 fb7e 	bl	8004480 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2160      	movs	r1, #96	; 0x60
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f000 fba8 	bl	80044e0 <TIM_ITRx_SetConfig>
      break;
 8003d90:	e01c      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d9e:	461a      	mov	r2, r3
 8003da0:	f000 fb3f 	bl	8004422 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2140      	movs	r1, #64	; 0x40
 8003daa:	4618      	mov	r0, r3
 8003dac:	f000 fb98 	bl	80044e0 <TIM_ITRx_SetConfig>
      break;
 8003db0:	e00c      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4619      	mov	r1, r3
 8003dbc:	4610      	mov	r0, r2
 8003dbe:	f000 fb8f 	bl	80044e0 <TIM_ITRx_SetConfig>
      break;
 8003dc2:	e003      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	73fb      	strb	r3, [r7, #15]
      break;
 8003dc8:	e000      	b.n	8003dcc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003dca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b082      	sub	sp, #8
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
 8003dee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d101      	bne.n	8003dfe <HAL_TIM_SlaveConfigSynchro+0x18>
 8003dfa:	2302      	movs	r3, #2
 8003dfc:	e031      	b.n	8003e62 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2201      	movs	r2, #1
 8003e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2202      	movs	r2, #2
 8003e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003e0e:	6839      	ldr	r1, [r7, #0]
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f000 fa75 	bl	8004300 <TIM_SlaveTimer_SetConfig>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d009      	beq.n	8003e30 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e018      	b.n	8003e62 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68da      	ldr	r2, [r3, #12]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e3e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	68da      	ldr	r2, [r3, #12]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003e4e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3708      	adds	r7, #8
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}

08003e6a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b083      	sub	sp, #12
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003e72:	bf00      	nop
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr

08003e7e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e7e:	b480      	push	{r7}
 8003e80:	b083      	sub	sp, #12
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e86:	bf00      	nop
 8003e88:	370c      	adds	r7, #12
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr

08003e92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e92:	b480      	push	{r7}
 8003e94:	b083      	sub	sp, #12
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e9a:	bf00      	nop
 8003e9c:	370c      	adds	r7, #12
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b083      	sub	sp, #12
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003eae:	bf00      	nop
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr

08003eba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b083      	sub	sp, #12
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ec2:	bf00      	nop
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
	...

08003ed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	4a3a      	ldr	r2, [pc, #232]	; (8003fcc <TIM_Base_SetConfig+0xfc>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d00f      	beq.n	8003f08 <TIM_Base_SetConfig+0x38>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003eee:	d00b      	beq.n	8003f08 <TIM_Base_SetConfig+0x38>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a37      	ldr	r2, [pc, #220]	; (8003fd0 <TIM_Base_SetConfig+0x100>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d007      	beq.n	8003f08 <TIM_Base_SetConfig+0x38>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a36      	ldr	r2, [pc, #216]	; (8003fd4 <TIM_Base_SetConfig+0x104>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d003      	beq.n	8003f08 <TIM_Base_SetConfig+0x38>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a35      	ldr	r2, [pc, #212]	; (8003fd8 <TIM_Base_SetConfig+0x108>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d108      	bne.n	8003f1a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	68fa      	ldr	r2, [r7, #12]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a2b      	ldr	r2, [pc, #172]	; (8003fcc <TIM_Base_SetConfig+0xfc>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d01b      	beq.n	8003f5a <TIM_Base_SetConfig+0x8a>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f28:	d017      	beq.n	8003f5a <TIM_Base_SetConfig+0x8a>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a28      	ldr	r2, [pc, #160]	; (8003fd0 <TIM_Base_SetConfig+0x100>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d013      	beq.n	8003f5a <TIM_Base_SetConfig+0x8a>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a27      	ldr	r2, [pc, #156]	; (8003fd4 <TIM_Base_SetConfig+0x104>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d00f      	beq.n	8003f5a <TIM_Base_SetConfig+0x8a>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a26      	ldr	r2, [pc, #152]	; (8003fd8 <TIM_Base_SetConfig+0x108>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d00b      	beq.n	8003f5a <TIM_Base_SetConfig+0x8a>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a25      	ldr	r2, [pc, #148]	; (8003fdc <TIM_Base_SetConfig+0x10c>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d007      	beq.n	8003f5a <TIM_Base_SetConfig+0x8a>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a24      	ldr	r2, [pc, #144]	; (8003fe0 <TIM_Base_SetConfig+0x110>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d003      	beq.n	8003f5a <TIM_Base_SetConfig+0x8a>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a23      	ldr	r2, [pc, #140]	; (8003fe4 <TIM_Base_SetConfig+0x114>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d108      	bne.n	8003f6c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	68db      	ldr	r3, [r3, #12]
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	695b      	ldr	r3, [r3, #20]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	68fa      	ldr	r2, [r7, #12]
 8003f7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	689a      	ldr	r2, [r3, #8]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	4a0e      	ldr	r2, [pc, #56]	; (8003fcc <TIM_Base_SetConfig+0xfc>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d103      	bne.n	8003fa0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	691a      	ldr	r2, [r3, #16]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d105      	bne.n	8003fbe <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	f023 0201 	bic.w	r2, r3, #1
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	611a      	str	r2, [r3, #16]
  }
}
 8003fbe:	bf00      	nop
 8003fc0:	3714      	adds	r7, #20
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	40010000 	.word	0x40010000
 8003fd0:	40000400 	.word	0x40000400
 8003fd4:	40000800 	.word	0x40000800
 8003fd8:	40000c00 	.word	0x40000c00
 8003fdc:	40014000 	.word	0x40014000
 8003fe0:	40014400 	.word	0x40014400
 8003fe4:	40014800 	.word	0x40014800

08003fe8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b087      	sub	sp, #28
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a1b      	ldr	r3, [r3, #32]
 8003ff6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6a1b      	ldr	r3, [r3, #32]
 8003ffc:	f023 0201 	bic.w	r2, r3, #1
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004016:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f023 0303 	bic.w	r3, r3, #3
 800401e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	4313      	orrs	r3, r2
 8004028:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f023 0302 	bic.w	r3, r3, #2
 8004030:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	697a      	ldr	r2, [r7, #20]
 8004038:	4313      	orrs	r3, r2
 800403a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	4a1c      	ldr	r2, [pc, #112]	; (80040b0 <TIM_OC1_SetConfig+0xc8>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d10c      	bne.n	800405e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	f023 0308 	bic.w	r3, r3, #8
 800404a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	697a      	ldr	r2, [r7, #20]
 8004052:	4313      	orrs	r3, r2
 8004054:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	f023 0304 	bic.w	r3, r3, #4
 800405c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a13      	ldr	r2, [pc, #76]	; (80040b0 <TIM_OC1_SetConfig+0xc8>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d111      	bne.n	800408a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800406c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004074:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	695b      	ldr	r3, [r3, #20]
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	4313      	orrs	r3, r2
 800407e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	699b      	ldr	r3, [r3, #24]
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	4313      	orrs	r3, r2
 8004088:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	693a      	ldr	r2, [r7, #16]
 800408e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68fa      	ldr	r2, [r7, #12]
 8004094:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	685a      	ldr	r2, [r3, #4]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	697a      	ldr	r2, [r7, #20]
 80040a2:	621a      	str	r2, [r3, #32]
}
 80040a4:	bf00      	nop
 80040a6:	371c      	adds	r7, #28
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr
 80040b0:	40010000 	.word	0x40010000

080040b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b087      	sub	sp, #28
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a1b      	ldr	r3, [r3, #32]
 80040c8:	f023 0210 	bic.w	r2, r3, #16
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	021b      	lsls	r3, r3, #8
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	4313      	orrs	r3, r2
 80040f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	f023 0320 	bic.w	r3, r3, #32
 80040fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	011b      	lsls	r3, r3, #4
 8004106:	697a      	ldr	r2, [r7, #20]
 8004108:	4313      	orrs	r3, r2
 800410a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	4a1e      	ldr	r2, [pc, #120]	; (8004188 <TIM_OC2_SetConfig+0xd4>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d10d      	bne.n	8004130 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800411a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	011b      	lsls	r3, r3, #4
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	4313      	orrs	r3, r2
 8004126:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800412e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a15      	ldr	r2, [pc, #84]	; (8004188 <TIM_OC2_SetConfig+0xd4>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d113      	bne.n	8004160 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800413e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004146:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	693a      	ldr	r2, [r7, #16]
 8004150:	4313      	orrs	r3, r2
 8004152:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	4313      	orrs	r3, r2
 800415e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68fa      	ldr	r2, [r7, #12]
 800416a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	697a      	ldr	r2, [r7, #20]
 8004178:	621a      	str	r2, [r3, #32]
}
 800417a:	bf00      	nop
 800417c:	371c      	adds	r7, #28
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	40010000 	.word	0x40010000

0800418c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800418c:	b480      	push	{r7}
 800418e:	b087      	sub	sp, #28
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a1b      	ldr	r3, [r3, #32]
 800419a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a1b      	ldr	r3, [r3, #32]
 80041a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	69db      	ldr	r3, [r3, #28]
 80041b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f023 0303 	bic.w	r3, r3, #3
 80041c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	68fa      	ldr	r2, [r7, #12]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	021b      	lsls	r3, r3, #8
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	4313      	orrs	r3, r2
 80041e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a1d      	ldr	r2, [pc, #116]	; (800425c <TIM_OC3_SetConfig+0xd0>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d10d      	bne.n	8004206 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	021b      	lsls	r3, r3, #8
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004204:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a14      	ldr	r2, [pc, #80]	; (800425c <TIM_OC3_SetConfig+0xd0>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d113      	bne.n	8004236 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004214:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800421c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	011b      	lsls	r3, r3, #4
 8004224:	693a      	ldr	r2, [r7, #16]
 8004226:	4313      	orrs	r3, r2
 8004228:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	699b      	ldr	r3, [r3, #24]
 800422e:	011b      	lsls	r3, r3, #4
 8004230:	693a      	ldr	r2, [r7, #16]
 8004232:	4313      	orrs	r3, r2
 8004234:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	68fa      	ldr	r2, [r7, #12]
 8004240:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	685a      	ldr	r2, [r3, #4]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	697a      	ldr	r2, [r7, #20]
 800424e:	621a      	str	r2, [r3, #32]
}
 8004250:	bf00      	nop
 8004252:	371c      	adds	r7, #28
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr
 800425c:	40010000 	.word	0x40010000

08004260 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004260:	b480      	push	{r7}
 8004262:	b087      	sub	sp, #28
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a1b      	ldr	r3, [r3, #32]
 800426e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a1b      	ldr	r3, [r3, #32]
 8004274:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	69db      	ldr	r3, [r3, #28]
 8004286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800428e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004296:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	021b      	lsls	r3, r3, #8
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	031b      	lsls	r3, r3, #12
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a10      	ldr	r2, [pc, #64]	; (80042fc <TIM_OC4_SetConfig+0x9c>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d109      	bne.n	80042d4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	695b      	ldr	r3, [r3, #20]
 80042cc:	019b      	lsls	r3, r3, #6
 80042ce:	697a      	ldr	r2, [r7, #20]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	685a      	ldr	r2, [r3, #4]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	621a      	str	r2, [r3, #32]
}
 80042ee:	bf00      	nop
 80042f0:	371c      	adds	r7, #28
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	40010000 	.word	0x40010000

08004300 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800430a:	2300      	movs	r3, #0
 800430c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800431c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	693a      	ldr	r2, [r7, #16]
 8004324:	4313      	orrs	r3, r2
 8004326:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	f023 0307 	bic.w	r3, r3, #7
 800432e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	693a      	ldr	r2, [r7, #16]
 8004336:	4313      	orrs	r3, r2
 8004338:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	693a      	ldr	r2, [r7, #16]
 8004340:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	2b70      	cmp	r3, #112	; 0x70
 8004348:	d01a      	beq.n	8004380 <TIM_SlaveTimer_SetConfig+0x80>
 800434a:	2b70      	cmp	r3, #112	; 0x70
 800434c:	d860      	bhi.n	8004410 <TIM_SlaveTimer_SetConfig+0x110>
 800434e:	2b60      	cmp	r3, #96	; 0x60
 8004350:	d054      	beq.n	80043fc <TIM_SlaveTimer_SetConfig+0xfc>
 8004352:	2b60      	cmp	r3, #96	; 0x60
 8004354:	d85c      	bhi.n	8004410 <TIM_SlaveTimer_SetConfig+0x110>
 8004356:	2b50      	cmp	r3, #80	; 0x50
 8004358:	d046      	beq.n	80043e8 <TIM_SlaveTimer_SetConfig+0xe8>
 800435a:	2b50      	cmp	r3, #80	; 0x50
 800435c:	d858      	bhi.n	8004410 <TIM_SlaveTimer_SetConfig+0x110>
 800435e:	2b40      	cmp	r3, #64	; 0x40
 8004360:	d019      	beq.n	8004396 <TIM_SlaveTimer_SetConfig+0x96>
 8004362:	2b40      	cmp	r3, #64	; 0x40
 8004364:	d854      	bhi.n	8004410 <TIM_SlaveTimer_SetConfig+0x110>
 8004366:	2b30      	cmp	r3, #48	; 0x30
 8004368:	d055      	beq.n	8004416 <TIM_SlaveTimer_SetConfig+0x116>
 800436a:	2b30      	cmp	r3, #48	; 0x30
 800436c:	d850      	bhi.n	8004410 <TIM_SlaveTimer_SetConfig+0x110>
 800436e:	2b20      	cmp	r3, #32
 8004370:	d051      	beq.n	8004416 <TIM_SlaveTimer_SetConfig+0x116>
 8004372:	2b20      	cmp	r3, #32
 8004374:	d84c      	bhi.n	8004410 <TIM_SlaveTimer_SetConfig+0x110>
 8004376:	2b00      	cmp	r3, #0
 8004378:	d04d      	beq.n	8004416 <TIM_SlaveTimer_SetConfig+0x116>
 800437a:	2b10      	cmp	r3, #16
 800437c:	d04b      	beq.n	8004416 <TIM_SlaveTimer_SetConfig+0x116>
 800437e:	e047      	b.n	8004410 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004390:	f000 f8c1 	bl	8004516 <TIM_ETR_SetConfig>
      break;
 8004394:	e040      	b.n	8004418 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2b05      	cmp	r3, #5
 800439c:	d101      	bne.n	80043a2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e03b      	b.n	800441a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	6a1b      	ldr	r3, [r3, #32]
 80043a8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	6a1a      	ldr	r2, [r3, #32]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f022 0201 	bic.w	r2, r2, #1
 80043b8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	699b      	ldr	r3, [r3, #24]
 80043c0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043c8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	011b      	lsls	r3, r3, #4
 80043d0:	68ba      	ldr	r2, [r7, #8]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68ba      	ldr	r2, [r7, #8]
 80043dc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68fa      	ldr	r2, [r7, #12]
 80043e4:	621a      	str	r2, [r3, #32]
      break;
 80043e6:	e017      	b.n	8004418 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043f4:	461a      	mov	r2, r3
 80043f6:	f000 f814 	bl	8004422 <TIM_TI1_ConfigInputStage>
      break;
 80043fa:	e00d      	b.n	8004418 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004408:	461a      	mov	r2, r3
 800440a:	f000 f839 	bl	8004480 <TIM_TI2_ConfigInputStage>
      break;
 800440e:	e003      	b.n	8004418 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	75fb      	strb	r3, [r7, #23]
      break;
 8004414:	e000      	b.n	8004418 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8004416:	bf00      	nop
  }

  return status;
 8004418:	7dfb      	ldrb	r3, [r7, #23]
}
 800441a:	4618      	mov	r0, r3
 800441c:	3718      	adds	r7, #24
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}

08004422 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004422:	b480      	push	{r7}
 8004424:	b087      	sub	sp, #28
 8004426:	af00      	add	r7, sp, #0
 8004428:	60f8      	str	r0, [r7, #12]
 800442a:	60b9      	str	r1, [r7, #8]
 800442c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	6a1b      	ldr	r3, [r3, #32]
 8004432:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6a1b      	ldr	r3, [r3, #32]
 8004438:	f023 0201 	bic.w	r2, r3, #1
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800444c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	011b      	lsls	r3, r3, #4
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	4313      	orrs	r3, r2
 8004456:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	f023 030a 	bic.w	r3, r3, #10
 800445e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	4313      	orrs	r3, r2
 8004466:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	693a      	ldr	r2, [r7, #16]
 800446c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	621a      	str	r2, [r3, #32]
}
 8004474:	bf00      	nop
 8004476:	371c      	adds	r7, #28
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004480:	b480      	push	{r7}
 8004482:	b087      	sub	sp, #28
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6a1b      	ldr	r3, [r3, #32]
 8004490:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6a1b      	ldr	r3, [r3, #32]
 8004496:	f023 0210 	bic.w	r2, r3, #16
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	699b      	ldr	r3, [r3, #24]
 80044a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80044aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	031b      	lsls	r3, r3, #12
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80044bc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	011b      	lsls	r3, r3, #4
 80044c2:	697a      	ldr	r2, [r7, #20]
 80044c4:	4313      	orrs	r3, r2
 80044c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	693a      	ldr	r2, [r7, #16]
 80044cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	697a      	ldr	r2, [r7, #20]
 80044d2:	621a      	str	r2, [r3, #32]
}
 80044d4:	bf00      	nop
 80044d6:	371c      	adds	r7, #28
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044f6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044f8:	683a      	ldr	r2, [r7, #0]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	f043 0307 	orr.w	r3, r3, #7
 8004502:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	609a      	str	r2, [r3, #8]
}
 800450a:	bf00      	nop
 800450c:	3714      	adds	r7, #20
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr

08004516 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004516:	b480      	push	{r7}
 8004518:	b087      	sub	sp, #28
 800451a:	af00      	add	r7, sp, #0
 800451c:	60f8      	str	r0, [r7, #12]
 800451e:	60b9      	str	r1, [r7, #8]
 8004520:	607a      	str	r2, [r7, #4]
 8004522:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004530:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	021a      	lsls	r2, r3, #8
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	431a      	orrs	r2, r3
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	4313      	orrs	r3, r2
 800453e:	697a      	ldr	r2, [r7, #20]
 8004540:	4313      	orrs	r3, r2
 8004542:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	697a      	ldr	r2, [r7, #20]
 8004548:	609a      	str	r2, [r3, #8]
}
 800454a:	bf00      	nop
 800454c:	371c      	adds	r7, #28
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
	...

08004558 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004558:	b480      	push	{r7}
 800455a:	b085      	sub	sp, #20
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004568:	2b01      	cmp	r3, #1
 800456a:	d101      	bne.n	8004570 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800456c:	2302      	movs	r3, #2
 800456e:	e050      	b.n	8004612 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2202      	movs	r2, #2
 800457c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004596:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68fa      	ldr	r2, [r7, #12]
 800459e:	4313      	orrs	r3, r2
 80045a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	68fa      	ldr	r2, [r7, #12]
 80045a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a1c      	ldr	r2, [pc, #112]	; (8004620 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d018      	beq.n	80045e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045bc:	d013      	beq.n	80045e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a18      	ldr	r2, [pc, #96]	; (8004624 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d00e      	beq.n	80045e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a16      	ldr	r2, [pc, #88]	; (8004628 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d009      	beq.n	80045e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a15      	ldr	r2, [pc, #84]	; (800462c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d004      	beq.n	80045e6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a13      	ldr	r2, [pc, #76]	; (8004630 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d10c      	bne.n	8004600 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	68ba      	ldr	r2, [r7, #8]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68ba      	ldr	r2, [r7, #8]
 80045fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3714      	adds	r7, #20
 8004616:	46bd      	mov	sp, r7
 8004618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	40010000 	.word	0x40010000
 8004624:	40000400 	.word	0x40000400
 8004628:	40000800 	.word	0x40000800
 800462c:	40000c00 	.word	0x40000c00
 8004630:	40014000 	.word	0x40014000

08004634 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e042      	b.n	80046f4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d106      	bne.n	8004688 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f7fd f81a 	bl	80016bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2224      	movs	r2, #36	; 0x24
 800468c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68da      	ldr	r2, [r3, #12]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800469e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f000 f973 	bl	800498c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	691a      	ldr	r2, [r3, #16]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	695a      	ldr	r2, [r3, #20]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68da      	ldr	r2, [r3, #12]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80046d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2200      	movs	r2, #0
 80046da:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2220      	movs	r2, #32
 80046e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2220      	movs	r2, #32
 80046e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80046f2:	2300      	movs	r3, #0
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3708      	adds	r7, #8
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b08a      	sub	sp, #40	; 0x28
 8004700:	af02      	add	r7, sp, #8
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	603b      	str	r3, [r7, #0]
 8004708:	4613      	mov	r3, r2
 800470a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800470c:	2300      	movs	r3, #0
 800470e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2b20      	cmp	r3, #32
 800471a:	d175      	bne.n	8004808 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d002      	beq.n	8004728 <HAL_UART_Transmit+0x2c>
 8004722:	88fb      	ldrh	r3, [r7, #6]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d101      	bne.n	800472c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e06e      	b.n	800480a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2200      	movs	r2, #0
 8004730:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	2221      	movs	r2, #33	; 0x21
 8004736:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800473a:	f7fd f897 	bl	800186c <HAL_GetTick>
 800473e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	88fa      	ldrh	r2, [r7, #6]
 8004744:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	88fa      	ldrh	r2, [r7, #6]
 800474a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004754:	d108      	bne.n	8004768 <HAL_UART_Transmit+0x6c>
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	691b      	ldr	r3, [r3, #16]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d104      	bne.n	8004768 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800475e:	2300      	movs	r3, #0
 8004760:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	61bb      	str	r3, [r7, #24]
 8004766:	e003      	b.n	8004770 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800476c:	2300      	movs	r3, #0
 800476e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004770:	e02e      	b.n	80047d0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	9300      	str	r3, [sp, #0]
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	2200      	movs	r2, #0
 800477a:	2180      	movs	r1, #128	; 0x80
 800477c:	68f8      	ldr	r0, [r7, #12]
 800477e:	f000 f848 	bl	8004812 <UART_WaitOnFlagUntilTimeout>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d005      	beq.n	8004794 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2220      	movs	r2, #32
 800478c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004790:	2303      	movs	r3, #3
 8004792:	e03a      	b.n	800480a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d10b      	bne.n	80047b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	881b      	ldrh	r3, [r3, #0]
 800479e:	461a      	mov	r2, r3
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80047aa:	69bb      	ldr	r3, [r7, #24]
 80047ac:	3302      	adds	r3, #2
 80047ae:	61bb      	str	r3, [r7, #24]
 80047b0:	e007      	b.n	80047c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	781a      	ldrb	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	3301      	adds	r3, #1
 80047c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	3b01      	subs	r3, #1
 80047ca:	b29a      	uxth	r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d1cb      	bne.n	8004772 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	9300      	str	r3, [sp, #0]
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	2200      	movs	r2, #0
 80047e2:	2140      	movs	r1, #64	; 0x40
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f000 f814 	bl	8004812 <UART_WaitOnFlagUntilTimeout>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d005      	beq.n	80047fc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2220      	movs	r2, #32
 80047f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e006      	b.n	800480a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2220      	movs	r2, #32
 8004800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004804:	2300      	movs	r3, #0
 8004806:	e000      	b.n	800480a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004808:	2302      	movs	r3, #2
  }
}
 800480a:	4618      	mov	r0, r3
 800480c:	3720      	adds	r7, #32
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004812:	b580      	push	{r7, lr}
 8004814:	b086      	sub	sp, #24
 8004816:	af00      	add	r7, sp, #0
 8004818:	60f8      	str	r0, [r7, #12]
 800481a:	60b9      	str	r1, [r7, #8]
 800481c:	603b      	str	r3, [r7, #0]
 800481e:	4613      	mov	r3, r2
 8004820:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004822:	e03b      	b.n	800489c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004824:	6a3b      	ldr	r3, [r7, #32]
 8004826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800482a:	d037      	beq.n	800489c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800482c:	f7fd f81e 	bl	800186c <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	6a3a      	ldr	r2, [r7, #32]
 8004838:	429a      	cmp	r2, r3
 800483a:	d302      	bcc.n	8004842 <UART_WaitOnFlagUntilTimeout+0x30>
 800483c:	6a3b      	ldr	r3, [r7, #32]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d101      	bne.n	8004846 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004842:	2303      	movs	r3, #3
 8004844:	e03a      	b.n	80048bc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b00      	cmp	r3, #0
 8004852:	d023      	beq.n	800489c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	2b80      	cmp	r3, #128	; 0x80
 8004858:	d020      	beq.n	800489c <UART_WaitOnFlagUntilTimeout+0x8a>
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	2b40      	cmp	r3, #64	; 0x40
 800485e:	d01d      	beq.n	800489c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0308 	and.w	r3, r3, #8
 800486a:	2b08      	cmp	r3, #8
 800486c:	d116      	bne.n	800489c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800486e:	2300      	movs	r3, #0
 8004870:	617b      	str	r3, [r7, #20]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	617b      	str	r3, [r7, #20]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	617b      	str	r3, [r7, #20]
 8004882:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004884:	68f8      	ldr	r0, [r7, #12]
 8004886:	f000 f81d 	bl	80048c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2208      	movs	r2, #8
 800488e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e00f      	b.n	80048bc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	4013      	ands	r3, r2
 80048a6:	68ba      	ldr	r2, [r7, #8]
 80048a8:	429a      	cmp	r2, r3
 80048aa:	bf0c      	ite	eq
 80048ac:	2301      	moveq	r3, #1
 80048ae:	2300      	movne	r3, #0
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	461a      	mov	r2, r3
 80048b4:	79fb      	ldrb	r3, [r7, #7]
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d0b4      	beq.n	8004824 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3718      	adds	r7, #24
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b095      	sub	sp, #84	; 0x54
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	330c      	adds	r3, #12
 80048d2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048d6:	e853 3f00 	ldrex	r3, [r3]
 80048da:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80048dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048de:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80048e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	330c      	adds	r3, #12
 80048ea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048ec:	643a      	str	r2, [r7, #64]	; 0x40
 80048ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80048f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80048f4:	e841 2300 	strex	r3, r2, [r1]
 80048f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80048fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d1e5      	bne.n	80048cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	3314      	adds	r3, #20
 8004906:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004908:	6a3b      	ldr	r3, [r7, #32]
 800490a:	e853 3f00 	ldrex	r3, [r3]
 800490e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004910:	69fb      	ldr	r3, [r7, #28]
 8004912:	f023 0301 	bic.w	r3, r3, #1
 8004916:	64bb      	str	r3, [r7, #72]	; 0x48
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	3314      	adds	r3, #20
 800491e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004920:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004922:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004924:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004926:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004928:	e841 2300 	strex	r3, r2, [r1]
 800492c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800492e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004930:	2b00      	cmp	r3, #0
 8004932:	d1e5      	bne.n	8004900 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004938:	2b01      	cmp	r3, #1
 800493a:	d119      	bne.n	8004970 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	330c      	adds	r3, #12
 8004942:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	e853 3f00 	ldrex	r3, [r3]
 800494a:	60bb      	str	r3, [r7, #8]
   return(result);
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	f023 0310 	bic.w	r3, r3, #16
 8004952:	647b      	str	r3, [r7, #68]	; 0x44
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	330c      	adds	r3, #12
 800495a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800495c:	61ba      	str	r2, [r7, #24]
 800495e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004960:	6979      	ldr	r1, [r7, #20]
 8004962:	69ba      	ldr	r2, [r7, #24]
 8004964:	e841 2300 	strex	r3, r2, [r1]
 8004968:	613b      	str	r3, [r7, #16]
   return(result);
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d1e5      	bne.n	800493c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2220      	movs	r2, #32
 8004974:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800497e:	bf00      	nop
 8004980:	3754      	adds	r7, #84	; 0x54
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
	...

0800498c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800498c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004990:	b0c0      	sub	sp, #256	; 0x100
 8004992:	af00      	add	r7, sp, #0
 8004994:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	691b      	ldr	r3, [r3, #16]
 80049a0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80049a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049a8:	68d9      	ldr	r1, [r3, #12]
 80049aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	ea40 0301 	orr.w	r3, r0, r1
 80049b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80049b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049ba:	689a      	ldr	r2, [r3, #8]
 80049bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049c0:	691b      	ldr	r3, [r3, #16]
 80049c2:	431a      	orrs	r2, r3
 80049c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	431a      	orrs	r2, r3
 80049cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049d0:	69db      	ldr	r3, [r3, #28]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80049d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80049e4:	f021 010c 	bic.w	r1, r1, #12
 80049e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80049f2:	430b      	orrs	r3, r1
 80049f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004a02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a06:	6999      	ldr	r1, [r3, #24]
 8004a08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	ea40 0301 	orr.w	r3, r0, r1
 8004a12:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	4b8f      	ldr	r3, [pc, #572]	; (8004c58 <UART_SetConfig+0x2cc>)
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d005      	beq.n	8004a2c <UART_SetConfig+0xa0>
 8004a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	4b8d      	ldr	r3, [pc, #564]	; (8004c5c <UART_SetConfig+0x2d0>)
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d104      	bne.n	8004a36 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a2c:	f7fe fea6 	bl	800377c <HAL_RCC_GetPCLK2Freq>
 8004a30:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004a34:	e003      	b.n	8004a3e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a36:	f7fe fe8d 	bl	8003754 <HAL_RCC_GetPCLK1Freq>
 8004a3a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a42:	69db      	ldr	r3, [r3, #28]
 8004a44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a48:	f040 810c 	bne.w	8004c64 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a50:	2200      	movs	r2, #0
 8004a52:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004a56:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004a5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004a5e:	4622      	mov	r2, r4
 8004a60:	462b      	mov	r3, r5
 8004a62:	1891      	adds	r1, r2, r2
 8004a64:	65b9      	str	r1, [r7, #88]	; 0x58
 8004a66:	415b      	adcs	r3, r3
 8004a68:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004a6e:	4621      	mov	r1, r4
 8004a70:	eb12 0801 	adds.w	r8, r2, r1
 8004a74:	4629      	mov	r1, r5
 8004a76:	eb43 0901 	adc.w	r9, r3, r1
 8004a7a:	f04f 0200 	mov.w	r2, #0
 8004a7e:	f04f 0300 	mov.w	r3, #0
 8004a82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a8e:	4690      	mov	r8, r2
 8004a90:	4699      	mov	r9, r3
 8004a92:	4623      	mov	r3, r4
 8004a94:	eb18 0303 	adds.w	r3, r8, r3
 8004a98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004a9c:	462b      	mov	r3, r5
 8004a9e:	eb49 0303 	adc.w	r3, r9, r3
 8004aa2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004ab2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004ab6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004aba:	460b      	mov	r3, r1
 8004abc:	18db      	adds	r3, r3, r3
 8004abe:	653b      	str	r3, [r7, #80]	; 0x50
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	eb42 0303 	adc.w	r3, r2, r3
 8004ac6:	657b      	str	r3, [r7, #84]	; 0x54
 8004ac8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004acc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004ad0:	f7fc f8c2 	bl	8000c58 <__aeabi_uldivmod>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	4b61      	ldr	r3, [pc, #388]	; (8004c60 <UART_SetConfig+0x2d4>)
 8004ada:	fba3 2302 	umull	r2, r3, r3, r2
 8004ade:	095b      	lsrs	r3, r3, #5
 8004ae0:	011c      	lsls	r4, r3, #4
 8004ae2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004aec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004af0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004af4:	4642      	mov	r2, r8
 8004af6:	464b      	mov	r3, r9
 8004af8:	1891      	adds	r1, r2, r2
 8004afa:	64b9      	str	r1, [r7, #72]	; 0x48
 8004afc:	415b      	adcs	r3, r3
 8004afe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004b04:	4641      	mov	r1, r8
 8004b06:	eb12 0a01 	adds.w	sl, r2, r1
 8004b0a:	4649      	mov	r1, r9
 8004b0c:	eb43 0b01 	adc.w	fp, r3, r1
 8004b10:	f04f 0200 	mov.w	r2, #0
 8004b14:	f04f 0300 	mov.w	r3, #0
 8004b18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b24:	4692      	mov	sl, r2
 8004b26:	469b      	mov	fp, r3
 8004b28:	4643      	mov	r3, r8
 8004b2a:	eb1a 0303 	adds.w	r3, sl, r3
 8004b2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b32:	464b      	mov	r3, r9
 8004b34:	eb4b 0303 	adc.w	r3, fp, r3
 8004b38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004b48:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004b4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004b50:	460b      	mov	r3, r1
 8004b52:	18db      	adds	r3, r3, r3
 8004b54:	643b      	str	r3, [r7, #64]	; 0x40
 8004b56:	4613      	mov	r3, r2
 8004b58:	eb42 0303 	adc.w	r3, r2, r3
 8004b5c:	647b      	str	r3, [r7, #68]	; 0x44
 8004b5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004b62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004b66:	f7fc f877 	bl	8000c58 <__aeabi_uldivmod>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	4611      	mov	r1, r2
 8004b70:	4b3b      	ldr	r3, [pc, #236]	; (8004c60 <UART_SetConfig+0x2d4>)
 8004b72:	fba3 2301 	umull	r2, r3, r3, r1
 8004b76:	095b      	lsrs	r3, r3, #5
 8004b78:	2264      	movs	r2, #100	; 0x64
 8004b7a:	fb02 f303 	mul.w	r3, r2, r3
 8004b7e:	1acb      	subs	r3, r1, r3
 8004b80:	00db      	lsls	r3, r3, #3
 8004b82:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004b86:	4b36      	ldr	r3, [pc, #216]	; (8004c60 <UART_SetConfig+0x2d4>)
 8004b88:	fba3 2302 	umull	r2, r3, r3, r2
 8004b8c:	095b      	lsrs	r3, r3, #5
 8004b8e:	005b      	lsls	r3, r3, #1
 8004b90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004b94:	441c      	add	r4, r3
 8004b96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ba0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004ba4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004ba8:	4642      	mov	r2, r8
 8004baa:	464b      	mov	r3, r9
 8004bac:	1891      	adds	r1, r2, r2
 8004bae:	63b9      	str	r1, [r7, #56]	; 0x38
 8004bb0:	415b      	adcs	r3, r3
 8004bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004bb8:	4641      	mov	r1, r8
 8004bba:	1851      	adds	r1, r2, r1
 8004bbc:	6339      	str	r1, [r7, #48]	; 0x30
 8004bbe:	4649      	mov	r1, r9
 8004bc0:	414b      	adcs	r3, r1
 8004bc2:	637b      	str	r3, [r7, #52]	; 0x34
 8004bc4:	f04f 0200 	mov.w	r2, #0
 8004bc8:	f04f 0300 	mov.w	r3, #0
 8004bcc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004bd0:	4659      	mov	r1, fp
 8004bd2:	00cb      	lsls	r3, r1, #3
 8004bd4:	4651      	mov	r1, sl
 8004bd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bda:	4651      	mov	r1, sl
 8004bdc:	00ca      	lsls	r2, r1, #3
 8004bde:	4610      	mov	r0, r2
 8004be0:	4619      	mov	r1, r3
 8004be2:	4603      	mov	r3, r0
 8004be4:	4642      	mov	r2, r8
 8004be6:	189b      	adds	r3, r3, r2
 8004be8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004bec:	464b      	mov	r3, r9
 8004bee:	460a      	mov	r2, r1
 8004bf0:	eb42 0303 	adc.w	r3, r2, r3
 8004bf4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004c04:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004c08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004c0c:	460b      	mov	r3, r1
 8004c0e:	18db      	adds	r3, r3, r3
 8004c10:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c12:	4613      	mov	r3, r2
 8004c14:	eb42 0303 	adc.w	r3, r2, r3
 8004c18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c1e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004c22:	f7fc f819 	bl	8000c58 <__aeabi_uldivmod>
 8004c26:	4602      	mov	r2, r0
 8004c28:	460b      	mov	r3, r1
 8004c2a:	4b0d      	ldr	r3, [pc, #52]	; (8004c60 <UART_SetConfig+0x2d4>)
 8004c2c:	fba3 1302 	umull	r1, r3, r3, r2
 8004c30:	095b      	lsrs	r3, r3, #5
 8004c32:	2164      	movs	r1, #100	; 0x64
 8004c34:	fb01 f303 	mul.w	r3, r1, r3
 8004c38:	1ad3      	subs	r3, r2, r3
 8004c3a:	00db      	lsls	r3, r3, #3
 8004c3c:	3332      	adds	r3, #50	; 0x32
 8004c3e:	4a08      	ldr	r2, [pc, #32]	; (8004c60 <UART_SetConfig+0x2d4>)
 8004c40:	fba2 2303 	umull	r2, r3, r2, r3
 8004c44:	095b      	lsrs	r3, r3, #5
 8004c46:	f003 0207 	and.w	r2, r3, #7
 8004c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4422      	add	r2, r4
 8004c52:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004c54:	e106      	b.n	8004e64 <UART_SetConfig+0x4d8>
 8004c56:	bf00      	nop
 8004c58:	40011000 	.word	0x40011000
 8004c5c:	40011400 	.word	0x40011400
 8004c60:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004c6e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004c72:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004c76:	4642      	mov	r2, r8
 8004c78:	464b      	mov	r3, r9
 8004c7a:	1891      	adds	r1, r2, r2
 8004c7c:	6239      	str	r1, [r7, #32]
 8004c7e:	415b      	adcs	r3, r3
 8004c80:	627b      	str	r3, [r7, #36]	; 0x24
 8004c82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c86:	4641      	mov	r1, r8
 8004c88:	1854      	adds	r4, r2, r1
 8004c8a:	4649      	mov	r1, r9
 8004c8c:	eb43 0501 	adc.w	r5, r3, r1
 8004c90:	f04f 0200 	mov.w	r2, #0
 8004c94:	f04f 0300 	mov.w	r3, #0
 8004c98:	00eb      	lsls	r3, r5, #3
 8004c9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c9e:	00e2      	lsls	r2, r4, #3
 8004ca0:	4614      	mov	r4, r2
 8004ca2:	461d      	mov	r5, r3
 8004ca4:	4643      	mov	r3, r8
 8004ca6:	18e3      	adds	r3, r4, r3
 8004ca8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004cac:	464b      	mov	r3, r9
 8004cae:	eb45 0303 	adc.w	r3, r5, r3
 8004cb2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004cc2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004cc6:	f04f 0200 	mov.w	r2, #0
 8004cca:	f04f 0300 	mov.w	r3, #0
 8004cce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004cd2:	4629      	mov	r1, r5
 8004cd4:	008b      	lsls	r3, r1, #2
 8004cd6:	4621      	mov	r1, r4
 8004cd8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cdc:	4621      	mov	r1, r4
 8004cde:	008a      	lsls	r2, r1, #2
 8004ce0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004ce4:	f7fb ffb8 	bl	8000c58 <__aeabi_uldivmod>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	460b      	mov	r3, r1
 8004cec:	4b60      	ldr	r3, [pc, #384]	; (8004e70 <UART_SetConfig+0x4e4>)
 8004cee:	fba3 2302 	umull	r2, r3, r3, r2
 8004cf2:	095b      	lsrs	r3, r3, #5
 8004cf4:	011c      	lsls	r4, r3, #4
 8004cf6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004d00:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004d04:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004d08:	4642      	mov	r2, r8
 8004d0a:	464b      	mov	r3, r9
 8004d0c:	1891      	adds	r1, r2, r2
 8004d0e:	61b9      	str	r1, [r7, #24]
 8004d10:	415b      	adcs	r3, r3
 8004d12:	61fb      	str	r3, [r7, #28]
 8004d14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d18:	4641      	mov	r1, r8
 8004d1a:	1851      	adds	r1, r2, r1
 8004d1c:	6139      	str	r1, [r7, #16]
 8004d1e:	4649      	mov	r1, r9
 8004d20:	414b      	adcs	r3, r1
 8004d22:	617b      	str	r3, [r7, #20]
 8004d24:	f04f 0200 	mov.w	r2, #0
 8004d28:	f04f 0300 	mov.w	r3, #0
 8004d2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d30:	4659      	mov	r1, fp
 8004d32:	00cb      	lsls	r3, r1, #3
 8004d34:	4651      	mov	r1, sl
 8004d36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d3a:	4651      	mov	r1, sl
 8004d3c:	00ca      	lsls	r2, r1, #3
 8004d3e:	4610      	mov	r0, r2
 8004d40:	4619      	mov	r1, r3
 8004d42:	4603      	mov	r3, r0
 8004d44:	4642      	mov	r2, r8
 8004d46:	189b      	adds	r3, r3, r2
 8004d48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004d4c:	464b      	mov	r3, r9
 8004d4e:	460a      	mov	r2, r1
 8004d50:	eb42 0303 	adc.w	r3, r2, r3
 8004d54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	67bb      	str	r3, [r7, #120]	; 0x78
 8004d62:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004d64:	f04f 0200 	mov.w	r2, #0
 8004d68:	f04f 0300 	mov.w	r3, #0
 8004d6c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004d70:	4649      	mov	r1, r9
 8004d72:	008b      	lsls	r3, r1, #2
 8004d74:	4641      	mov	r1, r8
 8004d76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d7a:	4641      	mov	r1, r8
 8004d7c:	008a      	lsls	r2, r1, #2
 8004d7e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004d82:	f7fb ff69 	bl	8000c58 <__aeabi_uldivmod>
 8004d86:	4602      	mov	r2, r0
 8004d88:	460b      	mov	r3, r1
 8004d8a:	4611      	mov	r1, r2
 8004d8c:	4b38      	ldr	r3, [pc, #224]	; (8004e70 <UART_SetConfig+0x4e4>)
 8004d8e:	fba3 2301 	umull	r2, r3, r3, r1
 8004d92:	095b      	lsrs	r3, r3, #5
 8004d94:	2264      	movs	r2, #100	; 0x64
 8004d96:	fb02 f303 	mul.w	r3, r2, r3
 8004d9a:	1acb      	subs	r3, r1, r3
 8004d9c:	011b      	lsls	r3, r3, #4
 8004d9e:	3332      	adds	r3, #50	; 0x32
 8004da0:	4a33      	ldr	r2, [pc, #204]	; (8004e70 <UART_SetConfig+0x4e4>)
 8004da2:	fba2 2303 	umull	r2, r3, r2, r3
 8004da6:	095b      	lsrs	r3, r3, #5
 8004da8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004dac:	441c      	add	r4, r3
 8004dae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004db2:	2200      	movs	r2, #0
 8004db4:	673b      	str	r3, [r7, #112]	; 0x70
 8004db6:	677a      	str	r2, [r7, #116]	; 0x74
 8004db8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004dbc:	4642      	mov	r2, r8
 8004dbe:	464b      	mov	r3, r9
 8004dc0:	1891      	adds	r1, r2, r2
 8004dc2:	60b9      	str	r1, [r7, #8]
 8004dc4:	415b      	adcs	r3, r3
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004dcc:	4641      	mov	r1, r8
 8004dce:	1851      	adds	r1, r2, r1
 8004dd0:	6039      	str	r1, [r7, #0]
 8004dd2:	4649      	mov	r1, r9
 8004dd4:	414b      	adcs	r3, r1
 8004dd6:	607b      	str	r3, [r7, #4]
 8004dd8:	f04f 0200 	mov.w	r2, #0
 8004ddc:	f04f 0300 	mov.w	r3, #0
 8004de0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004de4:	4659      	mov	r1, fp
 8004de6:	00cb      	lsls	r3, r1, #3
 8004de8:	4651      	mov	r1, sl
 8004dea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dee:	4651      	mov	r1, sl
 8004df0:	00ca      	lsls	r2, r1, #3
 8004df2:	4610      	mov	r0, r2
 8004df4:	4619      	mov	r1, r3
 8004df6:	4603      	mov	r3, r0
 8004df8:	4642      	mov	r2, r8
 8004dfa:	189b      	adds	r3, r3, r2
 8004dfc:	66bb      	str	r3, [r7, #104]	; 0x68
 8004dfe:	464b      	mov	r3, r9
 8004e00:	460a      	mov	r2, r1
 8004e02:	eb42 0303 	adc.w	r3, r2, r3
 8004e06:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	663b      	str	r3, [r7, #96]	; 0x60
 8004e12:	667a      	str	r2, [r7, #100]	; 0x64
 8004e14:	f04f 0200 	mov.w	r2, #0
 8004e18:	f04f 0300 	mov.w	r3, #0
 8004e1c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004e20:	4649      	mov	r1, r9
 8004e22:	008b      	lsls	r3, r1, #2
 8004e24:	4641      	mov	r1, r8
 8004e26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e2a:	4641      	mov	r1, r8
 8004e2c:	008a      	lsls	r2, r1, #2
 8004e2e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004e32:	f7fb ff11 	bl	8000c58 <__aeabi_uldivmod>
 8004e36:	4602      	mov	r2, r0
 8004e38:	460b      	mov	r3, r1
 8004e3a:	4b0d      	ldr	r3, [pc, #52]	; (8004e70 <UART_SetConfig+0x4e4>)
 8004e3c:	fba3 1302 	umull	r1, r3, r3, r2
 8004e40:	095b      	lsrs	r3, r3, #5
 8004e42:	2164      	movs	r1, #100	; 0x64
 8004e44:	fb01 f303 	mul.w	r3, r1, r3
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	011b      	lsls	r3, r3, #4
 8004e4c:	3332      	adds	r3, #50	; 0x32
 8004e4e:	4a08      	ldr	r2, [pc, #32]	; (8004e70 <UART_SetConfig+0x4e4>)
 8004e50:	fba2 2303 	umull	r2, r3, r2, r3
 8004e54:	095b      	lsrs	r3, r3, #5
 8004e56:	f003 020f 	and.w	r2, r3, #15
 8004e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4422      	add	r2, r4
 8004e62:	609a      	str	r2, [r3, #8]
}
 8004e64:	bf00      	nop
 8004e66:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e70:	51eb851f 	.word	0x51eb851f

08004e74 <lsm6dsr_read_reg>:
  *
  */
int32_t __weak lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 8004e74:	b590      	push	{r4, r7, lr}
 8004e76:	b087      	sub	sp, #28
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	607a      	str	r2, [r7, #4]
 8004e7e:	461a      	mov	r2, r3
 8004e80:	460b      	mov	r3, r1
 8004e82:	72fb      	strb	r3, [r7, #11]
 8004e84:	4613      	mov	r3, r2
 8004e86:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	685c      	ldr	r4, [r3, #4]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	68d8      	ldr	r0, [r3, #12]
 8004e90:	893b      	ldrh	r3, [r7, #8]
 8004e92:	7af9      	ldrb	r1, [r7, #11]
 8004e94:	687a      	ldr	r2, [r7, #4]
 8004e96:	47a0      	blx	r4
 8004e98:	6178      	str	r0, [r7, #20]

  return ret;
 8004e9a:	697b      	ldr	r3, [r7, #20]
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	371c      	adds	r7, #28
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd90      	pop	{r4, r7, pc}

08004ea4 <lsm6dsr_write_reg>:
  *
  */
int32_t __weak lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8004ea4:	b590      	push	{r4, r7, lr}
 8004ea6:	b087      	sub	sp, #28
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	607a      	str	r2, [r7, #4]
 8004eae:	461a      	mov	r2, r3
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	72fb      	strb	r3, [r7, #11]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681c      	ldr	r4, [r3, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	68d8      	ldr	r0, [r3, #12]
 8004ec0:	893b      	ldrh	r3, [r7, #8]
 8004ec2:	7af9      	ldrb	r1, [r7, #11]
 8004ec4:	687a      	ldr	r2, [r7, #4]
 8004ec6:	47a0      	blx	r4
 8004ec8:	6178      	str	r0, [r7, #20]

  return ret;
 8004eca:	697b      	ldr	r3, [r7, #20]
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	371c      	adds	r7, #28
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd90      	pop	{r4, r7, pc}

08004ed4 <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b083      	sub	sp, #12
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	4603      	mov	r3, r0
 8004edc:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 8004ede:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ee2:	ee07 3a90 	vmov	s15, r3
 8004ee6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004eea:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004f00 <lsm6dsr_from_fs2g_to_mg+0x2c>
 8004eee:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8004ef2:	eeb0 0a67 	vmov.f32	s0, s15
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr
 8004f00:	3d79db23 	.word	0x3d79db23

08004f04 <lsm6dsr_from_fs125dps_to_mdps>:
{
  return ((float_t)lsb * 0.488f);
}

float_t lsm6dsr_from_fs125dps_to_mdps(int16_t lsb)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 4.375f);
 8004f0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f12:	ee07 3a90 	vmov	s15, r3
 8004f16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f1a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004f30 <lsm6dsr_from_fs125dps_to_mdps+0x2c>
 8004f1e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8004f22:	eeb0 0a67 	vmov.f32	s0, s15
 8004f26:	370c      	adds	r7, #12
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr
 8004f30:	408c0000 	.word	0x408c0000

08004f34 <lsm6dsr_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 140.0f);
}

float_t lsm6dsr_from_lsb_to_celsius(int16_t lsb)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 8004f3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f42:	ee07 3a90 	vmov	s15, r3
 8004f46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f4a:	eddf 6a07 	vldr	s13, [pc, #28]	; 8004f68 <lsm6dsr_from_lsb_to_celsius+0x34>
 8004f4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004f52:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8004f56:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8004f5a:	eeb0 0a67 	vmov.f32	s0, s15
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr
 8004f68:	43800000 	.word	0x43800000

08004f6c <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	460b      	mov	r3, r1
 8004f76:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8004f78:	f107 0208 	add.w	r2, r7, #8
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	2110      	movs	r1, #16
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f7ff ff77 	bl	8004e74 <lsm6dsr_read_reg>
 8004f86:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d10f      	bne.n	8004fae <lsm6dsr_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 8004f8e:	78fb      	ldrb	r3, [r7, #3]
 8004f90:	f003 0303 	and.w	r3, r3, #3
 8004f94:	b2da      	uxtb	r2, r3
 8004f96:	7a3b      	ldrb	r3, [r7, #8]
 8004f98:	f362 0383 	bfi	r3, r2, #2, #2
 8004f9c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8004f9e:	f107 0208 	add.w	r2, r7, #8
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	2110      	movs	r1, #16
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f7ff ff7c 	bl	8004ea4 <lsm6dsr_write_reg>
 8004fac:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8004fae:	68fb      	ldr	r3, [r7, #12]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3710      	adds	r7, #16
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b086      	sub	sp, #24
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	460b      	mov	r3, r1
 8004fc2:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 8004fc4:	78fb      	ldrb	r3, [r7, #3]
 8004fc6:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8004fc8:	f107 030c 	add.w	r3, r7, #12
 8004fcc:	4619      	mov	r1, r3
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 fca6 	bl	8005920 <lsm6dsr_fsm_enable_get>
 8004fd4:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	f040 80c4 	bne.w	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004fde:	7b3b      	ldrb	r3, [r7, #12]
 8004fe0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004fe4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004fe6:	7b3b      	ldrb	r3, [r7, #12]
 8004fe8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004fec:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004ff2:	7b3b      	ldrb	r3, [r7, #12]
 8004ff4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004ff8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8004ffe:	7b3b      	ldrb	r3, [r7, #12]
 8005000:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005004:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8005006:	4313      	orrs	r3, r2
 8005008:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800500a:	7b3b      	ldrb	r3, [r7, #12]
 800500c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005010:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8005012:	4313      	orrs	r3, r2
 8005014:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8005016:	7b3b      	ldrb	r3, [r7, #12]
 8005018:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800501c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800501e:	4313      	orrs	r3, r2
 8005020:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8005022:	7b3b      	ldrb	r3, [r7, #12]
 8005024:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005028:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800502a:	4313      	orrs	r3, r2
 800502c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800502e:	7b3b      	ldrb	r3, [r7, #12]
 8005030:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005034:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8005036:	4313      	orrs	r3, r2
 8005038:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800503a:	7b7b      	ldrb	r3, [r7, #13]
 800503c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005040:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8005042:	4313      	orrs	r3, r2
 8005044:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8005046:	7b7b      	ldrb	r3, [r7, #13]
 8005048:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800504c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800504e:	4313      	orrs	r3, r2
 8005050:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8005052:	7b7b      	ldrb	r3, [r7, #13]
 8005054:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005058:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800505a:	4313      	orrs	r3, r2
 800505c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800505e:	7b7b      	ldrb	r3, [r7, #13]
 8005060:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005064:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8005066:	4313      	orrs	r3, r2
 8005068:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800506a:	7b7b      	ldrb	r3, [r7, #13]
 800506c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005070:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8005072:	4313      	orrs	r3, r2
 8005074:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8005076:	7b7b      	ldrb	r3, [r7, #13]
 8005078:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800507c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800507e:	4313      	orrs	r3, r2
 8005080:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8005082:	7b7b      	ldrb	r3, [r7, #13]
 8005084:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005088:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800508a:	4313      	orrs	r3, r2
 800508c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800508e:	7b7b      	ldrb	r3, [r7, #13]
 8005090:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005094:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8005096:	4313      	orrs	r3, r2
 8005098:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800509a:	2b01      	cmp	r3, #1
 800509c:	d163      	bne.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 800509e:	f107 030b 	add.w	r3, r7, #11
 80050a2:	4619      	mov	r1, r3
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f000 fc67 	bl	8005978 <lsm6dsr_fsm_data_rate_get>
 80050aa:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d159      	bne.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 80050b2:	7afb      	ldrb	r3, [r7, #11]
 80050b4:	2b03      	cmp	r3, #3
 80050b6:	d853      	bhi.n	8005160 <lsm6dsr_xl_data_rate_set+0x1a8>
 80050b8:	a201      	add	r2, pc, #4	; (adr r2, 80050c0 <lsm6dsr_xl_data_rate_set+0x108>)
 80050ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050be:	bf00      	nop
 80050c0:	080050d1 	.word	0x080050d1
 80050c4:	080050e3 	.word	0x080050e3
 80050c8:	08005101 	.word	0x08005101
 80050cc:	0800512b 	.word	0x0800512b
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF)
 80050d0:	78fb      	ldrb	r3, [r7, #3]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d102      	bne.n	80050dc <lsm6dsr_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 80050d6:	2301      	movs	r3, #1
 80050d8:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80050da:	e044      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>
              odr_xl = val;
 80050dc:	78fb      	ldrb	r3, [r7, #3]
 80050de:	75fb      	strb	r3, [r7, #23]
            break;
 80050e0:	e041      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 80050e2:	78fb      	ldrb	r3, [r7, #3]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d102      	bne.n	80050ee <lsm6dsr_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 80050e8:	2302      	movs	r3, #2
 80050ea:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80050ec:	e03b      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 80050ee:	78fb      	ldrb	r3, [r7, #3]
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d102      	bne.n	80050fa <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 80050f4:	2302      	movs	r3, #2
 80050f6:	75fb      	strb	r3, [r7, #23]
            break;
 80050f8:	e035      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>
              odr_xl = val;
 80050fa:	78fb      	ldrb	r3, [r7, #3]
 80050fc:	75fb      	strb	r3, [r7, #23]
            break;
 80050fe:	e032      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8005100:	78fb      	ldrb	r3, [r7, #3]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d102      	bne.n	800510c <lsm6dsr_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8005106:	2303      	movs	r3, #3
 8005108:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800510a:	e02c      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 800510c:	78fb      	ldrb	r3, [r7, #3]
 800510e:	2b01      	cmp	r3, #1
 8005110:	d102      	bne.n	8005118 <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8005112:	2303      	movs	r3, #3
 8005114:	75fb      	strb	r3, [r7, #23]
            break;
 8005116:	e026      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8005118:	78fb      	ldrb	r3, [r7, #3]
 800511a:	2b02      	cmp	r3, #2
 800511c:	d102      	bne.n	8005124 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 800511e:	2303      	movs	r3, #3
 8005120:	75fb      	strb	r3, [r7, #23]
            break;
 8005122:	e020      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8005124:	78fb      	ldrb	r3, [r7, #3]
 8005126:	75fb      	strb	r3, [r7, #23]
            break;
 8005128:	e01d      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 800512a:	78fb      	ldrb	r3, [r7, #3]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d102      	bne.n	8005136 <lsm6dsr_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8005130:	2304      	movs	r3, #4
 8005132:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8005134:	e017      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8005136:	78fb      	ldrb	r3, [r7, #3]
 8005138:	2b01      	cmp	r3, #1
 800513a:	d102      	bne.n	8005142 <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 800513c:	2304      	movs	r3, #4
 800513e:	75fb      	strb	r3, [r7, #23]
            break;
 8005140:	e011      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8005142:	78fb      	ldrb	r3, [r7, #3]
 8005144:	2b02      	cmp	r3, #2
 8005146:	d102      	bne.n	800514e <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8005148:	2304      	movs	r3, #4
 800514a:	75fb      	strb	r3, [r7, #23]
            break;
 800514c:	e00b      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_52Hz)
 800514e:	78fb      	ldrb	r3, [r7, #3]
 8005150:	2b03      	cmp	r3, #3
 8005152:	d102      	bne.n	800515a <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8005154:	2304      	movs	r3, #4
 8005156:	75fb      	strb	r3, [r7, #23]
            break;
 8005158:	e005      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>
              odr_xl = val;
 800515a:	78fb      	ldrb	r3, [r7, #3]
 800515c:	75fb      	strb	r3, [r7, #23]
            break;
 800515e:	e002      	b.n	8005166 <lsm6dsr_xl_data_rate_set+0x1ae>

          default:
            odr_xl = val;
 8005160:	78fb      	ldrb	r3, [r7, #3]
 8005162:	75fb      	strb	r3, [r7, #23]
            break;
 8005164:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d107      	bne.n	800517c <lsm6dsr_xl_data_rate_set+0x1c4>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800516c:	f107 0208 	add.w	r2, r7, #8
 8005170:	2301      	movs	r3, #1
 8005172:	2110      	movs	r1, #16
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f7ff fe7d 	bl	8004e74 <lsm6dsr_read_reg>
 800517a:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10f      	bne.n	80051a2 <lsm6dsr_xl_data_rate_set+0x1ea>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8005182:	7dfb      	ldrb	r3, [r7, #23]
 8005184:	f003 030f 	and.w	r3, r3, #15
 8005188:	b2da      	uxtb	r2, r3
 800518a:	7a3b      	ldrb	r3, [r7, #8]
 800518c:	f362 1307 	bfi	r3, r2, #4, #4
 8005190:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8005192:	f107 0208 	add.w	r2, r7, #8
 8005196:	2301      	movs	r3, #1
 8005198:	2110      	movs	r1, #16
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f7ff fe82 	bl	8004ea4 <lsm6dsr_write_reg>
 80051a0:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 80051a2:	693b      	ldr	r3, [r7, #16]
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3718      	adds	r7, #24
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	460b      	mov	r3, r1
 80051b6:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80051b8:	f107 0208 	add.w	r2, r7, #8
 80051bc:	2301      	movs	r3, #1
 80051be:	2111      	movs	r1, #17
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f7ff fe57 	bl	8004e74 <lsm6dsr_read_reg>
 80051c6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10f      	bne.n	80051ee <lsm6dsr_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 80051ce:	78fb      	ldrb	r3, [r7, #3]
 80051d0:	f003 030f 	and.w	r3, r3, #15
 80051d4:	b2da      	uxtb	r2, r3
 80051d6:	7a3b      	ldrb	r3, [r7, #8]
 80051d8:	f362 0303 	bfi	r3, r2, #0, #4
 80051dc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80051de:	f107 0208 	add.w	r2, r7, #8
 80051e2:	2301      	movs	r3, #1
 80051e4:	2111      	movs	r1, #17
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f7ff fe5c 	bl	8004ea4 <lsm6dsr_write_reg>
 80051ec:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80051ee:	68fb      	ldr	r3, [r7, #12]
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3710      	adds	r7, #16
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b086      	sub	sp, #24
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	460b      	mov	r3, r1
 8005202:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 8005204:	78fb      	ldrb	r3, [r7, #3]
 8005206:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8005208:	f107 030c 	add.w	r3, r7, #12
 800520c:	4619      	mov	r1, r3
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f000 fb86 	bl	8005920 <lsm6dsr_fsm_enable_get>
 8005214:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	2b00      	cmp	r3, #0
 800521a:	f040 80c4 	bne.w	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800521e:	7b3b      	ldrb	r3, [r7, #12]
 8005220:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005224:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8005226:	7b3b      	ldrb	r3, [r7, #12]
 8005228:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800522c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800522e:	4313      	orrs	r3, r2
 8005230:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8005232:	7b3b      	ldrb	r3, [r7, #12]
 8005234:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005238:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800523a:	4313      	orrs	r3, r2
 800523c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800523e:	7b3b      	ldrb	r3, [r7, #12]
 8005240:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005244:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8005246:	4313      	orrs	r3, r2
 8005248:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800524a:	7b3b      	ldrb	r3, [r7, #12]
 800524c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8005250:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8005252:	4313      	orrs	r3, r2
 8005254:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8005256:	7b3b      	ldrb	r3, [r7, #12]
 8005258:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800525c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800525e:	4313      	orrs	r3, r2
 8005260:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8005262:	7b3b      	ldrb	r3, [r7, #12]
 8005264:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8005268:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800526a:	4313      	orrs	r3, r2
 800526c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800526e:	7b3b      	ldrb	r3, [r7, #12]
 8005270:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8005274:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8005276:	4313      	orrs	r3, r2
 8005278:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800527a:	7b7b      	ldrb	r3, [r7, #13]
 800527c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005280:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8005282:	4313      	orrs	r3, r2
 8005284:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8005286:	7b7b      	ldrb	r3, [r7, #13]
 8005288:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800528c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800528e:	4313      	orrs	r3, r2
 8005290:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8005292:	7b7b      	ldrb	r3, [r7, #13]
 8005294:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005298:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800529a:	4313      	orrs	r3, r2
 800529c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800529e:	7b7b      	ldrb	r3, [r7, #13]
 80052a0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80052a4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80052a6:	4313      	orrs	r3, r2
 80052a8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80052aa:	7b7b      	ldrb	r3, [r7, #13]
 80052ac:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80052b0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80052b2:	4313      	orrs	r3, r2
 80052b4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80052b6:	7b7b      	ldrb	r3, [r7, #13]
 80052b8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80052bc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80052be:	4313      	orrs	r3, r2
 80052c0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80052c2:	7b7b      	ldrb	r3, [r7, #13]
 80052c4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80052c8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80052ca:	4313      	orrs	r3, r2
 80052cc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 80052ce:	7b7b      	ldrb	r3, [r7, #13]
 80052d0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80052d4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80052d6:	4313      	orrs	r3, r2
 80052d8:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d163      	bne.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 80052de:	f107 030b 	add.w	r3, r7, #11
 80052e2:	4619      	mov	r1, r3
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 fb47 	bl	8005978 <lsm6dsr_fsm_data_rate_get>
 80052ea:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d159      	bne.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 80052f2:	7afb      	ldrb	r3, [r7, #11]
 80052f4:	2b03      	cmp	r3, #3
 80052f6:	d853      	bhi.n	80053a0 <lsm6dsr_gy_data_rate_set+0x1a8>
 80052f8:	a201      	add	r2, pc, #4	; (adr r2, 8005300 <lsm6dsr_gy_data_rate_set+0x108>)
 80052fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052fe:	bf00      	nop
 8005300:	08005311 	.word	0x08005311
 8005304:	08005323 	.word	0x08005323
 8005308:	08005341 	.word	0x08005341
 800530c:	0800536b 	.word	0x0800536b
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF)
 8005310:	78fb      	ldrb	r3, [r7, #3]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d102      	bne.n	800531c <lsm6dsr_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 8005316:	2301      	movs	r3, #1
 8005318:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800531a:	e044      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>
              odr_gy = val;
 800531c:	78fb      	ldrb	r3, [r7, #3]
 800531e:	75fb      	strb	r3, [r7, #23]
            break;
 8005320:	e041      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8005322:	78fb      	ldrb	r3, [r7, #3]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d102      	bne.n	800532e <lsm6dsr_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8005328:	2302      	movs	r3, #2
 800532a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800532c:	e03b      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 800532e:	78fb      	ldrb	r3, [r7, #3]
 8005330:	2b01      	cmp	r3, #1
 8005332:	d102      	bne.n	800533a <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8005334:	2302      	movs	r3, #2
 8005336:	75fb      	strb	r3, [r7, #23]
            break;
 8005338:	e035      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>
              odr_gy = val;
 800533a:	78fb      	ldrb	r3, [r7, #3]
 800533c:	75fb      	strb	r3, [r7, #23]
            break;
 800533e:	e032      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8005340:	78fb      	ldrb	r3, [r7, #3]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d102      	bne.n	800534c <lsm6dsr_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8005346:	2303      	movs	r3, #3
 8005348:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800534a:	e02c      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 800534c:	78fb      	ldrb	r3, [r7, #3]
 800534e:	2b01      	cmp	r3, #1
 8005350:	d102      	bne.n	8005358 <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8005352:	2303      	movs	r3, #3
 8005354:	75fb      	strb	r3, [r7, #23]
            break;
 8005356:	e026      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8005358:	78fb      	ldrb	r3, [r7, #3]
 800535a:	2b02      	cmp	r3, #2
 800535c:	d102      	bne.n	8005364 <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 800535e:	2303      	movs	r3, #3
 8005360:	75fb      	strb	r3, [r7, #23]
            break;
 8005362:	e020      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8005364:	78fb      	ldrb	r3, [r7, #3]
 8005366:	75fb      	strb	r3, [r7, #23]
            break;
 8005368:	e01d      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 800536a:	78fb      	ldrb	r3, [r7, #3]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d102      	bne.n	8005376 <lsm6dsr_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8005370:	2304      	movs	r3, #4
 8005372:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8005374:	e017      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8005376:	78fb      	ldrb	r3, [r7, #3]
 8005378:	2b01      	cmp	r3, #1
 800537a:	d102      	bne.n	8005382 <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 800537c:	2304      	movs	r3, #4
 800537e:	75fb      	strb	r3, [r7, #23]
            break;
 8005380:	e011      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8005382:	78fb      	ldrb	r3, [r7, #3]
 8005384:	2b02      	cmp	r3, #2
 8005386:	d102      	bne.n	800538e <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8005388:	2304      	movs	r3, #4
 800538a:	75fb      	strb	r3, [r7, #23]
            break;
 800538c:	e00b      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_52Hz)
 800538e:	78fb      	ldrb	r3, [r7, #3]
 8005390:	2b03      	cmp	r3, #3
 8005392:	d102      	bne.n	800539a <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8005394:	2304      	movs	r3, #4
 8005396:	75fb      	strb	r3, [r7, #23]
            break;
 8005398:	e005      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>
              odr_gy = val;
 800539a:	78fb      	ldrb	r3, [r7, #3]
 800539c:	75fb      	strb	r3, [r7, #23]
            break;
 800539e:	e002      	b.n	80053a6 <lsm6dsr_gy_data_rate_set+0x1ae>

          default:
            odr_gy = val;
 80053a0:	78fb      	ldrb	r3, [r7, #3]
 80053a2:	75fb      	strb	r3, [r7, #23]
            break;
 80053a4:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d107      	bne.n	80053bc <lsm6dsr_gy_data_rate_set+0x1c4>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80053ac:	f107 0208 	add.w	r2, r7, #8
 80053b0:	2301      	movs	r3, #1
 80053b2:	2111      	movs	r1, #17
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f7ff fd5d 	bl	8004e74 <lsm6dsr_read_reg>
 80053ba:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d10f      	bne.n	80053e2 <lsm6dsr_gy_data_rate_set+0x1ea>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 80053c2:	7dfb      	ldrb	r3, [r7, #23]
 80053c4:	f003 030f 	and.w	r3, r3, #15
 80053c8:	b2da      	uxtb	r2, r3
 80053ca:	7a3b      	ldrb	r3, [r7, #8]
 80053cc:	f362 1307 	bfi	r3, r2, #4, #4
 80053d0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80053d2:	f107 0208 	add.w	r2, r7, #8
 80053d6:	2301      	movs	r3, #1
 80053d8:	2111      	movs	r1, #17
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f7ff fd62 	bl	8004ea4 <lsm6dsr_write_reg>
 80053e0:	6138      	str	r0, [r7, #16]
  }

  return ret;
 80053e2:	693b      	ldr	r3, [r7, #16]
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	3718      	adds	r7, #24
 80053e8:	46bd      	mov	sp, r7
 80053ea:	bd80      	pop	{r7, pc}

080053ec <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
 80053f4:	460b      	mov	r3, r1
 80053f6:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80053f8:	f107 0208 	add.w	r2, r7, #8
 80053fc:	2301      	movs	r3, #1
 80053fe:	2112      	movs	r1, #18
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f7ff fd37 	bl	8004e74 <lsm6dsr_read_reg>
 8005406:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d10f      	bne.n	800542e <lsm6dsr_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 800540e:	78fb      	ldrb	r3, [r7, #3]
 8005410:	f003 0301 	and.w	r3, r3, #1
 8005414:	b2da      	uxtb	r2, r3
 8005416:	7a3b      	ldrb	r3, [r7, #8]
 8005418:	f362 1386 	bfi	r3, r2, #6, #1
 800541c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800541e:	f107 0208 	add.w	r2, r7, #8
 8005422:	2301      	movs	r3, #1
 8005424:	2112      	movs	r1, #18
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f7ff fd3c 	bl	8004ea4 <lsm6dsr_write_reg>
 800542c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800542e:	68fb      	ldr	r3, [r7, #12]
}
 8005430:	4618      	mov	r0, r3
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}

08005438 <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8005442:	f107 0208 	add.w	r2, r7, #8
 8005446:	2301      	movs	r3, #1
 8005448:	211e      	movs	r1, #30
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f7ff fd12 	bl	8004e74 <lsm6dsr_read_reg>
 8005450:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 8005452:	7a3b      	ldrb	r3, [r7, #8]
 8005454:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005458:	b2db      	uxtb	r3, r3
 800545a:	461a      	mov	r2, r3
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	701a      	strb	r2, [r3, #0]

  return ret;
 8005460:	68fb      	ldr	r3, [r7, #12]
}
 8005462:	4618      	mov	r0, r3
 8005464:	3710      	adds	r7, #16
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}

0800546a <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 800546a:	b580      	push	{r7, lr}
 800546c:	b084      	sub	sp, #16
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
 8005472:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8005474:	f107 0208 	add.w	r2, r7, #8
 8005478:	2301      	movs	r3, #1
 800547a:	211e      	movs	r1, #30
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f7ff fcf9 	bl	8004e74 <lsm6dsr_read_reg>
 8005482:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8005484:	7a3b      	ldrb	r3, [r7, #8]
 8005486:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800548a:	b2db      	uxtb	r3, r3
 800548c:	461a      	mov	r2, r3
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	701a      	strb	r2, [r3, #0]

  return ret;
 8005492:	68fb      	ldr	r3, [r7, #12]
}
 8005494:	4618      	mov	r0, r3
 8005496:	3710      	adds	r7, #16
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}

0800549c <lsm6dsr_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b084      	sub	sp, #16
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 80054a6:	f107 0208 	add.w	r2, r7, #8
 80054aa:	2301      	movs	r3, #1
 80054ac:	211e      	movs	r1, #30
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f7ff fce0 	bl	8004e74 <lsm6dsr_read_reg>
 80054b4:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.tda;
 80054b6:	7a3b      	ldrb	r3, [r7, #8]
 80054b8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	461a      	mov	r2, r3
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	701a      	strb	r2, [r3, #0]

  return ret;
 80054c4:	68fb      	ldr	r3, [r7, #12]
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3710      	adds	r7, #16
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}

080054ce <lsm6dsr_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80054ce:	b580      	push	{r7, lr}
 80054d0:	b084      	sub	sp, #16
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
 80054d6:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUT_TEMP_L, buff, 2);
 80054d8:	f107 0208 	add.w	r2, r7, #8
 80054dc:	2302      	movs	r3, #2
 80054de:	2120      	movs	r1, #32
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f7ff fcc7 	bl	8004e74 <lsm6dsr_read_reg>
 80054e6:	60f8      	str	r0, [r7, #12]
  val[0] = (int16_t)buff[1];
 80054e8:	7a7b      	ldrb	r3, [r7, #9]
 80054ea:	b21a      	sxth	r2, r3
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	021b      	lsls	r3, r3, #8
 80054fa:	b29a      	uxth	r2, r3
 80054fc:	7a3b      	ldrb	r3, [r7, #8]
 80054fe:	b29b      	uxth	r3, r3
 8005500:	4413      	add	r3, r2
 8005502:	b29b      	uxth	r3, r3
 8005504:	b21a      	sxth	r2, r3
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	801a      	strh	r2, [r3, #0]

  return ret;
 800550a:	68fb      	ldr	r3, [r7, #12]
}
 800550c:	4618      	mov	r0, r3
 800550e:	3710      	adds	r7, #16
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}

08005514 <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b086      	sub	sp, #24
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 800551e:	f107 020c 	add.w	r2, r7, #12
 8005522:	2306      	movs	r3, #6
 8005524:	2122      	movs	r1, #34	; 0x22
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f7ff fca4 	bl	8004e74 <lsm6dsr_read_reg>
 800552c:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800552e:	7b7b      	ldrb	r3, [r7, #13]
 8005530:	b21a      	sxth	r2, r3
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	f9b3 3000 	ldrsh.w	r3, [r3]
 800553c:	b29b      	uxth	r3, r3
 800553e:	021b      	lsls	r3, r3, #8
 8005540:	b29a      	uxth	r2, r3
 8005542:	7b3b      	ldrb	r3, [r7, #12]
 8005544:	b29b      	uxth	r3, r3
 8005546:	4413      	add	r3, r2
 8005548:	b29b      	uxth	r3, r3
 800554a:	b21a      	sxth	r2, r3
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8005550:	7bfa      	ldrb	r2, [r7, #15]
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	3302      	adds	r3, #2
 8005556:	b212      	sxth	r2, r2
 8005558:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	3302      	adds	r3, #2
 800555e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005562:	b29b      	uxth	r3, r3
 8005564:	021b      	lsls	r3, r3, #8
 8005566:	b29a      	uxth	r2, r3
 8005568:	7bbb      	ldrb	r3, [r7, #14]
 800556a:	b29b      	uxth	r3, r3
 800556c:	4413      	add	r3, r2
 800556e:	b29a      	uxth	r2, r3
 8005570:	683b      	ldr	r3, [r7, #0]
 8005572:	3302      	adds	r3, #2
 8005574:	b212      	sxth	r2, r2
 8005576:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8005578:	7c7a      	ldrb	r2, [r7, #17]
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	3304      	adds	r3, #4
 800557e:	b212      	sxth	r2, r2
 8005580:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	3304      	adds	r3, #4
 8005586:	f9b3 3000 	ldrsh.w	r3, [r3]
 800558a:	b29b      	uxth	r3, r3
 800558c:	021b      	lsls	r3, r3, #8
 800558e:	b29a      	uxth	r2, r3
 8005590:	7c3b      	ldrb	r3, [r7, #16]
 8005592:	b29b      	uxth	r3, r3
 8005594:	4413      	add	r3, r2
 8005596:	b29a      	uxth	r2, r3
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	3304      	adds	r3, #4
 800559c:	b212      	sxth	r2, r2
 800559e:	801a      	strh	r2, [r3, #0]

  return ret;
 80055a0:	697b      	ldr	r3, [r7, #20]
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3718      	adds	r7, #24
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}

080055aa <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b086      	sub	sp, #24
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
 80055b2:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 80055b4:	f107 020c 	add.w	r2, r7, #12
 80055b8:	2306      	movs	r3, #6
 80055ba:	2128      	movs	r1, #40	; 0x28
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f7ff fc59 	bl	8004e74 <lsm6dsr_read_reg>
 80055c2:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80055c4:	7b7b      	ldrb	r3, [r7, #13]
 80055c6:	b21a      	sxth	r2, r3
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	021b      	lsls	r3, r3, #8
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	7b3b      	ldrb	r3, [r7, #12]
 80055da:	b29b      	uxth	r3, r3
 80055dc:	4413      	add	r3, r2
 80055de:	b29b      	uxth	r3, r3
 80055e0:	b21a      	sxth	r2, r3
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80055e6:	7bfa      	ldrb	r2, [r7, #15]
 80055e8:	683b      	ldr	r3, [r7, #0]
 80055ea:	3302      	adds	r3, #2
 80055ec:	b212      	sxth	r2, r2
 80055ee:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	3302      	adds	r3, #2
 80055f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	021b      	lsls	r3, r3, #8
 80055fc:	b29a      	uxth	r2, r3
 80055fe:	7bbb      	ldrb	r3, [r7, #14]
 8005600:	b29b      	uxth	r3, r3
 8005602:	4413      	add	r3, r2
 8005604:	b29a      	uxth	r2, r3
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	3302      	adds	r3, #2
 800560a:	b212      	sxth	r2, r2
 800560c:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800560e:	7c7a      	ldrb	r2, [r7, #17]
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	3304      	adds	r3, #4
 8005614:	b212      	sxth	r2, r2
 8005616:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	3304      	adds	r3, #4
 800561c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005620:	b29b      	uxth	r3, r3
 8005622:	021b      	lsls	r3, r3, #8
 8005624:	b29a      	uxth	r2, r3
 8005626:	7c3b      	ldrb	r3, [r7, #16]
 8005628:	b29b      	uxth	r3, r3
 800562a:	4413      	add	r3, r2
 800562c:	b29a      	uxth	r2, r3
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	3304      	adds	r3, #4
 8005632:	b212      	sxth	r2, r2
 8005634:	801a      	strh	r2, [r3, #0]

  return ret;
 8005636:	697b      	ldr	r3, [r7, #20]
}
 8005638:	4618      	mov	r0, r3
 800563a:	3718      	adds	r7, #24
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	460b      	mov	r3, r1
 800564a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 800564c:	f107 0208 	add.w	r2, r7, #8
 8005650:	2301      	movs	r3, #1
 8005652:	2101      	movs	r1, #1
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f7ff fc0d 	bl	8004e74 <lsm6dsr_read_reg>
 800565a:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d10f      	bne.n	8005682 <lsm6dsr_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 8005662:	78fb      	ldrb	r3, [r7, #3]
 8005664:	f003 0303 	and.w	r3, r3, #3
 8005668:	b2da      	uxtb	r2, r3
 800566a:	7a3b      	ldrb	r3, [r7, #8]
 800566c:	f362 1387 	bfi	r3, r2, #6, #2
 8005670:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8005672:	f107 0208 	add.w	r2, r7, #8
 8005676:	2301      	movs	r3, #1
 8005678:	2101      	movs	r1, #1
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f7ff fc12 	bl	8004ea4 <lsm6dsr_write_reg>
 8005680:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 8005682:	68fb      	ldr	r3, [r7, #12]
}
 8005684:	4618      	mov	r0, r3
 8005686:	3710      	adds	r7, #16
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}

0800568c <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b084      	sub	sp, #16
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 8005696:	2301      	movs	r3, #1
 8005698:	683a      	ldr	r2, [r7, #0]
 800569a:	210f      	movs	r1, #15
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f7ff fbe9 	bl	8004e74 <lsm6dsr_read_reg>
 80056a2:	60f8      	str	r0, [r7, #12]

  return ret;
 80056a4:	68fb      	ldr	r3, [r7, #12]
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}

080056ae <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80056ae:	b580      	push	{r7, lr}
 80056b0:	b084      	sub	sp, #16
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
 80056b6:	460b      	mov	r3, r1
 80056b8:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80056ba:	f107 0208 	add.w	r2, r7, #8
 80056be:	2301      	movs	r3, #1
 80056c0:	2112      	movs	r1, #18
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f7ff fbd6 	bl	8004e74 <lsm6dsr_read_reg>
 80056c8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10f      	bne.n	80056f0 <lsm6dsr_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 80056d0:	78fb      	ldrb	r3, [r7, #3]
 80056d2:	f003 0301 	and.w	r3, r3, #1
 80056d6:	b2da      	uxtb	r2, r3
 80056d8:	7a3b      	ldrb	r3, [r7, #8]
 80056da:	f362 0300 	bfi	r3, r2, #0, #1
 80056de:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80056e0:	f107 0208 	add.w	r2, r7, #8
 80056e4:	2301      	movs	r3, #1
 80056e6:	2112      	movs	r1, #18
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f7ff fbdb 	bl	8004ea4 <lsm6dsr_write_reg>
 80056ee:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80056f0:	68fb      	ldr	r3, [r7, #12]
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3710      	adds	r7, #16
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}

080056fa <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80056fa:	b580      	push	{r7, lr}
 80056fc:	b084      	sub	sp, #16
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]
 8005702:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8005704:	f107 0208 	add.w	r2, r7, #8
 8005708:	2301      	movs	r3, #1
 800570a:	2112      	movs	r1, #18
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f7ff fbb1 	bl	8004e74 <lsm6dsr_read_reg>
 8005712:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8005714:	7a3b      	ldrb	r3, [r7, #8]
 8005716:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800571a:	b2db      	uxtb	r3, r3
 800571c:	461a      	mov	r2, r3
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	701a      	strb	r2, [r3, #0]

  return ret;
 8005722:	68fb      	ldr	r3, [r7, #12]
}
 8005724:	4618      	mov	r0, r3
 8005726:	3710      	adds	r7, #16
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <lsm6dsr_xl_filter_lp2_set>:
  * @param  val    Change the values of lpf2_xl_en in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_filter_lp2_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	460b      	mov	r3, r1
 8005736:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8005738:	f107 0208 	add.w	r2, r7, #8
 800573c:	2301      	movs	r3, #1
 800573e:	2110      	movs	r1, #16
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f7ff fb97 	bl	8004e74 <lsm6dsr_read_reg>
 8005746:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d10f      	bne.n	800576e <lsm6dsr_xl_filter_lp2_set+0x42>
  {
    ctrl1_xl.lpf2_xl_en = (uint8_t)val;
 800574e:	78fb      	ldrb	r3, [r7, #3]
 8005750:	f003 0301 	and.w	r3, r3, #1
 8005754:	b2da      	uxtb	r2, r3
 8005756:	7a3b      	ldrb	r3, [r7, #8]
 8005758:	f362 0341 	bfi	r3, r2, #1, #1
 800575c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 800575e:	f107 0208 	add.w	r2, r7, #8
 8005762:	2301      	movs	r3, #1
 8005764:	2110      	movs	r1, #16
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f7ff fb9c 	bl	8004ea4 <lsm6dsr_write_reg>
 800576c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 800576e:	68fb      	ldr	r3, [r7, #12]
}
 8005770:	4618      	mov	r0, r3
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <lsm6dsr_gy_filter_lp1_set>:
  * @param  val    Change the values of lpf1_sel_g in reg CTRL4_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_filter_lp1_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	460b      	mov	r3, r1
 8005782:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl4_c_t ctrl4_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8005784:	f107 0208 	add.w	r2, r7, #8
 8005788:	2301      	movs	r3, #1
 800578a:	2113      	movs	r1, #19
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f7ff fb71 	bl	8004e74 <lsm6dsr_read_reg>
 8005792:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10f      	bne.n	80057ba <lsm6dsr_gy_filter_lp1_set+0x42>
  {
    ctrl4_c.lpf1_sel_g = (uint8_t)val;
 800579a:	78fb      	ldrb	r3, [r7, #3]
 800579c:	f003 0301 	and.w	r3, r3, #1
 80057a0:	b2da      	uxtb	r2, r3
 80057a2:	7a3b      	ldrb	r3, [r7, #8]
 80057a4:	f362 0341 	bfi	r3, r2, #1, #1
 80057a8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 80057aa:	f107 0208 	add.w	r2, r7, #8
 80057ae:	2301      	movs	r3, #1
 80057b0:	2113      	movs	r1, #19
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f7ff fb76 	bl	8004ea4 <lsm6dsr_write_reg>
 80057b8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80057ba:	68fb      	ldr	r3, [r7, #12]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3710      	adds	r7, #16
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <lsm6dsr_xl_hp_path_on_out_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_hp_path_on_out_set(stmdev_ctx_t *ctx,
                                      lsm6dsr_hp_slope_xl_en_t val)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	460b      	mov	r3, r1
 80057ce:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl8_xl_t ctrl8_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL8_XL, (uint8_t *)&ctrl8_xl, 1);
 80057d0:	f107 0208 	add.w	r2, r7, #8
 80057d4:	2301      	movs	r3, #1
 80057d6:	2117      	movs	r1, #23
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f7ff fb4b 	bl	8004e74 <lsm6dsr_read_reg>
 80057de:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d121      	bne.n	800582a <lsm6dsr_xl_hp_path_on_out_set+0x66>
  {
    ctrl8_xl.hp_slope_xl_en = (((uint8_t)val & 0x10U) >> 4);
 80057e6:	78fb      	ldrb	r3, [r7, #3]
 80057e8:	091b      	lsrs	r3, r3, #4
 80057ea:	f003 0301 	and.w	r3, r3, #1
 80057ee:	b2da      	uxtb	r2, r3
 80057f0:	7a3b      	ldrb	r3, [r7, #8]
 80057f2:	f362 0382 	bfi	r3, r2, #2, #1
 80057f6:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hp_ref_mode_xl = (((uint8_t)val & 0x20U) >> 5);
 80057f8:	78fb      	ldrb	r3, [r7, #3]
 80057fa:	095b      	lsrs	r3, r3, #5
 80057fc:	f003 0301 	and.w	r3, r3, #1
 8005800:	b2da      	uxtb	r2, r3
 8005802:	7a3b      	ldrb	r3, [r7, #8]
 8005804:	f362 1304 	bfi	r3, r2, #4, #1
 8005808:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hpcf_xl = (uint8_t)val & 0x07U;
 800580a:	78fb      	ldrb	r3, [r7, #3]
 800580c:	f003 0307 	and.w	r3, r3, #7
 8005810:	b2da      	uxtb	r2, r3
 8005812:	7a3b      	ldrb	r3, [r7, #8]
 8005814:	f362 1347 	bfi	r3, r2, #5, #3
 8005818:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL8_XL,
 800581a:	f107 0208 	add.w	r2, r7, #8
 800581e:	2301      	movs	r3, #1
 8005820:	2117      	movs	r1, #23
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f7ff fb3e 	bl	8004ea4 <lsm6dsr_write_reg>
 8005828:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl8_xl, 1);
  }

  return ret;
 800582a:	68fb      	ldr	r3, [r7, #12]
}
 800582c:	4618      	mov	r0, r3
 800582e:	3710      	adds	r7, #16
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}

08005834 <lsm6dsr_gy_hp_path_internal_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_hp_path_internal_set(stmdev_ctx_t *ctx,
                                        lsm6dsr_hpm_g_t val)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	460b      	mov	r3, r1
 800583e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl7_g_t ctrl7_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 8005840:	f107 0208 	add.w	r2, r7, #8
 8005844:	2301      	movs	r3, #1
 8005846:	2116      	movs	r1, #22
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f7ff fb13 	bl	8004e74 <lsm6dsr_read_reg>
 800584e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d119      	bne.n	800588a <lsm6dsr_gy_hp_path_internal_set+0x56>
  {
    ctrl7_g.hp_en_g = (((uint8_t)val & 0x80U) >> 7);
 8005856:	78fb      	ldrb	r3, [r7, #3]
 8005858:	09db      	lsrs	r3, r3, #7
 800585a:	b2db      	uxtb	r3, r3
 800585c:	f003 0301 	and.w	r3, r3, #1
 8005860:	b2da      	uxtb	r2, r3
 8005862:	7a3b      	ldrb	r3, [r7, #8]
 8005864:	f362 1386 	bfi	r3, r2, #6, #1
 8005868:	723b      	strb	r3, [r7, #8]
    ctrl7_g.hpm_g = (uint8_t)val & 0x03U;
 800586a:	78fb      	ldrb	r3, [r7, #3]
 800586c:	f003 0303 	and.w	r3, r3, #3
 8005870:	b2da      	uxtb	r2, r3
 8005872:	7a3b      	ldrb	r3, [r7, #8]
 8005874:	f362 1305 	bfi	r3, r2, #4, #2
 8005878:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 800587a:	f107 0208 	add.w	r2, r7, #8
 800587e:	2301      	movs	r3, #1
 8005880:	2116      	movs	r1, #22
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f7ff fb0e 	bl	8004ea4 <lsm6dsr_write_reg>
 8005888:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800588a:	68fb      	ldr	r3, [r7, #12]
}
 800588c:	4618      	mov	r0, r3
 800588e:	3710      	adds	r7, #16
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <lsm6dsr_i3c_disable_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dsr_i3c_disable_t val)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b086      	sub	sp, #24
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	460b      	mov	r3, r1
 800589e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl9_xl_t ctrl9_xl;
  lsm6dsr_i3c_bus_avb_t i3c_bus_avb;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 80058a0:	f107 0210 	add.w	r2, r7, #16
 80058a4:	2301      	movs	r3, #1
 80058a6:	2118      	movs	r1, #24
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f7ff fae3 	bl	8004e74 <lsm6dsr_read_reg>
 80058ae:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d111      	bne.n	80058da <lsm6dsr_i3c_disable_set+0x46>
  {
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 80058b6:	78fb      	ldrb	r3, [r7, #3]
 80058b8:	09db      	lsrs	r3, r3, #7
 80058ba:	b2db      	uxtb	r3, r3
 80058bc:	f003 0301 	and.w	r3, r3, #1
 80058c0:	b2da      	uxtb	r2, r3
 80058c2:	7c3b      	ldrb	r3, [r7, #16]
 80058c4:	f362 0341 	bfi	r3, r2, #1, #1
 80058c8:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL9_XL,
 80058ca:	f107 0210 	add.w	r2, r7, #16
 80058ce:	2301      	movs	r3, #1
 80058d0:	2118      	movs	r1, #24
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f7ff fae6 	bl	8004ea4 <lsm6dsr_write_reg>
 80058d8:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl9_xl, 1);
  }

  if (ret == 0)
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d107      	bne.n	80058f0 <lsm6dsr_i3c_disable_set+0x5c>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 80058e0:	f107 020c 	add.w	r2, r7, #12
 80058e4:	2301      	movs	r3, #1
 80058e6:	2162      	movs	r1, #98	; 0x62
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f7ff fac3 	bl	8004e74 <lsm6dsr_read_reg>
 80058ee:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d10f      	bne.n	8005916 <lsm6dsr_i3c_disable_set+0x82>
  {
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 80058f6:	78fb      	ldrb	r3, [r7, #3]
 80058f8:	f003 0303 	and.w	r3, r3, #3
 80058fc:	b2da      	uxtb	r2, r3
 80058fe:	7b3b      	ldrb	r3, [r7, #12]
 8005900:	f362 03c4 	bfi	r3, r2, #3, #2
 8005904:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 8005906:	f107 020c 	add.w	r2, r7, #12
 800590a:	2301      	movs	r3, #1
 800590c:	2162      	movs	r1, #98	; 0x62
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f7ff fac8 	bl	8004ea4 <lsm6dsr_write_reg>
 8005914:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 8005916:	697b      	ldr	r3, [r7, #20]
}
 8005918:	4618      	mov	r0, r3
 800591a:	3718      	adds	r7, #24
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 800592a:	2102      	movs	r1, #2
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f7ff fe87 	bl	8005640 <lsm6dsr_mem_bank_set>
 8005932:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d106      	bne.n	8005948 <lsm6dsr_fsm_enable_get+0x28>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 800593a:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 800593c:	2301      	movs	r3, #1
 800593e:	2146      	movs	r1, #70	; 0x46
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f7ff fa97 	bl	8004e74 <lsm6dsr_read_reg>
 8005946:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d107      	bne.n	800595e <lsm6dsr_fsm_enable_get+0x3e>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 8005952:	2301      	movs	r3, #1
 8005954:	2147      	movs	r1, #71	; 0x47
 8005956:	6878      	ldr	r0, [r7, #4]
 8005958:	f7ff fa8c 	bl	8004e74 <lsm6dsr_read_reg>
 800595c:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d104      	bne.n	800596e <lsm6dsr_fsm_enable_get+0x4e>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8005964:	2100      	movs	r1, #0
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7ff fe6a 	bl	8005640 <lsm6dsr_mem_bank_set>
 800596c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800596e:	68fb      	ldr	r3, [r7, #12]
}
 8005970:	4618      	mov	r0, r3
 8005972:	3710      	adds	r7, #16
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8005982:	2102      	movs	r1, #2
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f7ff fe5b 	bl	8005640 <lsm6dsr_mem_bank_set>
 800598a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d107      	bne.n	80059a2 <lsm6dsr_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 8005992:	f107 0208 	add.w	r2, r7, #8
 8005996:	2301      	movs	r3, #1
 8005998:	215f      	movs	r1, #95	; 0x5f
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f7ff fa6a 	bl	8004e74 <lsm6dsr_read_reg>
 80059a0:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d104      	bne.n	80059b2 <lsm6dsr_fsm_data_rate_get+0x3a>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 80059a8:	2100      	movs	r1, #0
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f7ff fe48 	bl	8005640 <lsm6dsr_mem_bank_set>
 80059b0:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 80059b2:	7a3b      	ldrb	r3, [r7, #8]
 80059b4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b03      	cmp	r3, #3
 80059bc:	d81a      	bhi.n	80059f4 <lsm6dsr_fsm_data_rate_get+0x7c>
 80059be:	a201      	add	r2, pc, #4	; (adr r2, 80059c4 <lsm6dsr_fsm_data_rate_get+0x4c>)
 80059c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059c4:	080059d5 	.word	0x080059d5
 80059c8:	080059dd 	.word	0x080059dd
 80059cc:	080059e5 	.word	0x080059e5
 80059d0:	080059ed 	.word	0x080059ed
  {
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	2200      	movs	r2, #0
 80059d8:	701a      	strb	r2, [r3, #0]
      break;
 80059da:	e00f      	b.n	80059fc <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	2201      	movs	r2, #1
 80059e0:	701a      	strb	r2, [r3, #0]
      break;
 80059e2:	e00b      	b.n	80059fc <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	2202      	movs	r2, #2
 80059e8:	701a      	strb	r2, [r3, #0]
      break;
 80059ea:	e007      	b.n	80059fc <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	2203      	movs	r2, #3
 80059f0:	701a      	strb	r2, [r3, #0]
      break;
 80059f2:	e003      	b.n	80059fc <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	2200      	movs	r2, #0
 80059f8:	701a      	strb	r2, [r3, #0]
      break;
 80059fa:	bf00      	nop
  }

  return ret;
 80059fc:	68fb      	ldr	r3, [r7, #12]
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3710      	adds	r7, #16
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop

08005a08 <lsm6dsr_read_data_polling>:
static void platform_init(void);

/* Main Example --------------------------------------------------------------*/

void lsm6dsr_read_data_polling(void)
{
 8005a08:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005a0c:	b08e      	sub	sp, #56	; 0x38
 8005a0e:	af04      	add	r7, sp, #16
void lsm6dsr_read_data_polling(void)
 8005a10:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005a14:	607b      	str	r3, [r7, #4]
  stmdev_ctx_t dev_ctx;
  uint8_t reg;
  /* Initialize mems driver interface */
  dev_ctx.write_reg = platform_write;
 8005a16:	4b0b      	ldr	r3, [pc, #44]	; (8005a44 <lsm6dsr_read_data_polling+0x3c>)
 8005a18:	60fb      	str	r3, [r7, #12]
  dev_ctx.read_reg = platform_read;
 8005a1a:	4b0b      	ldr	r3, [pc, #44]	; (8005a48 <lsm6dsr_read_data_polling+0x40>)
 8005a1c:	613b      	str	r3, [r7, #16]
  dev_ctx.handle = &hi2c1;
 8005a1e:	4b0b      	ldr	r3, [pc, #44]	; (8005a4c <lsm6dsr_read_data_polling+0x44>)
 8005a20:	61bb      	str	r3, [r7, #24]
  /* Init test platform */
  platform_init();
 8005a22:	f000 fa7c 	bl	8005f1e <platform_init>

  /* Wait sensor boot time */
  platform_delay(BOOT_TIME);
 8005a26:	200a      	movs	r0, #10
 8005a28:	f000 fa6e 	bl	8005f08 <platform_delay>
  /* Check device ID */
  lsm6dsr_device_id_get(&dev_ctx, &whoamI);
 8005a2c:	f107 030c 	add.w	r3, r7, #12
 8005a30:	4907      	ldr	r1, [pc, #28]	; (8005a50 <lsm6dsr_read_data_polling+0x48>)
 8005a32:	4618      	mov	r0, r3
 8005a34:	f7ff fe2a 	bl	800568c <lsm6dsr_device_id_get>

  if (whoamI != LSM6DSR_ID)
 8005a38:	4b05      	ldr	r3, [pc, #20]	; (8005a50 <lsm6dsr_read_data_polling+0x48>)
 8005a3a:	781b      	ldrb	r3, [r3, #0]
 8005a3c:	2b6b      	cmp	r3, #107	; 0x6b
 8005a3e:	d009      	beq.n	8005a54 <lsm6dsr_read_data_polling+0x4c>
    while(1);
 8005a40:	e7fe      	b.n	8005a40 <lsm6dsr_read_data_polling+0x38>
 8005a42:	bf00      	nop
 8005a44:	08005e6d 	.word	0x08005e6d
 8005a48:	08005ea7 	.word	0x08005ea7
 8005a4c:	200001f0 	.word	0x200001f0
 8005a50:	2000031c 	.word	0x2000031c

  /* Restore default configuration */
  lsm6dsr_reset_set(&dev_ctx, PROPERTY_ENABLE);
 8005a54:	f107 030c 	add.w	r3, r7, #12
 8005a58:	2101      	movs	r1, #1
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f7ff fe27 	bl	80056ae <lsm6dsr_reset_set>

  do {
    lsm6dsr_reset_get(&dev_ctx, &rst);
 8005a60:	f107 030c 	add.w	r3, r7, #12
 8005a64:	49c4      	ldr	r1, [pc, #784]	; (8005d78 <lsm6dsr_read_data_polling+0x370>)
 8005a66:	4618      	mov	r0, r3
 8005a68:	f7ff fe47 	bl	80056fa <lsm6dsr_reset_get>
  } while (rst);
 8005a6c:	4bc2      	ldr	r3, [pc, #776]	; (8005d78 <lsm6dsr_read_data_polling+0x370>)
 8005a6e:	781b      	ldrb	r3, [r3, #0]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1f5      	bne.n	8005a60 <lsm6dsr_read_data_polling+0x58>

  /* Disable I3C interface */
  lsm6dsr_i3c_disable_set(&dev_ctx, LSM6DSR_I3C_DISABLE);
 8005a74:	f107 030c 	add.w	r3, r7, #12
 8005a78:	2180      	movs	r1, #128	; 0x80
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f7ff ff0a 	bl	8005894 <lsm6dsr_i3c_disable_set>
  /* Enable Block Data Update */
  lsm6dsr_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 8005a80:	f107 030c 	add.w	r3, r7, #12
 8005a84:	2101      	movs	r1, #1
 8005a86:	4618      	mov	r0, r3
 8005a88:	f7ff fcb0 	bl	80053ec <lsm6dsr_block_data_update_set>
  /* Set Output Data Rate */
  lsm6dsr_xl_data_rate_set(&dev_ctx, LSM6DSR_XL_ODR_6667Hz);
 8005a8c:	f107 030c 	add.w	r3, r7, #12
 8005a90:	210a      	movs	r1, #10
 8005a92:	4618      	mov	r0, r3
 8005a94:	f7ff fa90 	bl	8004fb8 <lsm6dsr_xl_data_rate_set>
  lsm6dsr_gy_data_rate_set(&dev_ctx, LSM6DSR_GY_ODR_6667Hz);
 8005a98:	f107 030c 	add.w	r3, r7, #12
 8005a9c:	210a      	movs	r1, #10
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f7ff fbaa 	bl	80051f8 <lsm6dsr_gy_data_rate_set>
  /* Set full scale */
  lsm6dsr_xl_full_scale_set(&dev_ctx, LSM6DSR_2g);
 8005aa4:	f107 030c 	add.w	r3, r7, #12
 8005aa8:	2100      	movs	r1, #0
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f7ff fa5e 	bl	8004f6c <lsm6dsr_xl_full_scale_set>
  lsm6dsr_gy_full_scale_set(&dev_ctx, LSM6DSR_125dps);
 8005ab0:	f107 030c 	add.w	r3, r7, #12
 8005ab4:	2102      	movs	r1, #2
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f7ff fb78 	bl	80051ac <lsm6dsr_gy_full_scale_set>
  /* Configure filtering chain(No aux interface)
   * Accelerometer - LPF1 + LPF2 path
   */
  lsm6dsr_xl_hp_path_on_out_set(&dev_ctx, LSM6DSR_LP_ODR_DIV_100);
 8005abc:	f107 030c 	add.w	r3, r7, #12
 8005ac0:	2104      	movs	r1, #4
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7ff fe7e 	bl	80057c4 <lsm6dsr_xl_hp_path_on_out_set>
  lsm6dsr_xl_filter_lp2_set(&dev_ctx, PROPERTY_ENABLE);
 8005ac8:	f107 030c 	add.w	r3, r7, #12
 8005acc:	2101      	movs	r1, #1
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f7ff fe2c 	bl	800572c <lsm6dsr_xl_filter_lp2_set>
  lsm6dsr_gy_hp_path_internal_set(&dev_ctx,LSM6DSR_HP_FILTER_1Hz04);
 8005ad4:	f107 030c 	add.w	r3, r7, #12
 8005ad8:	2183      	movs	r1, #131	; 0x83
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7ff feaa 	bl	8005834 <lsm6dsr_gy_hp_path_internal_set>
  lsm6dsr_gy_filter_lp1_set(&dev_ctx,PROPERTY_ENABLE);
 8005ae0:	f107 030c 	add.w	r3, r7, #12
 8005ae4:	2101      	movs	r1, #1
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f7ff fe46 	bl	8005778 <lsm6dsr_gy_filter_lp1_set>
  /* Read samples in polling mode */
  while (1) {
   // uint8_t reg;
    /* Read output only if new xl value is available */
    lsm6dsr_xl_flag_data_ready_get(&dev_ctx, &reg);
 8005aec:	f107 020b 	add.w	r2, r7, #11
 8005af0:	f107 030c 	add.w	r3, r7, #12
 8005af4:	4611      	mov	r1, r2
 8005af6:	4618      	mov	r0, r3
 8005af8:	f7ff fc9e 	bl	8005438 <lsm6dsr_xl_flag_data_ready_get>

    if (reg) {
 8005afc:	7afb      	ldrb	r3, [r7, #11]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	f000 80b0 	beq.w	8005c64 <lsm6dsr_read_data_polling+0x25c>
      /* Read acceleration field data */
      memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8005b04:	2206      	movs	r2, #6
 8005b06:	2100      	movs	r1, #0
 8005b08:	489c      	ldr	r0, [pc, #624]	; (8005d7c <lsm6dsr_read_data_polling+0x374>)
 8005b0a:	f000 ffce 	bl	8006aaa <memset>
      lsm6dsr_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 8005b0e:	f107 030c 	add.w	r3, r7, #12
 8005b12:	499a      	ldr	r1, [pc, #616]	; (8005d7c <lsm6dsr_read_data_polling+0x374>)
 8005b14:	4618      	mov	r0, r3
 8005b16:	f7ff fd48 	bl	80055aa <lsm6dsr_acceleration_raw_get>
     //acceleration selon l'axe x du IMU
        acceleration_mg[0] =
      lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[0]);
 8005b1a:	4b98      	ldr	r3, [pc, #608]	; (8005d7c <lsm6dsr_read_data_polling+0x374>)
 8005b1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b20:	4618      	mov	r0, r3
 8005b22:	f7ff f9d7 	bl	8004ed4 <lsm6dsr_from_fs2g_to_mg>
 8005b26:	eef0 7a40 	vmov.f32	s15, s0
        acceleration_mg[0] =
 8005b2a:	4b95      	ldr	r3, [pc, #596]	; (8005d80 <lsm6dsr_read_data_polling+0x378>)
 8005b2c:	edc3 7a00 	vstr	s15, [r3]
      //selon l'axe y du IMU
      acceleration_mg[1] =
        lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[1]);
 8005b30:	4b92      	ldr	r3, [pc, #584]	; (8005d7c <lsm6dsr_read_data_polling+0x374>)
 8005b32:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005b36:	4618      	mov	r0, r3
 8005b38:	f7ff f9cc 	bl	8004ed4 <lsm6dsr_from_fs2g_to_mg>
 8005b3c:	eef0 7a40 	vmov.f32	s15, s0
      acceleration_mg[1] =
 8005b40:	4b8f      	ldr	r3, [pc, #572]	; (8005d80 <lsm6dsr_read_data_polling+0x378>)
 8005b42:	edc3 7a01 	vstr	s15, [r3, #4]
      // selon l'axe z du IMU
      acceleration_mg[2] =
        lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[2]);
 8005b46:	4b8d      	ldr	r3, [pc, #564]	; (8005d7c <lsm6dsr_read_data_polling+0x374>)
 8005b48:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f7ff f9c1 	bl	8004ed4 <lsm6dsr_from_fs2g_to_mg>
 8005b52:	eef0 7a40 	vmov.f32	s15, s0
      acceleration_mg[2] =
 8005b56:	4b8a      	ldr	r3, [pc, #552]	; (8005d80 <lsm6dsr_read_data_polling+0x378>)
 8005b58:	edc3 7a02 	vstr	s15, [r3, #8]

      /*Définition des composantes du vecteur accélération
      selon les axes principales du IMU*/
      ax = acceleration_mg[0]*0.061*9.81; ay =acceleration_mg[1]*0.061*9.81; az = acceleration_mg[2]*0.061*9.81;
 8005b5c:	4b88      	ldr	r3, [pc, #544]	; (8005d80 <lsm6dsr_read_data_polling+0x378>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4618      	mov	r0, r3
 8005b62:	f7fa fcf9 	bl	8000558 <__aeabi_f2d>
 8005b66:	a380      	add	r3, pc, #512	; (adr r3, 8005d68 <lsm6dsr_read_data_polling+0x360>)
 8005b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6c:	f7fa fd4c 	bl	8000608 <__aeabi_dmul>
 8005b70:	4602      	mov	r2, r0
 8005b72:	460b      	mov	r3, r1
 8005b74:	4610      	mov	r0, r2
 8005b76:	4619      	mov	r1, r3
 8005b78:	a37d      	add	r3, pc, #500	; (adr r3, 8005d70 <lsm6dsr_read_data_polling+0x368>)
 8005b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7e:	f7fa fd43 	bl	8000608 <__aeabi_dmul>
 8005b82:	4602      	mov	r2, r0
 8005b84:	460b      	mov	r3, r1
 8005b86:	4610      	mov	r0, r2
 8005b88:	4619      	mov	r1, r3
 8005b8a:	f7fb f815 	bl	8000bb8 <__aeabi_d2f>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	4a7c      	ldr	r2, [pc, #496]	; (8005d84 <lsm6dsr_read_data_polling+0x37c>)
 8005b92:	6013      	str	r3, [r2, #0]
 8005b94:	4b7a      	ldr	r3, [pc, #488]	; (8005d80 <lsm6dsr_read_data_polling+0x378>)
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f7fa fcdd 	bl	8000558 <__aeabi_f2d>
 8005b9e:	a372      	add	r3, pc, #456	; (adr r3, 8005d68 <lsm6dsr_read_data_polling+0x360>)
 8005ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba4:	f7fa fd30 	bl	8000608 <__aeabi_dmul>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	460b      	mov	r3, r1
 8005bac:	4610      	mov	r0, r2
 8005bae:	4619      	mov	r1, r3
 8005bb0:	a36f      	add	r3, pc, #444	; (adr r3, 8005d70 <lsm6dsr_read_data_polling+0x368>)
 8005bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb6:	f7fa fd27 	bl	8000608 <__aeabi_dmul>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	4610      	mov	r0, r2
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	f7fa fff9 	bl	8000bb8 <__aeabi_d2f>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	4a6f      	ldr	r2, [pc, #444]	; (8005d88 <lsm6dsr_read_data_polling+0x380>)
 8005bca:	6013      	str	r3, [r2, #0]
 8005bcc:	4b6c      	ldr	r3, [pc, #432]	; (8005d80 <lsm6dsr_read_data_polling+0x378>)
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f7fa fcc1 	bl	8000558 <__aeabi_f2d>
 8005bd6:	a364      	add	r3, pc, #400	; (adr r3, 8005d68 <lsm6dsr_read_data_polling+0x360>)
 8005bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bdc:	f7fa fd14 	bl	8000608 <__aeabi_dmul>
 8005be0:	4602      	mov	r2, r0
 8005be2:	460b      	mov	r3, r1
 8005be4:	4610      	mov	r0, r2
 8005be6:	4619      	mov	r1, r3
 8005be8:	a361      	add	r3, pc, #388	; (adr r3, 8005d70 <lsm6dsr_read_data_polling+0x368>)
 8005bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bee:	f7fa fd0b 	bl	8000608 <__aeabi_dmul>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	4610      	mov	r0, r2
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	f7fa ffdd 	bl	8000bb8 <__aeabi_d2f>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	4a62      	ldr	r2, [pc, #392]	; (8005d8c <lsm6dsr_read_data_polling+0x384>)
 8005c02:	6013      	str	r3, [r2, #0]

      //sprintf((char *)tx_buffer,
        //      "Acceleration[g]: ax:%4.2f\tay:%4.2f\taz:%4.2f\r\n",
           //   x, y, z);

      sprintf((char *)tx_buffer,
 8005c04:	4b62      	ldr	r3, [pc, #392]	; (8005d90 <lsm6dsr_read_data_polling+0x388>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7fa fca5 	bl	8000558 <__aeabi_f2d>
 8005c0e:	4680      	mov	r8, r0
 8005c10:	4689      	mov	r9, r1
 8005c12:	4b60      	ldr	r3, [pc, #384]	; (8005d94 <lsm6dsr_read_data_polling+0x38c>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4618      	mov	r0, r3
 8005c18:	f7fa fc9e 	bl	8000558 <__aeabi_f2d>
 8005c1c:	4604      	mov	r4, r0
 8005c1e:	460d      	mov	r5, r1
 8005c20:	4b5d      	ldr	r3, [pc, #372]	; (8005d98 <lsm6dsr_read_data_polling+0x390>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4618      	mov	r0, r3
 8005c26:	f7fa fc97 	bl	8000558 <__aeabi_f2d>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	460b      	mov	r3, r1
 8005c2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c32:	e9cd 4500 	strd	r4, r5, [sp]
 8005c36:	4642      	mov	r2, r8
 8005c38:	464b      	mov	r3, r9
 8005c3a:	4958      	ldr	r1, [pc, #352]	; (8005d9c <lsm6dsr_read_data_polling+0x394>)
 8005c3c:	4858      	ldr	r0, [pc, #352]	; (8005da0 <lsm6dsr_read_data_polling+0x398>)
 8005c3e:	f000 fed1 	bl	80069e4 <siprintf>
              "Position[m]: px:%4.6\tpy:%4.6f\tpz:%4.6f\r\n",
                  px, py, pz);

      tx_com(tx_buffer, strlen((char const *)tx_buffer));
 8005c42:	4857      	ldr	r0, [pc, #348]	; (8005da0 <lsm6dsr_read_data_polling+0x398>)
 8005c44:	f7fa fb1c 	bl	8000280 <strlen>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	4854      	ldr	r0, [pc, #336]	; (8005da0 <lsm6dsr_read_data_polling+0x398>)
 8005c50:	f000 f946 	bl	8005ee0 <tx_com>
      sprintf((char *)tx_buffer,
 8005c54:	4953      	ldr	r1, [pc, #332]	; (8005da4 <lsm6dsr_read_data_polling+0x39c>)
 8005c56:	4852      	ldr	r0, [pc, #328]	; (8005da0 <lsm6dsr_read_data_polling+0x398>)
 8005c58:	f000 fec4 	bl	80069e4 <siprintf>
              "\r\n");


      HAL_Delay(1000);
 8005c5c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005c60:	f7fb fe10 	bl	8001884 <HAL_Delay>
    }

    lsm6dsr_gy_flag_data_ready_get(&dev_ctx, &reg);
 8005c64:	f107 020b 	add.w	r2, r7, #11
 8005c68:	f107 030c 	add.w	r3, r7, #12
 8005c6c:	4611      	mov	r1, r2
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7ff fbfb 	bl	800546a <lsm6dsr_gy_flag_data_ready_get>

    if (reg) {
 8005c74:	7afb      	ldrb	r3, [r7, #11]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d02f      	beq.n	8005cda <lsm6dsr_read_data_polling+0x2d2>
      /* Read angular rate field data */
     memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 8005c7a:	2206      	movs	r2, #6
 8005c7c:	2100      	movs	r1, #0
 8005c7e:	484a      	ldr	r0, [pc, #296]	; (8005da8 <lsm6dsr_read_data_polling+0x3a0>)
 8005c80:	f000 ff13 	bl	8006aaa <memset>
      lsm6dsr_angular_rate_raw_get(&dev_ctx, data_raw_angular_rate);
 8005c84:	f107 030c 	add.w	r3, r7, #12
 8005c88:	4947      	ldr	r1, [pc, #284]	; (8005da8 <lsm6dsr_read_data_polling+0x3a0>)
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f7ff fc42 	bl	8005514 <lsm6dsr_angular_rate_raw_get>
      angular_rate_mdps[0] =
        lsm6dsr_from_fs125dps_to_mdps(data_raw_angular_rate[0]);
 8005c90:	4b45      	ldr	r3, [pc, #276]	; (8005da8 <lsm6dsr_read_data_polling+0x3a0>)
 8005c92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c96:	4618      	mov	r0, r3
 8005c98:	f7ff f934 	bl	8004f04 <lsm6dsr_from_fs125dps_to_mdps>
 8005c9c:	eef0 7a40 	vmov.f32	s15, s0
      angular_rate_mdps[0] =
 8005ca0:	4b42      	ldr	r3, [pc, #264]	; (8005dac <lsm6dsr_read_data_polling+0x3a4>)
 8005ca2:	edc3 7a00 	vstr	s15, [r3]
      angular_rate_mdps[1] =
        lsm6dsr_from_fs125dps_to_mdps(data_raw_angular_rate[1]);
 8005ca6:	4b40      	ldr	r3, [pc, #256]	; (8005da8 <lsm6dsr_read_data_polling+0x3a0>)
 8005ca8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7ff f929 	bl	8004f04 <lsm6dsr_from_fs125dps_to_mdps>
 8005cb2:	eef0 7a40 	vmov.f32	s15, s0
      angular_rate_mdps[1] =
 8005cb6:	4b3d      	ldr	r3, [pc, #244]	; (8005dac <lsm6dsr_read_data_polling+0x3a4>)
 8005cb8:	edc3 7a01 	vstr	s15, [r3, #4]
      angular_rate_mdps[2] =
        lsm6dsr_from_fs125dps_to_mdps(data_raw_angular_rate[2]);
 8005cbc:	4b3a      	ldr	r3, [pc, #232]	; (8005da8 <lsm6dsr_read_data_polling+0x3a0>)
 8005cbe:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f7ff f91e 	bl	8004f04 <lsm6dsr_from_fs125dps_to_mdps>
 8005cc8:	eef0 7a40 	vmov.f32	s15, s0
      angular_rate_mdps[2] =
 8005ccc:	4b37      	ldr	r3, [pc, #220]	; (8005dac <lsm6dsr_read_data_polling+0x3a4>)
 8005cce:	edc3 7a02 	vstr	s15, [r3, #8]
			  v_x,v_y,v_z);

      tx_com(tx_buffer, strlen((char const *)tx_buffer));
      sprintf((char *)tx_buffer,
              "\r\n");*/
      HAL_Delay(1000);
 8005cd2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005cd6:	f7fb fdd5 	bl	8001884 <HAL_Delay>
    }

		///Mesure de temp
	  lsm6dsr_temp_flag_data_ready_get(&dev_ctx, &reg);
 8005cda:	f107 020b 	add.w	r2, r7, #11
 8005cde:	f107 030c 	add.w	r3, r7, #12
 8005ce2:	4611      	mov	r1, r2
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f7ff fbd9 	bl	800549c <lsm6dsr_temp_flag_data_ready_get>


	if (reg) {
 8005cea:	7afb      	ldrb	r3, [r7, #11]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	f43f aefd 	beq.w	8005aec <lsm6dsr_read_data_polling+0xe4>
 8005cf2:	4b2f      	ldr	r3, [pc, #188]	; (8005db0 <lsm6dsr_read_data_polling+0x3a8>)
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	801a      	strh	r2, [r3, #0]
		/* Initialiser les données de température */
		memset(&data_raw_temperature, 0x00, sizeof(int16_t));

		/* Lire les données de température brute */
		if (lsm6dsr_temperature_raw_get(&dev_ctx, &data_raw_temperature) == 0) {
 8005cf8:	f107 030c 	add.w	r3, r7, #12
 8005cfc:	492c      	ldr	r1, [pc, #176]	; (8005db0 <lsm6dsr_read_data_polling+0x3a8>)
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7ff fbe5 	bl	80054ce <lsm6dsr_temperature_raw_get>
 8005d04:	4603      	mov	r3, r0
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	f040 80a1 	bne.w	8005e4e <lsm6dsr_read_data_polling+0x446>
			/* Convertir en Celsius */
			float temperature_degC = lsm6dsr_from_lsb_to_celsius(data_raw_temperature);
 8005d0c:	4b28      	ldr	r3, [pc, #160]	; (8005db0 <lsm6dsr_read_data_polling+0x3a8>)
 8005d0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7ff f90e 	bl	8004f34 <lsm6dsr_from_lsb_to_celsius>
 8005d18:	ed87 0a07 	vstr	s0, [r7, #28]

			/* Stocker la température dans le tableau pour la moyenne mobile */
			temperature_window[window_index] = temperature_degC;
 8005d1c:	4b25      	ldr	r3, [pc, #148]	; (8005db4 <lsm6dsr_read_data_polling+0x3ac>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a25      	ldr	r2, [pc, #148]	; (8005db8 <lsm6dsr_read_data_polling+0x3b0>)
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	4413      	add	r3, r2
 8005d26:	69fa      	ldr	r2, [r7, #28]
 8005d28:	601a      	str	r2, [r3, #0]
			window_index = (window_index + 1) % WINDOW_SIZE; // Mettre à jour l'indice
 8005d2a:	4b22      	ldr	r3, [pc, #136]	; (8005db4 <lsm6dsr_read_data_polling+0x3ac>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	1c59      	adds	r1, r3, #1
 8005d30:	4b22      	ldr	r3, [pc, #136]	; (8005dbc <lsm6dsr_read_data_polling+0x3b4>)
 8005d32:	fb83 2301 	smull	r2, r3, r3, r1
 8005d36:	105a      	asrs	r2, r3, #1
 8005d38:	17cb      	asrs	r3, r1, #31
 8005d3a:	1ad2      	subs	r2, r2, r3
 8005d3c:	4613      	mov	r3, r2
 8005d3e:	009b      	lsls	r3, r3, #2
 8005d40:	4413      	add	r3, r2
 8005d42:	1aca      	subs	r2, r1, r3
 8005d44:	4b1b      	ldr	r3, [pc, #108]	; (8005db4 <lsm6dsr_read_data_polling+0x3ac>)
 8005d46:	601a      	str	r2, [r3, #0]

			// Si moins de WINDOW_SIZE lectures, incrémenter le compteur
			if (valid_readings < WINDOW_SIZE) {
 8005d48:	4b1d      	ldr	r3, [pc, #116]	; (8005dc0 <lsm6dsr_read_data_polling+0x3b8>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2b04      	cmp	r3, #4
 8005d4e:	dc04      	bgt.n	8005d5a <lsm6dsr_read_data_polling+0x352>
				valid_readings++;
 8005d50:	4b1b      	ldr	r3, [pc, #108]	; (8005dc0 <lsm6dsr_read_data_polling+0x3b8>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	3301      	adds	r3, #1
 8005d56:	4a1a      	ldr	r2, [pc, #104]	; (8005dc0 <lsm6dsr_read_data_polling+0x3b8>)
 8005d58:	6013      	str	r3, [r2, #0]
			}

			/* Calculer la moyenne mobile */
			float average_temperature = 0;
 8005d5a:	f04f 0300 	mov.w	r3, #0
 8005d5e:	627b      	str	r3, [r7, #36]	; 0x24
			for (int i = 0; i < valid_readings; i++) {
 8005d60:	2300      	movs	r3, #0
 8005d62:	623b      	str	r3, [r7, #32]
 8005d64:	e03d      	b.n	8005de2 <lsm6dsr_read_data_polling+0x3da>
 8005d66:	bf00      	nop
 8005d68:	5a1cac08 	.word	0x5a1cac08
 8005d6c:	3faf3b64 	.word	0x3faf3b64
 8005d70:	51eb851f 	.word	0x51eb851f
 8005d74:	40239eb8 	.word	0x40239eb8
 8005d78:	2000031d 	.word	0x2000031d
 8005d7c:	200002dc 	.word	0x200002dc
 8005d80:	20000304 	.word	0x20000304
 8005d84:	200002ec 	.word	0x200002ec
 8005d88:	200002f0 	.word	0x200002f0
 8005d8c:	200002f4 	.word	0x200002f4
 8005d90:	200002f8 	.word	0x200002f8
 8005d94:	200002fc 	.word	0x200002fc
 8005d98:	20000300 	.word	0x20000300
 8005d9c:	08008cb8 	.word	0x08008cb8
 8005da0:	20000320 	.word	0x20000320
 8005da4:	08008ce4 	.word	0x08008ce4
 8005da8:	200002e4 	.word	0x200002e4
 8005dac:	20000310 	.word	0x20000310
 8005db0:	200002ea 	.word	0x200002ea
 8005db4:	2000071c 	.word	0x2000071c
 8005db8:	20000708 	.word	0x20000708
 8005dbc:	66666667 	.word	0x66666667
 8005dc0:	20000720 	.word	0x20000720
				average_temperature += temperature_window[i];
 8005dc4:	4a24      	ldr	r2, [pc, #144]	; (8005e58 <lsm6dsr_read_data_polling+0x450>)
 8005dc6:	6a3b      	ldr	r3, [r7, #32]
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	4413      	add	r3, r2
 8005dcc:	edd3 7a00 	vldr	s15, [r3]
 8005dd0:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005dd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005dd8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			for (int i = 0; i < valid_readings; i++) {
 8005ddc:	6a3b      	ldr	r3, [r7, #32]
 8005dde:	3301      	adds	r3, #1
 8005de0:	623b      	str	r3, [r7, #32]
 8005de2:	4b1e      	ldr	r3, [pc, #120]	; (8005e5c <lsm6dsr_read_data_polling+0x454>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6a3a      	ldr	r2, [r7, #32]
 8005de8:	429a      	cmp	r2, r3
 8005dea:	dbeb      	blt.n	8005dc4 <lsm6dsr_read_data_polling+0x3bc>
			}
			average_temperature /= valid_readings;
 8005dec:	4b1b      	ldr	r3, [pc, #108]	; (8005e5c <lsm6dsr_read_data_polling+0x454>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	ee07 3a90 	vmov	s15, r3
 8005df4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005df8:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005dfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e00:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

			/* Formater et transmettre la température moyenne */
			snprintf((char *)tx_buffer, sizeof(tx_buffer), "Temperature [degC]: %6.2f\r\n", average_temperature);
 8005e04:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005e06:	f7fa fba7 	bl	8000558 <__aeabi_f2d>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	e9cd 2300 	strd	r2, r3, [sp]
 8005e12:	4a13      	ldr	r2, [pc, #76]	; (8005e60 <lsm6dsr_read_data_polling+0x458>)
 8005e14:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005e18:	4812      	ldr	r0, [pc, #72]	; (8005e64 <lsm6dsr_read_data_polling+0x45c>)
 8005e1a:	f000 fdaf 	bl	800697c <sniprintf>
			tx_com(tx_buffer, strlen((char const *)tx_buffer));
 8005e1e:	4811      	ldr	r0, [pc, #68]	; (8005e64 <lsm6dsr_read_data_polling+0x45c>)
 8005e20:	f7fa fa2e 	bl	8000280 <strlen>
 8005e24:	4603      	mov	r3, r0
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	4619      	mov	r1, r3
 8005e2a:	480e      	ldr	r0, [pc, #56]	; (8005e64 <lsm6dsr_read_data_polling+0x45c>)
 8005e2c:	f000 f858 	bl	8005ee0 <tx_com>

			// Optionnel : transmettre une nouvelle ligne
			snprintf((char *)tx_buffer, sizeof(tx_buffer), "\r\n");
 8005e30:	4a0d      	ldr	r2, [pc, #52]	; (8005e68 <lsm6dsr_read_data_polling+0x460>)
 8005e32:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005e36:	480b      	ldr	r0, [pc, #44]	; (8005e64 <lsm6dsr_read_data_polling+0x45c>)
 8005e38:	f000 fda0 	bl	800697c <sniprintf>
			tx_com(tx_buffer, strlen((char const *)tx_buffer));
 8005e3c:	4809      	ldr	r0, [pc, #36]	; (8005e64 <lsm6dsr_read_data_polling+0x45c>)
 8005e3e:	f7fa fa1f 	bl	8000280 <strlen>
 8005e42:	4603      	mov	r3, r0
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	4619      	mov	r1, r3
 8005e48:	4806      	ldr	r0, [pc, #24]	; (8005e64 <lsm6dsr_read_data_polling+0x45c>)
 8005e4a:	f000 f849 	bl	8005ee0 <tx_com>
		} else {
			// Gérer le cas d'erreur
		}

		/* Délai avant la prochaine lecture */
		HAL_Delay(1000);
 8005e4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005e52:	f7fb fd17 	bl	8001884 <HAL_Delay>
    lsm6dsr_xl_flag_data_ready_get(&dev_ctx, &reg);
 8005e56:	e649      	b.n	8005aec <lsm6dsr_read_data_polling+0xe4>
 8005e58:	20000708 	.word	0x20000708
 8005e5c:	20000720 	.word	0x20000720
 8005e60:	08008ce8 	.word	0x08008ce8
 8005e64:	20000320 	.word	0x20000320
 8005e68:	08008ce4 	.word	0x08008ce4

08005e6c <platform_write>:
 * @param  len       number of consecutive register to write
 *
 */
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
                              uint16_t len)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b088      	sub	sp, #32
 8005e70:	af04      	add	r7, sp, #16
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	607a      	str	r2, [r7, #4]
 8005e76:	461a      	mov	r2, r3
 8005e78:	460b      	mov	r3, r1
 8005e7a:	72fb      	strb	r3, [r7, #11]
 8005e7c:	4613      	mov	r3, r2
 8005e7e:	813b      	strh	r3, [r7, #8]
#if defined(NUCLEO_F401RE)
  HAL_I2C_Mem_Write(handle, LSM6DSR_I2C_ADD_L, reg,
 8005e80:	7afb      	ldrb	r3, [r7, #11]
 8005e82:	b29a      	uxth	r2, r3
 8005e84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005e88:	9302      	str	r3, [sp, #8]
 8005e8a:	893b      	ldrh	r3, [r7, #8]
 8005e8c:	9301      	str	r3, [sp, #4]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	9300      	str	r3, [sp, #0]
 8005e92:	2301      	movs	r3, #1
 8005e94:	21d5      	movs	r1, #213	; 0xd5
 8005e96:	68f8      	ldr	r0, [r7, #12]
 8005e98:	f7fc f90c 	bl	80020b4 <HAL_I2C_Mem_Write>
  HAL_SPI_Transmit(handle, (uint8_t*) bufp, len, 1000);
  HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_up_Pin, GPIO_PIN_SET);
#elif defined(SPC584B_DIS)
  i2c_lld_write(handle,  LSM6DSR_I2C_ADD_L & 0xFE, reg, (uint8_t*) bufp, len);
#endif
  return 0;
 8005e9c:	2300      	movs	r3, #0
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <platform_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8005ea6:	b580      	push	{r7, lr}
 8005ea8:	b088      	sub	sp, #32
 8005eaa:	af04      	add	r7, sp, #16
 8005eac:	60f8      	str	r0, [r7, #12]
 8005eae:	607a      	str	r2, [r7, #4]
 8005eb0:	461a      	mov	r2, r3
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	72fb      	strb	r3, [r7, #11]
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	813b      	strh	r3, [r7, #8]
#if defined(NUCLEO_F401RE)
  HAL_I2C_Mem_Read(handle, LSM6DSR_I2C_ADD_L, reg,
 8005eba:	7afb      	ldrb	r3, [r7, #11]
 8005ebc:	b29a      	uxth	r2, r3
 8005ebe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005ec2:	9302      	str	r3, [sp, #8]
 8005ec4:	893b      	ldrh	r3, [r7, #8]
 8005ec6:	9301      	str	r3, [sp, #4]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	9300      	str	r3, [sp, #0]
 8005ecc:	2301      	movs	r3, #1
 8005ece:	21d5      	movs	r1, #213	; 0xd5
 8005ed0:	68f8      	ldr	r0, [r7, #12]
 8005ed2:	f7fc f9e9 	bl	80022a8 <HAL_I2C_Mem_Read>
  HAL_SPI_Receive(handle, bufp, len, 1000);
  HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_up_Pin, GPIO_PIN_SET);
#elif defined(SPC584B_DIS)
  i2c_lld_read(handle, LSM6DSR_I2C_ADD_L & 0xFE, reg, bufp, len);
#endif
  return 0;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3710      	adds	r7, #16
 8005edc:	46bd      	mov	sp, r7
 8005ede:	bd80      	pop	{r7, pc}

08005ee0 <tx_com>:
 * @param  tx_buffer     buffer to transmit
 * @param  len           number of byte to send
 *
 */
static void tx_com(uint8_t *tx_buffer, uint16_t len)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b082      	sub	sp, #8
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
 8005ee8:	460b      	mov	r3, r1
 8005eea:	807b      	strh	r3, [r7, #2]
#if defined(NUCLEO_F401RE)
  HAL_UART_Transmit(&huart2, tx_buffer, len, 1000);
 8005eec:	887a      	ldrh	r2, [r7, #2]
 8005eee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005ef2:	6879      	ldr	r1, [r7, #4]
 8005ef4:	4803      	ldr	r0, [pc, #12]	; (8005f04 <tx_com+0x24>)
 8005ef6:	f7fe fc01 	bl	80046fc <HAL_UART_Transmit>
#elif defined(STEVAL_MKI109V3)
  CDC_Transmit_FS(tx_buffer, len);
#elif defined(SPC584B_DIS)
  sd_lld_write(&SD2, tx_buffer, len);
#endif
}
 8005efa:	bf00      	nop
 8005efc:	3708      	adds	r7, #8
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop
 8005f04:	20000290 	.word	0x20000290

08005f08 <platform_delay>:
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b082      	sub	sp, #8
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
#if defined(NUCLEO_F401RE) | defined(STEVAL_MKI109V3)
  HAL_Delay(ms);
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f7fb fcb7 	bl	8001884 <HAL_Delay>
#elif defined(SPC584B_DIS)
  osalThreadDelayMilliseconds(ms);
#endif
}
 8005f16:	bf00      	nop
 8005f18:	3708      	adds	r7, #8
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}

08005f1e <platform_init>:

/*
 * @brief  platform specific initialization (platform dependent)
 */
static void platform_init(void)
{
 8005f1e:	b480      	push	{r7}
 8005f20:	af00      	add	r7, sp, #0
  TIM3->CCR2 = PWM_3V3;
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
  HAL_Delay(1000);
#endif
}
 8005f22:	bf00      	nop
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <__cvt>:
 8005f2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f30:	ec55 4b10 	vmov	r4, r5, d0
 8005f34:	2d00      	cmp	r5, #0
 8005f36:	460e      	mov	r6, r1
 8005f38:	4619      	mov	r1, r3
 8005f3a:	462b      	mov	r3, r5
 8005f3c:	bfbb      	ittet	lt
 8005f3e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005f42:	461d      	movlt	r5, r3
 8005f44:	2300      	movge	r3, #0
 8005f46:	232d      	movlt	r3, #45	; 0x2d
 8005f48:	700b      	strb	r3, [r1, #0]
 8005f4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f4c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005f50:	4691      	mov	r9, r2
 8005f52:	f023 0820 	bic.w	r8, r3, #32
 8005f56:	bfbc      	itt	lt
 8005f58:	4622      	movlt	r2, r4
 8005f5a:	4614      	movlt	r4, r2
 8005f5c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f60:	d005      	beq.n	8005f6e <__cvt+0x42>
 8005f62:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005f66:	d100      	bne.n	8005f6a <__cvt+0x3e>
 8005f68:	3601      	adds	r6, #1
 8005f6a:	2102      	movs	r1, #2
 8005f6c:	e000      	b.n	8005f70 <__cvt+0x44>
 8005f6e:	2103      	movs	r1, #3
 8005f70:	ab03      	add	r3, sp, #12
 8005f72:	9301      	str	r3, [sp, #4]
 8005f74:	ab02      	add	r3, sp, #8
 8005f76:	9300      	str	r3, [sp, #0]
 8005f78:	ec45 4b10 	vmov	d0, r4, r5
 8005f7c:	4653      	mov	r3, sl
 8005f7e:	4632      	mov	r2, r6
 8005f80:	f000 fe9e 	bl	8006cc0 <_dtoa_r>
 8005f84:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005f88:	4607      	mov	r7, r0
 8005f8a:	d102      	bne.n	8005f92 <__cvt+0x66>
 8005f8c:	f019 0f01 	tst.w	r9, #1
 8005f90:	d022      	beq.n	8005fd8 <__cvt+0xac>
 8005f92:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f96:	eb07 0906 	add.w	r9, r7, r6
 8005f9a:	d110      	bne.n	8005fbe <__cvt+0x92>
 8005f9c:	783b      	ldrb	r3, [r7, #0]
 8005f9e:	2b30      	cmp	r3, #48	; 0x30
 8005fa0:	d10a      	bne.n	8005fb8 <__cvt+0x8c>
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	4620      	mov	r0, r4
 8005fa8:	4629      	mov	r1, r5
 8005faa:	f7fa fd95 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fae:	b918      	cbnz	r0, 8005fb8 <__cvt+0x8c>
 8005fb0:	f1c6 0601 	rsb	r6, r6, #1
 8005fb4:	f8ca 6000 	str.w	r6, [sl]
 8005fb8:	f8da 3000 	ldr.w	r3, [sl]
 8005fbc:	4499      	add	r9, r3
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	4629      	mov	r1, r5
 8005fc6:	f7fa fd87 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fca:	b108      	cbz	r0, 8005fd0 <__cvt+0xa4>
 8005fcc:	f8cd 900c 	str.w	r9, [sp, #12]
 8005fd0:	2230      	movs	r2, #48	; 0x30
 8005fd2:	9b03      	ldr	r3, [sp, #12]
 8005fd4:	454b      	cmp	r3, r9
 8005fd6:	d307      	bcc.n	8005fe8 <__cvt+0xbc>
 8005fd8:	9b03      	ldr	r3, [sp, #12]
 8005fda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005fdc:	1bdb      	subs	r3, r3, r7
 8005fde:	4638      	mov	r0, r7
 8005fe0:	6013      	str	r3, [r2, #0]
 8005fe2:	b004      	add	sp, #16
 8005fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fe8:	1c59      	adds	r1, r3, #1
 8005fea:	9103      	str	r1, [sp, #12]
 8005fec:	701a      	strb	r2, [r3, #0]
 8005fee:	e7f0      	b.n	8005fd2 <__cvt+0xa6>

08005ff0 <__exponent>:
 8005ff0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2900      	cmp	r1, #0
 8005ff6:	bfb8      	it	lt
 8005ff8:	4249      	neglt	r1, r1
 8005ffa:	f803 2b02 	strb.w	r2, [r3], #2
 8005ffe:	bfb4      	ite	lt
 8006000:	222d      	movlt	r2, #45	; 0x2d
 8006002:	222b      	movge	r2, #43	; 0x2b
 8006004:	2909      	cmp	r1, #9
 8006006:	7042      	strb	r2, [r0, #1]
 8006008:	dd2a      	ble.n	8006060 <__exponent+0x70>
 800600a:	f10d 0207 	add.w	r2, sp, #7
 800600e:	4617      	mov	r7, r2
 8006010:	260a      	movs	r6, #10
 8006012:	4694      	mov	ip, r2
 8006014:	fb91 f5f6 	sdiv	r5, r1, r6
 8006018:	fb06 1415 	mls	r4, r6, r5, r1
 800601c:	3430      	adds	r4, #48	; 0x30
 800601e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006022:	460c      	mov	r4, r1
 8006024:	2c63      	cmp	r4, #99	; 0x63
 8006026:	f102 32ff 	add.w	r2, r2, #4294967295
 800602a:	4629      	mov	r1, r5
 800602c:	dcf1      	bgt.n	8006012 <__exponent+0x22>
 800602e:	3130      	adds	r1, #48	; 0x30
 8006030:	f1ac 0402 	sub.w	r4, ip, #2
 8006034:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006038:	1c41      	adds	r1, r0, #1
 800603a:	4622      	mov	r2, r4
 800603c:	42ba      	cmp	r2, r7
 800603e:	d30a      	bcc.n	8006056 <__exponent+0x66>
 8006040:	f10d 0209 	add.w	r2, sp, #9
 8006044:	eba2 020c 	sub.w	r2, r2, ip
 8006048:	42bc      	cmp	r4, r7
 800604a:	bf88      	it	hi
 800604c:	2200      	movhi	r2, #0
 800604e:	4413      	add	r3, r2
 8006050:	1a18      	subs	r0, r3, r0
 8006052:	b003      	add	sp, #12
 8006054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006056:	f812 5b01 	ldrb.w	r5, [r2], #1
 800605a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800605e:	e7ed      	b.n	800603c <__exponent+0x4c>
 8006060:	2330      	movs	r3, #48	; 0x30
 8006062:	3130      	adds	r1, #48	; 0x30
 8006064:	7083      	strb	r3, [r0, #2]
 8006066:	70c1      	strb	r1, [r0, #3]
 8006068:	1d03      	adds	r3, r0, #4
 800606a:	e7f1      	b.n	8006050 <__exponent+0x60>

0800606c <_printf_float>:
 800606c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006070:	ed2d 8b02 	vpush	{d8}
 8006074:	b08d      	sub	sp, #52	; 0x34
 8006076:	460c      	mov	r4, r1
 8006078:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800607c:	4616      	mov	r6, r2
 800607e:	461f      	mov	r7, r3
 8006080:	4605      	mov	r5, r0
 8006082:	f000 fd1b 	bl	8006abc <_localeconv_r>
 8006086:	f8d0 a000 	ldr.w	sl, [r0]
 800608a:	4650      	mov	r0, sl
 800608c:	f7fa f8f8 	bl	8000280 <strlen>
 8006090:	2300      	movs	r3, #0
 8006092:	930a      	str	r3, [sp, #40]	; 0x28
 8006094:	6823      	ldr	r3, [r4, #0]
 8006096:	9305      	str	r3, [sp, #20]
 8006098:	f8d8 3000 	ldr.w	r3, [r8]
 800609c:	f894 b018 	ldrb.w	fp, [r4, #24]
 80060a0:	3307      	adds	r3, #7
 80060a2:	f023 0307 	bic.w	r3, r3, #7
 80060a6:	f103 0208 	add.w	r2, r3, #8
 80060aa:	f8c8 2000 	str.w	r2, [r8]
 80060ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060b2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80060b6:	9307      	str	r3, [sp, #28]
 80060b8:	f8cd 8018 	str.w	r8, [sp, #24]
 80060bc:	ee08 0a10 	vmov	s16, r0
 80060c0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80060c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060c8:	4b9e      	ldr	r3, [pc, #632]	; (8006344 <_printf_float+0x2d8>)
 80060ca:	f04f 32ff 	mov.w	r2, #4294967295
 80060ce:	f7fa fd35 	bl	8000b3c <__aeabi_dcmpun>
 80060d2:	bb88      	cbnz	r0, 8006138 <_printf_float+0xcc>
 80060d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060d8:	4b9a      	ldr	r3, [pc, #616]	; (8006344 <_printf_float+0x2d8>)
 80060da:	f04f 32ff 	mov.w	r2, #4294967295
 80060de:	f7fa fd0f 	bl	8000b00 <__aeabi_dcmple>
 80060e2:	bb48      	cbnz	r0, 8006138 <_printf_float+0xcc>
 80060e4:	2200      	movs	r2, #0
 80060e6:	2300      	movs	r3, #0
 80060e8:	4640      	mov	r0, r8
 80060ea:	4649      	mov	r1, r9
 80060ec:	f7fa fcfe 	bl	8000aec <__aeabi_dcmplt>
 80060f0:	b110      	cbz	r0, 80060f8 <_printf_float+0x8c>
 80060f2:	232d      	movs	r3, #45	; 0x2d
 80060f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060f8:	4a93      	ldr	r2, [pc, #588]	; (8006348 <_printf_float+0x2dc>)
 80060fa:	4b94      	ldr	r3, [pc, #592]	; (800634c <_printf_float+0x2e0>)
 80060fc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006100:	bf94      	ite	ls
 8006102:	4690      	movls	r8, r2
 8006104:	4698      	movhi	r8, r3
 8006106:	2303      	movs	r3, #3
 8006108:	6123      	str	r3, [r4, #16]
 800610a:	9b05      	ldr	r3, [sp, #20]
 800610c:	f023 0304 	bic.w	r3, r3, #4
 8006110:	6023      	str	r3, [r4, #0]
 8006112:	f04f 0900 	mov.w	r9, #0
 8006116:	9700      	str	r7, [sp, #0]
 8006118:	4633      	mov	r3, r6
 800611a:	aa0b      	add	r2, sp, #44	; 0x2c
 800611c:	4621      	mov	r1, r4
 800611e:	4628      	mov	r0, r5
 8006120:	f000 f9da 	bl	80064d8 <_printf_common>
 8006124:	3001      	adds	r0, #1
 8006126:	f040 8090 	bne.w	800624a <_printf_float+0x1de>
 800612a:	f04f 30ff 	mov.w	r0, #4294967295
 800612e:	b00d      	add	sp, #52	; 0x34
 8006130:	ecbd 8b02 	vpop	{d8}
 8006134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006138:	4642      	mov	r2, r8
 800613a:	464b      	mov	r3, r9
 800613c:	4640      	mov	r0, r8
 800613e:	4649      	mov	r1, r9
 8006140:	f7fa fcfc 	bl	8000b3c <__aeabi_dcmpun>
 8006144:	b140      	cbz	r0, 8006158 <_printf_float+0xec>
 8006146:	464b      	mov	r3, r9
 8006148:	2b00      	cmp	r3, #0
 800614a:	bfbc      	itt	lt
 800614c:	232d      	movlt	r3, #45	; 0x2d
 800614e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006152:	4a7f      	ldr	r2, [pc, #508]	; (8006350 <_printf_float+0x2e4>)
 8006154:	4b7f      	ldr	r3, [pc, #508]	; (8006354 <_printf_float+0x2e8>)
 8006156:	e7d1      	b.n	80060fc <_printf_float+0x90>
 8006158:	6863      	ldr	r3, [r4, #4]
 800615a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800615e:	9206      	str	r2, [sp, #24]
 8006160:	1c5a      	adds	r2, r3, #1
 8006162:	d13f      	bne.n	80061e4 <_printf_float+0x178>
 8006164:	2306      	movs	r3, #6
 8006166:	6063      	str	r3, [r4, #4]
 8006168:	9b05      	ldr	r3, [sp, #20]
 800616a:	6861      	ldr	r1, [r4, #4]
 800616c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006170:	2300      	movs	r3, #0
 8006172:	9303      	str	r3, [sp, #12]
 8006174:	ab0a      	add	r3, sp, #40	; 0x28
 8006176:	e9cd b301 	strd	fp, r3, [sp, #4]
 800617a:	ab09      	add	r3, sp, #36	; 0x24
 800617c:	ec49 8b10 	vmov	d0, r8, r9
 8006180:	9300      	str	r3, [sp, #0]
 8006182:	6022      	str	r2, [r4, #0]
 8006184:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006188:	4628      	mov	r0, r5
 800618a:	f7ff fecf 	bl	8005f2c <__cvt>
 800618e:	9b06      	ldr	r3, [sp, #24]
 8006190:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006192:	2b47      	cmp	r3, #71	; 0x47
 8006194:	4680      	mov	r8, r0
 8006196:	d108      	bne.n	80061aa <_printf_float+0x13e>
 8006198:	1cc8      	adds	r0, r1, #3
 800619a:	db02      	blt.n	80061a2 <_printf_float+0x136>
 800619c:	6863      	ldr	r3, [r4, #4]
 800619e:	4299      	cmp	r1, r3
 80061a0:	dd41      	ble.n	8006226 <_printf_float+0x1ba>
 80061a2:	f1ab 0302 	sub.w	r3, fp, #2
 80061a6:	fa5f fb83 	uxtb.w	fp, r3
 80061aa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80061ae:	d820      	bhi.n	80061f2 <_printf_float+0x186>
 80061b0:	3901      	subs	r1, #1
 80061b2:	465a      	mov	r2, fp
 80061b4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80061b8:	9109      	str	r1, [sp, #36]	; 0x24
 80061ba:	f7ff ff19 	bl	8005ff0 <__exponent>
 80061be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061c0:	1813      	adds	r3, r2, r0
 80061c2:	2a01      	cmp	r2, #1
 80061c4:	4681      	mov	r9, r0
 80061c6:	6123      	str	r3, [r4, #16]
 80061c8:	dc02      	bgt.n	80061d0 <_printf_float+0x164>
 80061ca:	6822      	ldr	r2, [r4, #0]
 80061cc:	07d2      	lsls	r2, r2, #31
 80061ce:	d501      	bpl.n	80061d4 <_printf_float+0x168>
 80061d0:	3301      	adds	r3, #1
 80061d2:	6123      	str	r3, [r4, #16]
 80061d4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d09c      	beq.n	8006116 <_printf_float+0xaa>
 80061dc:	232d      	movs	r3, #45	; 0x2d
 80061de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061e2:	e798      	b.n	8006116 <_printf_float+0xaa>
 80061e4:	9a06      	ldr	r2, [sp, #24]
 80061e6:	2a47      	cmp	r2, #71	; 0x47
 80061e8:	d1be      	bne.n	8006168 <_printf_float+0xfc>
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1bc      	bne.n	8006168 <_printf_float+0xfc>
 80061ee:	2301      	movs	r3, #1
 80061f0:	e7b9      	b.n	8006166 <_printf_float+0xfa>
 80061f2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80061f6:	d118      	bne.n	800622a <_printf_float+0x1be>
 80061f8:	2900      	cmp	r1, #0
 80061fa:	6863      	ldr	r3, [r4, #4]
 80061fc:	dd0b      	ble.n	8006216 <_printf_float+0x1aa>
 80061fe:	6121      	str	r1, [r4, #16]
 8006200:	b913      	cbnz	r3, 8006208 <_printf_float+0x19c>
 8006202:	6822      	ldr	r2, [r4, #0]
 8006204:	07d0      	lsls	r0, r2, #31
 8006206:	d502      	bpl.n	800620e <_printf_float+0x1a2>
 8006208:	3301      	adds	r3, #1
 800620a:	440b      	add	r3, r1
 800620c:	6123      	str	r3, [r4, #16]
 800620e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006210:	f04f 0900 	mov.w	r9, #0
 8006214:	e7de      	b.n	80061d4 <_printf_float+0x168>
 8006216:	b913      	cbnz	r3, 800621e <_printf_float+0x1b2>
 8006218:	6822      	ldr	r2, [r4, #0]
 800621a:	07d2      	lsls	r2, r2, #31
 800621c:	d501      	bpl.n	8006222 <_printf_float+0x1b6>
 800621e:	3302      	adds	r3, #2
 8006220:	e7f4      	b.n	800620c <_printf_float+0x1a0>
 8006222:	2301      	movs	r3, #1
 8006224:	e7f2      	b.n	800620c <_printf_float+0x1a0>
 8006226:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800622a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800622c:	4299      	cmp	r1, r3
 800622e:	db05      	blt.n	800623c <_printf_float+0x1d0>
 8006230:	6823      	ldr	r3, [r4, #0]
 8006232:	6121      	str	r1, [r4, #16]
 8006234:	07d8      	lsls	r0, r3, #31
 8006236:	d5ea      	bpl.n	800620e <_printf_float+0x1a2>
 8006238:	1c4b      	adds	r3, r1, #1
 800623a:	e7e7      	b.n	800620c <_printf_float+0x1a0>
 800623c:	2900      	cmp	r1, #0
 800623e:	bfd4      	ite	le
 8006240:	f1c1 0202 	rsble	r2, r1, #2
 8006244:	2201      	movgt	r2, #1
 8006246:	4413      	add	r3, r2
 8006248:	e7e0      	b.n	800620c <_printf_float+0x1a0>
 800624a:	6823      	ldr	r3, [r4, #0]
 800624c:	055a      	lsls	r2, r3, #21
 800624e:	d407      	bmi.n	8006260 <_printf_float+0x1f4>
 8006250:	6923      	ldr	r3, [r4, #16]
 8006252:	4642      	mov	r2, r8
 8006254:	4631      	mov	r1, r6
 8006256:	4628      	mov	r0, r5
 8006258:	47b8      	blx	r7
 800625a:	3001      	adds	r0, #1
 800625c:	d12c      	bne.n	80062b8 <_printf_float+0x24c>
 800625e:	e764      	b.n	800612a <_printf_float+0xbe>
 8006260:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006264:	f240 80e0 	bls.w	8006428 <_printf_float+0x3bc>
 8006268:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800626c:	2200      	movs	r2, #0
 800626e:	2300      	movs	r3, #0
 8006270:	f7fa fc32 	bl	8000ad8 <__aeabi_dcmpeq>
 8006274:	2800      	cmp	r0, #0
 8006276:	d034      	beq.n	80062e2 <_printf_float+0x276>
 8006278:	4a37      	ldr	r2, [pc, #220]	; (8006358 <_printf_float+0x2ec>)
 800627a:	2301      	movs	r3, #1
 800627c:	4631      	mov	r1, r6
 800627e:	4628      	mov	r0, r5
 8006280:	47b8      	blx	r7
 8006282:	3001      	adds	r0, #1
 8006284:	f43f af51 	beq.w	800612a <_printf_float+0xbe>
 8006288:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800628c:	429a      	cmp	r2, r3
 800628e:	db02      	blt.n	8006296 <_printf_float+0x22a>
 8006290:	6823      	ldr	r3, [r4, #0]
 8006292:	07d8      	lsls	r0, r3, #31
 8006294:	d510      	bpl.n	80062b8 <_printf_float+0x24c>
 8006296:	ee18 3a10 	vmov	r3, s16
 800629a:	4652      	mov	r2, sl
 800629c:	4631      	mov	r1, r6
 800629e:	4628      	mov	r0, r5
 80062a0:	47b8      	blx	r7
 80062a2:	3001      	adds	r0, #1
 80062a4:	f43f af41 	beq.w	800612a <_printf_float+0xbe>
 80062a8:	f04f 0800 	mov.w	r8, #0
 80062ac:	f104 091a 	add.w	r9, r4, #26
 80062b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062b2:	3b01      	subs	r3, #1
 80062b4:	4543      	cmp	r3, r8
 80062b6:	dc09      	bgt.n	80062cc <_printf_float+0x260>
 80062b8:	6823      	ldr	r3, [r4, #0]
 80062ba:	079b      	lsls	r3, r3, #30
 80062bc:	f100 8107 	bmi.w	80064ce <_printf_float+0x462>
 80062c0:	68e0      	ldr	r0, [r4, #12]
 80062c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062c4:	4298      	cmp	r0, r3
 80062c6:	bfb8      	it	lt
 80062c8:	4618      	movlt	r0, r3
 80062ca:	e730      	b.n	800612e <_printf_float+0xc2>
 80062cc:	2301      	movs	r3, #1
 80062ce:	464a      	mov	r2, r9
 80062d0:	4631      	mov	r1, r6
 80062d2:	4628      	mov	r0, r5
 80062d4:	47b8      	blx	r7
 80062d6:	3001      	adds	r0, #1
 80062d8:	f43f af27 	beq.w	800612a <_printf_float+0xbe>
 80062dc:	f108 0801 	add.w	r8, r8, #1
 80062e0:	e7e6      	b.n	80062b0 <_printf_float+0x244>
 80062e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	dc39      	bgt.n	800635c <_printf_float+0x2f0>
 80062e8:	4a1b      	ldr	r2, [pc, #108]	; (8006358 <_printf_float+0x2ec>)
 80062ea:	2301      	movs	r3, #1
 80062ec:	4631      	mov	r1, r6
 80062ee:	4628      	mov	r0, r5
 80062f0:	47b8      	blx	r7
 80062f2:	3001      	adds	r0, #1
 80062f4:	f43f af19 	beq.w	800612a <_printf_float+0xbe>
 80062f8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80062fc:	4313      	orrs	r3, r2
 80062fe:	d102      	bne.n	8006306 <_printf_float+0x29a>
 8006300:	6823      	ldr	r3, [r4, #0]
 8006302:	07d9      	lsls	r1, r3, #31
 8006304:	d5d8      	bpl.n	80062b8 <_printf_float+0x24c>
 8006306:	ee18 3a10 	vmov	r3, s16
 800630a:	4652      	mov	r2, sl
 800630c:	4631      	mov	r1, r6
 800630e:	4628      	mov	r0, r5
 8006310:	47b8      	blx	r7
 8006312:	3001      	adds	r0, #1
 8006314:	f43f af09 	beq.w	800612a <_printf_float+0xbe>
 8006318:	f04f 0900 	mov.w	r9, #0
 800631c:	f104 0a1a 	add.w	sl, r4, #26
 8006320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006322:	425b      	negs	r3, r3
 8006324:	454b      	cmp	r3, r9
 8006326:	dc01      	bgt.n	800632c <_printf_float+0x2c0>
 8006328:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800632a:	e792      	b.n	8006252 <_printf_float+0x1e6>
 800632c:	2301      	movs	r3, #1
 800632e:	4652      	mov	r2, sl
 8006330:	4631      	mov	r1, r6
 8006332:	4628      	mov	r0, r5
 8006334:	47b8      	blx	r7
 8006336:	3001      	adds	r0, #1
 8006338:	f43f aef7 	beq.w	800612a <_printf_float+0xbe>
 800633c:	f109 0901 	add.w	r9, r9, #1
 8006340:	e7ee      	b.n	8006320 <_printf_float+0x2b4>
 8006342:	bf00      	nop
 8006344:	7fefffff 	.word	0x7fefffff
 8006348:	08008d1c 	.word	0x08008d1c
 800634c:	08008d20 	.word	0x08008d20
 8006350:	08008d24 	.word	0x08008d24
 8006354:	08008d28 	.word	0x08008d28
 8006358:	08008d2c 	.word	0x08008d2c
 800635c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800635e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006360:	429a      	cmp	r2, r3
 8006362:	bfa8      	it	ge
 8006364:	461a      	movge	r2, r3
 8006366:	2a00      	cmp	r2, #0
 8006368:	4691      	mov	r9, r2
 800636a:	dc37      	bgt.n	80063dc <_printf_float+0x370>
 800636c:	f04f 0b00 	mov.w	fp, #0
 8006370:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006374:	f104 021a 	add.w	r2, r4, #26
 8006378:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800637a:	9305      	str	r3, [sp, #20]
 800637c:	eba3 0309 	sub.w	r3, r3, r9
 8006380:	455b      	cmp	r3, fp
 8006382:	dc33      	bgt.n	80063ec <_printf_float+0x380>
 8006384:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006388:	429a      	cmp	r2, r3
 800638a:	db3b      	blt.n	8006404 <_printf_float+0x398>
 800638c:	6823      	ldr	r3, [r4, #0]
 800638e:	07da      	lsls	r2, r3, #31
 8006390:	d438      	bmi.n	8006404 <_printf_float+0x398>
 8006392:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006396:	eba2 0903 	sub.w	r9, r2, r3
 800639a:	9b05      	ldr	r3, [sp, #20]
 800639c:	1ad2      	subs	r2, r2, r3
 800639e:	4591      	cmp	r9, r2
 80063a0:	bfa8      	it	ge
 80063a2:	4691      	movge	r9, r2
 80063a4:	f1b9 0f00 	cmp.w	r9, #0
 80063a8:	dc35      	bgt.n	8006416 <_printf_float+0x3aa>
 80063aa:	f04f 0800 	mov.w	r8, #0
 80063ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063b2:	f104 0a1a 	add.w	sl, r4, #26
 80063b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063ba:	1a9b      	subs	r3, r3, r2
 80063bc:	eba3 0309 	sub.w	r3, r3, r9
 80063c0:	4543      	cmp	r3, r8
 80063c2:	f77f af79 	ble.w	80062b8 <_printf_float+0x24c>
 80063c6:	2301      	movs	r3, #1
 80063c8:	4652      	mov	r2, sl
 80063ca:	4631      	mov	r1, r6
 80063cc:	4628      	mov	r0, r5
 80063ce:	47b8      	blx	r7
 80063d0:	3001      	adds	r0, #1
 80063d2:	f43f aeaa 	beq.w	800612a <_printf_float+0xbe>
 80063d6:	f108 0801 	add.w	r8, r8, #1
 80063da:	e7ec      	b.n	80063b6 <_printf_float+0x34a>
 80063dc:	4613      	mov	r3, r2
 80063de:	4631      	mov	r1, r6
 80063e0:	4642      	mov	r2, r8
 80063e2:	4628      	mov	r0, r5
 80063e4:	47b8      	blx	r7
 80063e6:	3001      	adds	r0, #1
 80063e8:	d1c0      	bne.n	800636c <_printf_float+0x300>
 80063ea:	e69e      	b.n	800612a <_printf_float+0xbe>
 80063ec:	2301      	movs	r3, #1
 80063ee:	4631      	mov	r1, r6
 80063f0:	4628      	mov	r0, r5
 80063f2:	9205      	str	r2, [sp, #20]
 80063f4:	47b8      	blx	r7
 80063f6:	3001      	adds	r0, #1
 80063f8:	f43f ae97 	beq.w	800612a <_printf_float+0xbe>
 80063fc:	9a05      	ldr	r2, [sp, #20]
 80063fe:	f10b 0b01 	add.w	fp, fp, #1
 8006402:	e7b9      	b.n	8006378 <_printf_float+0x30c>
 8006404:	ee18 3a10 	vmov	r3, s16
 8006408:	4652      	mov	r2, sl
 800640a:	4631      	mov	r1, r6
 800640c:	4628      	mov	r0, r5
 800640e:	47b8      	blx	r7
 8006410:	3001      	adds	r0, #1
 8006412:	d1be      	bne.n	8006392 <_printf_float+0x326>
 8006414:	e689      	b.n	800612a <_printf_float+0xbe>
 8006416:	9a05      	ldr	r2, [sp, #20]
 8006418:	464b      	mov	r3, r9
 800641a:	4442      	add	r2, r8
 800641c:	4631      	mov	r1, r6
 800641e:	4628      	mov	r0, r5
 8006420:	47b8      	blx	r7
 8006422:	3001      	adds	r0, #1
 8006424:	d1c1      	bne.n	80063aa <_printf_float+0x33e>
 8006426:	e680      	b.n	800612a <_printf_float+0xbe>
 8006428:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800642a:	2a01      	cmp	r2, #1
 800642c:	dc01      	bgt.n	8006432 <_printf_float+0x3c6>
 800642e:	07db      	lsls	r3, r3, #31
 8006430:	d53a      	bpl.n	80064a8 <_printf_float+0x43c>
 8006432:	2301      	movs	r3, #1
 8006434:	4642      	mov	r2, r8
 8006436:	4631      	mov	r1, r6
 8006438:	4628      	mov	r0, r5
 800643a:	47b8      	blx	r7
 800643c:	3001      	adds	r0, #1
 800643e:	f43f ae74 	beq.w	800612a <_printf_float+0xbe>
 8006442:	ee18 3a10 	vmov	r3, s16
 8006446:	4652      	mov	r2, sl
 8006448:	4631      	mov	r1, r6
 800644a:	4628      	mov	r0, r5
 800644c:	47b8      	blx	r7
 800644e:	3001      	adds	r0, #1
 8006450:	f43f ae6b 	beq.w	800612a <_printf_float+0xbe>
 8006454:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006458:	2200      	movs	r2, #0
 800645a:	2300      	movs	r3, #0
 800645c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006460:	f7fa fb3a 	bl	8000ad8 <__aeabi_dcmpeq>
 8006464:	b9d8      	cbnz	r0, 800649e <_printf_float+0x432>
 8006466:	f10a 33ff 	add.w	r3, sl, #4294967295
 800646a:	f108 0201 	add.w	r2, r8, #1
 800646e:	4631      	mov	r1, r6
 8006470:	4628      	mov	r0, r5
 8006472:	47b8      	blx	r7
 8006474:	3001      	adds	r0, #1
 8006476:	d10e      	bne.n	8006496 <_printf_float+0x42a>
 8006478:	e657      	b.n	800612a <_printf_float+0xbe>
 800647a:	2301      	movs	r3, #1
 800647c:	4652      	mov	r2, sl
 800647e:	4631      	mov	r1, r6
 8006480:	4628      	mov	r0, r5
 8006482:	47b8      	blx	r7
 8006484:	3001      	adds	r0, #1
 8006486:	f43f ae50 	beq.w	800612a <_printf_float+0xbe>
 800648a:	f108 0801 	add.w	r8, r8, #1
 800648e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006490:	3b01      	subs	r3, #1
 8006492:	4543      	cmp	r3, r8
 8006494:	dcf1      	bgt.n	800647a <_printf_float+0x40e>
 8006496:	464b      	mov	r3, r9
 8006498:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800649c:	e6da      	b.n	8006254 <_printf_float+0x1e8>
 800649e:	f04f 0800 	mov.w	r8, #0
 80064a2:	f104 0a1a 	add.w	sl, r4, #26
 80064a6:	e7f2      	b.n	800648e <_printf_float+0x422>
 80064a8:	2301      	movs	r3, #1
 80064aa:	4642      	mov	r2, r8
 80064ac:	e7df      	b.n	800646e <_printf_float+0x402>
 80064ae:	2301      	movs	r3, #1
 80064b0:	464a      	mov	r2, r9
 80064b2:	4631      	mov	r1, r6
 80064b4:	4628      	mov	r0, r5
 80064b6:	47b8      	blx	r7
 80064b8:	3001      	adds	r0, #1
 80064ba:	f43f ae36 	beq.w	800612a <_printf_float+0xbe>
 80064be:	f108 0801 	add.w	r8, r8, #1
 80064c2:	68e3      	ldr	r3, [r4, #12]
 80064c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064c6:	1a5b      	subs	r3, r3, r1
 80064c8:	4543      	cmp	r3, r8
 80064ca:	dcf0      	bgt.n	80064ae <_printf_float+0x442>
 80064cc:	e6f8      	b.n	80062c0 <_printf_float+0x254>
 80064ce:	f04f 0800 	mov.w	r8, #0
 80064d2:	f104 0919 	add.w	r9, r4, #25
 80064d6:	e7f4      	b.n	80064c2 <_printf_float+0x456>

080064d8 <_printf_common>:
 80064d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064dc:	4616      	mov	r6, r2
 80064de:	4699      	mov	r9, r3
 80064e0:	688a      	ldr	r2, [r1, #8]
 80064e2:	690b      	ldr	r3, [r1, #16]
 80064e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064e8:	4293      	cmp	r3, r2
 80064ea:	bfb8      	it	lt
 80064ec:	4613      	movlt	r3, r2
 80064ee:	6033      	str	r3, [r6, #0]
 80064f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80064f4:	4607      	mov	r7, r0
 80064f6:	460c      	mov	r4, r1
 80064f8:	b10a      	cbz	r2, 80064fe <_printf_common+0x26>
 80064fa:	3301      	adds	r3, #1
 80064fc:	6033      	str	r3, [r6, #0]
 80064fe:	6823      	ldr	r3, [r4, #0]
 8006500:	0699      	lsls	r1, r3, #26
 8006502:	bf42      	ittt	mi
 8006504:	6833      	ldrmi	r3, [r6, #0]
 8006506:	3302      	addmi	r3, #2
 8006508:	6033      	strmi	r3, [r6, #0]
 800650a:	6825      	ldr	r5, [r4, #0]
 800650c:	f015 0506 	ands.w	r5, r5, #6
 8006510:	d106      	bne.n	8006520 <_printf_common+0x48>
 8006512:	f104 0a19 	add.w	sl, r4, #25
 8006516:	68e3      	ldr	r3, [r4, #12]
 8006518:	6832      	ldr	r2, [r6, #0]
 800651a:	1a9b      	subs	r3, r3, r2
 800651c:	42ab      	cmp	r3, r5
 800651e:	dc26      	bgt.n	800656e <_printf_common+0x96>
 8006520:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006524:	1e13      	subs	r3, r2, #0
 8006526:	6822      	ldr	r2, [r4, #0]
 8006528:	bf18      	it	ne
 800652a:	2301      	movne	r3, #1
 800652c:	0692      	lsls	r2, r2, #26
 800652e:	d42b      	bmi.n	8006588 <_printf_common+0xb0>
 8006530:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006534:	4649      	mov	r1, r9
 8006536:	4638      	mov	r0, r7
 8006538:	47c0      	blx	r8
 800653a:	3001      	adds	r0, #1
 800653c:	d01e      	beq.n	800657c <_printf_common+0xa4>
 800653e:	6823      	ldr	r3, [r4, #0]
 8006540:	6922      	ldr	r2, [r4, #16]
 8006542:	f003 0306 	and.w	r3, r3, #6
 8006546:	2b04      	cmp	r3, #4
 8006548:	bf02      	ittt	eq
 800654a:	68e5      	ldreq	r5, [r4, #12]
 800654c:	6833      	ldreq	r3, [r6, #0]
 800654e:	1aed      	subeq	r5, r5, r3
 8006550:	68a3      	ldr	r3, [r4, #8]
 8006552:	bf0c      	ite	eq
 8006554:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006558:	2500      	movne	r5, #0
 800655a:	4293      	cmp	r3, r2
 800655c:	bfc4      	itt	gt
 800655e:	1a9b      	subgt	r3, r3, r2
 8006560:	18ed      	addgt	r5, r5, r3
 8006562:	2600      	movs	r6, #0
 8006564:	341a      	adds	r4, #26
 8006566:	42b5      	cmp	r5, r6
 8006568:	d11a      	bne.n	80065a0 <_printf_common+0xc8>
 800656a:	2000      	movs	r0, #0
 800656c:	e008      	b.n	8006580 <_printf_common+0xa8>
 800656e:	2301      	movs	r3, #1
 8006570:	4652      	mov	r2, sl
 8006572:	4649      	mov	r1, r9
 8006574:	4638      	mov	r0, r7
 8006576:	47c0      	blx	r8
 8006578:	3001      	adds	r0, #1
 800657a:	d103      	bne.n	8006584 <_printf_common+0xac>
 800657c:	f04f 30ff 	mov.w	r0, #4294967295
 8006580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006584:	3501      	adds	r5, #1
 8006586:	e7c6      	b.n	8006516 <_printf_common+0x3e>
 8006588:	18e1      	adds	r1, r4, r3
 800658a:	1c5a      	adds	r2, r3, #1
 800658c:	2030      	movs	r0, #48	; 0x30
 800658e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006592:	4422      	add	r2, r4
 8006594:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006598:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800659c:	3302      	adds	r3, #2
 800659e:	e7c7      	b.n	8006530 <_printf_common+0x58>
 80065a0:	2301      	movs	r3, #1
 80065a2:	4622      	mov	r2, r4
 80065a4:	4649      	mov	r1, r9
 80065a6:	4638      	mov	r0, r7
 80065a8:	47c0      	blx	r8
 80065aa:	3001      	adds	r0, #1
 80065ac:	d0e6      	beq.n	800657c <_printf_common+0xa4>
 80065ae:	3601      	adds	r6, #1
 80065b0:	e7d9      	b.n	8006566 <_printf_common+0x8e>
	...

080065b4 <_printf_i>:
 80065b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065b8:	7e0f      	ldrb	r7, [r1, #24]
 80065ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80065bc:	2f78      	cmp	r7, #120	; 0x78
 80065be:	4691      	mov	r9, r2
 80065c0:	4680      	mov	r8, r0
 80065c2:	460c      	mov	r4, r1
 80065c4:	469a      	mov	sl, r3
 80065c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80065ca:	d807      	bhi.n	80065dc <_printf_i+0x28>
 80065cc:	2f62      	cmp	r7, #98	; 0x62
 80065ce:	d80a      	bhi.n	80065e6 <_printf_i+0x32>
 80065d0:	2f00      	cmp	r7, #0
 80065d2:	f000 80d4 	beq.w	800677e <_printf_i+0x1ca>
 80065d6:	2f58      	cmp	r7, #88	; 0x58
 80065d8:	f000 80c0 	beq.w	800675c <_printf_i+0x1a8>
 80065dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80065e4:	e03a      	b.n	800665c <_printf_i+0xa8>
 80065e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80065ea:	2b15      	cmp	r3, #21
 80065ec:	d8f6      	bhi.n	80065dc <_printf_i+0x28>
 80065ee:	a101      	add	r1, pc, #4	; (adr r1, 80065f4 <_printf_i+0x40>)
 80065f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065f4:	0800664d 	.word	0x0800664d
 80065f8:	08006661 	.word	0x08006661
 80065fc:	080065dd 	.word	0x080065dd
 8006600:	080065dd 	.word	0x080065dd
 8006604:	080065dd 	.word	0x080065dd
 8006608:	080065dd 	.word	0x080065dd
 800660c:	08006661 	.word	0x08006661
 8006610:	080065dd 	.word	0x080065dd
 8006614:	080065dd 	.word	0x080065dd
 8006618:	080065dd 	.word	0x080065dd
 800661c:	080065dd 	.word	0x080065dd
 8006620:	08006765 	.word	0x08006765
 8006624:	0800668d 	.word	0x0800668d
 8006628:	0800671f 	.word	0x0800671f
 800662c:	080065dd 	.word	0x080065dd
 8006630:	080065dd 	.word	0x080065dd
 8006634:	08006787 	.word	0x08006787
 8006638:	080065dd 	.word	0x080065dd
 800663c:	0800668d 	.word	0x0800668d
 8006640:	080065dd 	.word	0x080065dd
 8006644:	080065dd 	.word	0x080065dd
 8006648:	08006727 	.word	0x08006727
 800664c:	682b      	ldr	r3, [r5, #0]
 800664e:	1d1a      	adds	r2, r3, #4
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	602a      	str	r2, [r5, #0]
 8006654:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006658:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800665c:	2301      	movs	r3, #1
 800665e:	e09f      	b.n	80067a0 <_printf_i+0x1ec>
 8006660:	6820      	ldr	r0, [r4, #0]
 8006662:	682b      	ldr	r3, [r5, #0]
 8006664:	0607      	lsls	r7, r0, #24
 8006666:	f103 0104 	add.w	r1, r3, #4
 800666a:	6029      	str	r1, [r5, #0]
 800666c:	d501      	bpl.n	8006672 <_printf_i+0xbe>
 800666e:	681e      	ldr	r6, [r3, #0]
 8006670:	e003      	b.n	800667a <_printf_i+0xc6>
 8006672:	0646      	lsls	r6, r0, #25
 8006674:	d5fb      	bpl.n	800666e <_printf_i+0xba>
 8006676:	f9b3 6000 	ldrsh.w	r6, [r3]
 800667a:	2e00      	cmp	r6, #0
 800667c:	da03      	bge.n	8006686 <_printf_i+0xd2>
 800667e:	232d      	movs	r3, #45	; 0x2d
 8006680:	4276      	negs	r6, r6
 8006682:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006686:	485a      	ldr	r0, [pc, #360]	; (80067f0 <_printf_i+0x23c>)
 8006688:	230a      	movs	r3, #10
 800668a:	e012      	b.n	80066b2 <_printf_i+0xfe>
 800668c:	682b      	ldr	r3, [r5, #0]
 800668e:	6820      	ldr	r0, [r4, #0]
 8006690:	1d19      	adds	r1, r3, #4
 8006692:	6029      	str	r1, [r5, #0]
 8006694:	0605      	lsls	r5, r0, #24
 8006696:	d501      	bpl.n	800669c <_printf_i+0xe8>
 8006698:	681e      	ldr	r6, [r3, #0]
 800669a:	e002      	b.n	80066a2 <_printf_i+0xee>
 800669c:	0641      	lsls	r1, r0, #25
 800669e:	d5fb      	bpl.n	8006698 <_printf_i+0xe4>
 80066a0:	881e      	ldrh	r6, [r3, #0]
 80066a2:	4853      	ldr	r0, [pc, #332]	; (80067f0 <_printf_i+0x23c>)
 80066a4:	2f6f      	cmp	r7, #111	; 0x6f
 80066a6:	bf0c      	ite	eq
 80066a8:	2308      	moveq	r3, #8
 80066aa:	230a      	movne	r3, #10
 80066ac:	2100      	movs	r1, #0
 80066ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066b2:	6865      	ldr	r5, [r4, #4]
 80066b4:	60a5      	str	r5, [r4, #8]
 80066b6:	2d00      	cmp	r5, #0
 80066b8:	bfa2      	ittt	ge
 80066ba:	6821      	ldrge	r1, [r4, #0]
 80066bc:	f021 0104 	bicge.w	r1, r1, #4
 80066c0:	6021      	strge	r1, [r4, #0]
 80066c2:	b90e      	cbnz	r6, 80066c8 <_printf_i+0x114>
 80066c4:	2d00      	cmp	r5, #0
 80066c6:	d04b      	beq.n	8006760 <_printf_i+0x1ac>
 80066c8:	4615      	mov	r5, r2
 80066ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80066ce:	fb03 6711 	mls	r7, r3, r1, r6
 80066d2:	5dc7      	ldrb	r7, [r0, r7]
 80066d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80066d8:	4637      	mov	r7, r6
 80066da:	42bb      	cmp	r3, r7
 80066dc:	460e      	mov	r6, r1
 80066de:	d9f4      	bls.n	80066ca <_printf_i+0x116>
 80066e0:	2b08      	cmp	r3, #8
 80066e2:	d10b      	bne.n	80066fc <_printf_i+0x148>
 80066e4:	6823      	ldr	r3, [r4, #0]
 80066e6:	07de      	lsls	r6, r3, #31
 80066e8:	d508      	bpl.n	80066fc <_printf_i+0x148>
 80066ea:	6923      	ldr	r3, [r4, #16]
 80066ec:	6861      	ldr	r1, [r4, #4]
 80066ee:	4299      	cmp	r1, r3
 80066f0:	bfde      	ittt	le
 80066f2:	2330      	movle	r3, #48	; 0x30
 80066f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80066f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80066fc:	1b52      	subs	r2, r2, r5
 80066fe:	6122      	str	r2, [r4, #16]
 8006700:	f8cd a000 	str.w	sl, [sp]
 8006704:	464b      	mov	r3, r9
 8006706:	aa03      	add	r2, sp, #12
 8006708:	4621      	mov	r1, r4
 800670a:	4640      	mov	r0, r8
 800670c:	f7ff fee4 	bl	80064d8 <_printf_common>
 8006710:	3001      	adds	r0, #1
 8006712:	d14a      	bne.n	80067aa <_printf_i+0x1f6>
 8006714:	f04f 30ff 	mov.w	r0, #4294967295
 8006718:	b004      	add	sp, #16
 800671a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800671e:	6823      	ldr	r3, [r4, #0]
 8006720:	f043 0320 	orr.w	r3, r3, #32
 8006724:	6023      	str	r3, [r4, #0]
 8006726:	4833      	ldr	r0, [pc, #204]	; (80067f4 <_printf_i+0x240>)
 8006728:	2778      	movs	r7, #120	; 0x78
 800672a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800672e:	6823      	ldr	r3, [r4, #0]
 8006730:	6829      	ldr	r1, [r5, #0]
 8006732:	061f      	lsls	r7, r3, #24
 8006734:	f851 6b04 	ldr.w	r6, [r1], #4
 8006738:	d402      	bmi.n	8006740 <_printf_i+0x18c>
 800673a:	065f      	lsls	r7, r3, #25
 800673c:	bf48      	it	mi
 800673e:	b2b6      	uxthmi	r6, r6
 8006740:	07df      	lsls	r7, r3, #31
 8006742:	bf48      	it	mi
 8006744:	f043 0320 	orrmi.w	r3, r3, #32
 8006748:	6029      	str	r1, [r5, #0]
 800674a:	bf48      	it	mi
 800674c:	6023      	strmi	r3, [r4, #0]
 800674e:	b91e      	cbnz	r6, 8006758 <_printf_i+0x1a4>
 8006750:	6823      	ldr	r3, [r4, #0]
 8006752:	f023 0320 	bic.w	r3, r3, #32
 8006756:	6023      	str	r3, [r4, #0]
 8006758:	2310      	movs	r3, #16
 800675a:	e7a7      	b.n	80066ac <_printf_i+0xf8>
 800675c:	4824      	ldr	r0, [pc, #144]	; (80067f0 <_printf_i+0x23c>)
 800675e:	e7e4      	b.n	800672a <_printf_i+0x176>
 8006760:	4615      	mov	r5, r2
 8006762:	e7bd      	b.n	80066e0 <_printf_i+0x12c>
 8006764:	682b      	ldr	r3, [r5, #0]
 8006766:	6826      	ldr	r6, [r4, #0]
 8006768:	6961      	ldr	r1, [r4, #20]
 800676a:	1d18      	adds	r0, r3, #4
 800676c:	6028      	str	r0, [r5, #0]
 800676e:	0635      	lsls	r5, r6, #24
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	d501      	bpl.n	8006778 <_printf_i+0x1c4>
 8006774:	6019      	str	r1, [r3, #0]
 8006776:	e002      	b.n	800677e <_printf_i+0x1ca>
 8006778:	0670      	lsls	r0, r6, #25
 800677a:	d5fb      	bpl.n	8006774 <_printf_i+0x1c0>
 800677c:	8019      	strh	r1, [r3, #0]
 800677e:	2300      	movs	r3, #0
 8006780:	6123      	str	r3, [r4, #16]
 8006782:	4615      	mov	r5, r2
 8006784:	e7bc      	b.n	8006700 <_printf_i+0x14c>
 8006786:	682b      	ldr	r3, [r5, #0]
 8006788:	1d1a      	adds	r2, r3, #4
 800678a:	602a      	str	r2, [r5, #0]
 800678c:	681d      	ldr	r5, [r3, #0]
 800678e:	6862      	ldr	r2, [r4, #4]
 8006790:	2100      	movs	r1, #0
 8006792:	4628      	mov	r0, r5
 8006794:	f7f9 fd24 	bl	80001e0 <memchr>
 8006798:	b108      	cbz	r0, 800679e <_printf_i+0x1ea>
 800679a:	1b40      	subs	r0, r0, r5
 800679c:	6060      	str	r0, [r4, #4]
 800679e:	6863      	ldr	r3, [r4, #4]
 80067a0:	6123      	str	r3, [r4, #16]
 80067a2:	2300      	movs	r3, #0
 80067a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067a8:	e7aa      	b.n	8006700 <_printf_i+0x14c>
 80067aa:	6923      	ldr	r3, [r4, #16]
 80067ac:	462a      	mov	r2, r5
 80067ae:	4649      	mov	r1, r9
 80067b0:	4640      	mov	r0, r8
 80067b2:	47d0      	blx	sl
 80067b4:	3001      	adds	r0, #1
 80067b6:	d0ad      	beq.n	8006714 <_printf_i+0x160>
 80067b8:	6823      	ldr	r3, [r4, #0]
 80067ba:	079b      	lsls	r3, r3, #30
 80067bc:	d413      	bmi.n	80067e6 <_printf_i+0x232>
 80067be:	68e0      	ldr	r0, [r4, #12]
 80067c0:	9b03      	ldr	r3, [sp, #12]
 80067c2:	4298      	cmp	r0, r3
 80067c4:	bfb8      	it	lt
 80067c6:	4618      	movlt	r0, r3
 80067c8:	e7a6      	b.n	8006718 <_printf_i+0x164>
 80067ca:	2301      	movs	r3, #1
 80067cc:	4632      	mov	r2, r6
 80067ce:	4649      	mov	r1, r9
 80067d0:	4640      	mov	r0, r8
 80067d2:	47d0      	blx	sl
 80067d4:	3001      	adds	r0, #1
 80067d6:	d09d      	beq.n	8006714 <_printf_i+0x160>
 80067d8:	3501      	adds	r5, #1
 80067da:	68e3      	ldr	r3, [r4, #12]
 80067dc:	9903      	ldr	r1, [sp, #12]
 80067de:	1a5b      	subs	r3, r3, r1
 80067e0:	42ab      	cmp	r3, r5
 80067e2:	dcf2      	bgt.n	80067ca <_printf_i+0x216>
 80067e4:	e7eb      	b.n	80067be <_printf_i+0x20a>
 80067e6:	2500      	movs	r5, #0
 80067e8:	f104 0619 	add.w	r6, r4, #25
 80067ec:	e7f5      	b.n	80067da <_printf_i+0x226>
 80067ee:	bf00      	nop
 80067f0:	08008d2e 	.word	0x08008d2e
 80067f4:	08008d3f 	.word	0x08008d3f

080067f8 <std>:
 80067f8:	2300      	movs	r3, #0
 80067fa:	b510      	push	{r4, lr}
 80067fc:	4604      	mov	r4, r0
 80067fe:	e9c0 3300 	strd	r3, r3, [r0]
 8006802:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006806:	6083      	str	r3, [r0, #8]
 8006808:	8181      	strh	r1, [r0, #12]
 800680a:	6643      	str	r3, [r0, #100]	; 0x64
 800680c:	81c2      	strh	r2, [r0, #14]
 800680e:	6183      	str	r3, [r0, #24]
 8006810:	4619      	mov	r1, r3
 8006812:	2208      	movs	r2, #8
 8006814:	305c      	adds	r0, #92	; 0x5c
 8006816:	f000 f948 	bl	8006aaa <memset>
 800681a:	4b0d      	ldr	r3, [pc, #52]	; (8006850 <std+0x58>)
 800681c:	6263      	str	r3, [r4, #36]	; 0x24
 800681e:	4b0d      	ldr	r3, [pc, #52]	; (8006854 <std+0x5c>)
 8006820:	62a3      	str	r3, [r4, #40]	; 0x28
 8006822:	4b0d      	ldr	r3, [pc, #52]	; (8006858 <std+0x60>)
 8006824:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006826:	4b0d      	ldr	r3, [pc, #52]	; (800685c <std+0x64>)
 8006828:	6323      	str	r3, [r4, #48]	; 0x30
 800682a:	4b0d      	ldr	r3, [pc, #52]	; (8006860 <std+0x68>)
 800682c:	6224      	str	r4, [r4, #32]
 800682e:	429c      	cmp	r4, r3
 8006830:	d006      	beq.n	8006840 <std+0x48>
 8006832:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006836:	4294      	cmp	r4, r2
 8006838:	d002      	beq.n	8006840 <std+0x48>
 800683a:	33d0      	adds	r3, #208	; 0xd0
 800683c:	429c      	cmp	r4, r3
 800683e:	d105      	bne.n	800684c <std+0x54>
 8006840:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006844:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006848:	f000 b9ac 	b.w	8006ba4 <__retarget_lock_init_recursive>
 800684c:	bd10      	pop	{r4, pc}
 800684e:	bf00      	nop
 8006850:	08006a25 	.word	0x08006a25
 8006854:	08006a47 	.word	0x08006a47
 8006858:	08006a7f 	.word	0x08006a7f
 800685c:	08006aa3 	.word	0x08006aa3
 8006860:	20000724 	.word	0x20000724

08006864 <stdio_exit_handler>:
 8006864:	4a02      	ldr	r2, [pc, #8]	; (8006870 <stdio_exit_handler+0xc>)
 8006866:	4903      	ldr	r1, [pc, #12]	; (8006874 <stdio_exit_handler+0x10>)
 8006868:	4803      	ldr	r0, [pc, #12]	; (8006878 <stdio_exit_handler+0x14>)
 800686a:	f000 b869 	b.w	8006940 <_fwalk_sglue>
 800686e:	bf00      	nop
 8006870:	2000000c 	.word	0x2000000c
 8006874:	08008559 	.word	0x08008559
 8006878:	20000018 	.word	0x20000018

0800687c <cleanup_stdio>:
 800687c:	6841      	ldr	r1, [r0, #4]
 800687e:	4b0c      	ldr	r3, [pc, #48]	; (80068b0 <cleanup_stdio+0x34>)
 8006880:	4299      	cmp	r1, r3
 8006882:	b510      	push	{r4, lr}
 8006884:	4604      	mov	r4, r0
 8006886:	d001      	beq.n	800688c <cleanup_stdio+0x10>
 8006888:	f001 fe66 	bl	8008558 <_fflush_r>
 800688c:	68a1      	ldr	r1, [r4, #8]
 800688e:	4b09      	ldr	r3, [pc, #36]	; (80068b4 <cleanup_stdio+0x38>)
 8006890:	4299      	cmp	r1, r3
 8006892:	d002      	beq.n	800689a <cleanup_stdio+0x1e>
 8006894:	4620      	mov	r0, r4
 8006896:	f001 fe5f 	bl	8008558 <_fflush_r>
 800689a:	68e1      	ldr	r1, [r4, #12]
 800689c:	4b06      	ldr	r3, [pc, #24]	; (80068b8 <cleanup_stdio+0x3c>)
 800689e:	4299      	cmp	r1, r3
 80068a0:	d004      	beq.n	80068ac <cleanup_stdio+0x30>
 80068a2:	4620      	mov	r0, r4
 80068a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068a8:	f001 be56 	b.w	8008558 <_fflush_r>
 80068ac:	bd10      	pop	{r4, pc}
 80068ae:	bf00      	nop
 80068b0:	20000724 	.word	0x20000724
 80068b4:	2000078c 	.word	0x2000078c
 80068b8:	200007f4 	.word	0x200007f4

080068bc <global_stdio_init.part.0>:
 80068bc:	b510      	push	{r4, lr}
 80068be:	4b0b      	ldr	r3, [pc, #44]	; (80068ec <global_stdio_init.part.0+0x30>)
 80068c0:	4c0b      	ldr	r4, [pc, #44]	; (80068f0 <global_stdio_init.part.0+0x34>)
 80068c2:	4a0c      	ldr	r2, [pc, #48]	; (80068f4 <global_stdio_init.part.0+0x38>)
 80068c4:	601a      	str	r2, [r3, #0]
 80068c6:	4620      	mov	r0, r4
 80068c8:	2200      	movs	r2, #0
 80068ca:	2104      	movs	r1, #4
 80068cc:	f7ff ff94 	bl	80067f8 <std>
 80068d0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80068d4:	2201      	movs	r2, #1
 80068d6:	2109      	movs	r1, #9
 80068d8:	f7ff ff8e 	bl	80067f8 <std>
 80068dc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80068e0:	2202      	movs	r2, #2
 80068e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068e6:	2112      	movs	r1, #18
 80068e8:	f7ff bf86 	b.w	80067f8 <std>
 80068ec:	2000085c 	.word	0x2000085c
 80068f0:	20000724 	.word	0x20000724
 80068f4:	08006865 	.word	0x08006865

080068f8 <__sfp_lock_acquire>:
 80068f8:	4801      	ldr	r0, [pc, #4]	; (8006900 <__sfp_lock_acquire+0x8>)
 80068fa:	f000 b954 	b.w	8006ba6 <__retarget_lock_acquire_recursive>
 80068fe:	bf00      	nop
 8006900:	20000865 	.word	0x20000865

08006904 <__sfp_lock_release>:
 8006904:	4801      	ldr	r0, [pc, #4]	; (800690c <__sfp_lock_release+0x8>)
 8006906:	f000 b94f 	b.w	8006ba8 <__retarget_lock_release_recursive>
 800690a:	bf00      	nop
 800690c:	20000865 	.word	0x20000865

08006910 <__sinit>:
 8006910:	b510      	push	{r4, lr}
 8006912:	4604      	mov	r4, r0
 8006914:	f7ff fff0 	bl	80068f8 <__sfp_lock_acquire>
 8006918:	6a23      	ldr	r3, [r4, #32]
 800691a:	b11b      	cbz	r3, 8006924 <__sinit+0x14>
 800691c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006920:	f7ff bff0 	b.w	8006904 <__sfp_lock_release>
 8006924:	4b04      	ldr	r3, [pc, #16]	; (8006938 <__sinit+0x28>)
 8006926:	6223      	str	r3, [r4, #32]
 8006928:	4b04      	ldr	r3, [pc, #16]	; (800693c <__sinit+0x2c>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d1f5      	bne.n	800691c <__sinit+0xc>
 8006930:	f7ff ffc4 	bl	80068bc <global_stdio_init.part.0>
 8006934:	e7f2      	b.n	800691c <__sinit+0xc>
 8006936:	bf00      	nop
 8006938:	0800687d 	.word	0x0800687d
 800693c:	2000085c 	.word	0x2000085c

08006940 <_fwalk_sglue>:
 8006940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006944:	4607      	mov	r7, r0
 8006946:	4688      	mov	r8, r1
 8006948:	4614      	mov	r4, r2
 800694a:	2600      	movs	r6, #0
 800694c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006950:	f1b9 0901 	subs.w	r9, r9, #1
 8006954:	d505      	bpl.n	8006962 <_fwalk_sglue+0x22>
 8006956:	6824      	ldr	r4, [r4, #0]
 8006958:	2c00      	cmp	r4, #0
 800695a:	d1f7      	bne.n	800694c <_fwalk_sglue+0xc>
 800695c:	4630      	mov	r0, r6
 800695e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006962:	89ab      	ldrh	r3, [r5, #12]
 8006964:	2b01      	cmp	r3, #1
 8006966:	d907      	bls.n	8006978 <_fwalk_sglue+0x38>
 8006968:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800696c:	3301      	adds	r3, #1
 800696e:	d003      	beq.n	8006978 <_fwalk_sglue+0x38>
 8006970:	4629      	mov	r1, r5
 8006972:	4638      	mov	r0, r7
 8006974:	47c0      	blx	r8
 8006976:	4306      	orrs	r6, r0
 8006978:	3568      	adds	r5, #104	; 0x68
 800697a:	e7e9      	b.n	8006950 <_fwalk_sglue+0x10>

0800697c <sniprintf>:
 800697c:	b40c      	push	{r2, r3}
 800697e:	b530      	push	{r4, r5, lr}
 8006980:	4b17      	ldr	r3, [pc, #92]	; (80069e0 <sniprintf+0x64>)
 8006982:	1e0c      	subs	r4, r1, #0
 8006984:	681d      	ldr	r5, [r3, #0]
 8006986:	b09d      	sub	sp, #116	; 0x74
 8006988:	da08      	bge.n	800699c <sniprintf+0x20>
 800698a:	238b      	movs	r3, #139	; 0x8b
 800698c:	602b      	str	r3, [r5, #0]
 800698e:	f04f 30ff 	mov.w	r0, #4294967295
 8006992:	b01d      	add	sp, #116	; 0x74
 8006994:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006998:	b002      	add	sp, #8
 800699a:	4770      	bx	lr
 800699c:	f44f 7302 	mov.w	r3, #520	; 0x208
 80069a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80069a4:	bf14      	ite	ne
 80069a6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80069aa:	4623      	moveq	r3, r4
 80069ac:	9304      	str	r3, [sp, #16]
 80069ae:	9307      	str	r3, [sp, #28]
 80069b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80069b4:	9002      	str	r0, [sp, #8]
 80069b6:	9006      	str	r0, [sp, #24]
 80069b8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80069bc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80069be:	ab21      	add	r3, sp, #132	; 0x84
 80069c0:	a902      	add	r1, sp, #8
 80069c2:	4628      	mov	r0, r5
 80069c4:	9301      	str	r3, [sp, #4]
 80069c6:	f001 fc43 	bl	8008250 <_svfiprintf_r>
 80069ca:	1c43      	adds	r3, r0, #1
 80069cc:	bfbc      	itt	lt
 80069ce:	238b      	movlt	r3, #139	; 0x8b
 80069d0:	602b      	strlt	r3, [r5, #0]
 80069d2:	2c00      	cmp	r4, #0
 80069d4:	d0dd      	beq.n	8006992 <sniprintf+0x16>
 80069d6:	9b02      	ldr	r3, [sp, #8]
 80069d8:	2200      	movs	r2, #0
 80069da:	701a      	strb	r2, [r3, #0]
 80069dc:	e7d9      	b.n	8006992 <sniprintf+0x16>
 80069de:	bf00      	nop
 80069e0:	20000064 	.word	0x20000064

080069e4 <siprintf>:
 80069e4:	b40e      	push	{r1, r2, r3}
 80069e6:	b500      	push	{lr}
 80069e8:	b09c      	sub	sp, #112	; 0x70
 80069ea:	ab1d      	add	r3, sp, #116	; 0x74
 80069ec:	9002      	str	r0, [sp, #8]
 80069ee:	9006      	str	r0, [sp, #24]
 80069f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069f4:	4809      	ldr	r0, [pc, #36]	; (8006a1c <siprintf+0x38>)
 80069f6:	9107      	str	r1, [sp, #28]
 80069f8:	9104      	str	r1, [sp, #16]
 80069fa:	4909      	ldr	r1, [pc, #36]	; (8006a20 <siprintf+0x3c>)
 80069fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a00:	9105      	str	r1, [sp, #20]
 8006a02:	6800      	ldr	r0, [r0, #0]
 8006a04:	9301      	str	r3, [sp, #4]
 8006a06:	a902      	add	r1, sp, #8
 8006a08:	f001 fc22 	bl	8008250 <_svfiprintf_r>
 8006a0c:	9b02      	ldr	r3, [sp, #8]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	701a      	strb	r2, [r3, #0]
 8006a12:	b01c      	add	sp, #112	; 0x70
 8006a14:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a18:	b003      	add	sp, #12
 8006a1a:	4770      	bx	lr
 8006a1c:	20000064 	.word	0x20000064
 8006a20:	ffff0208 	.word	0xffff0208

08006a24 <__sread>:
 8006a24:	b510      	push	{r4, lr}
 8006a26:	460c      	mov	r4, r1
 8006a28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a2c:	f000 f86c 	bl	8006b08 <_read_r>
 8006a30:	2800      	cmp	r0, #0
 8006a32:	bfab      	itete	ge
 8006a34:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a36:	89a3      	ldrhlt	r3, [r4, #12]
 8006a38:	181b      	addge	r3, r3, r0
 8006a3a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a3e:	bfac      	ite	ge
 8006a40:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a42:	81a3      	strhlt	r3, [r4, #12]
 8006a44:	bd10      	pop	{r4, pc}

08006a46 <__swrite>:
 8006a46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a4a:	461f      	mov	r7, r3
 8006a4c:	898b      	ldrh	r3, [r1, #12]
 8006a4e:	05db      	lsls	r3, r3, #23
 8006a50:	4605      	mov	r5, r0
 8006a52:	460c      	mov	r4, r1
 8006a54:	4616      	mov	r6, r2
 8006a56:	d505      	bpl.n	8006a64 <__swrite+0x1e>
 8006a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a5c:	2302      	movs	r3, #2
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f000 f840 	bl	8006ae4 <_lseek_r>
 8006a64:	89a3      	ldrh	r3, [r4, #12]
 8006a66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a6e:	81a3      	strh	r3, [r4, #12]
 8006a70:	4632      	mov	r2, r6
 8006a72:	463b      	mov	r3, r7
 8006a74:	4628      	mov	r0, r5
 8006a76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a7a:	f000 b857 	b.w	8006b2c <_write_r>

08006a7e <__sseek>:
 8006a7e:	b510      	push	{r4, lr}
 8006a80:	460c      	mov	r4, r1
 8006a82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a86:	f000 f82d 	bl	8006ae4 <_lseek_r>
 8006a8a:	1c43      	adds	r3, r0, #1
 8006a8c:	89a3      	ldrh	r3, [r4, #12]
 8006a8e:	bf15      	itete	ne
 8006a90:	6560      	strne	r0, [r4, #84]	; 0x54
 8006a92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006a96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006a9a:	81a3      	strheq	r3, [r4, #12]
 8006a9c:	bf18      	it	ne
 8006a9e:	81a3      	strhne	r3, [r4, #12]
 8006aa0:	bd10      	pop	{r4, pc}

08006aa2 <__sclose>:
 8006aa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aa6:	f000 b80d 	b.w	8006ac4 <_close_r>

08006aaa <memset>:
 8006aaa:	4402      	add	r2, r0
 8006aac:	4603      	mov	r3, r0
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d100      	bne.n	8006ab4 <memset+0xa>
 8006ab2:	4770      	bx	lr
 8006ab4:	f803 1b01 	strb.w	r1, [r3], #1
 8006ab8:	e7f9      	b.n	8006aae <memset+0x4>
	...

08006abc <_localeconv_r>:
 8006abc:	4800      	ldr	r0, [pc, #0]	; (8006ac0 <_localeconv_r+0x4>)
 8006abe:	4770      	bx	lr
 8006ac0:	20000158 	.word	0x20000158

08006ac4 <_close_r>:
 8006ac4:	b538      	push	{r3, r4, r5, lr}
 8006ac6:	4d06      	ldr	r5, [pc, #24]	; (8006ae0 <_close_r+0x1c>)
 8006ac8:	2300      	movs	r3, #0
 8006aca:	4604      	mov	r4, r0
 8006acc:	4608      	mov	r0, r1
 8006ace:	602b      	str	r3, [r5, #0]
 8006ad0:	f7fa fc63 	bl	800139a <_close>
 8006ad4:	1c43      	adds	r3, r0, #1
 8006ad6:	d102      	bne.n	8006ade <_close_r+0x1a>
 8006ad8:	682b      	ldr	r3, [r5, #0]
 8006ada:	b103      	cbz	r3, 8006ade <_close_r+0x1a>
 8006adc:	6023      	str	r3, [r4, #0]
 8006ade:	bd38      	pop	{r3, r4, r5, pc}
 8006ae0:	20000860 	.word	0x20000860

08006ae4 <_lseek_r>:
 8006ae4:	b538      	push	{r3, r4, r5, lr}
 8006ae6:	4d07      	ldr	r5, [pc, #28]	; (8006b04 <_lseek_r+0x20>)
 8006ae8:	4604      	mov	r4, r0
 8006aea:	4608      	mov	r0, r1
 8006aec:	4611      	mov	r1, r2
 8006aee:	2200      	movs	r2, #0
 8006af0:	602a      	str	r2, [r5, #0]
 8006af2:	461a      	mov	r2, r3
 8006af4:	f7fa fc78 	bl	80013e8 <_lseek>
 8006af8:	1c43      	adds	r3, r0, #1
 8006afa:	d102      	bne.n	8006b02 <_lseek_r+0x1e>
 8006afc:	682b      	ldr	r3, [r5, #0]
 8006afe:	b103      	cbz	r3, 8006b02 <_lseek_r+0x1e>
 8006b00:	6023      	str	r3, [r4, #0]
 8006b02:	bd38      	pop	{r3, r4, r5, pc}
 8006b04:	20000860 	.word	0x20000860

08006b08 <_read_r>:
 8006b08:	b538      	push	{r3, r4, r5, lr}
 8006b0a:	4d07      	ldr	r5, [pc, #28]	; (8006b28 <_read_r+0x20>)
 8006b0c:	4604      	mov	r4, r0
 8006b0e:	4608      	mov	r0, r1
 8006b10:	4611      	mov	r1, r2
 8006b12:	2200      	movs	r2, #0
 8006b14:	602a      	str	r2, [r5, #0]
 8006b16:	461a      	mov	r2, r3
 8006b18:	f7fa fc06 	bl	8001328 <_read>
 8006b1c:	1c43      	adds	r3, r0, #1
 8006b1e:	d102      	bne.n	8006b26 <_read_r+0x1e>
 8006b20:	682b      	ldr	r3, [r5, #0]
 8006b22:	b103      	cbz	r3, 8006b26 <_read_r+0x1e>
 8006b24:	6023      	str	r3, [r4, #0]
 8006b26:	bd38      	pop	{r3, r4, r5, pc}
 8006b28:	20000860 	.word	0x20000860

08006b2c <_write_r>:
 8006b2c:	b538      	push	{r3, r4, r5, lr}
 8006b2e:	4d07      	ldr	r5, [pc, #28]	; (8006b4c <_write_r+0x20>)
 8006b30:	4604      	mov	r4, r0
 8006b32:	4608      	mov	r0, r1
 8006b34:	4611      	mov	r1, r2
 8006b36:	2200      	movs	r2, #0
 8006b38:	602a      	str	r2, [r5, #0]
 8006b3a:	461a      	mov	r2, r3
 8006b3c:	f7fa fc11 	bl	8001362 <_write>
 8006b40:	1c43      	adds	r3, r0, #1
 8006b42:	d102      	bne.n	8006b4a <_write_r+0x1e>
 8006b44:	682b      	ldr	r3, [r5, #0]
 8006b46:	b103      	cbz	r3, 8006b4a <_write_r+0x1e>
 8006b48:	6023      	str	r3, [r4, #0]
 8006b4a:	bd38      	pop	{r3, r4, r5, pc}
 8006b4c:	20000860 	.word	0x20000860

08006b50 <__errno>:
 8006b50:	4b01      	ldr	r3, [pc, #4]	; (8006b58 <__errno+0x8>)
 8006b52:	6818      	ldr	r0, [r3, #0]
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	20000064 	.word	0x20000064

08006b5c <__libc_init_array>:
 8006b5c:	b570      	push	{r4, r5, r6, lr}
 8006b5e:	4d0d      	ldr	r5, [pc, #52]	; (8006b94 <__libc_init_array+0x38>)
 8006b60:	4c0d      	ldr	r4, [pc, #52]	; (8006b98 <__libc_init_array+0x3c>)
 8006b62:	1b64      	subs	r4, r4, r5
 8006b64:	10a4      	asrs	r4, r4, #2
 8006b66:	2600      	movs	r6, #0
 8006b68:	42a6      	cmp	r6, r4
 8006b6a:	d109      	bne.n	8006b80 <__libc_init_array+0x24>
 8006b6c:	4d0b      	ldr	r5, [pc, #44]	; (8006b9c <__libc_init_array+0x40>)
 8006b6e:	4c0c      	ldr	r4, [pc, #48]	; (8006ba0 <__libc_init_array+0x44>)
 8006b70:	f002 f896 	bl	8008ca0 <_init>
 8006b74:	1b64      	subs	r4, r4, r5
 8006b76:	10a4      	asrs	r4, r4, #2
 8006b78:	2600      	movs	r6, #0
 8006b7a:	42a6      	cmp	r6, r4
 8006b7c:	d105      	bne.n	8006b8a <__libc_init_array+0x2e>
 8006b7e:	bd70      	pop	{r4, r5, r6, pc}
 8006b80:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b84:	4798      	blx	r3
 8006b86:	3601      	adds	r6, #1
 8006b88:	e7ee      	b.n	8006b68 <__libc_init_array+0xc>
 8006b8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b8e:	4798      	blx	r3
 8006b90:	3601      	adds	r6, #1
 8006b92:	e7f2      	b.n	8006b7a <__libc_init_array+0x1e>
 8006b94:	08009094 	.word	0x08009094
 8006b98:	08009094 	.word	0x08009094
 8006b9c:	08009094 	.word	0x08009094
 8006ba0:	08009098 	.word	0x08009098

08006ba4 <__retarget_lock_init_recursive>:
 8006ba4:	4770      	bx	lr

08006ba6 <__retarget_lock_acquire_recursive>:
 8006ba6:	4770      	bx	lr

08006ba8 <__retarget_lock_release_recursive>:
 8006ba8:	4770      	bx	lr

08006baa <quorem>:
 8006baa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bae:	6903      	ldr	r3, [r0, #16]
 8006bb0:	690c      	ldr	r4, [r1, #16]
 8006bb2:	42a3      	cmp	r3, r4
 8006bb4:	4607      	mov	r7, r0
 8006bb6:	db7e      	blt.n	8006cb6 <quorem+0x10c>
 8006bb8:	3c01      	subs	r4, #1
 8006bba:	f101 0814 	add.w	r8, r1, #20
 8006bbe:	f100 0514 	add.w	r5, r0, #20
 8006bc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bc6:	9301      	str	r3, [sp, #4]
 8006bc8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006bcc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bd0:	3301      	adds	r3, #1
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006bd8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bdc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006be0:	d331      	bcc.n	8006c46 <quorem+0x9c>
 8006be2:	f04f 0e00 	mov.w	lr, #0
 8006be6:	4640      	mov	r0, r8
 8006be8:	46ac      	mov	ip, r5
 8006bea:	46f2      	mov	sl, lr
 8006bec:	f850 2b04 	ldr.w	r2, [r0], #4
 8006bf0:	b293      	uxth	r3, r2
 8006bf2:	fb06 e303 	mla	r3, r6, r3, lr
 8006bf6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006bfa:	0c1a      	lsrs	r2, r3, #16
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	ebaa 0303 	sub.w	r3, sl, r3
 8006c02:	f8dc a000 	ldr.w	sl, [ip]
 8006c06:	fa13 f38a 	uxtah	r3, r3, sl
 8006c0a:	fb06 220e 	mla	r2, r6, lr, r2
 8006c0e:	9300      	str	r3, [sp, #0]
 8006c10:	9b00      	ldr	r3, [sp, #0]
 8006c12:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c16:	b292      	uxth	r2, r2
 8006c18:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006c1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c20:	f8bd 3000 	ldrh.w	r3, [sp]
 8006c24:	4581      	cmp	r9, r0
 8006c26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c2a:	f84c 3b04 	str.w	r3, [ip], #4
 8006c2e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006c32:	d2db      	bcs.n	8006bec <quorem+0x42>
 8006c34:	f855 300b 	ldr.w	r3, [r5, fp]
 8006c38:	b92b      	cbnz	r3, 8006c46 <quorem+0x9c>
 8006c3a:	9b01      	ldr	r3, [sp, #4]
 8006c3c:	3b04      	subs	r3, #4
 8006c3e:	429d      	cmp	r5, r3
 8006c40:	461a      	mov	r2, r3
 8006c42:	d32c      	bcc.n	8006c9e <quorem+0xf4>
 8006c44:	613c      	str	r4, [r7, #16]
 8006c46:	4638      	mov	r0, r7
 8006c48:	f001 f9a8 	bl	8007f9c <__mcmp>
 8006c4c:	2800      	cmp	r0, #0
 8006c4e:	db22      	blt.n	8006c96 <quorem+0xec>
 8006c50:	3601      	adds	r6, #1
 8006c52:	4629      	mov	r1, r5
 8006c54:	2000      	movs	r0, #0
 8006c56:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c5a:	f8d1 c000 	ldr.w	ip, [r1]
 8006c5e:	b293      	uxth	r3, r2
 8006c60:	1ac3      	subs	r3, r0, r3
 8006c62:	0c12      	lsrs	r2, r2, #16
 8006c64:	fa13 f38c 	uxtah	r3, r3, ip
 8006c68:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006c6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c76:	45c1      	cmp	r9, r8
 8006c78:	f841 3b04 	str.w	r3, [r1], #4
 8006c7c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c80:	d2e9      	bcs.n	8006c56 <quorem+0xac>
 8006c82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c8a:	b922      	cbnz	r2, 8006c96 <quorem+0xec>
 8006c8c:	3b04      	subs	r3, #4
 8006c8e:	429d      	cmp	r5, r3
 8006c90:	461a      	mov	r2, r3
 8006c92:	d30a      	bcc.n	8006caa <quorem+0x100>
 8006c94:	613c      	str	r4, [r7, #16]
 8006c96:	4630      	mov	r0, r6
 8006c98:	b003      	add	sp, #12
 8006c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c9e:	6812      	ldr	r2, [r2, #0]
 8006ca0:	3b04      	subs	r3, #4
 8006ca2:	2a00      	cmp	r2, #0
 8006ca4:	d1ce      	bne.n	8006c44 <quorem+0x9a>
 8006ca6:	3c01      	subs	r4, #1
 8006ca8:	e7c9      	b.n	8006c3e <quorem+0x94>
 8006caa:	6812      	ldr	r2, [r2, #0]
 8006cac:	3b04      	subs	r3, #4
 8006cae:	2a00      	cmp	r2, #0
 8006cb0:	d1f0      	bne.n	8006c94 <quorem+0xea>
 8006cb2:	3c01      	subs	r4, #1
 8006cb4:	e7eb      	b.n	8006c8e <quorem+0xe4>
 8006cb6:	2000      	movs	r0, #0
 8006cb8:	e7ee      	b.n	8006c98 <quorem+0xee>
 8006cba:	0000      	movs	r0, r0
 8006cbc:	0000      	movs	r0, r0
	...

08006cc0 <_dtoa_r>:
 8006cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc4:	ed2d 8b04 	vpush	{d8-d9}
 8006cc8:	69c5      	ldr	r5, [r0, #28]
 8006cca:	b093      	sub	sp, #76	; 0x4c
 8006ccc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006cd0:	ec57 6b10 	vmov	r6, r7, d0
 8006cd4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006cd8:	9107      	str	r1, [sp, #28]
 8006cda:	4604      	mov	r4, r0
 8006cdc:	920a      	str	r2, [sp, #40]	; 0x28
 8006cde:	930d      	str	r3, [sp, #52]	; 0x34
 8006ce0:	b975      	cbnz	r5, 8006d00 <_dtoa_r+0x40>
 8006ce2:	2010      	movs	r0, #16
 8006ce4:	f000 fe2a 	bl	800793c <malloc>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	61e0      	str	r0, [r4, #28]
 8006cec:	b920      	cbnz	r0, 8006cf8 <_dtoa_r+0x38>
 8006cee:	4bae      	ldr	r3, [pc, #696]	; (8006fa8 <_dtoa_r+0x2e8>)
 8006cf0:	21ef      	movs	r1, #239	; 0xef
 8006cf2:	48ae      	ldr	r0, [pc, #696]	; (8006fac <_dtoa_r+0x2ec>)
 8006cf4:	f001 fc90 	bl	8008618 <__assert_func>
 8006cf8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006cfc:	6005      	str	r5, [r0, #0]
 8006cfe:	60c5      	str	r5, [r0, #12]
 8006d00:	69e3      	ldr	r3, [r4, #28]
 8006d02:	6819      	ldr	r1, [r3, #0]
 8006d04:	b151      	cbz	r1, 8006d1c <_dtoa_r+0x5c>
 8006d06:	685a      	ldr	r2, [r3, #4]
 8006d08:	604a      	str	r2, [r1, #4]
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	4093      	lsls	r3, r2
 8006d0e:	608b      	str	r3, [r1, #8]
 8006d10:	4620      	mov	r0, r4
 8006d12:	f000 ff07 	bl	8007b24 <_Bfree>
 8006d16:	69e3      	ldr	r3, [r4, #28]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	601a      	str	r2, [r3, #0]
 8006d1c:	1e3b      	subs	r3, r7, #0
 8006d1e:	bfbb      	ittet	lt
 8006d20:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006d24:	9303      	strlt	r3, [sp, #12]
 8006d26:	2300      	movge	r3, #0
 8006d28:	2201      	movlt	r2, #1
 8006d2a:	bfac      	ite	ge
 8006d2c:	f8c8 3000 	strge.w	r3, [r8]
 8006d30:	f8c8 2000 	strlt.w	r2, [r8]
 8006d34:	4b9e      	ldr	r3, [pc, #632]	; (8006fb0 <_dtoa_r+0x2f0>)
 8006d36:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006d3a:	ea33 0308 	bics.w	r3, r3, r8
 8006d3e:	d11b      	bne.n	8006d78 <_dtoa_r+0xb8>
 8006d40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006d42:	f242 730f 	movw	r3, #9999	; 0x270f
 8006d46:	6013      	str	r3, [r2, #0]
 8006d48:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006d4c:	4333      	orrs	r3, r6
 8006d4e:	f000 8593 	beq.w	8007878 <_dtoa_r+0xbb8>
 8006d52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d54:	b963      	cbnz	r3, 8006d70 <_dtoa_r+0xb0>
 8006d56:	4b97      	ldr	r3, [pc, #604]	; (8006fb4 <_dtoa_r+0x2f4>)
 8006d58:	e027      	b.n	8006daa <_dtoa_r+0xea>
 8006d5a:	4b97      	ldr	r3, [pc, #604]	; (8006fb8 <_dtoa_r+0x2f8>)
 8006d5c:	9300      	str	r3, [sp, #0]
 8006d5e:	3308      	adds	r3, #8
 8006d60:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006d62:	6013      	str	r3, [r2, #0]
 8006d64:	9800      	ldr	r0, [sp, #0]
 8006d66:	b013      	add	sp, #76	; 0x4c
 8006d68:	ecbd 8b04 	vpop	{d8-d9}
 8006d6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d70:	4b90      	ldr	r3, [pc, #576]	; (8006fb4 <_dtoa_r+0x2f4>)
 8006d72:	9300      	str	r3, [sp, #0]
 8006d74:	3303      	adds	r3, #3
 8006d76:	e7f3      	b.n	8006d60 <_dtoa_r+0xa0>
 8006d78:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	ec51 0b17 	vmov	r0, r1, d7
 8006d82:	eeb0 8a47 	vmov.f32	s16, s14
 8006d86:	eef0 8a67 	vmov.f32	s17, s15
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	f7f9 fea4 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d90:	4681      	mov	r9, r0
 8006d92:	b160      	cbz	r0, 8006dae <_dtoa_r+0xee>
 8006d94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006d96:	2301      	movs	r3, #1
 8006d98:	6013      	str	r3, [r2, #0]
 8006d9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	f000 8568 	beq.w	8007872 <_dtoa_r+0xbb2>
 8006da2:	4b86      	ldr	r3, [pc, #536]	; (8006fbc <_dtoa_r+0x2fc>)
 8006da4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006da6:	6013      	str	r3, [r2, #0]
 8006da8:	3b01      	subs	r3, #1
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	e7da      	b.n	8006d64 <_dtoa_r+0xa4>
 8006dae:	aa10      	add	r2, sp, #64	; 0x40
 8006db0:	a911      	add	r1, sp, #68	; 0x44
 8006db2:	4620      	mov	r0, r4
 8006db4:	eeb0 0a48 	vmov.f32	s0, s16
 8006db8:	eef0 0a68 	vmov.f32	s1, s17
 8006dbc:	f001 f994 	bl	80080e8 <__d2b>
 8006dc0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006dc4:	4682      	mov	sl, r0
 8006dc6:	2d00      	cmp	r5, #0
 8006dc8:	d07f      	beq.n	8006eca <_dtoa_r+0x20a>
 8006dca:	ee18 3a90 	vmov	r3, s17
 8006dce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006dd2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006dd6:	ec51 0b18 	vmov	r0, r1, d8
 8006dda:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006dde:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006de2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006de6:	4619      	mov	r1, r3
 8006de8:	2200      	movs	r2, #0
 8006dea:	4b75      	ldr	r3, [pc, #468]	; (8006fc0 <_dtoa_r+0x300>)
 8006dec:	f7f9 fa54 	bl	8000298 <__aeabi_dsub>
 8006df0:	a367      	add	r3, pc, #412	; (adr r3, 8006f90 <_dtoa_r+0x2d0>)
 8006df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006df6:	f7f9 fc07 	bl	8000608 <__aeabi_dmul>
 8006dfa:	a367      	add	r3, pc, #412	; (adr r3, 8006f98 <_dtoa_r+0x2d8>)
 8006dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e00:	f7f9 fa4c 	bl	800029c <__adddf3>
 8006e04:	4606      	mov	r6, r0
 8006e06:	4628      	mov	r0, r5
 8006e08:	460f      	mov	r7, r1
 8006e0a:	f7f9 fb93 	bl	8000534 <__aeabi_i2d>
 8006e0e:	a364      	add	r3, pc, #400	; (adr r3, 8006fa0 <_dtoa_r+0x2e0>)
 8006e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e14:	f7f9 fbf8 	bl	8000608 <__aeabi_dmul>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	4630      	mov	r0, r6
 8006e1e:	4639      	mov	r1, r7
 8006e20:	f7f9 fa3c 	bl	800029c <__adddf3>
 8006e24:	4606      	mov	r6, r0
 8006e26:	460f      	mov	r7, r1
 8006e28:	f7f9 fe9e 	bl	8000b68 <__aeabi_d2iz>
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	4683      	mov	fp, r0
 8006e30:	2300      	movs	r3, #0
 8006e32:	4630      	mov	r0, r6
 8006e34:	4639      	mov	r1, r7
 8006e36:	f7f9 fe59 	bl	8000aec <__aeabi_dcmplt>
 8006e3a:	b148      	cbz	r0, 8006e50 <_dtoa_r+0x190>
 8006e3c:	4658      	mov	r0, fp
 8006e3e:	f7f9 fb79 	bl	8000534 <__aeabi_i2d>
 8006e42:	4632      	mov	r2, r6
 8006e44:	463b      	mov	r3, r7
 8006e46:	f7f9 fe47 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e4a:	b908      	cbnz	r0, 8006e50 <_dtoa_r+0x190>
 8006e4c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e50:	f1bb 0f16 	cmp.w	fp, #22
 8006e54:	d857      	bhi.n	8006f06 <_dtoa_r+0x246>
 8006e56:	4b5b      	ldr	r3, [pc, #364]	; (8006fc4 <_dtoa_r+0x304>)
 8006e58:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e60:	ec51 0b18 	vmov	r0, r1, d8
 8006e64:	f7f9 fe42 	bl	8000aec <__aeabi_dcmplt>
 8006e68:	2800      	cmp	r0, #0
 8006e6a:	d04e      	beq.n	8006f0a <_dtoa_r+0x24a>
 8006e6c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e70:	2300      	movs	r3, #0
 8006e72:	930c      	str	r3, [sp, #48]	; 0x30
 8006e74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e76:	1b5b      	subs	r3, r3, r5
 8006e78:	1e5a      	subs	r2, r3, #1
 8006e7a:	bf45      	ittet	mi
 8006e7c:	f1c3 0301 	rsbmi	r3, r3, #1
 8006e80:	9305      	strmi	r3, [sp, #20]
 8006e82:	2300      	movpl	r3, #0
 8006e84:	2300      	movmi	r3, #0
 8006e86:	9206      	str	r2, [sp, #24]
 8006e88:	bf54      	ite	pl
 8006e8a:	9305      	strpl	r3, [sp, #20]
 8006e8c:	9306      	strmi	r3, [sp, #24]
 8006e8e:	f1bb 0f00 	cmp.w	fp, #0
 8006e92:	db3c      	blt.n	8006f0e <_dtoa_r+0x24e>
 8006e94:	9b06      	ldr	r3, [sp, #24]
 8006e96:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006e9a:	445b      	add	r3, fp
 8006e9c:	9306      	str	r3, [sp, #24]
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	9308      	str	r3, [sp, #32]
 8006ea2:	9b07      	ldr	r3, [sp, #28]
 8006ea4:	2b09      	cmp	r3, #9
 8006ea6:	d868      	bhi.n	8006f7a <_dtoa_r+0x2ba>
 8006ea8:	2b05      	cmp	r3, #5
 8006eaa:	bfc4      	itt	gt
 8006eac:	3b04      	subgt	r3, #4
 8006eae:	9307      	strgt	r3, [sp, #28]
 8006eb0:	9b07      	ldr	r3, [sp, #28]
 8006eb2:	f1a3 0302 	sub.w	r3, r3, #2
 8006eb6:	bfcc      	ite	gt
 8006eb8:	2500      	movgt	r5, #0
 8006eba:	2501      	movle	r5, #1
 8006ebc:	2b03      	cmp	r3, #3
 8006ebe:	f200 8085 	bhi.w	8006fcc <_dtoa_r+0x30c>
 8006ec2:	e8df f003 	tbb	[pc, r3]
 8006ec6:	3b2e      	.short	0x3b2e
 8006ec8:	5839      	.short	0x5839
 8006eca:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006ece:	441d      	add	r5, r3
 8006ed0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006ed4:	2b20      	cmp	r3, #32
 8006ed6:	bfc1      	itttt	gt
 8006ed8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006edc:	fa08 f803 	lslgt.w	r8, r8, r3
 8006ee0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006ee4:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006ee8:	bfd6      	itet	le
 8006eea:	f1c3 0320 	rsble	r3, r3, #32
 8006eee:	ea48 0003 	orrgt.w	r0, r8, r3
 8006ef2:	fa06 f003 	lslle.w	r0, r6, r3
 8006ef6:	f7f9 fb0d 	bl	8000514 <__aeabi_ui2d>
 8006efa:	2201      	movs	r2, #1
 8006efc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006f00:	3d01      	subs	r5, #1
 8006f02:	920e      	str	r2, [sp, #56]	; 0x38
 8006f04:	e76f      	b.n	8006de6 <_dtoa_r+0x126>
 8006f06:	2301      	movs	r3, #1
 8006f08:	e7b3      	b.n	8006e72 <_dtoa_r+0x1b2>
 8006f0a:	900c      	str	r0, [sp, #48]	; 0x30
 8006f0c:	e7b2      	b.n	8006e74 <_dtoa_r+0x1b4>
 8006f0e:	9b05      	ldr	r3, [sp, #20]
 8006f10:	eba3 030b 	sub.w	r3, r3, fp
 8006f14:	9305      	str	r3, [sp, #20]
 8006f16:	f1cb 0300 	rsb	r3, fp, #0
 8006f1a:	9308      	str	r3, [sp, #32]
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f20:	e7bf      	b.n	8006ea2 <_dtoa_r+0x1e2>
 8006f22:	2300      	movs	r3, #0
 8006f24:	9309      	str	r3, [sp, #36]	; 0x24
 8006f26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	dc52      	bgt.n	8006fd2 <_dtoa_r+0x312>
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	9301      	str	r3, [sp, #4]
 8006f30:	9304      	str	r3, [sp, #16]
 8006f32:	461a      	mov	r2, r3
 8006f34:	920a      	str	r2, [sp, #40]	; 0x28
 8006f36:	e00b      	b.n	8006f50 <_dtoa_r+0x290>
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e7f3      	b.n	8006f24 <_dtoa_r+0x264>
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	9309      	str	r3, [sp, #36]	; 0x24
 8006f40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f42:	445b      	add	r3, fp
 8006f44:	9301      	str	r3, [sp, #4]
 8006f46:	3301      	adds	r3, #1
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	9304      	str	r3, [sp, #16]
 8006f4c:	bfb8      	it	lt
 8006f4e:	2301      	movlt	r3, #1
 8006f50:	69e0      	ldr	r0, [r4, #28]
 8006f52:	2100      	movs	r1, #0
 8006f54:	2204      	movs	r2, #4
 8006f56:	f102 0614 	add.w	r6, r2, #20
 8006f5a:	429e      	cmp	r6, r3
 8006f5c:	d93d      	bls.n	8006fda <_dtoa_r+0x31a>
 8006f5e:	6041      	str	r1, [r0, #4]
 8006f60:	4620      	mov	r0, r4
 8006f62:	f000 fd9f 	bl	8007aa4 <_Balloc>
 8006f66:	9000      	str	r0, [sp, #0]
 8006f68:	2800      	cmp	r0, #0
 8006f6a:	d139      	bne.n	8006fe0 <_dtoa_r+0x320>
 8006f6c:	4b16      	ldr	r3, [pc, #88]	; (8006fc8 <_dtoa_r+0x308>)
 8006f6e:	4602      	mov	r2, r0
 8006f70:	f240 11af 	movw	r1, #431	; 0x1af
 8006f74:	e6bd      	b.n	8006cf2 <_dtoa_r+0x32>
 8006f76:	2301      	movs	r3, #1
 8006f78:	e7e1      	b.n	8006f3e <_dtoa_r+0x27e>
 8006f7a:	2501      	movs	r5, #1
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	9307      	str	r3, [sp, #28]
 8006f80:	9509      	str	r5, [sp, #36]	; 0x24
 8006f82:	f04f 33ff 	mov.w	r3, #4294967295
 8006f86:	9301      	str	r3, [sp, #4]
 8006f88:	9304      	str	r3, [sp, #16]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	2312      	movs	r3, #18
 8006f8e:	e7d1      	b.n	8006f34 <_dtoa_r+0x274>
 8006f90:	636f4361 	.word	0x636f4361
 8006f94:	3fd287a7 	.word	0x3fd287a7
 8006f98:	8b60c8b3 	.word	0x8b60c8b3
 8006f9c:	3fc68a28 	.word	0x3fc68a28
 8006fa0:	509f79fb 	.word	0x509f79fb
 8006fa4:	3fd34413 	.word	0x3fd34413
 8006fa8:	08008d5d 	.word	0x08008d5d
 8006fac:	08008d74 	.word	0x08008d74
 8006fb0:	7ff00000 	.word	0x7ff00000
 8006fb4:	08008d59 	.word	0x08008d59
 8006fb8:	08008d50 	.word	0x08008d50
 8006fbc:	08008d2d 	.word	0x08008d2d
 8006fc0:	3ff80000 	.word	0x3ff80000
 8006fc4:	08008e60 	.word	0x08008e60
 8006fc8:	08008dcc 	.word	0x08008dcc
 8006fcc:	2301      	movs	r3, #1
 8006fce:	9309      	str	r3, [sp, #36]	; 0x24
 8006fd0:	e7d7      	b.n	8006f82 <_dtoa_r+0x2c2>
 8006fd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fd4:	9301      	str	r3, [sp, #4]
 8006fd6:	9304      	str	r3, [sp, #16]
 8006fd8:	e7ba      	b.n	8006f50 <_dtoa_r+0x290>
 8006fda:	3101      	adds	r1, #1
 8006fdc:	0052      	lsls	r2, r2, #1
 8006fde:	e7ba      	b.n	8006f56 <_dtoa_r+0x296>
 8006fe0:	69e3      	ldr	r3, [r4, #28]
 8006fe2:	9a00      	ldr	r2, [sp, #0]
 8006fe4:	601a      	str	r2, [r3, #0]
 8006fe6:	9b04      	ldr	r3, [sp, #16]
 8006fe8:	2b0e      	cmp	r3, #14
 8006fea:	f200 80a8 	bhi.w	800713e <_dtoa_r+0x47e>
 8006fee:	2d00      	cmp	r5, #0
 8006ff0:	f000 80a5 	beq.w	800713e <_dtoa_r+0x47e>
 8006ff4:	f1bb 0f00 	cmp.w	fp, #0
 8006ff8:	dd38      	ble.n	800706c <_dtoa_r+0x3ac>
 8006ffa:	4bc0      	ldr	r3, [pc, #768]	; (80072fc <_dtoa_r+0x63c>)
 8006ffc:	f00b 020f 	and.w	r2, fp, #15
 8007000:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007004:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007008:	e9d3 6700 	ldrd	r6, r7, [r3]
 800700c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007010:	d019      	beq.n	8007046 <_dtoa_r+0x386>
 8007012:	4bbb      	ldr	r3, [pc, #748]	; (8007300 <_dtoa_r+0x640>)
 8007014:	ec51 0b18 	vmov	r0, r1, d8
 8007018:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800701c:	f7f9 fc1e 	bl	800085c <__aeabi_ddiv>
 8007020:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007024:	f008 080f 	and.w	r8, r8, #15
 8007028:	2503      	movs	r5, #3
 800702a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007300 <_dtoa_r+0x640>
 800702e:	f1b8 0f00 	cmp.w	r8, #0
 8007032:	d10a      	bne.n	800704a <_dtoa_r+0x38a>
 8007034:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007038:	4632      	mov	r2, r6
 800703a:	463b      	mov	r3, r7
 800703c:	f7f9 fc0e 	bl	800085c <__aeabi_ddiv>
 8007040:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007044:	e02b      	b.n	800709e <_dtoa_r+0x3de>
 8007046:	2502      	movs	r5, #2
 8007048:	e7ef      	b.n	800702a <_dtoa_r+0x36a>
 800704a:	f018 0f01 	tst.w	r8, #1
 800704e:	d008      	beq.n	8007062 <_dtoa_r+0x3a2>
 8007050:	4630      	mov	r0, r6
 8007052:	4639      	mov	r1, r7
 8007054:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007058:	f7f9 fad6 	bl	8000608 <__aeabi_dmul>
 800705c:	3501      	adds	r5, #1
 800705e:	4606      	mov	r6, r0
 8007060:	460f      	mov	r7, r1
 8007062:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007066:	f109 0908 	add.w	r9, r9, #8
 800706a:	e7e0      	b.n	800702e <_dtoa_r+0x36e>
 800706c:	f000 809f 	beq.w	80071ae <_dtoa_r+0x4ee>
 8007070:	f1cb 0600 	rsb	r6, fp, #0
 8007074:	4ba1      	ldr	r3, [pc, #644]	; (80072fc <_dtoa_r+0x63c>)
 8007076:	4fa2      	ldr	r7, [pc, #648]	; (8007300 <_dtoa_r+0x640>)
 8007078:	f006 020f 	and.w	r2, r6, #15
 800707c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007084:	ec51 0b18 	vmov	r0, r1, d8
 8007088:	f7f9 fabe 	bl	8000608 <__aeabi_dmul>
 800708c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007090:	1136      	asrs	r6, r6, #4
 8007092:	2300      	movs	r3, #0
 8007094:	2502      	movs	r5, #2
 8007096:	2e00      	cmp	r6, #0
 8007098:	d17e      	bne.n	8007198 <_dtoa_r+0x4d8>
 800709a:	2b00      	cmp	r3, #0
 800709c:	d1d0      	bne.n	8007040 <_dtoa_r+0x380>
 800709e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80070a0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	f000 8084 	beq.w	80071b2 <_dtoa_r+0x4f2>
 80070aa:	4b96      	ldr	r3, [pc, #600]	; (8007304 <_dtoa_r+0x644>)
 80070ac:	2200      	movs	r2, #0
 80070ae:	4640      	mov	r0, r8
 80070b0:	4649      	mov	r1, r9
 80070b2:	f7f9 fd1b 	bl	8000aec <__aeabi_dcmplt>
 80070b6:	2800      	cmp	r0, #0
 80070b8:	d07b      	beq.n	80071b2 <_dtoa_r+0x4f2>
 80070ba:	9b04      	ldr	r3, [sp, #16]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d078      	beq.n	80071b2 <_dtoa_r+0x4f2>
 80070c0:	9b01      	ldr	r3, [sp, #4]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	dd39      	ble.n	800713a <_dtoa_r+0x47a>
 80070c6:	4b90      	ldr	r3, [pc, #576]	; (8007308 <_dtoa_r+0x648>)
 80070c8:	2200      	movs	r2, #0
 80070ca:	4640      	mov	r0, r8
 80070cc:	4649      	mov	r1, r9
 80070ce:	f7f9 fa9b 	bl	8000608 <__aeabi_dmul>
 80070d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070d6:	9e01      	ldr	r6, [sp, #4]
 80070d8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80070dc:	3501      	adds	r5, #1
 80070de:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80070e2:	4628      	mov	r0, r5
 80070e4:	f7f9 fa26 	bl	8000534 <__aeabi_i2d>
 80070e8:	4642      	mov	r2, r8
 80070ea:	464b      	mov	r3, r9
 80070ec:	f7f9 fa8c 	bl	8000608 <__aeabi_dmul>
 80070f0:	4b86      	ldr	r3, [pc, #536]	; (800730c <_dtoa_r+0x64c>)
 80070f2:	2200      	movs	r2, #0
 80070f4:	f7f9 f8d2 	bl	800029c <__adddf3>
 80070f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80070fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007100:	9303      	str	r3, [sp, #12]
 8007102:	2e00      	cmp	r6, #0
 8007104:	d158      	bne.n	80071b8 <_dtoa_r+0x4f8>
 8007106:	4b82      	ldr	r3, [pc, #520]	; (8007310 <_dtoa_r+0x650>)
 8007108:	2200      	movs	r2, #0
 800710a:	4640      	mov	r0, r8
 800710c:	4649      	mov	r1, r9
 800710e:	f7f9 f8c3 	bl	8000298 <__aeabi_dsub>
 8007112:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007116:	4680      	mov	r8, r0
 8007118:	4689      	mov	r9, r1
 800711a:	f7f9 fd05 	bl	8000b28 <__aeabi_dcmpgt>
 800711e:	2800      	cmp	r0, #0
 8007120:	f040 8296 	bne.w	8007650 <_dtoa_r+0x990>
 8007124:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007128:	4640      	mov	r0, r8
 800712a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800712e:	4649      	mov	r1, r9
 8007130:	f7f9 fcdc 	bl	8000aec <__aeabi_dcmplt>
 8007134:	2800      	cmp	r0, #0
 8007136:	f040 8289 	bne.w	800764c <_dtoa_r+0x98c>
 800713a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800713e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007140:	2b00      	cmp	r3, #0
 8007142:	f2c0 814e 	blt.w	80073e2 <_dtoa_r+0x722>
 8007146:	f1bb 0f0e 	cmp.w	fp, #14
 800714a:	f300 814a 	bgt.w	80073e2 <_dtoa_r+0x722>
 800714e:	4b6b      	ldr	r3, [pc, #428]	; (80072fc <_dtoa_r+0x63c>)
 8007150:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007154:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007158:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800715a:	2b00      	cmp	r3, #0
 800715c:	f280 80dc 	bge.w	8007318 <_dtoa_r+0x658>
 8007160:	9b04      	ldr	r3, [sp, #16]
 8007162:	2b00      	cmp	r3, #0
 8007164:	f300 80d8 	bgt.w	8007318 <_dtoa_r+0x658>
 8007168:	f040 826f 	bne.w	800764a <_dtoa_r+0x98a>
 800716c:	4b68      	ldr	r3, [pc, #416]	; (8007310 <_dtoa_r+0x650>)
 800716e:	2200      	movs	r2, #0
 8007170:	4640      	mov	r0, r8
 8007172:	4649      	mov	r1, r9
 8007174:	f7f9 fa48 	bl	8000608 <__aeabi_dmul>
 8007178:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800717c:	f7f9 fcca 	bl	8000b14 <__aeabi_dcmpge>
 8007180:	9e04      	ldr	r6, [sp, #16]
 8007182:	4637      	mov	r7, r6
 8007184:	2800      	cmp	r0, #0
 8007186:	f040 8245 	bne.w	8007614 <_dtoa_r+0x954>
 800718a:	9d00      	ldr	r5, [sp, #0]
 800718c:	2331      	movs	r3, #49	; 0x31
 800718e:	f805 3b01 	strb.w	r3, [r5], #1
 8007192:	f10b 0b01 	add.w	fp, fp, #1
 8007196:	e241      	b.n	800761c <_dtoa_r+0x95c>
 8007198:	07f2      	lsls	r2, r6, #31
 800719a:	d505      	bpl.n	80071a8 <_dtoa_r+0x4e8>
 800719c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071a0:	f7f9 fa32 	bl	8000608 <__aeabi_dmul>
 80071a4:	3501      	adds	r5, #1
 80071a6:	2301      	movs	r3, #1
 80071a8:	1076      	asrs	r6, r6, #1
 80071aa:	3708      	adds	r7, #8
 80071ac:	e773      	b.n	8007096 <_dtoa_r+0x3d6>
 80071ae:	2502      	movs	r5, #2
 80071b0:	e775      	b.n	800709e <_dtoa_r+0x3de>
 80071b2:	9e04      	ldr	r6, [sp, #16]
 80071b4:	465f      	mov	r7, fp
 80071b6:	e792      	b.n	80070de <_dtoa_r+0x41e>
 80071b8:	9900      	ldr	r1, [sp, #0]
 80071ba:	4b50      	ldr	r3, [pc, #320]	; (80072fc <_dtoa_r+0x63c>)
 80071bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80071c0:	4431      	add	r1, r6
 80071c2:	9102      	str	r1, [sp, #8]
 80071c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80071c6:	eeb0 9a47 	vmov.f32	s18, s14
 80071ca:	eef0 9a67 	vmov.f32	s19, s15
 80071ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80071d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80071d6:	2900      	cmp	r1, #0
 80071d8:	d044      	beq.n	8007264 <_dtoa_r+0x5a4>
 80071da:	494e      	ldr	r1, [pc, #312]	; (8007314 <_dtoa_r+0x654>)
 80071dc:	2000      	movs	r0, #0
 80071de:	f7f9 fb3d 	bl	800085c <__aeabi_ddiv>
 80071e2:	ec53 2b19 	vmov	r2, r3, d9
 80071e6:	f7f9 f857 	bl	8000298 <__aeabi_dsub>
 80071ea:	9d00      	ldr	r5, [sp, #0]
 80071ec:	ec41 0b19 	vmov	d9, r0, r1
 80071f0:	4649      	mov	r1, r9
 80071f2:	4640      	mov	r0, r8
 80071f4:	f7f9 fcb8 	bl	8000b68 <__aeabi_d2iz>
 80071f8:	4606      	mov	r6, r0
 80071fa:	f7f9 f99b 	bl	8000534 <__aeabi_i2d>
 80071fe:	4602      	mov	r2, r0
 8007200:	460b      	mov	r3, r1
 8007202:	4640      	mov	r0, r8
 8007204:	4649      	mov	r1, r9
 8007206:	f7f9 f847 	bl	8000298 <__aeabi_dsub>
 800720a:	3630      	adds	r6, #48	; 0x30
 800720c:	f805 6b01 	strb.w	r6, [r5], #1
 8007210:	ec53 2b19 	vmov	r2, r3, d9
 8007214:	4680      	mov	r8, r0
 8007216:	4689      	mov	r9, r1
 8007218:	f7f9 fc68 	bl	8000aec <__aeabi_dcmplt>
 800721c:	2800      	cmp	r0, #0
 800721e:	d164      	bne.n	80072ea <_dtoa_r+0x62a>
 8007220:	4642      	mov	r2, r8
 8007222:	464b      	mov	r3, r9
 8007224:	4937      	ldr	r1, [pc, #220]	; (8007304 <_dtoa_r+0x644>)
 8007226:	2000      	movs	r0, #0
 8007228:	f7f9 f836 	bl	8000298 <__aeabi_dsub>
 800722c:	ec53 2b19 	vmov	r2, r3, d9
 8007230:	f7f9 fc5c 	bl	8000aec <__aeabi_dcmplt>
 8007234:	2800      	cmp	r0, #0
 8007236:	f040 80b6 	bne.w	80073a6 <_dtoa_r+0x6e6>
 800723a:	9b02      	ldr	r3, [sp, #8]
 800723c:	429d      	cmp	r5, r3
 800723e:	f43f af7c 	beq.w	800713a <_dtoa_r+0x47a>
 8007242:	4b31      	ldr	r3, [pc, #196]	; (8007308 <_dtoa_r+0x648>)
 8007244:	ec51 0b19 	vmov	r0, r1, d9
 8007248:	2200      	movs	r2, #0
 800724a:	f7f9 f9dd 	bl	8000608 <__aeabi_dmul>
 800724e:	4b2e      	ldr	r3, [pc, #184]	; (8007308 <_dtoa_r+0x648>)
 8007250:	ec41 0b19 	vmov	d9, r0, r1
 8007254:	2200      	movs	r2, #0
 8007256:	4640      	mov	r0, r8
 8007258:	4649      	mov	r1, r9
 800725a:	f7f9 f9d5 	bl	8000608 <__aeabi_dmul>
 800725e:	4680      	mov	r8, r0
 8007260:	4689      	mov	r9, r1
 8007262:	e7c5      	b.n	80071f0 <_dtoa_r+0x530>
 8007264:	ec51 0b17 	vmov	r0, r1, d7
 8007268:	f7f9 f9ce 	bl	8000608 <__aeabi_dmul>
 800726c:	9b02      	ldr	r3, [sp, #8]
 800726e:	9d00      	ldr	r5, [sp, #0]
 8007270:	930f      	str	r3, [sp, #60]	; 0x3c
 8007272:	ec41 0b19 	vmov	d9, r0, r1
 8007276:	4649      	mov	r1, r9
 8007278:	4640      	mov	r0, r8
 800727a:	f7f9 fc75 	bl	8000b68 <__aeabi_d2iz>
 800727e:	4606      	mov	r6, r0
 8007280:	f7f9 f958 	bl	8000534 <__aeabi_i2d>
 8007284:	3630      	adds	r6, #48	; 0x30
 8007286:	4602      	mov	r2, r0
 8007288:	460b      	mov	r3, r1
 800728a:	4640      	mov	r0, r8
 800728c:	4649      	mov	r1, r9
 800728e:	f7f9 f803 	bl	8000298 <__aeabi_dsub>
 8007292:	f805 6b01 	strb.w	r6, [r5], #1
 8007296:	9b02      	ldr	r3, [sp, #8]
 8007298:	429d      	cmp	r5, r3
 800729a:	4680      	mov	r8, r0
 800729c:	4689      	mov	r9, r1
 800729e:	f04f 0200 	mov.w	r2, #0
 80072a2:	d124      	bne.n	80072ee <_dtoa_r+0x62e>
 80072a4:	4b1b      	ldr	r3, [pc, #108]	; (8007314 <_dtoa_r+0x654>)
 80072a6:	ec51 0b19 	vmov	r0, r1, d9
 80072aa:	f7f8 fff7 	bl	800029c <__adddf3>
 80072ae:	4602      	mov	r2, r0
 80072b0:	460b      	mov	r3, r1
 80072b2:	4640      	mov	r0, r8
 80072b4:	4649      	mov	r1, r9
 80072b6:	f7f9 fc37 	bl	8000b28 <__aeabi_dcmpgt>
 80072ba:	2800      	cmp	r0, #0
 80072bc:	d173      	bne.n	80073a6 <_dtoa_r+0x6e6>
 80072be:	ec53 2b19 	vmov	r2, r3, d9
 80072c2:	4914      	ldr	r1, [pc, #80]	; (8007314 <_dtoa_r+0x654>)
 80072c4:	2000      	movs	r0, #0
 80072c6:	f7f8 ffe7 	bl	8000298 <__aeabi_dsub>
 80072ca:	4602      	mov	r2, r0
 80072cc:	460b      	mov	r3, r1
 80072ce:	4640      	mov	r0, r8
 80072d0:	4649      	mov	r1, r9
 80072d2:	f7f9 fc0b 	bl	8000aec <__aeabi_dcmplt>
 80072d6:	2800      	cmp	r0, #0
 80072d8:	f43f af2f 	beq.w	800713a <_dtoa_r+0x47a>
 80072dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80072de:	1e6b      	subs	r3, r5, #1
 80072e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80072e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80072e6:	2b30      	cmp	r3, #48	; 0x30
 80072e8:	d0f8      	beq.n	80072dc <_dtoa_r+0x61c>
 80072ea:	46bb      	mov	fp, r7
 80072ec:	e04a      	b.n	8007384 <_dtoa_r+0x6c4>
 80072ee:	4b06      	ldr	r3, [pc, #24]	; (8007308 <_dtoa_r+0x648>)
 80072f0:	f7f9 f98a 	bl	8000608 <__aeabi_dmul>
 80072f4:	4680      	mov	r8, r0
 80072f6:	4689      	mov	r9, r1
 80072f8:	e7bd      	b.n	8007276 <_dtoa_r+0x5b6>
 80072fa:	bf00      	nop
 80072fc:	08008e60 	.word	0x08008e60
 8007300:	08008e38 	.word	0x08008e38
 8007304:	3ff00000 	.word	0x3ff00000
 8007308:	40240000 	.word	0x40240000
 800730c:	401c0000 	.word	0x401c0000
 8007310:	40140000 	.word	0x40140000
 8007314:	3fe00000 	.word	0x3fe00000
 8007318:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800731c:	9d00      	ldr	r5, [sp, #0]
 800731e:	4642      	mov	r2, r8
 8007320:	464b      	mov	r3, r9
 8007322:	4630      	mov	r0, r6
 8007324:	4639      	mov	r1, r7
 8007326:	f7f9 fa99 	bl	800085c <__aeabi_ddiv>
 800732a:	f7f9 fc1d 	bl	8000b68 <__aeabi_d2iz>
 800732e:	9001      	str	r0, [sp, #4]
 8007330:	f7f9 f900 	bl	8000534 <__aeabi_i2d>
 8007334:	4642      	mov	r2, r8
 8007336:	464b      	mov	r3, r9
 8007338:	f7f9 f966 	bl	8000608 <__aeabi_dmul>
 800733c:	4602      	mov	r2, r0
 800733e:	460b      	mov	r3, r1
 8007340:	4630      	mov	r0, r6
 8007342:	4639      	mov	r1, r7
 8007344:	f7f8 ffa8 	bl	8000298 <__aeabi_dsub>
 8007348:	9e01      	ldr	r6, [sp, #4]
 800734a:	9f04      	ldr	r7, [sp, #16]
 800734c:	3630      	adds	r6, #48	; 0x30
 800734e:	f805 6b01 	strb.w	r6, [r5], #1
 8007352:	9e00      	ldr	r6, [sp, #0]
 8007354:	1bae      	subs	r6, r5, r6
 8007356:	42b7      	cmp	r7, r6
 8007358:	4602      	mov	r2, r0
 800735a:	460b      	mov	r3, r1
 800735c:	d134      	bne.n	80073c8 <_dtoa_r+0x708>
 800735e:	f7f8 ff9d 	bl	800029c <__adddf3>
 8007362:	4642      	mov	r2, r8
 8007364:	464b      	mov	r3, r9
 8007366:	4606      	mov	r6, r0
 8007368:	460f      	mov	r7, r1
 800736a:	f7f9 fbdd 	bl	8000b28 <__aeabi_dcmpgt>
 800736e:	b9c8      	cbnz	r0, 80073a4 <_dtoa_r+0x6e4>
 8007370:	4642      	mov	r2, r8
 8007372:	464b      	mov	r3, r9
 8007374:	4630      	mov	r0, r6
 8007376:	4639      	mov	r1, r7
 8007378:	f7f9 fbae 	bl	8000ad8 <__aeabi_dcmpeq>
 800737c:	b110      	cbz	r0, 8007384 <_dtoa_r+0x6c4>
 800737e:	9b01      	ldr	r3, [sp, #4]
 8007380:	07db      	lsls	r3, r3, #31
 8007382:	d40f      	bmi.n	80073a4 <_dtoa_r+0x6e4>
 8007384:	4651      	mov	r1, sl
 8007386:	4620      	mov	r0, r4
 8007388:	f000 fbcc 	bl	8007b24 <_Bfree>
 800738c:	2300      	movs	r3, #0
 800738e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007390:	702b      	strb	r3, [r5, #0]
 8007392:	f10b 0301 	add.w	r3, fp, #1
 8007396:	6013      	str	r3, [r2, #0]
 8007398:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800739a:	2b00      	cmp	r3, #0
 800739c:	f43f ace2 	beq.w	8006d64 <_dtoa_r+0xa4>
 80073a0:	601d      	str	r5, [r3, #0]
 80073a2:	e4df      	b.n	8006d64 <_dtoa_r+0xa4>
 80073a4:	465f      	mov	r7, fp
 80073a6:	462b      	mov	r3, r5
 80073a8:	461d      	mov	r5, r3
 80073aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80073ae:	2a39      	cmp	r2, #57	; 0x39
 80073b0:	d106      	bne.n	80073c0 <_dtoa_r+0x700>
 80073b2:	9a00      	ldr	r2, [sp, #0]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d1f7      	bne.n	80073a8 <_dtoa_r+0x6e8>
 80073b8:	9900      	ldr	r1, [sp, #0]
 80073ba:	2230      	movs	r2, #48	; 0x30
 80073bc:	3701      	adds	r7, #1
 80073be:	700a      	strb	r2, [r1, #0]
 80073c0:	781a      	ldrb	r2, [r3, #0]
 80073c2:	3201      	adds	r2, #1
 80073c4:	701a      	strb	r2, [r3, #0]
 80073c6:	e790      	b.n	80072ea <_dtoa_r+0x62a>
 80073c8:	4ba3      	ldr	r3, [pc, #652]	; (8007658 <_dtoa_r+0x998>)
 80073ca:	2200      	movs	r2, #0
 80073cc:	f7f9 f91c 	bl	8000608 <__aeabi_dmul>
 80073d0:	2200      	movs	r2, #0
 80073d2:	2300      	movs	r3, #0
 80073d4:	4606      	mov	r6, r0
 80073d6:	460f      	mov	r7, r1
 80073d8:	f7f9 fb7e 	bl	8000ad8 <__aeabi_dcmpeq>
 80073dc:	2800      	cmp	r0, #0
 80073de:	d09e      	beq.n	800731e <_dtoa_r+0x65e>
 80073e0:	e7d0      	b.n	8007384 <_dtoa_r+0x6c4>
 80073e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073e4:	2a00      	cmp	r2, #0
 80073e6:	f000 80ca 	beq.w	800757e <_dtoa_r+0x8be>
 80073ea:	9a07      	ldr	r2, [sp, #28]
 80073ec:	2a01      	cmp	r2, #1
 80073ee:	f300 80ad 	bgt.w	800754c <_dtoa_r+0x88c>
 80073f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80073f4:	2a00      	cmp	r2, #0
 80073f6:	f000 80a5 	beq.w	8007544 <_dtoa_r+0x884>
 80073fa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80073fe:	9e08      	ldr	r6, [sp, #32]
 8007400:	9d05      	ldr	r5, [sp, #20]
 8007402:	9a05      	ldr	r2, [sp, #20]
 8007404:	441a      	add	r2, r3
 8007406:	9205      	str	r2, [sp, #20]
 8007408:	9a06      	ldr	r2, [sp, #24]
 800740a:	2101      	movs	r1, #1
 800740c:	441a      	add	r2, r3
 800740e:	4620      	mov	r0, r4
 8007410:	9206      	str	r2, [sp, #24]
 8007412:	f000 fc3d 	bl	8007c90 <__i2b>
 8007416:	4607      	mov	r7, r0
 8007418:	b165      	cbz	r5, 8007434 <_dtoa_r+0x774>
 800741a:	9b06      	ldr	r3, [sp, #24]
 800741c:	2b00      	cmp	r3, #0
 800741e:	dd09      	ble.n	8007434 <_dtoa_r+0x774>
 8007420:	42ab      	cmp	r3, r5
 8007422:	9a05      	ldr	r2, [sp, #20]
 8007424:	bfa8      	it	ge
 8007426:	462b      	movge	r3, r5
 8007428:	1ad2      	subs	r2, r2, r3
 800742a:	9205      	str	r2, [sp, #20]
 800742c:	9a06      	ldr	r2, [sp, #24]
 800742e:	1aed      	subs	r5, r5, r3
 8007430:	1ad3      	subs	r3, r2, r3
 8007432:	9306      	str	r3, [sp, #24]
 8007434:	9b08      	ldr	r3, [sp, #32]
 8007436:	b1f3      	cbz	r3, 8007476 <_dtoa_r+0x7b6>
 8007438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800743a:	2b00      	cmp	r3, #0
 800743c:	f000 80a3 	beq.w	8007586 <_dtoa_r+0x8c6>
 8007440:	2e00      	cmp	r6, #0
 8007442:	dd10      	ble.n	8007466 <_dtoa_r+0x7a6>
 8007444:	4639      	mov	r1, r7
 8007446:	4632      	mov	r2, r6
 8007448:	4620      	mov	r0, r4
 800744a:	f000 fce1 	bl	8007e10 <__pow5mult>
 800744e:	4652      	mov	r2, sl
 8007450:	4601      	mov	r1, r0
 8007452:	4607      	mov	r7, r0
 8007454:	4620      	mov	r0, r4
 8007456:	f000 fc31 	bl	8007cbc <__multiply>
 800745a:	4651      	mov	r1, sl
 800745c:	4680      	mov	r8, r0
 800745e:	4620      	mov	r0, r4
 8007460:	f000 fb60 	bl	8007b24 <_Bfree>
 8007464:	46c2      	mov	sl, r8
 8007466:	9b08      	ldr	r3, [sp, #32]
 8007468:	1b9a      	subs	r2, r3, r6
 800746a:	d004      	beq.n	8007476 <_dtoa_r+0x7b6>
 800746c:	4651      	mov	r1, sl
 800746e:	4620      	mov	r0, r4
 8007470:	f000 fcce 	bl	8007e10 <__pow5mult>
 8007474:	4682      	mov	sl, r0
 8007476:	2101      	movs	r1, #1
 8007478:	4620      	mov	r0, r4
 800747a:	f000 fc09 	bl	8007c90 <__i2b>
 800747e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007480:	2b00      	cmp	r3, #0
 8007482:	4606      	mov	r6, r0
 8007484:	f340 8081 	ble.w	800758a <_dtoa_r+0x8ca>
 8007488:	461a      	mov	r2, r3
 800748a:	4601      	mov	r1, r0
 800748c:	4620      	mov	r0, r4
 800748e:	f000 fcbf 	bl	8007e10 <__pow5mult>
 8007492:	9b07      	ldr	r3, [sp, #28]
 8007494:	2b01      	cmp	r3, #1
 8007496:	4606      	mov	r6, r0
 8007498:	dd7a      	ble.n	8007590 <_dtoa_r+0x8d0>
 800749a:	f04f 0800 	mov.w	r8, #0
 800749e:	6933      	ldr	r3, [r6, #16]
 80074a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80074a4:	6918      	ldr	r0, [r3, #16]
 80074a6:	f000 fba5 	bl	8007bf4 <__hi0bits>
 80074aa:	f1c0 0020 	rsb	r0, r0, #32
 80074ae:	9b06      	ldr	r3, [sp, #24]
 80074b0:	4418      	add	r0, r3
 80074b2:	f010 001f 	ands.w	r0, r0, #31
 80074b6:	f000 8094 	beq.w	80075e2 <_dtoa_r+0x922>
 80074ba:	f1c0 0320 	rsb	r3, r0, #32
 80074be:	2b04      	cmp	r3, #4
 80074c0:	f340 8085 	ble.w	80075ce <_dtoa_r+0x90e>
 80074c4:	9b05      	ldr	r3, [sp, #20]
 80074c6:	f1c0 001c 	rsb	r0, r0, #28
 80074ca:	4403      	add	r3, r0
 80074cc:	9305      	str	r3, [sp, #20]
 80074ce:	9b06      	ldr	r3, [sp, #24]
 80074d0:	4403      	add	r3, r0
 80074d2:	4405      	add	r5, r0
 80074d4:	9306      	str	r3, [sp, #24]
 80074d6:	9b05      	ldr	r3, [sp, #20]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	dd05      	ble.n	80074e8 <_dtoa_r+0x828>
 80074dc:	4651      	mov	r1, sl
 80074de:	461a      	mov	r2, r3
 80074e0:	4620      	mov	r0, r4
 80074e2:	f000 fcef 	bl	8007ec4 <__lshift>
 80074e6:	4682      	mov	sl, r0
 80074e8:	9b06      	ldr	r3, [sp, #24]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	dd05      	ble.n	80074fa <_dtoa_r+0x83a>
 80074ee:	4631      	mov	r1, r6
 80074f0:	461a      	mov	r2, r3
 80074f2:	4620      	mov	r0, r4
 80074f4:	f000 fce6 	bl	8007ec4 <__lshift>
 80074f8:	4606      	mov	r6, r0
 80074fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d072      	beq.n	80075e6 <_dtoa_r+0x926>
 8007500:	4631      	mov	r1, r6
 8007502:	4650      	mov	r0, sl
 8007504:	f000 fd4a 	bl	8007f9c <__mcmp>
 8007508:	2800      	cmp	r0, #0
 800750a:	da6c      	bge.n	80075e6 <_dtoa_r+0x926>
 800750c:	2300      	movs	r3, #0
 800750e:	4651      	mov	r1, sl
 8007510:	220a      	movs	r2, #10
 8007512:	4620      	mov	r0, r4
 8007514:	f000 fb28 	bl	8007b68 <__multadd>
 8007518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800751a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800751e:	4682      	mov	sl, r0
 8007520:	2b00      	cmp	r3, #0
 8007522:	f000 81b0 	beq.w	8007886 <_dtoa_r+0xbc6>
 8007526:	2300      	movs	r3, #0
 8007528:	4639      	mov	r1, r7
 800752a:	220a      	movs	r2, #10
 800752c:	4620      	mov	r0, r4
 800752e:	f000 fb1b 	bl	8007b68 <__multadd>
 8007532:	9b01      	ldr	r3, [sp, #4]
 8007534:	2b00      	cmp	r3, #0
 8007536:	4607      	mov	r7, r0
 8007538:	f300 8096 	bgt.w	8007668 <_dtoa_r+0x9a8>
 800753c:	9b07      	ldr	r3, [sp, #28]
 800753e:	2b02      	cmp	r3, #2
 8007540:	dc59      	bgt.n	80075f6 <_dtoa_r+0x936>
 8007542:	e091      	b.n	8007668 <_dtoa_r+0x9a8>
 8007544:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007546:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800754a:	e758      	b.n	80073fe <_dtoa_r+0x73e>
 800754c:	9b04      	ldr	r3, [sp, #16]
 800754e:	1e5e      	subs	r6, r3, #1
 8007550:	9b08      	ldr	r3, [sp, #32]
 8007552:	42b3      	cmp	r3, r6
 8007554:	bfbf      	itttt	lt
 8007556:	9b08      	ldrlt	r3, [sp, #32]
 8007558:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800755a:	9608      	strlt	r6, [sp, #32]
 800755c:	1af3      	sublt	r3, r6, r3
 800755e:	bfb4      	ite	lt
 8007560:	18d2      	addlt	r2, r2, r3
 8007562:	1b9e      	subge	r6, r3, r6
 8007564:	9b04      	ldr	r3, [sp, #16]
 8007566:	bfbc      	itt	lt
 8007568:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800756a:	2600      	movlt	r6, #0
 800756c:	2b00      	cmp	r3, #0
 800756e:	bfb7      	itett	lt
 8007570:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007574:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007578:	1a9d      	sublt	r5, r3, r2
 800757a:	2300      	movlt	r3, #0
 800757c:	e741      	b.n	8007402 <_dtoa_r+0x742>
 800757e:	9e08      	ldr	r6, [sp, #32]
 8007580:	9d05      	ldr	r5, [sp, #20]
 8007582:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007584:	e748      	b.n	8007418 <_dtoa_r+0x758>
 8007586:	9a08      	ldr	r2, [sp, #32]
 8007588:	e770      	b.n	800746c <_dtoa_r+0x7ac>
 800758a:	9b07      	ldr	r3, [sp, #28]
 800758c:	2b01      	cmp	r3, #1
 800758e:	dc19      	bgt.n	80075c4 <_dtoa_r+0x904>
 8007590:	9b02      	ldr	r3, [sp, #8]
 8007592:	b9bb      	cbnz	r3, 80075c4 <_dtoa_r+0x904>
 8007594:	9b03      	ldr	r3, [sp, #12]
 8007596:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800759a:	b99b      	cbnz	r3, 80075c4 <_dtoa_r+0x904>
 800759c:	9b03      	ldr	r3, [sp, #12]
 800759e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80075a2:	0d1b      	lsrs	r3, r3, #20
 80075a4:	051b      	lsls	r3, r3, #20
 80075a6:	b183      	cbz	r3, 80075ca <_dtoa_r+0x90a>
 80075a8:	9b05      	ldr	r3, [sp, #20]
 80075aa:	3301      	adds	r3, #1
 80075ac:	9305      	str	r3, [sp, #20]
 80075ae:	9b06      	ldr	r3, [sp, #24]
 80075b0:	3301      	adds	r3, #1
 80075b2:	9306      	str	r3, [sp, #24]
 80075b4:	f04f 0801 	mov.w	r8, #1
 80075b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	f47f af6f 	bne.w	800749e <_dtoa_r+0x7de>
 80075c0:	2001      	movs	r0, #1
 80075c2:	e774      	b.n	80074ae <_dtoa_r+0x7ee>
 80075c4:	f04f 0800 	mov.w	r8, #0
 80075c8:	e7f6      	b.n	80075b8 <_dtoa_r+0x8f8>
 80075ca:	4698      	mov	r8, r3
 80075cc:	e7f4      	b.n	80075b8 <_dtoa_r+0x8f8>
 80075ce:	d082      	beq.n	80074d6 <_dtoa_r+0x816>
 80075d0:	9a05      	ldr	r2, [sp, #20]
 80075d2:	331c      	adds	r3, #28
 80075d4:	441a      	add	r2, r3
 80075d6:	9205      	str	r2, [sp, #20]
 80075d8:	9a06      	ldr	r2, [sp, #24]
 80075da:	441a      	add	r2, r3
 80075dc:	441d      	add	r5, r3
 80075de:	9206      	str	r2, [sp, #24]
 80075e0:	e779      	b.n	80074d6 <_dtoa_r+0x816>
 80075e2:	4603      	mov	r3, r0
 80075e4:	e7f4      	b.n	80075d0 <_dtoa_r+0x910>
 80075e6:	9b04      	ldr	r3, [sp, #16]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	dc37      	bgt.n	800765c <_dtoa_r+0x99c>
 80075ec:	9b07      	ldr	r3, [sp, #28]
 80075ee:	2b02      	cmp	r3, #2
 80075f0:	dd34      	ble.n	800765c <_dtoa_r+0x99c>
 80075f2:	9b04      	ldr	r3, [sp, #16]
 80075f4:	9301      	str	r3, [sp, #4]
 80075f6:	9b01      	ldr	r3, [sp, #4]
 80075f8:	b963      	cbnz	r3, 8007614 <_dtoa_r+0x954>
 80075fa:	4631      	mov	r1, r6
 80075fc:	2205      	movs	r2, #5
 80075fe:	4620      	mov	r0, r4
 8007600:	f000 fab2 	bl	8007b68 <__multadd>
 8007604:	4601      	mov	r1, r0
 8007606:	4606      	mov	r6, r0
 8007608:	4650      	mov	r0, sl
 800760a:	f000 fcc7 	bl	8007f9c <__mcmp>
 800760e:	2800      	cmp	r0, #0
 8007610:	f73f adbb 	bgt.w	800718a <_dtoa_r+0x4ca>
 8007614:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007616:	9d00      	ldr	r5, [sp, #0]
 8007618:	ea6f 0b03 	mvn.w	fp, r3
 800761c:	f04f 0800 	mov.w	r8, #0
 8007620:	4631      	mov	r1, r6
 8007622:	4620      	mov	r0, r4
 8007624:	f000 fa7e 	bl	8007b24 <_Bfree>
 8007628:	2f00      	cmp	r7, #0
 800762a:	f43f aeab 	beq.w	8007384 <_dtoa_r+0x6c4>
 800762e:	f1b8 0f00 	cmp.w	r8, #0
 8007632:	d005      	beq.n	8007640 <_dtoa_r+0x980>
 8007634:	45b8      	cmp	r8, r7
 8007636:	d003      	beq.n	8007640 <_dtoa_r+0x980>
 8007638:	4641      	mov	r1, r8
 800763a:	4620      	mov	r0, r4
 800763c:	f000 fa72 	bl	8007b24 <_Bfree>
 8007640:	4639      	mov	r1, r7
 8007642:	4620      	mov	r0, r4
 8007644:	f000 fa6e 	bl	8007b24 <_Bfree>
 8007648:	e69c      	b.n	8007384 <_dtoa_r+0x6c4>
 800764a:	2600      	movs	r6, #0
 800764c:	4637      	mov	r7, r6
 800764e:	e7e1      	b.n	8007614 <_dtoa_r+0x954>
 8007650:	46bb      	mov	fp, r7
 8007652:	4637      	mov	r7, r6
 8007654:	e599      	b.n	800718a <_dtoa_r+0x4ca>
 8007656:	bf00      	nop
 8007658:	40240000 	.word	0x40240000
 800765c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800765e:	2b00      	cmp	r3, #0
 8007660:	f000 80c8 	beq.w	80077f4 <_dtoa_r+0xb34>
 8007664:	9b04      	ldr	r3, [sp, #16]
 8007666:	9301      	str	r3, [sp, #4]
 8007668:	2d00      	cmp	r5, #0
 800766a:	dd05      	ble.n	8007678 <_dtoa_r+0x9b8>
 800766c:	4639      	mov	r1, r7
 800766e:	462a      	mov	r2, r5
 8007670:	4620      	mov	r0, r4
 8007672:	f000 fc27 	bl	8007ec4 <__lshift>
 8007676:	4607      	mov	r7, r0
 8007678:	f1b8 0f00 	cmp.w	r8, #0
 800767c:	d05b      	beq.n	8007736 <_dtoa_r+0xa76>
 800767e:	6879      	ldr	r1, [r7, #4]
 8007680:	4620      	mov	r0, r4
 8007682:	f000 fa0f 	bl	8007aa4 <_Balloc>
 8007686:	4605      	mov	r5, r0
 8007688:	b928      	cbnz	r0, 8007696 <_dtoa_r+0x9d6>
 800768a:	4b83      	ldr	r3, [pc, #524]	; (8007898 <_dtoa_r+0xbd8>)
 800768c:	4602      	mov	r2, r0
 800768e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007692:	f7ff bb2e 	b.w	8006cf2 <_dtoa_r+0x32>
 8007696:	693a      	ldr	r2, [r7, #16]
 8007698:	3202      	adds	r2, #2
 800769a:	0092      	lsls	r2, r2, #2
 800769c:	f107 010c 	add.w	r1, r7, #12
 80076a0:	300c      	adds	r0, #12
 80076a2:	f000 ffab 	bl	80085fc <memcpy>
 80076a6:	2201      	movs	r2, #1
 80076a8:	4629      	mov	r1, r5
 80076aa:	4620      	mov	r0, r4
 80076ac:	f000 fc0a 	bl	8007ec4 <__lshift>
 80076b0:	9b00      	ldr	r3, [sp, #0]
 80076b2:	3301      	adds	r3, #1
 80076b4:	9304      	str	r3, [sp, #16]
 80076b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80076ba:	4413      	add	r3, r2
 80076bc:	9308      	str	r3, [sp, #32]
 80076be:	9b02      	ldr	r3, [sp, #8]
 80076c0:	f003 0301 	and.w	r3, r3, #1
 80076c4:	46b8      	mov	r8, r7
 80076c6:	9306      	str	r3, [sp, #24]
 80076c8:	4607      	mov	r7, r0
 80076ca:	9b04      	ldr	r3, [sp, #16]
 80076cc:	4631      	mov	r1, r6
 80076ce:	3b01      	subs	r3, #1
 80076d0:	4650      	mov	r0, sl
 80076d2:	9301      	str	r3, [sp, #4]
 80076d4:	f7ff fa69 	bl	8006baa <quorem>
 80076d8:	4641      	mov	r1, r8
 80076da:	9002      	str	r0, [sp, #8]
 80076dc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80076e0:	4650      	mov	r0, sl
 80076e2:	f000 fc5b 	bl	8007f9c <__mcmp>
 80076e6:	463a      	mov	r2, r7
 80076e8:	9005      	str	r0, [sp, #20]
 80076ea:	4631      	mov	r1, r6
 80076ec:	4620      	mov	r0, r4
 80076ee:	f000 fc71 	bl	8007fd4 <__mdiff>
 80076f2:	68c2      	ldr	r2, [r0, #12]
 80076f4:	4605      	mov	r5, r0
 80076f6:	bb02      	cbnz	r2, 800773a <_dtoa_r+0xa7a>
 80076f8:	4601      	mov	r1, r0
 80076fa:	4650      	mov	r0, sl
 80076fc:	f000 fc4e 	bl	8007f9c <__mcmp>
 8007700:	4602      	mov	r2, r0
 8007702:	4629      	mov	r1, r5
 8007704:	4620      	mov	r0, r4
 8007706:	9209      	str	r2, [sp, #36]	; 0x24
 8007708:	f000 fa0c 	bl	8007b24 <_Bfree>
 800770c:	9b07      	ldr	r3, [sp, #28]
 800770e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007710:	9d04      	ldr	r5, [sp, #16]
 8007712:	ea43 0102 	orr.w	r1, r3, r2
 8007716:	9b06      	ldr	r3, [sp, #24]
 8007718:	4319      	orrs	r1, r3
 800771a:	d110      	bne.n	800773e <_dtoa_r+0xa7e>
 800771c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007720:	d029      	beq.n	8007776 <_dtoa_r+0xab6>
 8007722:	9b05      	ldr	r3, [sp, #20]
 8007724:	2b00      	cmp	r3, #0
 8007726:	dd02      	ble.n	800772e <_dtoa_r+0xa6e>
 8007728:	9b02      	ldr	r3, [sp, #8]
 800772a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800772e:	9b01      	ldr	r3, [sp, #4]
 8007730:	f883 9000 	strb.w	r9, [r3]
 8007734:	e774      	b.n	8007620 <_dtoa_r+0x960>
 8007736:	4638      	mov	r0, r7
 8007738:	e7ba      	b.n	80076b0 <_dtoa_r+0x9f0>
 800773a:	2201      	movs	r2, #1
 800773c:	e7e1      	b.n	8007702 <_dtoa_r+0xa42>
 800773e:	9b05      	ldr	r3, [sp, #20]
 8007740:	2b00      	cmp	r3, #0
 8007742:	db04      	blt.n	800774e <_dtoa_r+0xa8e>
 8007744:	9907      	ldr	r1, [sp, #28]
 8007746:	430b      	orrs	r3, r1
 8007748:	9906      	ldr	r1, [sp, #24]
 800774a:	430b      	orrs	r3, r1
 800774c:	d120      	bne.n	8007790 <_dtoa_r+0xad0>
 800774e:	2a00      	cmp	r2, #0
 8007750:	dded      	ble.n	800772e <_dtoa_r+0xa6e>
 8007752:	4651      	mov	r1, sl
 8007754:	2201      	movs	r2, #1
 8007756:	4620      	mov	r0, r4
 8007758:	f000 fbb4 	bl	8007ec4 <__lshift>
 800775c:	4631      	mov	r1, r6
 800775e:	4682      	mov	sl, r0
 8007760:	f000 fc1c 	bl	8007f9c <__mcmp>
 8007764:	2800      	cmp	r0, #0
 8007766:	dc03      	bgt.n	8007770 <_dtoa_r+0xab0>
 8007768:	d1e1      	bne.n	800772e <_dtoa_r+0xa6e>
 800776a:	f019 0f01 	tst.w	r9, #1
 800776e:	d0de      	beq.n	800772e <_dtoa_r+0xa6e>
 8007770:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007774:	d1d8      	bne.n	8007728 <_dtoa_r+0xa68>
 8007776:	9a01      	ldr	r2, [sp, #4]
 8007778:	2339      	movs	r3, #57	; 0x39
 800777a:	7013      	strb	r3, [r2, #0]
 800777c:	462b      	mov	r3, r5
 800777e:	461d      	mov	r5, r3
 8007780:	3b01      	subs	r3, #1
 8007782:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007786:	2a39      	cmp	r2, #57	; 0x39
 8007788:	d06c      	beq.n	8007864 <_dtoa_r+0xba4>
 800778a:	3201      	adds	r2, #1
 800778c:	701a      	strb	r2, [r3, #0]
 800778e:	e747      	b.n	8007620 <_dtoa_r+0x960>
 8007790:	2a00      	cmp	r2, #0
 8007792:	dd07      	ble.n	80077a4 <_dtoa_r+0xae4>
 8007794:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007798:	d0ed      	beq.n	8007776 <_dtoa_r+0xab6>
 800779a:	9a01      	ldr	r2, [sp, #4]
 800779c:	f109 0301 	add.w	r3, r9, #1
 80077a0:	7013      	strb	r3, [r2, #0]
 80077a2:	e73d      	b.n	8007620 <_dtoa_r+0x960>
 80077a4:	9b04      	ldr	r3, [sp, #16]
 80077a6:	9a08      	ldr	r2, [sp, #32]
 80077a8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d043      	beq.n	8007838 <_dtoa_r+0xb78>
 80077b0:	4651      	mov	r1, sl
 80077b2:	2300      	movs	r3, #0
 80077b4:	220a      	movs	r2, #10
 80077b6:	4620      	mov	r0, r4
 80077b8:	f000 f9d6 	bl	8007b68 <__multadd>
 80077bc:	45b8      	cmp	r8, r7
 80077be:	4682      	mov	sl, r0
 80077c0:	f04f 0300 	mov.w	r3, #0
 80077c4:	f04f 020a 	mov.w	r2, #10
 80077c8:	4641      	mov	r1, r8
 80077ca:	4620      	mov	r0, r4
 80077cc:	d107      	bne.n	80077de <_dtoa_r+0xb1e>
 80077ce:	f000 f9cb 	bl	8007b68 <__multadd>
 80077d2:	4680      	mov	r8, r0
 80077d4:	4607      	mov	r7, r0
 80077d6:	9b04      	ldr	r3, [sp, #16]
 80077d8:	3301      	adds	r3, #1
 80077da:	9304      	str	r3, [sp, #16]
 80077dc:	e775      	b.n	80076ca <_dtoa_r+0xa0a>
 80077de:	f000 f9c3 	bl	8007b68 <__multadd>
 80077e2:	4639      	mov	r1, r7
 80077e4:	4680      	mov	r8, r0
 80077e6:	2300      	movs	r3, #0
 80077e8:	220a      	movs	r2, #10
 80077ea:	4620      	mov	r0, r4
 80077ec:	f000 f9bc 	bl	8007b68 <__multadd>
 80077f0:	4607      	mov	r7, r0
 80077f2:	e7f0      	b.n	80077d6 <_dtoa_r+0xb16>
 80077f4:	9b04      	ldr	r3, [sp, #16]
 80077f6:	9301      	str	r3, [sp, #4]
 80077f8:	9d00      	ldr	r5, [sp, #0]
 80077fa:	4631      	mov	r1, r6
 80077fc:	4650      	mov	r0, sl
 80077fe:	f7ff f9d4 	bl	8006baa <quorem>
 8007802:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007806:	9b00      	ldr	r3, [sp, #0]
 8007808:	f805 9b01 	strb.w	r9, [r5], #1
 800780c:	1aea      	subs	r2, r5, r3
 800780e:	9b01      	ldr	r3, [sp, #4]
 8007810:	4293      	cmp	r3, r2
 8007812:	dd07      	ble.n	8007824 <_dtoa_r+0xb64>
 8007814:	4651      	mov	r1, sl
 8007816:	2300      	movs	r3, #0
 8007818:	220a      	movs	r2, #10
 800781a:	4620      	mov	r0, r4
 800781c:	f000 f9a4 	bl	8007b68 <__multadd>
 8007820:	4682      	mov	sl, r0
 8007822:	e7ea      	b.n	80077fa <_dtoa_r+0xb3a>
 8007824:	9b01      	ldr	r3, [sp, #4]
 8007826:	2b00      	cmp	r3, #0
 8007828:	bfc8      	it	gt
 800782a:	461d      	movgt	r5, r3
 800782c:	9b00      	ldr	r3, [sp, #0]
 800782e:	bfd8      	it	le
 8007830:	2501      	movle	r5, #1
 8007832:	441d      	add	r5, r3
 8007834:	f04f 0800 	mov.w	r8, #0
 8007838:	4651      	mov	r1, sl
 800783a:	2201      	movs	r2, #1
 800783c:	4620      	mov	r0, r4
 800783e:	f000 fb41 	bl	8007ec4 <__lshift>
 8007842:	4631      	mov	r1, r6
 8007844:	4682      	mov	sl, r0
 8007846:	f000 fba9 	bl	8007f9c <__mcmp>
 800784a:	2800      	cmp	r0, #0
 800784c:	dc96      	bgt.n	800777c <_dtoa_r+0xabc>
 800784e:	d102      	bne.n	8007856 <_dtoa_r+0xb96>
 8007850:	f019 0f01 	tst.w	r9, #1
 8007854:	d192      	bne.n	800777c <_dtoa_r+0xabc>
 8007856:	462b      	mov	r3, r5
 8007858:	461d      	mov	r5, r3
 800785a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800785e:	2a30      	cmp	r2, #48	; 0x30
 8007860:	d0fa      	beq.n	8007858 <_dtoa_r+0xb98>
 8007862:	e6dd      	b.n	8007620 <_dtoa_r+0x960>
 8007864:	9a00      	ldr	r2, [sp, #0]
 8007866:	429a      	cmp	r2, r3
 8007868:	d189      	bne.n	800777e <_dtoa_r+0xabe>
 800786a:	f10b 0b01 	add.w	fp, fp, #1
 800786e:	2331      	movs	r3, #49	; 0x31
 8007870:	e796      	b.n	80077a0 <_dtoa_r+0xae0>
 8007872:	4b0a      	ldr	r3, [pc, #40]	; (800789c <_dtoa_r+0xbdc>)
 8007874:	f7ff ba99 	b.w	8006daa <_dtoa_r+0xea>
 8007878:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800787a:	2b00      	cmp	r3, #0
 800787c:	f47f aa6d 	bne.w	8006d5a <_dtoa_r+0x9a>
 8007880:	4b07      	ldr	r3, [pc, #28]	; (80078a0 <_dtoa_r+0xbe0>)
 8007882:	f7ff ba92 	b.w	8006daa <_dtoa_r+0xea>
 8007886:	9b01      	ldr	r3, [sp, #4]
 8007888:	2b00      	cmp	r3, #0
 800788a:	dcb5      	bgt.n	80077f8 <_dtoa_r+0xb38>
 800788c:	9b07      	ldr	r3, [sp, #28]
 800788e:	2b02      	cmp	r3, #2
 8007890:	f73f aeb1 	bgt.w	80075f6 <_dtoa_r+0x936>
 8007894:	e7b0      	b.n	80077f8 <_dtoa_r+0xb38>
 8007896:	bf00      	nop
 8007898:	08008dcc 	.word	0x08008dcc
 800789c:	08008d2c 	.word	0x08008d2c
 80078a0:	08008d50 	.word	0x08008d50

080078a4 <_free_r>:
 80078a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80078a6:	2900      	cmp	r1, #0
 80078a8:	d044      	beq.n	8007934 <_free_r+0x90>
 80078aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078ae:	9001      	str	r0, [sp, #4]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	f1a1 0404 	sub.w	r4, r1, #4
 80078b6:	bfb8      	it	lt
 80078b8:	18e4      	addlt	r4, r4, r3
 80078ba:	f000 f8e7 	bl	8007a8c <__malloc_lock>
 80078be:	4a1e      	ldr	r2, [pc, #120]	; (8007938 <_free_r+0x94>)
 80078c0:	9801      	ldr	r0, [sp, #4]
 80078c2:	6813      	ldr	r3, [r2, #0]
 80078c4:	b933      	cbnz	r3, 80078d4 <_free_r+0x30>
 80078c6:	6063      	str	r3, [r4, #4]
 80078c8:	6014      	str	r4, [r2, #0]
 80078ca:	b003      	add	sp, #12
 80078cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80078d0:	f000 b8e2 	b.w	8007a98 <__malloc_unlock>
 80078d4:	42a3      	cmp	r3, r4
 80078d6:	d908      	bls.n	80078ea <_free_r+0x46>
 80078d8:	6825      	ldr	r5, [r4, #0]
 80078da:	1961      	adds	r1, r4, r5
 80078dc:	428b      	cmp	r3, r1
 80078de:	bf01      	itttt	eq
 80078e0:	6819      	ldreq	r1, [r3, #0]
 80078e2:	685b      	ldreq	r3, [r3, #4]
 80078e4:	1949      	addeq	r1, r1, r5
 80078e6:	6021      	streq	r1, [r4, #0]
 80078e8:	e7ed      	b.n	80078c6 <_free_r+0x22>
 80078ea:	461a      	mov	r2, r3
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	b10b      	cbz	r3, 80078f4 <_free_r+0x50>
 80078f0:	42a3      	cmp	r3, r4
 80078f2:	d9fa      	bls.n	80078ea <_free_r+0x46>
 80078f4:	6811      	ldr	r1, [r2, #0]
 80078f6:	1855      	adds	r5, r2, r1
 80078f8:	42a5      	cmp	r5, r4
 80078fa:	d10b      	bne.n	8007914 <_free_r+0x70>
 80078fc:	6824      	ldr	r4, [r4, #0]
 80078fe:	4421      	add	r1, r4
 8007900:	1854      	adds	r4, r2, r1
 8007902:	42a3      	cmp	r3, r4
 8007904:	6011      	str	r1, [r2, #0]
 8007906:	d1e0      	bne.n	80078ca <_free_r+0x26>
 8007908:	681c      	ldr	r4, [r3, #0]
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	6053      	str	r3, [r2, #4]
 800790e:	440c      	add	r4, r1
 8007910:	6014      	str	r4, [r2, #0]
 8007912:	e7da      	b.n	80078ca <_free_r+0x26>
 8007914:	d902      	bls.n	800791c <_free_r+0x78>
 8007916:	230c      	movs	r3, #12
 8007918:	6003      	str	r3, [r0, #0]
 800791a:	e7d6      	b.n	80078ca <_free_r+0x26>
 800791c:	6825      	ldr	r5, [r4, #0]
 800791e:	1961      	adds	r1, r4, r5
 8007920:	428b      	cmp	r3, r1
 8007922:	bf04      	itt	eq
 8007924:	6819      	ldreq	r1, [r3, #0]
 8007926:	685b      	ldreq	r3, [r3, #4]
 8007928:	6063      	str	r3, [r4, #4]
 800792a:	bf04      	itt	eq
 800792c:	1949      	addeq	r1, r1, r5
 800792e:	6021      	streq	r1, [r4, #0]
 8007930:	6054      	str	r4, [r2, #4]
 8007932:	e7ca      	b.n	80078ca <_free_r+0x26>
 8007934:	b003      	add	sp, #12
 8007936:	bd30      	pop	{r4, r5, pc}
 8007938:	20000868 	.word	0x20000868

0800793c <malloc>:
 800793c:	4b02      	ldr	r3, [pc, #8]	; (8007948 <malloc+0xc>)
 800793e:	4601      	mov	r1, r0
 8007940:	6818      	ldr	r0, [r3, #0]
 8007942:	f000 b823 	b.w	800798c <_malloc_r>
 8007946:	bf00      	nop
 8007948:	20000064 	.word	0x20000064

0800794c <sbrk_aligned>:
 800794c:	b570      	push	{r4, r5, r6, lr}
 800794e:	4e0e      	ldr	r6, [pc, #56]	; (8007988 <sbrk_aligned+0x3c>)
 8007950:	460c      	mov	r4, r1
 8007952:	6831      	ldr	r1, [r6, #0]
 8007954:	4605      	mov	r5, r0
 8007956:	b911      	cbnz	r1, 800795e <sbrk_aligned+0x12>
 8007958:	f000 fe40 	bl	80085dc <_sbrk_r>
 800795c:	6030      	str	r0, [r6, #0]
 800795e:	4621      	mov	r1, r4
 8007960:	4628      	mov	r0, r5
 8007962:	f000 fe3b 	bl	80085dc <_sbrk_r>
 8007966:	1c43      	adds	r3, r0, #1
 8007968:	d00a      	beq.n	8007980 <sbrk_aligned+0x34>
 800796a:	1cc4      	adds	r4, r0, #3
 800796c:	f024 0403 	bic.w	r4, r4, #3
 8007970:	42a0      	cmp	r0, r4
 8007972:	d007      	beq.n	8007984 <sbrk_aligned+0x38>
 8007974:	1a21      	subs	r1, r4, r0
 8007976:	4628      	mov	r0, r5
 8007978:	f000 fe30 	bl	80085dc <_sbrk_r>
 800797c:	3001      	adds	r0, #1
 800797e:	d101      	bne.n	8007984 <sbrk_aligned+0x38>
 8007980:	f04f 34ff 	mov.w	r4, #4294967295
 8007984:	4620      	mov	r0, r4
 8007986:	bd70      	pop	{r4, r5, r6, pc}
 8007988:	2000086c 	.word	0x2000086c

0800798c <_malloc_r>:
 800798c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007990:	1ccd      	adds	r5, r1, #3
 8007992:	f025 0503 	bic.w	r5, r5, #3
 8007996:	3508      	adds	r5, #8
 8007998:	2d0c      	cmp	r5, #12
 800799a:	bf38      	it	cc
 800799c:	250c      	movcc	r5, #12
 800799e:	2d00      	cmp	r5, #0
 80079a0:	4607      	mov	r7, r0
 80079a2:	db01      	blt.n	80079a8 <_malloc_r+0x1c>
 80079a4:	42a9      	cmp	r1, r5
 80079a6:	d905      	bls.n	80079b4 <_malloc_r+0x28>
 80079a8:	230c      	movs	r3, #12
 80079aa:	603b      	str	r3, [r7, #0]
 80079ac:	2600      	movs	r6, #0
 80079ae:	4630      	mov	r0, r6
 80079b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079b4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007a88 <_malloc_r+0xfc>
 80079b8:	f000 f868 	bl	8007a8c <__malloc_lock>
 80079bc:	f8d8 3000 	ldr.w	r3, [r8]
 80079c0:	461c      	mov	r4, r3
 80079c2:	bb5c      	cbnz	r4, 8007a1c <_malloc_r+0x90>
 80079c4:	4629      	mov	r1, r5
 80079c6:	4638      	mov	r0, r7
 80079c8:	f7ff ffc0 	bl	800794c <sbrk_aligned>
 80079cc:	1c43      	adds	r3, r0, #1
 80079ce:	4604      	mov	r4, r0
 80079d0:	d155      	bne.n	8007a7e <_malloc_r+0xf2>
 80079d2:	f8d8 4000 	ldr.w	r4, [r8]
 80079d6:	4626      	mov	r6, r4
 80079d8:	2e00      	cmp	r6, #0
 80079da:	d145      	bne.n	8007a68 <_malloc_r+0xdc>
 80079dc:	2c00      	cmp	r4, #0
 80079de:	d048      	beq.n	8007a72 <_malloc_r+0xe6>
 80079e0:	6823      	ldr	r3, [r4, #0]
 80079e2:	4631      	mov	r1, r6
 80079e4:	4638      	mov	r0, r7
 80079e6:	eb04 0903 	add.w	r9, r4, r3
 80079ea:	f000 fdf7 	bl	80085dc <_sbrk_r>
 80079ee:	4581      	cmp	r9, r0
 80079f0:	d13f      	bne.n	8007a72 <_malloc_r+0xe6>
 80079f2:	6821      	ldr	r1, [r4, #0]
 80079f4:	1a6d      	subs	r5, r5, r1
 80079f6:	4629      	mov	r1, r5
 80079f8:	4638      	mov	r0, r7
 80079fa:	f7ff ffa7 	bl	800794c <sbrk_aligned>
 80079fe:	3001      	adds	r0, #1
 8007a00:	d037      	beq.n	8007a72 <_malloc_r+0xe6>
 8007a02:	6823      	ldr	r3, [r4, #0]
 8007a04:	442b      	add	r3, r5
 8007a06:	6023      	str	r3, [r4, #0]
 8007a08:	f8d8 3000 	ldr.w	r3, [r8]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d038      	beq.n	8007a82 <_malloc_r+0xf6>
 8007a10:	685a      	ldr	r2, [r3, #4]
 8007a12:	42a2      	cmp	r2, r4
 8007a14:	d12b      	bne.n	8007a6e <_malloc_r+0xe2>
 8007a16:	2200      	movs	r2, #0
 8007a18:	605a      	str	r2, [r3, #4]
 8007a1a:	e00f      	b.n	8007a3c <_malloc_r+0xb0>
 8007a1c:	6822      	ldr	r2, [r4, #0]
 8007a1e:	1b52      	subs	r2, r2, r5
 8007a20:	d41f      	bmi.n	8007a62 <_malloc_r+0xd6>
 8007a22:	2a0b      	cmp	r2, #11
 8007a24:	d917      	bls.n	8007a56 <_malloc_r+0xca>
 8007a26:	1961      	adds	r1, r4, r5
 8007a28:	42a3      	cmp	r3, r4
 8007a2a:	6025      	str	r5, [r4, #0]
 8007a2c:	bf18      	it	ne
 8007a2e:	6059      	strne	r1, [r3, #4]
 8007a30:	6863      	ldr	r3, [r4, #4]
 8007a32:	bf08      	it	eq
 8007a34:	f8c8 1000 	streq.w	r1, [r8]
 8007a38:	5162      	str	r2, [r4, r5]
 8007a3a:	604b      	str	r3, [r1, #4]
 8007a3c:	4638      	mov	r0, r7
 8007a3e:	f104 060b 	add.w	r6, r4, #11
 8007a42:	f000 f829 	bl	8007a98 <__malloc_unlock>
 8007a46:	f026 0607 	bic.w	r6, r6, #7
 8007a4a:	1d23      	adds	r3, r4, #4
 8007a4c:	1af2      	subs	r2, r6, r3
 8007a4e:	d0ae      	beq.n	80079ae <_malloc_r+0x22>
 8007a50:	1b9b      	subs	r3, r3, r6
 8007a52:	50a3      	str	r3, [r4, r2]
 8007a54:	e7ab      	b.n	80079ae <_malloc_r+0x22>
 8007a56:	42a3      	cmp	r3, r4
 8007a58:	6862      	ldr	r2, [r4, #4]
 8007a5a:	d1dd      	bne.n	8007a18 <_malloc_r+0x8c>
 8007a5c:	f8c8 2000 	str.w	r2, [r8]
 8007a60:	e7ec      	b.n	8007a3c <_malloc_r+0xb0>
 8007a62:	4623      	mov	r3, r4
 8007a64:	6864      	ldr	r4, [r4, #4]
 8007a66:	e7ac      	b.n	80079c2 <_malloc_r+0x36>
 8007a68:	4634      	mov	r4, r6
 8007a6a:	6876      	ldr	r6, [r6, #4]
 8007a6c:	e7b4      	b.n	80079d8 <_malloc_r+0x4c>
 8007a6e:	4613      	mov	r3, r2
 8007a70:	e7cc      	b.n	8007a0c <_malloc_r+0x80>
 8007a72:	230c      	movs	r3, #12
 8007a74:	603b      	str	r3, [r7, #0]
 8007a76:	4638      	mov	r0, r7
 8007a78:	f000 f80e 	bl	8007a98 <__malloc_unlock>
 8007a7c:	e797      	b.n	80079ae <_malloc_r+0x22>
 8007a7e:	6025      	str	r5, [r4, #0]
 8007a80:	e7dc      	b.n	8007a3c <_malloc_r+0xb0>
 8007a82:	605b      	str	r3, [r3, #4]
 8007a84:	deff      	udf	#255	; 0xff
 8007a86:	bf00      	nop
 8007a88:	20000868 	.word	0x20000868

08007a8c <__malloc_lock>:
 8007a8c:	4801      	ldr	r0, [pc, #4]	; (8007a94 <__malloc_lock+0x8>)
 8007a8e:	f7ff b88a 	b.w	8006ba6 <__retarget_lock_acquire_recursive>
 8007a92:	bf00      	nop
 8007a94:	20000864 	.word	0x20000864

08007a98 <__malloc_unlock>:
 8007a98:	4801      	ldr	r0, [pc, #4]	; (8007aa0 <__malloc_unlock+0x8>)
 8007a9a:	f7ff b885 	b.w	8006ba8 <__retarget_lock_release_recursive>
 8007a9e:	bf00      	nop
 8007aa0:	20000864 	.word	0x20000864

08007aa4 <_Balloc>:
 8007aa4:	b570      	push	{r4, r5, r6, lr}
 8007aa6:	69c6      	ldr	r6, [r0, #28]
 8007aa8:	4604      	mov	r4, r0
 8007aaa:	460d      	mov	r5, r1
 8007aac:	b976      	cbnz	r6, 8007acc <_Balloc+0x28>
 8007aae:	2010      	movs	r0, #16
 8007ab0:	f7ff ff44 	bl	800793c <malloc>
 8007ab4:	4602      	mov	r2, r0
 8007ab6:	61e0      	str	r0, [r4, #28]
 8007ab8:	b920      	cbnz	r0, 8007ac4 <_Balloc+0x20>
 8007aba:	4b18      	ldr	r3, [pc, #96]	; (8007b1c <_Balloc+0x78>)
 8007abc:	4818      	ldr	r0, [pc, #96]	; (8007b20 <_Balloc+0x7c>)
 8007abe:	216b      	movs	r1, #107	; 0x6b
 8007ac0:	f000 fdaa 	bl	8008618 <__assert_func>
 8007ac4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ac8:	6006      	str	r6, [r0, #0]
 8007aca:	60c6      	str	r6, [r0, #12]
 8007acc:	69e6      	ldr	r6, [r4, #28]
 8007ace:	68f3      	ldr	r3, [r6, #12]
 8007ad0:	b183      	cbz	r3, 8007af4 <_Balloc+0x50>
 8007ad2:	69e3      	ldr	r3, [r4, #28]
 8007ad4:	68db      	ldr	r3, [r3, #12]
 8007ad6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ada:	b9b8      	cbnz	r0, 8007b0c <_Balloc+0x68>
 8007adc:	2101      	movs	r1, #1
 8007ade:	fa01 f605 	lsl.w	r6, r1, r5
 8007ae2:	1d72      	adds	r2, r6, #5
 8007ae4:	0092      	lsls	r2, r2, #2
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	f000 fdb4 	bl	8008654 <_calloc_r>
 8007aec:	b160      	cbz	r0, 8007b08 <_Balloc+0x64>
 8007aee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007af2:	e00e      	b.n	8007b12 <_Balloc+0x6e>
 8007af4:	2221      	movs	r2, #33	; 0x21
 8007af6:	2104      	movs	r1, #4
 8007af8:	4620      	mov	r0, r4
 8007afa:	f000 fdab 	bl	8008654 <_calloc_r>
 8007afe:	69e3      	ldr	r3, [r4, #28]
 8007b00:	60f0      	str	r0, [r6, #12]
 8007b02:	68db      	ldr	r3, [r3, #12]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d1e4      	bne.n	8007ad2 <_Balloc+0x2e>
 8007b08:	2000      	movs	r0, #0
 8007b0a:	bd70      	pop	{r4, r5, r6, pc}
 8007b0c:	6802      	ldr	r2, [r0, #0]
 8007b0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007b12:	2300      	movs	r3, #0
 8007b14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007b18:	e7f7      	b.n	8007b0a <_Balloc+0x66>
 8007b1a:	bf00      	nop
 8007b1c:	08008d5d 	.word	0x08008d5d
 8007b20:	08008ddd 	.word	0x08008ddd

08007b24 <_Bfree>:
 8007b24:	b570      	push	{r4, r5, r6, lr}
 8007b26:	69c6      	ldr	r6, [r0, #28]
 8007b28:	4605      	mov	r5, r0
 8007b2a:	460c      	mov	r4, r1
 8007b2c:	b976      	cbnz	r6, 8007b4c <_Bfree+0x28>
 8007b2e:	2010      	movs	r0, #16
 8007b30:	f7ff ff04 	bl	800793c <malloc>
 8007b34:	4602      	mov	r2, r0
 8007b36:	61e8      	str	r0, [r5, #28]
 8007b38:	b920      	cbnz	r0, 8007b44 <_Bfree+0x20>
 8007b3a:	4b09      	ldr	r3, [pc, #36]	; (8007b60 <_Bfree+0x3c>)
 8007b3c:	4809      	ldr	r0, [pc, #36]	; (8007b64 <_Bfree+0x40>)
 8007b3e:	218f      	movs	r1, #143	; 0x8f
 8007b40:	f000 fd6a 	bl	8008618 <__assert_func>
 8007b44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b48:	6006      	str	r6, [r0, #0]
 8007b4a:	60c6      	str	r6, [r0, #12]
 8007b4c:	b13c      	cbz	r4, 8007b5e <_Bfree+0x3a>
 8007b4e:	69eb      	ldr	r3, [r5, #28]
 8007b50:	6862      	ldr	r2, [r4, #4]
 8007b52:	68db      	ldr	r3, [r3, #12]
 8007b54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b58:	6021      	str	r1, [r4, #0]
 8007b5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b5e:	bd70      	pop	{r4, r5, r6, pc}
 8007b60:	08008d5d 	.word	0x08008d5d
 8007b64:	08008ddd 	.word	0x08008ddd

08007b68 <__multadd>:
 8007b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b6c:	690d      	ldr	r5, [r1, #16]
 8007b6e:	4607      	mov	r7, r0
 8007b70:	460c      	mov	r4, r1
 8007b72:	461e      	mov	r6, r3
 8007b74:	f101 0c14 	add.w	ip, r1, #20
 8007b78:	2000      	movs	r0, #0
 8007b7a:	f8dc 3000 	ldr.w	r3, [ip]
 8007b7e:	b299      	uxth	r1, r3
 8007b80:	fb02 6101 	mla	r1, r2, r1, r6
 8007b84:	0c1e      	lsrs	r6, r3, #16
 8007b86:	0c0b      	lsrs	r3, r1, #16
 8007b88:	fb02 3306 	mla	r3, r2, r6, r3
 8007b8c:	b289      	uxth	r1, r1
 8007b8e:	3001      	adds	r0, #1
 8007b90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007b94:	4285      	cmp	r5, r0
 8007b96:	f84c 1b04 	str.w	r1, [ip], #4
 8007b9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007b9e:	dcec      	bgt.n	8007b7a <__multadd+0x12>
 8007ba0:	b30e      	cbz	r6, 8007be6 <__multadd+0x7e>
 8007ba2:	68a3      	ldr	r3, [r4, #8]
 8007ba4:	42ab      	cmp	r3, r5
 8007ba6:	dc19      	bgt.n	8007bdc <__multadd+0x74>
 8007ba8:	6861      	ldr	r1, [r4, #4]
 8007baa:	4638      	mov	r0, r7
 8007bac:	3101      	adds	r1, #1
 8007bae:	f7ff ff79 	bl	8007aa4 <_Balloc>
 8007bb2:	4680      	mov	r8, r0
 8007bb4:	b928      	cbnz	r0, 8007bc2 <__multadd+0x5a>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	4b0c      	ldr	r3, [pc, #48]	; (8007bec <__multadd+0x84>)
 8007bba:	480d      	ldr	r0, [pc, #52]	; (8007bf0 <__multadd+0x88>)
 8007bbc:	21ba      	movs	r1, #186	; 0xba
 8007bbe:	f000 fd2b 	bl	8008618 <__assert_func>
 8007bc2:	6922      	ldr	r2, [r4, #16]
 8007bc4:	3202      	adds	r2, #2
 8007bc6:	f104 010c 	add.w	r1, r4, #12
 8007bca:	0092      	lsls	r2, r2, #2
 8007bcc:	300c      	adds	r0, #12
 8007bce:	f000 fd15 	bl	80085fc <memcpy>
 8007bd2:	4621      	mov	r1, r4
 8007bd4:	4638      	mov	r0, r7
 8007bd6:	f7ff ffa5 	bl	8007b24 <_Bfree>
 8007bda:	4644      	mov	r4, r8
 8007bdc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007be0:	3501      	adds	r5, #1
 8007be2:	615e      	str	r6, [r3, #20]
 8007be4:	6125      	str	r5, [r4, #16]
 8007be6:	4620      	mov	r0, r4
 8007be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bec:	08008dcc 	.word	0x08008dcc
 8007bf0:	08008ddd 	.word	0x08008ddd

08007bf4 <__hi0bits>:
 8007bf4:	0c03      	lsrs	r3, r0, #16
 8007bf6:	041b      	lsls	r3, r3, #16
 8007bf8:	b9d3      	cbnz	r3, 8007c30 <__hi0bits+0x3c>
 8007bfa:	0400      	lsls	r0, r0, #16
 8007bfc:	2310      	movs	r3, #16
 8007bfe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007c02:	bf04      	itt	eq
 8007c04:	0200      	lsleq	r0, r0, #8
 8007c06:	3308      	addeq	r3, #8
 8007c08:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007c0c:	bf04      	itt	eq
 8007c0e:	0100      	lsleq	r0, r0, #4
 8007c10:	3304      	addeq	r3, #4
 8007c12:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007c16:	bf04      	itt	eq
 8007c18:	0080      	lsleq	r0, r0, #2
 8007c1a:	3302      	addeq	r3, #2
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	db05      	blt.n	8007c2c <__hi0bits+0x38>
 8007c20:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007c24:	f103 0301 	add.w	r3, r3, #1
 8007c28:	bf08      	it	eq
 8007c2a:	2320      	moveq	r3, #32
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	4770      	bx	lr
 8007c30:	2300      	movs	r3, #0
 8007c32:	e7e4      	b.n	8007bfe <__hi0bits+0xa>

08007c34 <__lo0bits>:
 8007c34:	6803      	ldr	r3, [r0, #0]
 8007c36:	f013 0207 	ands.w	r2, r3, #7
 8007c3a:	d00c      	beq.n	8007c56 <__lo0bits+0x22>
 8007c3c:	07d9      	lsls	r1, r3, #31
 8007c3e:	d422      	bmi.n	8007c86 <__lo0bits+0x52>
 8007c40:	079a      	lsls	r2, r3, #30
 8007c42:	bf49      	itett	mi
 8007c44:	085b      	lsrmi	r3, r3, #1
 8007c46:	089b      	lsrpl	r3, r3, #2
 8007c48:	6003      	strmi	r3, [r0, #0]
 8007c4a:	2201      	movmi	r2, #1
 8007c4c:	bf5c      	itt	pl
 8007c4e:	6003      	strpl	r3, [r0, #0]
 8007c50:	2202      	movpl	r2, #2
 8007c52:	4610      	mov	r0, r2
 8007c54:	4770      	bx	lr
 8007c56:	b299      	uxth	r1, r3
 8007c58:	b909      	cbnz	r1, 8007c5e <__lo0bits+0x2a>
 8007c5a:	0c1b      	lsrs	r3, r3, #16
 8007c5c:	2210      	movs	r2, #16
 8007c5e:	b2d9      	uxtb	r1, r3
 8007c60:	b909      	cbnz	r1, 8007c66 <__lo0bits+0x32>
 8007c62:	3208      	adds	r2, #8
 8007c64:	0a1b      	lsrs	r3, r3, #8
 8007c66:	0719      	lsls	r1, r3, #28
 8007c68:	bf04      	itt	eq
 8007c6a:	091b      	lsreq	r3, r3, #4
 8007c6c:	3204      	addeq	r2, #4
 8007c6e:	0799      	lsls	r1, r3, #30
 8007c70:	bf04      	itt	eq
 8007c72:	089b      	lsreq	r3, r3, #2
 8007c74:	3202      	addeq	r2, #2
 8007c76:	07d9      	lsls	r1, r3, #31
 8007c78:	d403      	bmi.n	8007c82 <__lo0bits+0x4e>
 8007c7a:	085b      	lsrs	r3, r3, #1
 8007c7c:	f102 0201 	add.w	r2, r2, #1
 8007c80:	d003      	beq.n	8007c8a <__lo0bits+0x56>
 8007c82:	6003      	str	r3, [r0, #0]
 8007c84:	e7e5      	b.n	8007c52 <__lo0bits+0x1e>
 8007c86:	2200      	movs	r2, #0
 8007c88:	e7e3      	b.n	8007c52 <__lo0bits+0x1e>
 8007c8a:	2220      	movs	r2, #32
 8007c8c:	e7e1      	b.n	8007c52 <__lo0bits+0x1e>
	...

08007c90 <__i2b>:
 8007c90:	b510      	push	{r4, lr}
 8007c92:	460c      	mov	r4, r1
 8007c94:	2101      	movs	r1, #1
 8007c96:	f7ff ff05 	bl	8007aa4 <_Balloc>
 8007c9a:	4602      	mov	r2, r0
 8007c9c:	b928      	cbnz	r0, 8007caa <__i2b+0x1a>
 8007c9e:	4b05      	ldr	r3, [pc, #20]	; (8007cb4 <__i2b+0x24>)
 8007ca0:	4805      	ldr	r0, [pc, #20]	; (8007cb8 <__i2b+0x28>)
 8007ca2:	f240 1145 	movw	r1, #325	; 0x145
 8007ca6:	f000 fcb7 	bl	8008618 <__assert_func>
 8007caa:	2301      	movs	r3, #1
 8007cac:	6144      	str	r4, [r0, #20]
 8007cae:	6103      	str	r3, [r0, #16]
 8007cb0:	bd10      	pop	{r4, pc}
 8007cb2:	bf00      	nop
 8007cb4:	08008dcc 	.word	0x08008dcc
 8007cb8:	08008ddd 	.word	0x08008ddd

08007cbc <__multiply>:
 8007cbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cc0:	4691      	mov	r9, r2
 8007cc2:	690a      	ldr	r2, [r1, #16]
 8007cc4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007cc8:	429a      	cmp	r2, r3
 8007cca:	bfb8      	it	lt
 8007ccc:	460b      	movlt	r3, r1
 8007cce:	460c      	mov	r4, r1
 8007cd0:	bfbc      	itt	lt
 8007cd2:	464c      	movlt	r4, r9
 8007cd4:	4699      	movlt	r9, r3
 8007cd6:	6927      	ldr	r7, [r4, #16]
 8007cd8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007cdc:	68a3      	ldr	r3, [r4, #8]
 8007cde:	6861      	ldr	r1, [r4, #4]
 8007ce0:	eb07 060a 	add.w	r6, r7, sl
 8007ce4:	42b3      	cmp	r3, r6
 8007ce6:	b085      	sub	sp, #20
 8007ce8:	bfb8      	it	lt
 8007cea:	3101      	addlt	r1, #1
 8007cec:	f7ff feda 	bl	8007aa4 <_Balloc>
 8007cf0:	b930      	cbnz	r0, 8007d00 <__multiply+0x44>
 8007cf2:	4602      	mov	r2, r0
 8007cf4:	4b44      	ldr	r3, [pc, #272]	; (8007e08 <__multiply+0x14c>)
 8007cf6:	4845      	ldr	r0, [pc, #276]	; (8007e0c <__multiply+0x150>)
 8007cf8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007cfc:	f000 fc8c 	bl	8008618 <__assert_func>
 8007d00:	f100 0514 	add.w	r5, r0, #20
 8007d04:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007d08:	462b      	mov	r3, r5
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	4543      	cmp	r3, r8
 8007d0e:	d321      	bcc.n	8007d54 <__multiply+0x98>
 8007d10:	f104 0314 	add.w	r3, r4, #20
 8007d14:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007d18:	f109 0314 	add.w	r3, r9, #20
 8007d1c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007d20:	9202      	str	r2, [sp, #8]
 8007d22:	1b3a      	subs	r2, r7, r4
 8007d24:	3a15      	subs	r2, #21
 8007d26:	f022 0203 	bic.w	r2, r2, #3
 8007d2a:	3204      	adds	r2, #4
 8007d2c:	f104 0115 	add.w	r1, r4, #21
 8007d30:	428f      	cmp	r7, r1
 8007d32:	bf38      	it	cc
 8007d34:	2204      	movcc	r2, #4
 8007d36:	9201      	str	r2, [sp, #4]
 8007d38:	9a02      	ldr	r2, [sp, #8]
 8007d3a:	9303      	str	r3, [sp, #12]
 8007d3c:	429a      	cmp	r2, r3
 8007d3e:	d80c      	bhi.n	8007d5a <__multiply+0x9e>
 8007d40:	2e00      	cmp	r6, #0
 8007d42:	dd03      	ble.n	8007d4c <__multiply+0x90>
 8007d44:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d05b      	beq.n	8007e04 <__multiply+0x148>
 8007d4c:	6106      	str	r6, [r0, #16]
 8007d4e:	b005      	add	sp, #20
 8007d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d54:	f843 2b04 	str.w	r2, [r3], #4
 8007d58:	e7d8      	b.n	8007d0c <__multiply+0x50>
 8007d5a:	f8b3 a000 	ldrh.w	sl, [r3]
 8007d5e:	f1ba 0f00 	cmp.w	sl, #0
 8007d62:	d024      	beq.n	8007dae <__multiply+0xf2>
 8007d64:	f104 0e14 	add.w	lr, r4, #20
 8007d68:	46a9      	mov	r9, r5
 8007d6a:	f04f 0c00 	mov.w	ip, #0
 8007d6e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007d72:	f8d9 1000 	ldr.w	r1, [r9]
 8007d76:	fa1f fb82 	uxth.w	fp, r2
 8007d7a:	b289      	uxth	r1, r1
 8007d7c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007d80:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007d84:	f8d9 2000 	ldr.w	r2, [r9]
 8007d88:	4461      	add	r1, ip
 8007d8a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007d8e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007d92:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007d96:	b289      	uxth	r1, r1
 8007d98:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007d9c:	4577      	cmp	r7, lr
 8007d9e:	f849 1b04 	str.w	r1, [r9], #4
 8007da2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007da6:	d8e2      	bhi.n	8007d6e <__multiply+0xb2>
 8007da8:	9a01      	ldr	r2, [sp, #4]
 8007daa:	f845 c002 	str.w	ip, [r5, r2]
 8007dae:	9a03      	ldr	r2, [sp, #12]
 8007db0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007db4:	3304      	adds	r3, #4
 8007db6:	f1b9 0f00 	cmp.w	r9, #0
 8007dba:	d021      	beq.n	8007e00 <__multiply+0x144>
 8007dbc:	6829      	ldr	r1, [r5, #0]
 8007dbe:	f104 0c14 	add.w	ip, r4, #20
 8007dc2:	46ae      	mov	lr, r5
 8007dc4:	f04f 0a00 	mov.w	sl, #0
 8007dc8:	f8bc b000 	ldrh.w	fp, [ip]
 8007dcc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007dd0:	fb09 220b 	mla	r2, r9, fp, r2
 8007dd4:	4452      	add	r2, sl
 8007dd6:	b289      	uxth	r1, r1
 8007dd8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ddc:	f84e 1b04 	str.w	r1, [lr], #4
 8007de0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007de4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007de8:	f8be 1000 	ldrh.w	r1, [lr]
 8007dec:	fb09 110a 	mla	r1, r9, sl, r1
 8007df0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007df4:	4567      	cmp	r7, ip
 8007df6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007dfa:	d8e5      	bhi.n	8007dc8 <__multiply+0x10c>
 8007dfc:	9a01      	ldr	r2, [sp, #4]
 8007dfe:	50a9      	str	r1, [r5, r2]
 8007e00:	3504      	adds	r5, #4
 8007e02:	e799      	b.n	8007d38 <__multiply+0x7c>
 8007e04:	3e01      	subs	r6, #1
 8007e06:	e79b      	b.n	8007d40 <__multiply+0x84>
 8007e08:	08008dcc 	.word	0x08008dcc
 8007e0c:	08008ddd 	.word	0x08008ddd

08007e10 <__pow5mult>:
 8007e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e14:	4615      	mov	r5, r2
 8007e16:	f012 0203 	ands.w	r2, r2, #3
 8007e1a:	4606      	mov	r6, r0
 8007e1c:	460f      	mov	r7, r1
 8007e1e:	d007      	beq.n	8007e30 <__pow5mult+0x20>
 8007e20:	4c25      	ldr	r4, [pc, #148]	; (8007eb8 <__pow5mult+0xa8>)
 8007e22:	3a01      	subs	r2, #1
 8007e24:	2300      	movs	r3, #0
 8007e26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007e2a:	f7ff fe9d 	bl	8007b68 <__multadd>
 8007e2e:	4607      	mov	r7, r0
 8007e30:	10ad      	asrs	r5, r5, #2
 8007e32:	d03d      	beq.n	8007eb0 <__pow5mult+0xa0>
 8007e34:	69f4      	ldr	r4, [r6, #28]
 8007e36:	b97c      	cbnz	r4, 8007e58 <__pow5mult+0x48>
 8007e38:	2010      	movs	r0, #16
 8007e3a:	f7ff fd7f 	bl	800793c <malloc>
 8007e3e:	4602      	mov	r2, r0
 8007e40:	61f0      	str	r0, [r6, #28]
 8007e42:	b928      	cbnz	r0, 8007e50 <__pow5mult+0x40>
 8007e44:	4b1d      	ldr	r3, [pc, #116]	; (8007ebc <__pow5mult+0xac>)
 8007e46:	481e      	ldr	r0, [pc, #120]	; (8007ec0 <__pow5mult+0xb0>)
 8007e48:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007e4c:	f000 fbe4 	bl	8008618 <__assert_func>
 8007e50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e54:	6004      	str	r4, [r0, #0]
 8007e56:	60c4      	str	r4, [r0, #12]
 8007e58:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007e5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e60:	b94c      	cbnz	r4, 8007e76 <__pow5mult+0x66>
 8007e62:	f240 2171 	movw	r1, #625	; 0x271
 8007e66:	4630      	mov	r0, r6
 8007e68:	f7ff ff12 	bl	8007c90 <__i2b>
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e72:	4604      	mov	r4, r0
 8007e74:	6003      	str	r3, [r0, #0]
 8007e76:	f04f 0900 	mov.w	r9, #0
 8007e7a:	07eb      	lsls	r3, r5, #31
 8007e7c:	d50a      	bpl.n	8007e94 <__pow5mult+0x84>
 8007e7e:	4639      	mov	r1, r7
 8007e80:	4622      	mov	r2, r4
 8007e82:	4630      	mov	r0, r6
 8007e84:	f7ff ff1a 	bl	8007cbc <__multiply>
 8007e88:	4639      	mov	r1, r7
 8007e8a:	4680      	mov	r8, r0
 8007e8c:	4630      	mov	r0, r6
 8007e8e:	f7ff fe49 	bl	8007b24 <_Bfree>
 8007e92:	4647      	mov	r7, r8
 8007e94:	106d      	asrs	r5, r5, #1
 8007e96:	d00b      	beq.n	8007eb0 <__pow5mult+0xa0>
 8007e98:	6820      	ldr	r0, [r4, #0]
 8007e9a:	b938      	cbnz	r0, 8007eac <__pow5mult+0x9c>
 8007e9c:	4622      	mov	r2, r4
 8007e9e:	4621      	mov	r1, r4
 8007ea0:	4630      	mov	r0, r6
 8007ea2:	f7ff ff0b 	bl	8007cbc <__multiply>
 8007ea6:	6020      	str	r0, [r4, #0]
 8007ea8:	f8c0 9000 	str.w	r9, [r0]
 8007eac:	4604      	mov	r4, r0
 8007eae:	e7e4      	b.n	8007e7a <__pow5mult+0x6a>
 8007eb0:	4638      	mov	r0, r7
 8007eb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007eb6:	bf00      	nop
 8007eb8:	08008f28 	.word	0x08008f28
 8007ebc:	08008d5d 	.word	0x08008d5d
 8007ec0:	08008ddd 	.word	0x08008ddd

08007ec4 <__lshift>:
 8007ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ec8:	460c      	mov	r4, r1
 8007eca:	6849      	ldr	r1, [r1, #4]
 8007ecc:	6923      	ldr	r3, [r4, #16]
 8007ece:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007ed2:	68a3      	ldr	r3, [r4, #8]
 8007ed4:	4607      	mov	r7, r0
 8007ed6:	4691      	mov	r9, r2
 8007ed8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007edc:	f108 0601 	add.w	r6, r8, #1
 8007ee0:	42b3      	cmp	r3, r6
 8007ee2:	db0b      	blt.n	8007efc <__lshift+0x38>
 8007ee4:	4638      	mov	r0, r7
 8007ee6:	f7ff fddd 	bl	8007aa4 <_Balloc>
 8007eea:	4605      	mov	r5, r0
 8007eec:	b948      	cbnz	r0, 8007f02 <__lshift+0x3e>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	4b28      	ldr	r3, [pc, #160]	; (8007f94 <__lshift+0xd0>)
 8007ef2:	4829      	ldr	r0, [pc, #164]	; (8007f98 <__lshift+0xd4>)
 8007ef4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007ef8:	f000 fb8e 	bl	8008618 <__assert_func>
 8007efc:	3101      	adds	r1, #1
 8007efe:	005b      	lsls	r3, r3, #1
 8007f00:	e7ee      	b.n	8007ee0 <__lshift+0x1c>
 8007f02:	2300      	movs	r3, #0
 8007f04:	f100 0114 	add.w	r1, r0, #20
 8007f08:	f100 0210 	add.w	r2, r0, #16
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	4553      	cmp	r3, sl
 8007f10:	db33      	blt.n	8007f7a <__lshift+0xb6>
 8007f12:	6920      	ldr	r0, [r4, #16]
 8007f14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007f18:	f104 0314 	add.w	r3, r4, #20
 8007f1c:	f019 091f 	ands.w	r9, r9, #31
 8007f20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007f24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007f28:	d02b      	beq.n	8007f82 <__lshift+0xbe>
 8007f2a:	f1c9 0e20 	rsb	lr, r9, #32
 8007f2e:	468a      	mov	sl, r1
 8007f30:	2200      	movs	r2, #0
 8007f32:	6818      	ldr	r0, [r3, #0]
 8007f34:	fa00 f009 	lsl.w	r0, r0, r9
 8007f38:	4310      	orrs	r0, r2
 8007f3a:	f84a 0b04 	str.w	r0, [sl], #4
 8007f3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f42:	459c      	cmp	ip, r3
 8007f44:	fa22 f20e 	lsr.w	r2, r2, lr
 8007f48:	d8f3      	bhi.n	8007f32 <__lshift+0x6e>
 8007f4a:	ebac 0304 	sub.w	r3, ip, r4
 8007f4e:	3b15      	subs	r3, #21
 8007f50:	f023 0303 	bic.w	r3, r3, #3
 8007f54:	3304      	adds	r3, #4
 8007f56:	f104 0015 	add.w	r0, r4, #21
 8007f5a:	4584      	cmp	ip, r0
 8007f5c:	bf38      	it	cc
 8007f5e:	2304      	movcc	r3, #4
 8007f60:	50ca      	str	r2, [r1, r3]
 8007f62:	b10a      	cbz	r2, 8007f68 <__lshift+0xa4>
 8007f64:	f108 0602 	add.w	r6, r8, #2
 8007f68:	3e01      	subs	r6, #1
 8007f6a:	4638      	mov	r0, r7
 8007f6c:	612e      	str	r6, [r5, #16]
 8007f6e:	4621      	mov	r1, r4
 8007f70:	f7ff fdd8 	bl	8007b24 <_Bfree>
 8007f74:	4628      	mov	r0, r5
 8007f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f7a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f7e:	3301      	adds	r3, #1
 8007f80:	e7c5      	b.n	8007f0e <__lshift+0x4a>
 8007f82:	3904      	subs	r1, #4
 8007f84:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f88:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f8c:	459c      	cmp	ip, r3
 8007f8e:	d8f9      	bhi.n	8007f84 <__lshift+0xc0>
 8007f90:	e7ea      	b.n	8007f68 <__lshift+0xa4>
 8007f92:	bf00      	nop
 8007f94:	08008dcc 	.word	0x08008dcc
 8007f98:	08008ddd 	.word	0x08008ddd

08007f9c <__mcmp>:
 8007f9c:	b530      	push	{r4, r5, lr}
 8007f9e:	6902      	ldr	r2, [r0, #16]
 8007fa0:	690c      	ldr	r4, [r1, #16]
 8007fa2:	1b12      	subs	r2, r2, r4
 8007fa4:	d10e      	bne.n	8007fc4 <__mcmp+0x28>
 8007fa6:	f100 0314 	add.w	r3, r0, #20
 8007faa:	3114      	adds	r1, #20
 8007fac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007fb0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007fb4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007fb8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007fbc:	42a5      	cmp	r5, r4
 8007fbe:	d003      	beq.n	8007fc8 <__mcmp+0x2c>
 8007fc0:	d305      	bcc.n	8007fce <__mcmp+0x32>
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	4610      	mov	r0, r2
 8007fc6:	bd30      	pop	{r4, r5, pc}
 8007fc8:	4283      	cmp	r3, r0
 8007fca:	d3f3      	bcc.n	8007fb4 <__mcmp+0x18>
 8007fcc:	e7fa      	b.n	8007fc4 <__mcmp+0x28>
 8007fce:	f04f 32ff 	mov.w	r2, #4294967295
 8007fd2:	e7f7      	b.n	8007fc4 <__mcmp+0x28>

08007fd4 <__mdiff>:
 8007fd4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fd8:	460c      	mov	r4, r1
 8007fda:	4606      	mov	r6, r0
 8007fdc:	4611      	mov	r1, r2
 8007fde:	4620      	mov	r0, r4
 8007fe0:	4690      	mov	r8, r2
 8007fe2:	f7ff ffdb 	bl	8007f9c <__mcmp>
 8007fe6:	1e05      	subs	r5, r0, #0
 8007fe8:	d110      	bne.n	800800c <__mdiff+0x38>
 8007fea:	4629      	mov	r1, r5
 8007fec:	4630      	mov	r0, r6
 8007fee:	f7ff fd59 	bl	8007aa4 <_Balloc>
 8007ff2:	b930      	cbnz	r0, 8008002 <__mdiff+0x2e>
 8007ff4:	4b3a      	ldr	r3, [pc, #232]	; (80080e0 <__mdiff+0x10c>)
 8007ff6:	4602      	mov	r2, r0
 8007ff8:	f240 2137 	movw	r1, #567	; 0x237
 8007ffc:	4839      	ldr	r0, [pc, #228]	; (80080e4 <__mdiff+0x110>)
 8007ffe:	f000 fb0b 	bl	8008618 <__assert_func>
 8008002:	2301      	movs	r3, #1
 8008004:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008008:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800800c:	bfa4      	itt	ge
 800800e:	4643      	movge	r3, r8
 8008010:	46a0      	movge	r8, r4
 8008012:	4630      	mov	r0, r6
 8008014:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008018:	bfa6      	itte	ge
 800801a:	461c      	movge	r4, r3
 800801c:	2500      	movge	r5, #0
 800801e:	2501      	movlt	r5, #1
 8008020:	f7ff fd40 	bl	8007aa4 <_Balloc>
 8008024:	b920      	cbnz	r0, 8008030 <__mdiff+0x5c>
 8008026:	4b2e      	ldr	r3, [pc, #184]	; (80080e0 <__mdiff+0x10c>)
 8008028:	4602      	mov	r2, r0
 800802a:	f240 2145 	movw	r1, #581	; 0x245
 800802e:	e7e5      	b.n	8007ffc <__mdiff+0x28>
 8008030:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008034:	6926      	ldr	r6, [r4, #16]
 8008036:	60c5      	str	r5, [r0, #12]
 8008038:	f104 0914 	add.w	r9, r4, #20
 800803c:	f108 0514 	add.w	r5, r8, #20
 8008040:	f100 0e14 	add.w	lr, r0, #20
 8008044:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008048:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800804c:	f108 0210 	add.w	r2, r8, #16
 8008050:	46f2      	mov	sl, lr
 8008052:	2100      	movs	r1, #0
 8008054:	f859 3b04 	ldr.w	r3, [r9], #4
 8008058:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800805c:	fa11 f88b 	uxtah	r8, r1, fp
 8008060:	b299      	uxth	r1, r3
 8008062:	0c1b      	lsrs	r3, r3, #16
 8008064:	eba8 0801 	sub.w	r8, r8, r1
 8008068:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800806c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008070:	fa1f f888 	uxth.w	r8, r8
 8008074:	1419      	asrs	r1, r3, #16
 8008076:	454e      	cmp	r6, r9
 8008078:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800807c:	f84a 3b04 	str.w	r3, [sl], #4
 8008080:	d8e8      	bhi.n	8008054 <__mdiff+0x80>
 8008082:	1b33      	subs	r3, r6, r4
 8008084:	3b15      	subs	r3, #21
 8008086:	f023 0303 	bic.w	r3, r3, #3
 800808a:	3304      	adds	r3, #4
 800808c:	3415      	adds	r4, #21
 800808e:	42a6      	cmp	r6, r4
 8008090:	bf38      	it	cc
 8008092:	2304      	movcc	r3, #4
 8008094:	441d      	add	r5, r3
 8008096:	4473      	add	r3, lr
 8008098:	469e      	mov	lr, r3
 800809a:	462e      	mov	r6, r5
 800809c:	4566      	cmp	r6, ip
 800809e:	d30e      	bcc.n	80080be <__mdiff+0xea>
 80080a0:	f10c 0203 	add.w	r2, ip, #3
 80080a4:	1b52      	subs	r2, r2, r5
 80080a6:	f022 0203 	bic.w	r2, r2, #3
 80080aa:	3d03      	subs	r5, #3
 80080ac:	45ac      	cmp	ip, r5
 80080ae:	bf38      	it	cc
 80080b0:	2200      	movcc	r2, #0
 80080b2:	4413      	add	r3, r2
 80080b4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80080b8:	b17a      	cbz	r2, 80080da <__mdiff+0x106>
 80080ba:	6107      	str	r7, [r0, #16]
 80080bc:	e7a4      	b.n	8008008 <__mdiff+0x34>
 80080be:	f856 8b04 	ldr.w	r8, [r6], #4
 80080c2:	fa11 f288 	uxtah	r2, r1, r8
 80080c6:	1414      	asrs	r4, r2, #16
 80080c8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80080cc:	b292      	uxth	r2, r2
 80080ce:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80080d2:	f84e 2b04 	str.w	r2, [lr], #4
 80080d6:	1421      	asrs	r1, r4, #16
 80080d8:	e7e0      	b.n	800809c <__mdiff+0xc8>
 80080da:	3f01      	subs	r7, #1
 80080dc:	e7ea      	b.n	80080b4 <__mdiff+0xe0>
 80080de:	bf00      	nop
 80080e0:	08008dcc 	.word	0x08008dcc
 80080e4:	08008ddd 	.word	0x08008ddd

080080e8 <__d2b>:
 80080e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80080ec:	460f      	mov	r7, r1
 80080ee:	2101      	movs	r1, #1
 80080f0:	ec59 8b10 	vmov	r8, r9, d0
 80080f4:	4616      	mov	r6, r2
 80080f6:	f7ff fcd5 	bl	8007aa4 <_Balloc>
 80080fa:	4604      	mov	r4, r0
 80080fc:	b930      	cbnz	r0, 800810c <__d2b+0x24>
 80080fe:	4602      	mov	r2, r0
 8008100:	4b24      	ldr	r3, [pc, #144]	; (8008194 <__d2b+0xac>)
 8008102:	4825      	ldr	r0, [pc, #148]	; (8008198 <__d2b+0xb0>)
 8008104:	f240 310f 	movw	r1, #783	; 0x30f
 8008108:	f000 fa86 	bl	8008618 <__assert_func>
 800810c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008110:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008114:	bb2d      	cbnz	r5, 8008162 <__d2b+0x7a>
 8008116:	9301      	str	r3, [sp, #4]
 8008118:	f1b8 0300 	subs.w	r3, r8, #0
 800811c:	d026      	beq.n	800816c <__d2b+0x84>
 800811e:	4668      	mov	r0, sp
 8008120:	9300      	str	r3, [sp, #0]
 8008122:	f7ff fd87 	bl	8007c34 <__lo0bits>
 8008126:	e9dd 1200 	ldrd	r1, r2, [sp]
 800812a:	b1e8      	cbz	r0, 8008168 <__d2b+0x80>
 800812c:	f1c0 0320 	rsb	r3, r0, #32
 8008130:	fa02 f303 	lsl.w	r3, r2, r3
 8008134:	430b      	orrs	r3, r1
 8008136:	40c2      	lsrs	r2, r0
 8008138:	6163      	str	r3, [r4, #20]
 800813a:	9201      	str	r2, [sp, #4]
 800813c:	9b01      	ldr	r3, [sp, #4]
 800813e:	61a3      	str	r3, [r4, #24]
 8008140:	2b00      	cmp	r3, #0
 8008142:	bf14      	ite	ne
 8008144:	2202      	movne	r2, #2
 8008146:	2201      	moveq	r2, #1
 8008148:	6122      	str	r2, [r4, #16]
 800814a:	b1bd      	cbz	r5, 800817c <__d2b+0x94>
 800814c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008150:	4405      	add	r5, r0
 8008152:	603d      	str	r5, [r7, #0]
 8008154:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008158:	6030      	str	r0, [r6, #0]
 800815a:	4620      	mov	r0, r4
 800815c:	b003      	add	sp, #12
 800815e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008162:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008166:	e7d6      	b.n	8008116 <__d2b+0x2e>
 8008168:	6161      	str	r1, [r4, #20]
 800816a:	e7e7      	b.n	800813c <__d2b+0x54>
 800816c:	a801      	add	r0, sp, #4
 800816e:	f7ff fd61 	bl	8007c34 <__lo0bits>
 8008172:	9b01      	ldr	r3, [sp, #4]
 8008174:	6163      	str	r3, [r4, #20]
 8008176:	3020      	adds	r0, #32
 8008178:	2201      	movs	r2, #1
 800817a:	e7e5      	b.n	8008148 <__d2b+0x60>
 800817c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008180:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008184:	6038      	str	r0, [r7, #0]
 8008186:	6918      	ldr	r0, [r3, #16]
 8008188:	f7ff fd34 	bl	8007bf4 <__hi0bits>
 800818c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008190:	e7e2      	b.n	8008158 <__d2b+0x70>
 8008192:	bf00      	nop
 8008194:	08008dcc 	.word	0x08008dcc
 8008198:	08008ddd 	.word	0x08008ddd

0800819c <__ssputs_r>:
 800819c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081a0:	688e      	ldr	r6, [r1, #8]
 80081a2:	461f      	mov	r7, r3
 80081a4:	42be      	cmp	r6, r7
 80081a6:	680b      	ldr	r3, [r1, #0]
 80081a8:	4682      	mov	sl, r0
 80081aa:	460c      	mov	r4, r1
 80081ac:	4690      	mov	r8, r2
 80081ae:	d82c      	bhi.n	800820a <__ssputs_r+0x6e>
 80081b0:	898a      	ldrh	r2, [r1, #12]
 80081b2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80081b6:	d026      	beq.n	8008206 <__ssputs_r+0x6a>
 80081b8:	6965      	ldr	r5, [r4, #20]
 80081ba:	6909      	ldr	r1, [r1, #16]
 80081bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80081c0:	eba3 0901 	sub.w	r9, r3, r1
 80081c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80081c8:	1c7b      	adds	r3, r7, #1
 80081ca:	444b      	add	r3, r9
 80081cc:	106d      	asrs	r5, r5, #1
 80081ce:	429d      	cmp	r5, r3
 80081d0:	bf38      	it	cc
 80081d2:	461d      	movcc	r5, r3
 80081d4:	0553      	lsls	r3, r2, #21
 80081d6:	d527      	bpl.n	8008228 <__ssputs_r+0x8c>
 80081d8:	4629      	mov	r1, r5
 80081da:	f7ff fbd7 	bl	800798c <_malloc_r>
 80081de:	4606      	mov	r6, r0
 80081e0:	b360      	cbz	r0, 800823c <__ssputs_r+0xa0>
 80081e2:	6921      	ldr	r1, [r4, #16]
 80081e4:	464a      	mov	r2, r9
 80081e6:	f000 fa09 	bl	80085fc <memcpy>
 80081ea:	89a3      	ldrh	r3, [r4, #12]
 80081ec:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80081f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081f4:	81a3      	strh	r3, [r4, #12]
 80081f6:	6126      	str	r6, [r4, #16]
 80081f8:	6165      	str	r5, [r4, #20]
 80081fa:	444e      	add	r6, r9
 80081fc:	eba5 0509 	sub.w	r5, r5, r9
 8008200:	6026      	str	r6, [r4, #0]
 8008202:	60a5      	str	r5, [r4, #8]
 8008204:	463e      	mov	r6, r7
 8008206:	42be      	cmp	r6, r7
 8008208:	d900      	bls.n	800820c <__ssputs_r+0x70>
 800820a:	463e      	mov	r6, r7
 800820c:	6820      	ldr	r0, [r4, #0]
 800820e:	4632      	mov	r2, r6
 8008210:	4641      	mov	r1, r8
 8008212:	f000 f9c9 	bl	80085a8 <memmove>
 8008216:	68a3      	ldr	r3, [r4, #8]
 8008218:	1b9b      	subs	r3, r3, r6
 800821a:	60a3      	str	r3, [r4, #8]
 800821c:	6823      	ldr	r3, [r4, #0]
 800821e:	4433      	add	r3, r6
 8008220:	6023      	str	r3, [r4, #0]
 8008222:	2000      	movs	r0, #0
 8008224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008228:	462a      	mov	r2, r5
 800822a:	f000 fa3b 	bl	80086a4 <_realloc_r>
 800822e:	4606      	mov	r6, r0
 8008230:	2800      	cmp	r0, #0
 8008232:	d1e0      	bne.n	80081f6 <__ssputs_r+0x5a>
 8008234:	6921      	ldr	r1, [r4, #16]
 8008236:	4650      	mov	r0, sl
 8008238:	f7ff fb34 	bl	80078a4 <_free_r>
 800823c:	230c      	movs	r3, #12
 800823e:	f8ca 3000 	str.w	r3, [sl]
 8008242:	89a3      	ldrh	r3, [r4, #12]
 8008244:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008248:	81a3      	strh	r3, [r4, #12]
 800824a:	f04f 30ff 	mov.w	r0, #4294967295
 800824e:	e7e9      	b.n	8008224 <__ssputs_r+0x88>

08008250 <_svfiprintf_r>:
 8008250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008254:	4698      	mov	r8, r3
 8008256:	898b      	ldrh	r3, [r1, #12]
 8008258:	061b      	lsls	r3, r3, #24
 800825a:	b09d      	sub	sp, #116	; 0x74
 800825c:	4607      	mov	r7, r0
 800825e:	460d      	mov	r5, r1
 8008260:	4614      	mov	r4, r2
 8008262:	d50e      	bpl.n	8008282 <_svfiprintf_r+0x32>
 8008264:	690b      	ldr	r3, [r1, #16]
 8008266:	b963      	cbnz	r3, 8008282 <_svfiprintf_r+0x32>
 8008268:	2140      	movs	r1, #64	; 0x40
 800826a:	f7ff fb8f 	bl	800798c <_malloc_r>
 800826e:	6028      	str	r0, [r5, #0]
 8008270:	6128      	str	r0, [r5, #16]
 8008272:	b920      	cbnz	r0, 800827e <_svfiprintf_r+0x2e>
 8008274:	230c      	movs	r3, #12
 8008276:	603b      	str	r3, [r7, #0]
 8008278:	f04f 30ff 	mov.w	r0, #4294967295
 800827c:	e0d0      	b.n	8008420 <_svfiprintf_r+0x1d0>
 800827e:	2340      	movs	r3, #64	; 0x40
 8008280:	616b      	str	r3, [r5, #20]
 8008282:	2300      	movs	r3, #0
 8008284:	9309      	str	r3, [sp, #36]	; 0x24
 8008286:	2320      	movs	r3, #32
 8008288:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800828c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008290:	2330      	movs	r3, #48	; 0x30
 8008292:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008438 <_svfiprintf_r+0x1e8>
 8008296:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800829a:	f04f 0901 	mov.w	r9, #1
 800829e:	4623      	mov	r3, r4
 80082a0:	469a      	mov	sl, r3
 80082a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082a6:	b10a      	cbz	r2, 80082ac <_svfiprintf_r+0x5c>
 80082a8:	2a25      	cmp	r2, #37	; 0x25
 80082aa:	d1f9      	bne.n	80082a0 <_svfiprintf_r+0x50>
 80082ac:	ebba 0b04 	subs.w	fp, sl, r4
 80082b0:	d00b      	beq.n	80082ca <_svfiprintf_r+0x7a>
 80082b2:	465b      	mov	r3, fp
 80082b4:	4622      	mov	r2, r4
 80082b6:	4629      	mov	r1, r5
 80082b8:	4638      	mov	r0, r7
 80082ba:	f7ff ff6f 	bl	800819c <__ssputs_r>
 80082be:	3001      	adds	r0, #1
 80082c0:	f000 80a9 	beq.w	8008416 <_svfiprintf_r+0x1c6>
 80082c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082c6:	445a      	add	r2, fp
 80082c8:	9209      	str	r2, [sp, #36]	; 0x24
 80082ca:	f89a 3000 	ldrb.w	r3, [sl]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	f000 80a1 	beq.w	8008416 <_svfiprintf_r+0x1c6>
 80082d4:	2300      	movs	r3, #0
 80082d6:	f04f 32ff 	mov.w	r2, #4294967295
 80082da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082de:	f10a 0a01 	add.w	sl, sl, #1
 80082e2:	9304      	str	r3, [sp, #16]
 80082e4:	9307      	str	r3, [sp, #28]
 80082e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80082ea:	931a      	str	r3, [sp, #104]	; 0x68
 80082ec:	4654      	mov	r4, sl
 80082ee:	2205      	movs	r2, #5
 80082f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082f4:	4850      	ldr	r0, [pc, #320]	; (8008438 <_svfiprintf_r+0x1e8>)
 80082f6:	f7f7 ff73 	bl	80001e0 <memchr>
 80082fa:	9a04      	ldr	r2, [sp, #16]
 80082fc:	b9d8      	cbnz	r0, 8008336 <_svfiprintf_r+0xe6>
 80082fe:	06d0      	lsls	r0, r2, #27
 8008300:	bf44      	itt	mi
 8008302:	2320      	movmi	r3, #32
 8008304:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008308:	0711      	lsls	r1, r2, #28
 800830a:	bf44      	itt	mi
 800830c:	232b      	movmi	r3, #43	; 0x2b
 800830e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008312:	f89a 3000 	ldrb.w	r3, [sl]
 8008316:	2b2a      	cmp	r3, #42	; 0x2a
 8008318:	d015      	beq.n	8008346 <_svfiprintf_r+0xf6>
 800831a:	9a07      	ldr	r2, [sp, #28]
 800831c:	4654      	mov	r4, sl
 800831e:	2000      	movs	r0, #0
 8008320:	f04f 0c0a 	mov.w	ip, #10
 8008324:	4621      	mov	r1, r4
 8008326:	f811 3b01 	ldrb.w	r3, [r1], #1
 800832a:	3b30      	subs	r3, #48	; 0x30
 800832c:	2b09      	cmp	r3, #9
 800832e:	d94d      	bls.n	80083cc <_svfiprintf_r+0x17c>
 8008330:	b1b0      	cbz	r0, 8008360 <_svfiprintf_r+0x110>
 8008332:	9207      	str	r2, [sp, #28]
 8008334:	e014      	b.n	8008360 <_svfiprintf_r+0x110>
 8008336:	eba0 0308 	sub.w	r3, r0, r8
 800833a:	fa09 f303 	lsl.w	r3, r9, r3
 800833e:	4313      	orrs	r3, r2
 8008340:	9304      	str	r3, [sp, #16]
 8008342:	46a2      	mov	sl, r4
 8008344:	e7d2      	b.n	80082ec <_svfiprintf_r+0x9c>
 8008346:	9b03      	ldr	r3, [sp, #12]
 8008348:	1d19      	adds	r1, r3, #4
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	9103      	str	r1, [sp, #12]
 800834e:	2b00      	cmp	r3, #0
 8008350:	bfbb      	ittet	lt
 8008352:	425b      	neglt	r3, r3
 8008354:	f042 0202 	orrlt.w	r2, r2, #2
 8008358:	9307      	strge	r3, [sp, #28]
 800835a:	9307      	strlt	r3, [sp, #28]
 800835c:	bfb8      	it	lt
 800835e:	9204      	strlt	r2, [sp, #16]
 8008360:	7823      	ldrb	r3, [r4, #0]
 8008362:	2b2e      	cmp	r3, #46	; 0x2e
 8008364:	d10c      	bne.n	8008380 <_svfiprintf_r+0x130>
 8008366:	7863      	ldrb	r3, [r4, #1]
 8008368:	2b2a      	cmp	r3, #42	; 0x2a
 800836a:	d134      	bne.n	80083d6 <_svfiprintf_r+0x186>
 800836c:	9b03      	ldr	r3, [sp, #12]
 800836e:	1d1a      	adds	r2, r3, #4
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	9203      	str	r2, [sp, #12]
 8008374:	2b00      	cmp	r3, #0
 8008376:	bfb8      	it	lt
 8008378:	f04f 33ff 	movlt.w	r3, #4294967295
 800837c:	3402      	adds	r4, #2
 800837e:	9305      	str	r3, [sp, #20]
 8008380:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008448 <_svfiprintf_r+0x1f8>
 8008384:	7821      	ldrb	r1, [r4, #0]
 8008386:	2203      	movs	r2, #3
 8008388:	4650      	mov	r0, sl
 800838a:	f7f7 ff29 	bl	80001e0 <memchr>
 800838e:	b138      	cbz	r0, 80083a0 <_svfiprintf_r+0x150>
 8008390:	9b04      	ldr	r3, [sp, #16]
 8008392:	eba0 000a 	sub.w	r0, r0, sl
 8008396:	2240      	movs	r2, #64	; 0x40
 8008398:	4082      	lsls	r2, r0
 800839a:	4313      	orrs	r3, r2
 800839c:	3401      	adds	r4, #1
 800839e:	9304      	str	r3, [sp, #16]
 80083a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083a4:	4825      	ldr	r0, [pc, #148]	; (800843c <_svfiprintf_r+0x1ec>)
 80083a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80083aa:	2206      	movs	r2, #6
 80083ac:	f7f7 ff18 	bl	80001e0 <memchr>
 80083b0:	2800      	cmp	r0, #0
 80083b2:	d038      	beq.n	8008426 <_svfiprintf_r+0x1d6>
 80083b4:	4b22      	ldr	r3, [pc, #136]	; (8008440 <_svfiprintf_r+0x1f0>)
 80083b6:	bb1b      	cbnz	r3, 8008400 <_svfiprintf_r+0x1b0>
 80083b8:	9b03      	ldr	r3, [sp, #12]
 80083ba:	3307      	adds	r3, #7
 80083bc:	f023 0307 	bic.w	r3, r3, #7
 80083c0:	3308      	adds	r3, #8
 80083c2:	9303      	str	r3, [sp, #12]
 80083c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083c6:	4433      	add	r3, r6
 80083c8:	9309      	str	r3, [sp, #36]	; 0x24
 80083ca:	e768      	b.n	800829e <_svfiprintf_r+0x4e>
 80083cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80083d0:	460c      	mov	r4, r1
 80083d2:	2001      	movs	r0, #1
 80083d4:	e7a6      	b.n	8008324 <_svfiprintf_r+0xd4>
 80083d6:	2300      	movs	r3, #0
 80083d8:	3401      	adds	r4, #1
 80083da:	9305      	str	r3, [sp, #20]
 80083dc:	4619      	mov	r1, r3
 80083de:	f04f 0c0a 	mov.w	ip, #10
 80083e2:	4620      	mov	r0, r4
 80083e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083e8:	3a30      	subs	r2, #48	; 0x30
 80083ea:	2a09      	cmp	r2, #9
 80083ec:	d903      	bls.n	80083f6 <_svfiprintf_r+0x1a6>
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d0c6      	beq.n	8008380 <_svfiprintf_r+0x130>
 80083f2:	9105      	str	r1, [sp, #20]
 80083f4:	e7c4      	b.n	8008380 <_svfiprintf_r+0x130>
 80083f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80083fa:	4604      	mov	r4, r0
 80083fc:	2301      	movs	r3, #1
 80083fe:	e7f0      	b.n	80083e2 <_svfiprintf_r+0x192>
 8008400:	ab03      	add	r3, sp, #12
 8008402:	9300      	str	r3, [sp, #0]
 8008404:	462a      	mov	r2, r5
 8008406:	4b0f      	ldr	r3, [pc, #60]	; (8008444 <_svfiprintf_r+0x1f4>)
 8008408:	a904      	add	r1, sp, #16
 800840a:	4638      	mov	r0, r7
 800840c:	f7fd fe2e 	bl	800606c <_printf_float>
 8008410:	1c42      	adds	r2, r0, #1
 8008412:	4606      	mov	r6, r0
 8008414:	d1d6      	bne.n	80083c4 <_svfiprintf_r+0x174>
 8008416:	89ab      	ldrh	r3, [r5, #12]
 8008418:	065b      	lsls	r3, r3, #25
 800841a:	f53f af2d 	bmi.w	8008278 <_svfiprintf_r+0x28>
 800841e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008420:	b01d      	add	sp, #116	; 0x74
 8008422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008426:	ab03      	add	r3, sp, #12
 8008428:	9300      	str	r3, [sp, #0]
 800842a:	462a      	mov	r2, r5
 800842c:	4b05      	ldr	r3, [pc, #20]	; (8008444 <_svfiprintf_r+0x1f4>)
 800842e:	a904      	add	r1, sp, #16
 8008430:	4638      	mov	r0, r7
 8008432:	f7fe f8bf 	bl	80065b4 <_printf_i>
 8008436:	e7eb      	b.n	8008410 <_svfiprintf_r+0x1c0>
 8008438:	08008f34 	.word	0x08008f34
 800843c:	08008f3e 	.word	0x08008f3e
 8008440:	0800606d 	.word	0x0800606d
 8008444:	0800819d 	.word	0x0800819d
 8008448:	08008f3a 	.word	0x08008f3a

0800844c <__sflush_r>:
 800844c:	898a      	ldrh	r2, [r1, #12]
 800844e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008452:	4605      	mov	r5, r0
 8008454:	0710      	lsls	r0, r2, #28
 8008456:	460c      	mov	r4, r1
 8008458:	d458      	bmi.n	800850c <__sflush_r+0xc0>
 800845a:	684b      	ldr	r3, [r1, #4]
 800845c:	2b00      	cmp	r3, #0
 800845e:	dc05      	bgt.n	800846c <__sflush_r+0x20>
 8008460:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008462:	2b00      	cmp	r3, #0
 8008464:	dc02      	bgt.n	800846c <__sflush_r+0x20>
 8008466:	2000      	movs	r0, #0
 8008468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800846c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800846e:	2e00      	cmp	r6, #0
 8008470:	d0f9      	beq.n	8008466 <__sflush_r+0x1a>
 8008472:	2300      	movs	r3, #0
 8008474:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008478:	682f      	ldr	r7, [r5, #0]
 800847a:	6a21      	ldr	r1, [r4, #32]
 800847c:	602b      	str	r3, [r5, #0]
 800847e:	d032      	beq.n	80084e6 <__sflush_r+0x9a>
 8008480:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008482:	89a3      	ldrh	r3, [r4, #12]
 8008484:	075a      	lsls	r2, r3, #29
 8008486:	d505      	bpl.n	8008494 <__sflush_r+0x48>
 8008488:	6863      	ldr	r3, [r4, #4]
 800848a:	1ac0      	subs	r0, r0, r3
 800848c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800848e:	b10b      	cbz	r3, 8008494 <__sflush_r+0x48>
 8008490:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008492:	1ac0      	subs	r0, r0, r3
 8008494:	2300      	movs	r3, #0
 8008496:	4602      	mov	r2, r0
 8008498:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800849a:	6a21      	ldr	r1, [r4, #32]
 800849c:	4628      	mov	r0, r5
 800849e:	47b0      	blx	r6
 80084a0:	1c43      	adds	r3, r0, #1
 80084a2:	89a3      	ldrh	r3, [r4, #12]
 80084a4:	d106      	bne.n	80084b4 <__sflush_r+0x68>
 80084a6:	6829      	ldr	r1, [r5, #0]
 80084a8:	291d      	cmp	r1, #29
 80084aa:	d82b      	bhi.n	8008504 <__sflush_r+0xb8>
 80084ac:	4a29      	ldr	r2, [pc, #164]	; (8008554 <__sflush_r+0x108>)
 80084ae:	410a      	asrs	r2, r1
 80084b0:	07d6      	lsls	r6, r2, #31
 80084b2:	d427      	bmi.n	8008504 <__sflush_r+0xb8>
 80084b4:	2200      	movs	r2, #0
 80084b6:	6062      	str	r2, [r4, #4]
 80084b8:	04d9      	lsls	r1, r3, #19
 80084ba:	6922      	ldr	r2, [r4, #16]
 80084bc:	6022      	str	r2, [r4, #0]
 80084be:	d504      	bpl.n	80084ca <__sflush_r+0x7e>
 80084c0:	1c42      	adds	r2, r0, #1
 80084c2:	d101      	bne.n	80084c8 <__sflush_r+0x7c>
 80084c4:	682b      	ldr	r3, [r5, #0]
 80084c6:	b903      	cbnz	r3, 80084ca <__sflush_r+0x7e>
 80084c8:	6560      	str	r0, [r4, #84]	; 0x54
 80084ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80084cc:	602f      	str	r7, [r5, #0]
 80084ce:	2900      	cmp	r1, #0
 80084d0:	d0c9      	beq.n	8008466 <__sflush_r+0x1a>
 80084d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80084d6:	4299      	cmp	r1, r3
 80084d8:	d002      	beq.n	80084e0 <__sflush_r+0x94>
 80084da:	4628      	mov	r0, r5
 80084dc:	f7ff f9e2 	bl	80078a4 <_free_r>
 80084e0:	2000      	movs	r0, #0
 80084e2:	6360      	str	r0, [r4, #52]	; 0x34
 80084e4:	e7c0      	b.n	8008468 <__sflush_r+0x1c>
 80084e6:	2301      	movs	r3, #1
 80084e8:	4628      	mov	r0, r5
 80084ea:	47b0      	blx	r6
 80084ec:	1c41      	adds	r1, r0, #1
 80084ee:	d1c8      	bne.n	8008482 <__sflush_r+0x36>
 80084f0:	682b      	ldr	r3, [r5, #0]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d0c5      	beq.n	8008482 <__sflush_r+0x36>
 80084f6:	2b1d      	cmp	r3, #29
 80084f8:	d001      	beq.n	80084fe <__sflush_r+0xb2>
 80084fa:	2b16      	cmp	r3, #22
 80084fc:	d101      	bne.n	8008502 <__sflush_r+0xb6>
 80084fe:	602f      	str	r7, [r5, #0]
 8008500:	e7b1      	b.n	8008466 <__sflush_r+0x1a>
 8008502:	89a3      	ldrh	r3, [r4, #12]
 8008504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008508:	81a3      	strh	r3, [r4, #12]
 800850a:	e7ad      	b.n	8008468 <__sflush_r+0x1c>
 800850c:	690f      	ldr	r7, [r1, #16]
 800850e:	2f00      	cmp	r7, #0
 8008510:	d0a9      	beq.n	8008466 <__sflush_r+0x1a>
 8008512:	0793      	lsls	r3, r2, #30
 8008514:	680e      	ldr	r6, [r1, #0]
 8008516:	bf08      	it	eq
 8008518:	694b      	ldreq	r3, [r1, #20]
 800851a:	600f      	str	r7, [r1, #0]
 800851c:	bf18      	it	ne
 800851e:	2300      	movne	r3, #0
 8008520:	eba6 0807 	sub.w	r8, r6, r7
 8008524:	608b      	str	r3, [r1, #8]
 8008526:	f1b8 0f00 	cmp.w	r8, #0
 800852a:	dd9c      	ble.n	8008466 <__sflush_r+0x1a>
 800852c:	6a21      	ldr	r1, [r4, #32]
 800852e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008530:	4643      	mov	r3, r8
 8008532:	463a      	mov	r2, r7
 8008534:	4628      	mov	r0, r5
 8008536:	47b0      	blx	r6
 8008538:	2800      	cmp	r0, #0
 800853a:	dc06      	bgt.n	800854a <__sflush_r+0xfe>
 800853c:	89a3      	ldrh	r3, [r4, #12]
 800853e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008542:	81a3      	strh	r3, [r4, #12]
 8008544:	f04f 30ff 	mov.w	r0, #4294967295
 8008548:	e78e      	b.n	8008468 <__sflush_r+0x1c>
 800854a:	4407      	add	r7, r0
 800854c:	eba8 0800 	sub.w	r8, r8, r0
 8008550:	e7e9      	b.n	8008526 <__sflush_r+0xda>
 8008552:	bf00      	nop
 8008554:	dfbffffe 	.word	0xdfbffffe

08008558 <_fflush_r>:
 8008558:	b538      	push	{r3, r4, r5, lr}
 800855a:	690b      	ldr	r3, [r1, #16]
 800855c:	4605      	mov	r5, r0
 800855e:	460c      	mov	r4, r1
 8008560:	b913      	cbnz	r3, 8008568 <_fflush_r+0x10>
 8008562:	2500      	movs	r5, #0
 8008564:	4628      	mov	r0, r5
 8008566:	bd38      	pop	{r3, r4, r5, pc}
 8008568:	b118      	cbz	r0, 8008572 <_fflush_r+0x1a>
 800856a:	6a03      	ldr	r3, [r0, #32]
 800856c:	b90b      	cbnz	r3, 8008572 <_fflush_r+0x1a>
 800856e:	f7fe f9cf 	bl	8006910 <__sinit>
 8008572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d0f3      	beq.n	8008562 <_fflush_r+0xa>
 800857a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800857c:	07d0      	lsls	r0, r2, #31
 800857e:	d404      	bmi.n	800858a <_fflush_r+0x32>
 8008580:	0599      	lsls	r1, r3, #22
 8008582:	d402      	bmi.n	800858a <_fflush_r+0x32>
 8008584:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008586:	f7fe fb0e 	bl	8006ba6 <__retarget_lock_acquire_recursive>
 800858a:	4628      	mov	r0, r5
 800858c:	4621      	mov	r1, r4
 800858e:	f7ff ff5d 	bl	800844c <__sflush_r>
 8008592:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008594:	07da      	lsls	r2, r3, #31
 8008596:	4605      	mov	r5, r0
 8008598:	d4e4      	bmi.n	8008564 <_fflush_r+0xc>
 800859a:	89a3      	ldrh	r3, [r4, #12]
 800859c:	059b      	lsls	r3, r3, #22
 800859e:	d4e1      	bmi.n	8008564 <_fflush_r+0xc>
 80085a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085a2:	f7fe fb01 	bl	8006ba8 <__retarget_lock_release_recursive>
 80085a6:	e7dd      	b.n	8008564 <_fflush_r+0xc>

080085a8 <memmove>:
 80085a8:	4288      	cmp	r0, r1
 80085aa:	b510      	push	{r4, lr}
 80085ac:	eb01 0402 	add.w	r4, r1, r2
 80085b0:	d902      	bls.n	80085b8 <memmove+0x10>
 80085b2:	4284      	cmp	r4, r0
 80085b4:	4623      	mov	r3, r4
 80085b6:	d807      	bhi.n	80085c8 <memmove+0x20>
 80085b8:	1e43      	subs	r3, r0, #1
 80085ba:	42a1      	cmp	r1, r4
 80085bc:	d008      	beq.n	80085d0 <memmove+0x28>
 80085be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80085c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80085c6:	e7f8      	b.n	80085ba <memmove+0x12>
 80085c8:	4402      	add	r2, r0
 80085ca:	4601      	mov	r1, r0
 80085cc:	428a      	cmp	r2, r1
 80085ce:	d100      	bne.n	80085d2 <memmove+0x2a>
 80085d0:	bd10      	pop	{r4, pc}
 80085d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80085d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80085da:	e7f7      	b.n	80085cc <memmove+0x24>

080085dc <_sbrk_r>:
 80085dc:	b538      	push	{r3, r4, r5, lr}
 80085de:	4d06      	ldr	r5, [pc, #24]	; (80085f8 <_sbrk_r+0x1c>)
 80085e0:	2300      	movs	r3, #0
 80085e2:	4604      	mov	r4, r0
 80085e4:	4608      	mov	r0, r1
 80085e6:	602b      	str	r3, [r5, #0]
 80085e8:	f7f8 ff0c 	bl	8001404 <_sbrk>
 80085ec:	1c43      	adds	r3, r0, #1
 80085ee:	d102      	bne.n	80085f6 <_sbrk_r+0x1a>
 80085f0:	682b      	ldr	r3, [r5, #0]
 80085f2:	b103      	cbz	r3, 80085f6 <_sbrk_r+0x1a>
 80085f4:	6023      	str	r3, [r4, #0]
 80085f6:	bd38      	pop	{r3, r4, r5, pc}
 80085f8:	20000860 	.word	0x20000860

080085fc <memcpy>:
 80085fc:	440a      	add	r2, r1
 80085fe:	4291      	cmp	r1, r2
 8008600:	f100 33ff 	add.w	r3, r0, #4294967295
 8008604:	d100      	bne.n	8008608 <memcpy+0xc>
 8008606:	4770      	bx	lr
 8008608:	b510      	push	{r4, lr}
 800860a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800860e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008612:	4291      	cmp	r1, r2
 8008614:	d1f9      	bne.n	800860a <memcpy+0xe>
 8008616:	bd10      	pop	{r4, pc}

08008618 <__assert_func>:
 8008618:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800861a:	4614      	mov	r4, r2
 800861c:	461a      	mov	r2, r3
 800861e:	4b09      	ldr	r3, [pc, #36]	; (8008644 <__assert_func+0x2c>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	4605      	mov	r5, r0
 8008624:	68d8      	ldr	r0, [r3, #12]
 8008626:	b14c      	cbz	r4, 800863c <__assert_func+0x24>
 8008628:	4b07      	ldr	r3, [pc, #28]	; (8008648 <__assert_func+0x30>)
 800862a:	9100      	str	r1, [sp, #0]
 800862c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008630:	4906      	ldr	r1, [pc, #24]	; (800864c <__assert_func+0x34>)
 8008632:	462b      	mov	r3, r5
 8008634:	f000 f872 	bl	800871c <fiprintf>
 8008638:	f000 f882 	bl	8008740 <abort>
 800863c:	4b04      	ldr	r3, [pc, #16]	; (8008650 <__assert_func+0x38>)
 800863e:	461c      	mov	r4, r3
 8008640:	e7f3      	b.n	800862a <__assert_func+0x12>
 8008642:	bf00      	nop
 8008644:	20000064 	.word	0x20000064
 8008648:	08008f4f 	.word	0x08008f4f
 800864c:	08008f5c 	.word	0x08008f5c
 8008650:	08008f8a 	.word	0x08008f8a

08008654 <_calloc_r>:
 8008654:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008656:	fba1 2402 	umull	r2, r4, r1, r2
 800865a:	b94c      	cbnz	r4, 8008670 <_calloc_r+0x1c>
 800865c:	4611      	mov	r1, r2
 800865e:	9201      	str	r2, [sp, #4]
 8008660:	f7ff f994 	bl	800798c <_malloc_r>
 8008664:	9a01      	ldr	r2, [sp, #4]
 8008666:	4605      	mov	r5, r0
 8008668:	b930      	cbnz	r0, 8008678 <_calloc_r+0x24>
 800866a:	4628      	mov	r0, r5
 800866c:	b003      	add	sp, #12
 800866e:	bd30      	pop	{r4, r5, pc}
 8008670:	220c      	movs	r2, #12
 8008672:	6002      	str	r2, [r0, #0]
 8008674:	2500      	movs	r5, #0
 8008676:	e7f8      	b.n	800866a <_calloc_r+0x16>
 8008678:	4621      	mov	r1, r4
 800867a:	f7fe fa16 	bl	8006aaa <memset>
 800867e:	e7f4      	b.n	800866a <_calloc_r+0x16>

08008680 <__ascii_mbtowc>:
 8008680:	b082      	sub	sp, #8
 8008682:	b901      	cbnz	r1, 8008686 <__ascii_mbtowc+0x6>
 8008684:	a901      	add	r1, sp, #4
 8008686:	b142      	cbz	r2, 800869a <__ascii_mbtowc+0x1a>
 8008688:	b14b      	cbz	r3, 800869e <__ascii_mbtowc+0x1e>
 800868a:	7813      	ldrb	r3, [r2, #0]
 800868c:	600b      	str	r3, [r1, #0]
 800868e:	7812      	ldrb	r2, [r2, #0]
 8008690:	1e10      	subs	r0, r2, #0
 8008692:	bf18      	it	ne
 8008694:	2001      	movne	r0, #1
 8008696:	b002      	add	sp, #8
 8008698:	4770      	bx	lr
 800869a:	4610      	mov	r0, r2
 800869c:	e7fb      	b.n	8008696 <__ascii_mbtowc+0x16>
 800869e:	f06f 0001 	mvn.w	r0, #1
 80086a2:	e7f8      	b.n	8008696 <__ascii_mbtowc+0x16>

080086a4 <_realloc_r>:
 80086a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086a8:	4680      	mov	r8, r0
 80086aa:	4614      	mov	r4, r2
 80086ac:	460e      	mov	r6, r1
 80086ae:	b921      	cbnz	r1, 80086ba <_realloc_r+0x16>
 80086b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086b4:	4611      	mov	r1, r2
 80086b6:	f7ff b969 	b.w	800798c <_malloc_r>
 80086ba:	b92a      	cbnz	r2, 80086c8 <_realloc_r+0x24>
 80086bc:	f7ff f8f2 	bl	80078a4 <_free_r>
 80086c0:	4625      	mov	r5, r4
 80086c2:	4628      	mov	r0, r5
 80086c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086c8:	f000 f841 	bl	800874e <_malloc_usable_size_r>
 80086cc:	4284      	cmp	r4, r0
 80086ce:	4607      	mov	r7, r0
 80086d0:	d802      	bhi.n	80086d8 <_realloc_r+0x34>
 80086d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80086d6:	d812      	bhi.n	80086fe <_realloc_r+0x5a>
 80086d8:	4621      	mov	r1, r4
 80086da:	4640      	mov	r0, r8
 80086dc:	f7ff f956 	bl	800798c <_malloc_r>
 80086e0:	4605      	mov	r5, r0
 80086e2:	2800      	cmp	r0, #0
 80086e4:	d0ed      	beq.n	80086c2 <_realloc_r+0x1e>
 80086e6:	42bc      	cmp	r4, r7
 80086e8:	4622      	mov	r2, r4
 80086ea:	4631      	mov	r1, r6
 80086ec:	bf28      	it	cs
 80086ee:	463a      	movcs	r2, r7
 80086f0:	f7ff ff84 	bl	80085fc <memcpy>
 80086f4:	4631      	mov	r1, r6
 80086f6:	4640      	mov	r0, r8
 80086f8:	f7ff f8d4 	bl	80078a4 <_free_r>
 80086fc:	e7e1      	b.n	80086c2 <_realloc_r+0x1e>
 80086fe:	4635      	mov	r5, r6
 8008700:	e7df      	b.n	80086c2 <_realloc_r+0x1e>

08008702 <__ascii_wctomb>:
 8008702:	b149      	cbz	r1, 8008718 <__ascii_wctomb+0x16>
 8008704:	2aff      	cmp	r2, #255	; 0xff
 8008706:	bf85      	ittet	hi
 8008708:	238a      	movhi	r3, #138	; 0x8a
 800870a:	6003      	strhi	r3, [r0, #0]
 800870c:	700a      	strbls	r2, [r1, #0]
 800870e:	f04f 30ff 	movhi.w	r0, #4294967295
 8008712:	bf98      	it	ls
 8008714:	2001      	movls	r0, #1
 8008716:	4770      	bx	lr
 8008718:	4608      	mov	r0, r1
 800871a:	4770      	bx	lr

0800871c <fiprintf>:
 800871c:	b40e      	push	{r1, r2, r3}
 800871e:	b503      	push	{r0, r1, lr}
 8008720:	4601      	mov	r1, r0
 8008722:	ab03      	add	r3, sp, #12
 8008724:	4805      	ldr	r0, [pc, #20]	; (800873c <fiprintf+0x20>)
 8008726:	f853 2b04 	ldr.w	r2, [r3], #4
 800872a:	6800      	ldr	r0, [r0, #0]
 800872c:	9301      	str	r3, [sp, #4]
 800872e:	f000 f83f 	bl	80087b0 <_vfiprintf_r>
 8008732:	b002      	add	sp, #8
 8008734:	f85d eb04 	ldr.w	lr, [sp], #4
 8008738:	b003      	add	sp, #12
 800873a:	4770      	bx	lr
 800873c:	20000064 	.word	0x20000064

08008740 <abort>:
 8008740:	b508      	push	{r3, lr}
 8008742:	2006      	movs	r0, #6
 8008744:	f000 fa0c 	bl	8008b60 <raise>
 8008748:	2001      	movs	r0, #1
 800874a:	f7f8 fde3 	bl	8001314 <_exit>

0800874e <_malloc_usable_size_r>:
 800874e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008752:	1f18      	subs	r0, r3, #4
 8008754:	2b00      	cmp	r3, #0
 8008756:	bfbc      	itt	lt
 8008758:	580b      	ldrlt	r3, [r1, r0]
 800875a:	18c0      	addlt	r0, r0, r3
 800875c:	4770      	bx	lr

0800875e <__sfputc_r>:
 800875e:	6893      	ldr	r3, [r2, #8]
 8008760:	3b01      	subs	r3, #1
 8008762:	2b00      	cmp	r3, #0
 8008764:	b410      	push	{r4}
 8008766:	6093      	str	r3, [r2, #8]
 8008768:	da08      	bge.n	800877c <__sfputc_r+0x1e>
 800876a:	6994      	ldr	r4, [r2, #24]
 800876c:	42a3      	cmp	r3, r4
 800876e:	db01      	blt.n	8008774 <__sfputc_r+0x16>
 8008770:	290a      	cmp	r1, #10
 8008772:	d103      	bne.n	800877c <__sfputc_r+0x1e>
 8008774:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008778:	f000 b934 	b.w	80089e4 <__swbuf_r>
 800877c:	6813      	ldr	r3, [r2, #0]
 800877e:	1c58      	adds	r0, r3, #1
 8008780:	6010      	str	r0, [r2, #0]
 8008782:	7019      	strb	r1, [r3, #0]
 8008784:	4608      	mov	r0, r1
 8008786:	f85d 4b04 	ldr.w	r4, [sp], #4
 800878a:	4770      	bx	lr

0800878c <__sfputs_r>:
 800878c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800878e:	4606      	mov	r6, r0
 8008790:	460f      	mov	r7, r1
 8008792:	4614      	mov	r4, r2
 8008794:	18d5      	adds	r5, r2, r3
 8008796:	42ac      	cmp	r4, r5
 8008798:	d101      	bne.n	800879e <__sfputs_r+0x12>
 800879a:	2000      	movs	r0, #0
 800879c:	e007      	b.n	80087ae <__sfputs_r+0x22>
 800879e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087a2:	463a      	mov	r2, r7
 80087a4:	4630      	mov	r0, r6
 80087a6:	f7ff ffda 	bl	800875e <__sfputc_r>
 80087aa:	1c43      	adds	r3, r0, #1
 80087ac:	d1f3      	bne.n	8008796 <__sfputs_r+0xa>
 80087ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080087b0 <_vfiprintf_r>:
 80087b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087b4:	460d      	mov	r5, r1
 80087b6:	b09d      	sub	sp, #116	; 0x74
 80087b8:	4614      	mov	r4, r2
 80087ba:	4698      	mov	r8, r3
 80087bc:	4606      	mov	r6, r0
 80087be:	b118      	cbz	r0, 80087c8 <_vfiprintf_r+0x18>
 80087c0:	6a03      	ldr	r3, [r0, #32]
 80087c2:	b90b      	cbnz	r3, 80087c8 <_vfiprintf_r+0x18>
 80087c4:	f7fe f8a4 	bl	8006910 <__sinit>
 80087c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087ca:	07d9      	lsls	r1, r3, #31
 80087cc:	d405      	bmi.n	80087da <_vfiprintf_r+0x2a>
 80087ce:	89ab      	ldrh	r3, [r5, #12]
 80087d0:	059a      	lsls	r2, r3, #22
 80087d2:	d402      	bmi.n	80087da <_vfiprintf_r+0x2a>
 80087d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087d6:	f7fe f9e6 	bl	8006ba6 <__retarget_lock_acquire_recursive>
 80087da:	89ab      	ldrh	r3, [r5, #12]
 80087dc:	071b      	lsls	r3, r3, #28
 80087de:	d501      	bpl.n	80087e4 <_vfiprintf_r+0x34>
 80087e0:	692b      	ldr	r3, [r5, #16]
 80087e2:	b99b      	cbnz	r3, 800880c <_vfiprintf_r+0x5c>
 80087e4:	4629      	mov	r1, r5
 80087e6:	4630      	mov	r0, r6
 80087e8:	f000 f93a 	bl	8008a60 <__swsetup_r>
 80087ec:	b170      	cbz	r0, 800880c <_vfiprintf_r+0x5c>
 80087ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087f0:	07dc      	lsls	r4, r3, #31
 80087f2:	d504      	bpl.n	80087fe <_vfiprintf_r+0x4e>
 80087f4:	f04f 30ff 	mov.w	r0, #4294967295
 80087f8:	b01d      	add	sp, #116	; 0x74
 80087fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087fe:	89ab      	ldrh	r3, [r5, #12]
 8008800:	0598      	lsls	r0, r3, #22
 8008802:	d4f7      	bmi.n	80087f4 <_vfiprintf_r+0x44>
 8008804:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008806:	f7fe f9cf 	bl	8006ba8 <__retarget_lock_release_recursive>
 800880a:	e7f3      	b.n	80087f4 <_vfiprintf_r+0x44>
 800880c:	2300      	movs	r3, #0
 800880e:	9309      	str	r3, [sp, #36]	; 0x24
 8008810:	2320      	movs	r3, #32
 8008812:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008816:	f8cd 800c 	str.w	r8, [sp, #12]
 800881a:	2330      	movs	r3, #48	; 0x30
 800881c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80089d0 <_vfiprintf_r+0x220>
 8008820:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008824:	f04f 0901 	mov.w	r9, #1
 8008828:	4623      	mov	r3, r4
 800882a:	469a      	mov	sl, r3
 800882c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008830:	b10a      	cbz	r2, 8008836 <_vfiprintf_r+0x86>
 8008832:	2a25      	cmp	r2, #37	; 0x25
 8008834:	d1f9      	bne.n	800882a <_vfiprintf_r+0x7a>
 8008836:	ebba 0b04 	subs.w	fp, sl, r4
 800883a:	d00b      	beq.n	8008854 <_vfiprintf_r+0xa4>
 800883c:	465b      	mov	r3, fp
 800883e:	4622      	mov	r2, r4
 8008840:	4629      	mov	r1, r5
 8008842:	4630      	mov	r0, r6
 8008844:	f7ff ffa2 	bl	800878c <__sfputs_r>
 8008848:	3001      	adds	r0, #1
 800884a:	f000 80a9 	beq.w	80089a0 <_vfiprintf_r+0x1f0>
 800884e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008850:	445a      	add	r2, fp
 8008852:	9209      	str	r2, [sp, #36]	; 0x24
 8008854:	f89a 3000 	ldrb.w	r3, [sl]
 8008858:	2b00      	cmp	r3, #0
 800885a:	f000 80a1 	beq.w	80089a0 <_vfiprintf_r+0x1f0>
 800885e:	2300      	movs	r3, #0
 8008860:	f04f 32ff 	mov.w	r2, #4294967295
 8008864:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008868:	f10a 0a01 	add.w	sl, sl, #1
 800886c:	9304      	str	r3, [sp, #16]
 800886e:	9307      	str	r3, [sp, #28]
 8008870:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008874:	931a      	str	r3, [sp, #104]	; 0x68
 8008876:	4654      	mov	r4, sl
 8008878:	2205      	movs	r2, #5
 800887a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800887e:	4854      	ldr	r0, [pc, #336]	; (80089d0 <_vfiprintf_r+0x220>)
 8008880:	f7f7 fcae 	bl	80001e0 <memchr>
 8008884:	9a04      	ldr	r2, [sp, #16]
 8008886:	b9d8      	cbnz	r0, 80088c0 <_vfiprintf_r+0x110>
 8008888:	06d1      	lsls	r1, r2, #27
 800888a:	bf44      	itt	mi
 800888c:	2320      	movmi	r3, #32
 800888e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008892:	0713      	lsls	r3, r2, #28
 8008894:	bf44      	itt	mi
 8008896:	232b      	movmi	r3, #43	; 0x2b
 8008898:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800889c:	f89a 3000 	ldrb.w	r3, [sl]
 80088a0:	2b2a      	cmp	r3, #42	; 0x2a
 80088a2:	d015      	beq.n	80088d0 <_vfiprintf_r+0x120>
 80088a4:	9a07      	ldr	r2, [sp, #28]
 80088a6:	4654      	mov	r4, sl
 80088a8:	2000      	movs	r0, #0
 80088aa:	f04f 0c0a 	mov.w	ip, #10
 80088ae:	4621      	mov	r1, r4
 80088b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088b4:	3b30      	subs	r3, #48	; 0x30
 80088b6:	2b09      	cmp	r3, #9
 80088b8:	d94d      	bls.n	8008956 <_vfiprintf_r+0x1a6>
 80088ba:	b1b0      	cbz	r0, 80088ea <_vfiprintf_r+0x13a>
 80088bc:	9207      	str	r2, [sp, #28]
 80088be:	e014      	b.n	80088ea <_vfiprintf_r+0x13a>
 80088c0:	eba0 0308 	sub.w	r3, r0, r8
 80088c4:	fa09 f303 	lsl.w	r3, r9, r3
 80088c8:	4313      	orrs	r3, r2
 80088ca:	9304      	str	r3, [sp, #16]
 80088cc:	46a2      	mov	sl, r4
 80088ce:	e7d2      	b.n	8008876 <_vfiprintf_r+0xc6>
 80088d0:	9b03      	ldr	r3, [sp, #12]
 80088d2:	1d19      	adds	r1, r3, #4
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	9103      	str	r1, [sp, #12]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	bfbb      	ittet	lt
 80088dc:	425b      	neglt	r3, r3
 80088de:	f042 0202 	orrlt.w	r2, r2, #2
 80088e2:	9307      	strge	r3, [sp, #28]
 80088e4:	9307      	strlt	r3, [sp, #28]
 80088e6:	bfb8      	it	lt
 80088e8:	9204      	strlt	r2, [sp, #16]
 80088ea:	7823      	ldrb	r3, [r4, #0]
 80088ec:	2b2e      	cmp	r3, #46	; 0x2e
 80088ee:	d10c      	bne.n	800890a <_vfiprintf_r+0x15a>
 80088f0:	7863      	ldrb	r3, [r4, #1]
 80088f2:	2b2a      	cmp	r3, #42	; 0x2a
 80088f4:	d134      	bne.n	8008960 <_vfiprintf_r+0x1b0>
 80088f6:	9b03      	ldr	r3, [sp, #12]
 80088f8:	1d1a      	adds	r2, r3, #4
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	9203      	str	r2, [sp, #12]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	bfb8      	it	lt
 8008902:	f04f 33ff 	movlt.w	r3, #4294967295
 8008906:	3402      	adds	r4, #2
 8008908:	9305      	str	r3, [sp, #20]
 800890a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80089e0 <_vfiprintf_r+0x230>
 800890e:	7821      	ldrb	r1, [r4, #0]
 8008910:	2203      	movs	r2, #3
 8008912:	4650      	mov	r0, sl
 8008914:	f7f7 fc64 	bl	80001e0 <memchr>
 8008918:	b138      	cbz	r0, 800892a <_vfiprintf_r+0x17a>
 800891a:	9b04      	ldr	r3, [sp, #16]
 800891c:	eba0 000a 	sub.w	r0, r0, sl
 8008920:	2240      	movs	r2, #64	; 0x40
 8008922:	4082      	lsls	r2, r0
 8008924:	4313      	orrs	r3, r2
 8008926:	3401      	adds	r4, #1
 8008928:	9304      	str	r3, [sp, #16]
 800892a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800892e:	4829      	ldr	r0, [pc, #164]	; (80089d4 <_vfiprintf_r+0x224>)
 8008930:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008934:	2206      	movs	r2, #6
 8008936:	f7f7 fc53 	bl	80001e0 <memchr>
 800893a:	2800      	cmp	r0, #0
 800893c:	d03f      	beq.n	80089be <_vfiprintf_r+0x20e>
 800893e:	4b26      	ldr	r3, [pc, #152]	; (80089d8 <_vfiprintf_r+0x228>)
 8008940:	bb1b      	cbnz	r3, 800898a <_vfiprintf_r+0x1da>
 8008942:	9b03      	ldr	r3, [sp, #12]
 8008944:	3307      	adds	r3, #7
 8008946:	f023 0307 	bic.w	r3, r3, #7
 800894a:	3308      	adds	r3, #8
 800894c:	9303      	str	r3, [sp, #12]
 800894e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008950:	443b      	add	r3, r7
 8008952:	9309      	str	r3, [sp, #36]	; 0x24
 8008954:	e768      	b.n	8008828 <_vfiprintf_r+0x78>
 8008956:	fb0c 3202 	mla	r2, ip, r2, r3
 800895a:	460c      	mov	r4, r1
 800895c:	2001      	movs	r0, #1
 800895e:	e7a6      	b.n	80088ae <_vfiprintf_r+0xfe>
 8008960:	2300      	movs	r3, #0
 8008962:	3401      	adds	r4, #1
 8008964:	9305      	str	r3, [sp, #20]
 8008966:	4619      	mov	r1, r3
 8008968:	f04f 0c0a 	mov.w	ip, #10
 800896c:	4620      	mov	r0, r4
 800896e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008972:	3a30      	subs	r2, #48	; 0x30
 8008974:	2a09      	cmp	r2, #9
 8008976:	d903      	bls.n	8008980 <_vfiprintf_r+0x1d0>
 8008978:	2b00      	cmp	r3, #0
 800897a:	d0c6      	beq.n	800890a <_vfiprintf_r+0x15a>
 800897c:	9105      	str	r1, [sp, #20]
 800897e:	e7c4      	b.n	800890a <_vfiprintf_r+0x15a>
 8008980:	fb0c 2101 	mla	r1, ip, r1, r2
 8008984:	4604      	mov	r4, r0
 8008986:	2301      	movs	r3, #1
 8008988:	e7f0      	b.n	800896c <_vfiprintf_r+0x1bc>
 800898a:	ab03      	add	r3, sp, #12
 800898c:	9300      	str	r3, [sp, #0]
 800898e:	462a      	mov	r2, r5
 8008990:	4b12      	ldr	r3, [pc, #72]	; (80089dc <_vfiprintf_r+0x22c>)
 8008992:	a904      	add	r1, sp, #16
 8008994:	4630      	mov	r0, r6
 8008996:	f7fd fb69 	bl	800606c <_printf_float>
 800899a:	4607      	mov	r7, r0
 800899c:	1c78      	adds	r0, r7, #1
 800899e:	d1d6      	bne.n	800894e <_vfiprintf_r+0x19e>
 80089a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089a2:	07d9      	lsls	r1, r3, #31
 80089a4:	d405      	bmi.n	80089b2 <_vfiprintf_r+0x202>
 80089a6:	89ab      	ldrh	r3, [r5, #12]
 80089a8:	059a      	lsls	r2, r3, #22
 80089aa:	d402      	bmi.n	80089b2 <_vfiprintf_r+0x202>
 80089ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089ae:	f7fe f8fb 	bl	8006ba8 <__retarget_lock_release_recursive>
 80089b2:	89ab      	ldrh	r3, [r5, #12]
 80089b4:	065b      	lsls	r3, r3, #25
 80089b6:	f53f af1d 	bmi.w	80087f4 <_vfiprintf_r+0x44>
 80089ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089bc:	e71c      	b.n	80087f8 <_vfiprintf_r+0x48>
 80089be:	ab03      	add	r3, sp, #12
 80089c0:	9300      	str	r3, [sp, #0]
 80089c2:	462a      	mov	r2, r5
 80089c4:	4b05      	ldr	r3, [pc, #20]	; (80089dc <_vfiprintf_r+0x22c>)
 80089c6:	a904      	add	r1, sp, #16
 80089c8:	4630      	mov	r0, r6
 80089ca:	f7fd fdf3 	bl	80065b4 <_printf_i>
 80089ce:	e7e4      	b.n	800899a <_vfiprintf_r+0x1ea>
 80089d0:	08008f34 	.word	0x08008f34
 80089d4:	08008f3e 	.word	0x08008f3e
 80089d8:	0800606d 	.word	0x0800606d
 80089dc:	0800878d 	.word	0x0800878d
 80089e0:	08008f3a 	.word	0x08008f3a

080089e4 <__swbuf_r>:
 80089e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089e6:	460e      	mov	r6, r1
 80089e8:	4614      	mov	r4, r2
 80089ea:	4605      	mov	r5, r0
 80089ec:	b118      	cbz	r0, 80089f6 <__swbuf_r+0x12>
 80089ee:	6a03      	ldr	r3, [r0, #32]
 80089f0:	b90b      	cbnz	r3, 80089f6 <__swbuf_r+0x12>
 80089f2:	f7fd ff8d 	bl	8006910 <__sinit>
 80089f6:	69a3      	ldr	r3, [r4, #24]
 80089f8:	60a3      	str	r3, [r4, #8]
 80089fa:	89a3      	ldrh	r3, [r4, #12]
 80089fc:	071a      	lsls	r2, r3, #28
 80089fe:	d525      	bpl.n	8008a4c <__swbuf_r+0x68>
 8008a00:	6923      	ldr	r3, [r4, #16]
 8008a02:	b31b      	cbz	r3, 8008a4c <__swbuf_r+0x68>
 8008a04:	6823      	ldr	r3, [r4, #0]
 8008a06:	6922      	ldr	r2, [r4, #16]
 8008a08:	1a98      	subs	r0, r3, r2
 8008a0a:	6963      	ldr	r3, [r4, #20]
 8008a0c:	b2f6      	uxtb	r6, r6
 8008a0e:	4283      	cmp	r3, r0
 8008a10:	4637      	mov	r7, r6
 8008a12:	dc04      	bgt.n	8008a1e <__swbuf_r+0x3a>
 8008a14:	4621      	mov	r1, r4
 8008a16:	4628      	mov	r0, r5
 8008a18:	f7ff fd9e 	bl	8008558 <_fflush_r>
 8008a1c:	b9e0      	cbnz	r0, 8008a58 <__swbuf_r+0x74>
 8008a1e:	68a3      	ldr	r3, [r4, #8]
 8008a20:	3b01      	subs	r3, #1
 8008a22:	60a3      	str	r3, [r4, #8]
 8008a24:	6823      	ldr	r3, [r4, #0]
 8008a26:	1c5a      	adds	r2, r3, #1
 8008a28:	6022      	str	r2, [r4, #0]
 8008a2a:	701e      	strb	r6, [r3, #0]
 8008a2c:	6962      	ldr	r2, [r4, #20]
 8008a2e:	1c43      	adds	r3, r0, #1
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d004      	beq.n	8008a3e <__swbuf_r+0x5a>
 8008a34:	89a3      	ldrh	r3, [r4, #12]
 8008a36:	07db      	lsls	r3, r3, #31
 8008a38:	d506      	bpl.n	8008a48 <__swbuf_r+0x64>
 8008a3a:	2e0a      	cmp	r6, #10
 8008a3c:	d104      	bne.n	8008a48 <__swbuf_r+0x64>
 8008a3e:	4621      	mov	r1, r4
 8008a40:	4628      	mov	r0, r5
 8008a42:	f7ff fd89 	bl	8008558 <_fflush_r>
 8008a46:	b938      	cbnz	r0, 8008a58 <__swbuf_r+0x74>
 8008a48:	4638      	mov	r0, r7
 8008a4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a4c:	4621      	mov	r1, r4
 8008a4e:	4628      	mov	r0, r5
 8008a50:	f000 f806 	bl	8008a60 <__swsetup_r>
 8008a54:	2800      	cmp	r0, #0
 8008a56:	d0d5      	beq.n	8008a04 <__swbuf_r+0x20>
 8008a58:	f04f 37ff 	mov.w	r7, #4294967295
 8008a5c:	e7f4      	b.n	8008a48 <__swbuf_r+0x64>
	...

08008a60 <__swsetup_r>:
 8008a60:	b538      	push	{r3, r4, r5, lr}
 8008a62:	4b2a      	ldr	r3, [pc, #168]	; (8008b0c <__swsetup_r+0xac>)
 8008a64:	4605      	mov	r5, r0
 8008a66:	6818      	ldr	r0, [r3, #0]
 8008a68:	460c      	mov	r4, r1
 8008a6a:	b118      	cbz	r0, 8008a74 <__swsetup_r+0x14>
 8008a6c:	6a03      	ldr	r3, [r0, #32]
 8008a6e:	b90b      	cbnz	r3, 8008a74 <__swsetup_r+0x14>
 8008a70:	f7fd ff4e 	bl	8006910 <__sinit>
 8008a74:	89a3      	ldrh	r3, [r4, #12]
 8008a76:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a7a:	0718      	lsls	r0, r3, #28
 8008a7c:	d422      	bmi.n	8008ac4 <__swsetup_r+0x64>
 8008a7e:	06d9      	lsls	r1, r3, #27
 8008a80:	d407      	bmi.n	8008a92 <__swsetup_r+0x32>
 8008a82:	2309      	movs	r3, #9
 8008a84:	602b      	str	r3, [r5, #0]
 8008a86:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008a8a:	81a3      	strh	r3, [r4, #12]
 8008a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a90:	e034      	b.n	8008afc <__swsetup_r+0x9c>
 8008a92:	0758      	lsls	r0, r3, #29
 8008a94:	d512      	bpl.n	8008abc <__swsetup_r+0x5c>
 8008a96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a98:	b141      	cbz	r1, 8008aac <__swsetup_r+0x4c>
 8008a9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a9e:	4299      	cmp	r1, r3
 8008aa0:	d002      	beq.n	8008aa8 <__swsetup_r+0x48>
 8008aa2:	4628      	mov	r0, r5
 8008aa4:	f7fe fefe 	bl	80078a4 <_free_r>
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	6363      	str	r3, [r4, #52]	; 0x34
 8008aac:	89a3      	ldrh	r3, [r4, #12]
 8008aae:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008ab2:	81a3      	strh	r3, [r4, #12]
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	6063      	str	r3, [r4, #4]
 8008ab8:	6923      	ldr	r3, [r4, #16]
 8008aba:	6023      	str	r3, [r4, #0]
 8008abc:	89a3      	ldrh	r3, [r4, #12]
 8008abe:	f043 0308 	orr.w	r3, r3, #8
 8008ac2:	81a3      	strh	r3, [r4, #12]
 8008ac4:	6923      	ldr	r3, [r4, #16]
 8008ac6:	b94b      	cbnz	r3, 8008adc <__swsetup_r+0x7c>
 8008ac8:	89a3      	ldrh	r3, [r4, #12]
 8008aca:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ace:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ad2:	d003      	beq.n	8008adc <__swsetup_r+0x7c>
 8008ad4:	4621      	mov	r1, r4
 8008ad6:	4628      	mov	r0, r5
 8008ad8:	f000 f884 	bl	8008be4 <__smakebuf_r>
 8008adc:	89a0      	ldrh	r0, [r4, #12]
 8008ade:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ae2:	f010 0301 	ands.w	r3, r0, #1
 8008ae6:	d00a      	beq.n	8008afe <__swsetup_r+0x9e>
 8008ae8:	2300      	movs	r3, #0
 8008aea:	60a3      	str	r3, [r4, #8]
 8008aec:	6963      	ldr	r3, [r4, #20]
 8008aee:	425b      	negs	r3, r3
 8008af0:	61a3      	str	r3, [r4, #24]
 8008af2:	6923      	ldr	r3, [r4, #16]
 8008af4:	b943      	cbnz	r3, 8008b08 <__swsetup_r+0xa8>
 8008af6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008afa:	d1c4      	bne.n	8008a86 <__swsetup_r+0x26>
 8008afc:	bd38      	pop	{r3, r4, r5, pc}
 8008afe:	0781      	lsls	r1, r0, #30
 8008b00:	bf58      	it	pl
 8008b02:	6963      	ldrpl	r3, [r4, #20]
 8008b04:	60a3      	str	r3, [r4, #8]
 8008b06:	e7f4      	b.n	8008af2 <__swsetup_r+0x92>
 8008b08:	2000      	movs	r0, #0
 8008b0a:	e7f7      	b.n	8008afc <__swsetup_r+0x9c>
 8008b0c:	20000064 	.word	0x20000064

08008b10 <_raise_r>:
 8008b10:	291f      	cmp	r1, #31
 8008b12:	b538      	push	{r3, r4, r5, lr}
 8008b14:	4604      	mov	r4, r0
 8008b16:	460d      	mov	r5, r1
 8008b18:	d904      	bls.n	8008b24 <_raise_r+0x14>
 8008b1a:	2316      	movs	r3, #22
 8008b1c:	6003      	str	r3, [r0, #0]
 8008b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b22:	bd38      	pop	{r3, r4, r5, pc}
 8008b24:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008b26:	b112      	cbz	r2, 8008b2e <_raise_r+0x1e>
 8008b28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b2c:	b94b      	cbnz	r3, 8008b42 <_raise_r+0x32>
 8008b2e:	4620      	mov	r0, r4
 8008b30:	f000 f830 	bl	8008b94 <_getpid_r>
 8008b34:	462a      	mov	r2, r5
 8008b36:	4601      	mov	r1, r0
 8008b38:	4620      	mov	r0, r4
 8008b3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b3e:	f000 b817 	b.w	8008b70 <_kill_r>
 8008b42:	2b01      	cmp	r3, #1
 8008b44:	d00a      	beq.n	8008b5c <_raise_r+0x4c>
 8008b46:	1c59      	adds	r1, r3, #1
 8008b48:	d103      	bne.n	8008b52 <_raise_r+0x42>
 8008b4a:	2316      	movs	r3, #22
 8008b4c:	6003      	str	r3, [r0, #0]
 8008b4e:	2001      	movs	r0, #1
 8008b50:	e7e7      	b.n	8008b22 <_raise_r+0x12>
 8008b52:	2400      	movs	r4, #0
 8008b54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b58:	4628      	mov	r0, r5
 8008b5a:	4798      	blx	r3
 8008b5c:	2000      	movs	r0, #0
 8008b5e:	e7e0      	b.n	8008b22 <_raise_r+0x12>

08008b60 <raise>:
 8008b60:	4b02      	ldr	r3, [pc, #8]	; (8008b6c <raise+0xc>)
 8008b62:	4601      	mov	r1, r0
 8008b64:	6818      	ldr	r0, [r3, #0]
 8008b66:	f7ff bfd3 	b.w	8008b10 <_raise_r>
 8008b6a:	bf00      	nop
 8008b6c:	20000064 	.word	0x20000064

08008b70 <_kill_r>:
 8008b70:	b538      	push	{r3, r4, r5, lr}
 8008b72:	4d07      	ldr	r5, [pc, #28]	; (8008b90 <_kill_r+0x20>)
 8008b74:	2300      	movs	r3, #0
 8008b76:	4604      	mov	r4, r0
 8008b78:	4608      	mov	r0, r1
 8008b7a:	4611      	mov	r1, r2
 8008b7c:	602b      	str	r3, [r5, #0]
 8008b7e:	f7f8 fbb9 	bl	80012f4 <_kill>
 8008b82:	1c43      	adds	r3, r0, #1
 8008b84:	d102      	bne.n	8008b8c <_kill_r+0x1c>
 8008b86:	682b      	ldr	r3, [r5, #0]
 8008b88:	b103      	cbz	r3, 8008b8c <_kill_r+0x1c>
 8008b8a:	6023      	str	r3, [r4, #0]
 8008b8c:	bd38      	pop	{r3, r4, r5, pc}
 8008b8e:	bf00      	nop
 8008b90:	20000860 	.word	0x20000860

08008b94 <_getpid_r>:
 8008b94:	f7f8 bba6 	b.w	80012e4 <_getpid>

08008b98 <__swhatbuf_r>:
 8008b98:	b570      	push	{r4, r5, r6, lr}
 8008b9a:	460c      	mov	r4, r1
 8008b9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ba0:	2900      	cmp	r1, #0
 8008ba2:	b096      	sub	sp, #88	; 0x58
 8008ba4:	4615      	mov	r5, r2
 8008ba6:	461e      	mov	r6, r3
 8008ba8:	da0d      	bge.n	8008bc6 <__swhatbuf_r+0x2e>
 8008baa:	89a3      	ldrh	r3, [r4, #12]
 8008bac:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008bb0:	f04f 0100 	mov.w	r1, #0
 8008bb4:	bf0c      	ite	eq
 8008bb6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008bba:	2340      	movne	r3, #64	; 0x40
 8008bbc:	2000      	movs	r0, #0
 8008bbe:	6031      	str	r1, [r6, #0]
 8008bc0:	602b      	str	r3, [r5, #0]
 8008bc2:	b016      	add	sp, #88	; 0x58
 8008bc4:	bd70      	pop	{r4, r5, r6, pc}
 8008bc6:	466a      	mov	r2, sp
 8008bc8:	f000 f848 	bl	8008c5c <_fstat_r>
 8008bcc:	2800      	cmp	r0, #0
 8008bce:	dbec      	blt.n	8008baa <__swhatbuf_r+0x12>
 8008bd0:	9901      	ldr	r1, [sp, #4]
 8008bd2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008bd6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008bda:	4259      	negs	r1, r3
 8008bdc:	4159      	adcs	r1, r3
 8008bde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008be2:	e7eb      	b.n	8008bbc <__swhatbuf_r+0x24>

08008be4 <__smakebuf_r>:
 8008be4:	898b      	ldrh	r3, [r1, #12]
 8008be6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008be8:	079d      	lsls	r5, r3, #30
 8008bea:	4606      	mov	r6, r0
 8008bec:	460c      	mov	r4, r1
 8008bee:	d507      	bpl.n	8008c00 <__smakebuf_r+0x1c>
 8008bf0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008bf4:	6023      	str	r3, [r4, #0]
 8008bf6:	6123      	str	r3, [r4, #16]
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	6163      	str	r3, [r4, #20]
 8008bfc:	b002      	add	sp, #8
 8008bfe:	bd70      	pop	{r4, r5, r6, pc}
 8008c00:	ab01      	add	r3, sp, #4
 8008c02:	466a      	mov	r2, sp
 8008c04:	f7ff ffc8 	bl	8008b98 <__swhatbuf_r>
 8008c08:	9900      	ldr	r1, [sp, #0]
 8008c0a:	4605      	mov	r5, r0
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	f7fe febd 	bl	800798c <_malloc_r>
 8008c12:	b948      	cbnz	r0, 8008c28 <__smakebuf_r+0x44>
 8008c14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c18:	059a      	lsls	r2, r3, #22
 8008c1a:	d4ef      	bmi.n	8008bfc <__smakebuf_r+0x18>
 8008c1c:	f023 0303 	bic.w	r3, r3, #3
 8008c20:	f043 0302 	orr.w	r3, r3, #2
 8008c24:	81a3      	strh	r3, [r4, #12]
 8008c26:	e7e3      	b.n	8008bf0 <__smakebuf_r+0xc>
 8008c28:	89a3      	ldrh	r3, [r4, #12]
 8008c2a:	6020      	str	r0, [r4, #0]
 8008c2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c30:	81a3      	strh	r3, [r4, #12]
 8008c32:	9b00      	ldr	r3, [sp, #0]
 8008c34:	6163      	str	r3, [r4, #20]
 8008c36:	9b01      	ldr	r3, [sp, #4]
 8008c38:	6120      	str	r0, [r4, #16]
 8008c3a:	b15b      	cbz	r3, 8008c54 <__smakebuf_r+0x70>
 8008c3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c40:	4630      	mov	r0, r6
 8008c42:	f000 f81d 	bl	8008c80 <_isatty_r>
 8008c46:	b128      	cbz	r0, 8008c54 <__smakebuf_r+0x70>
 8008c48:	89a3      	ldrh	r3, [r4, #12]
 8008c4a:	f023 0303 	bic.w	r3, r3, #3
 8008c4e:	f043 0301 	orr.w	r3, r3, #1
 8008c52:	81a3      	strh	r3, [r4, #12]
 8008c54:	89a3      	ldrh	r3, [r4, #12]
 8008c56:	431d      	orrs	r5, r3
 8008c58:	81a5      	strh	r5, [r4, #12]
 8008c5a:	e7cf      	b.n	8008bfc <__smakebuf_r+0x18>

08008c5c <_fstat_r>:
 8008c5c:	b538      	push	{r3, r4, r5, lr}
 8008c5e:	4d07      	ldr	r5, [pc, #28]	; (8008c7c <_fstat_r+0x20>)
 8008c60:	2300      	movs	r3, #0
 8008c62:	4604      	mov	r4, r0
 8008c64:	4608      	mov	r0, r1
 8008c66:	4611      	mov	r1, r2
 8008c68:	602b      	str	r3, [r5, #0]
 8008c6a:	f7f8 fba2 	bl	80013b2 <_fstat>
 8008c6e:	1c43      	adds	r3, r0, #1
 8008c70:	d102      	bne.n	8008c78 <_fstat_r+0x1c>
 8008c72:	682b      	ldr	r3, [r5, #0]
 8008c74:	b103      	cbz	r3, 8008c78 <_fstat_r+0x1c>
 8008c76:	6023      	str	r3, [r4, #0]
 8008c78:	bd38      	pop	{r3, r4, r5, pc}
 8008c7a:	bf00      	nop
 8008c7c:	20000860 	.word	0x20000860

08008c80 <_isatty_r>:
 8008c80:	b538      	push	{r3, r4, r5, lr}
 8008c82:	4d06      	ldr	r5, [pc, #24]	; (8008c9c <_isatty_r+0x1c>)
 8008c84:	2300      	movs	r3, #0
 8008c86:	4604      	mov	r4, r0
 8008c88:	4608      	mov	r0, r1
 8008c8a:	602b      	str	r3, [r5, #0]
 8008c8c:	f7f8 fba1 	bl	80013d2 <_isatty>
 8008c90:	1c43      	adds	r3, r0, #1
 8008c92:	d102      	bne.n	8008c9a <_isatty_r+0x1a>
 8008c94:	682b      	ldr	r3, [r5, #0]
 8008c96:	b103      	cbz	r3, 8008c9a <_isatty_r+0x1a>
 8008c98:	6023      	str	r3, [r4, #0]
 8008c9a:	bd38      	pop	{r3, r4, r5, pc}
 8008c9c:	20000860 	.word	0x20000860

08008ca0 <_init>:
 8008ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ca2:	bf00      	nop
 8008ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ca6:	bc08      	pop	{r3}
 8008ca8:	469e      	mov	lr, r3
 8008caa:	4770      	bx	lr

08008cac <_fini>:
 8008cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cae:	bf00      	nop
 8008cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cb2:	bc08      	pop	{r3}
 8008cb4:	469e      	mov	lr, r3
 8008cb6:	4770      	bx	lr
