###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 11:15:54 2013
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Hold Check with Pin RegX_6/\Reg_reg[3] /CK 
Endpoint:   RegX_6/\Reg_reg[3] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_6/\Reg_reg[3] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71170
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.75840
  Arrival Time                1.00580
  Slack Time                  0.24740
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71170
     = Beginpoint Arrival Time       0.71170
     +----------------------------------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |    Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                    |              |          |         |            | Annotation |         |         |  Time   | 
     |--------------------+--------------+----------+---------+------------+------------+---------+---------+---------| 
     | RegX_6/\Reg_reg[3] | CK ^         |          | 0.13090 | clk__L2_N0 |            | 0.04499 |         | 0.71170 | 
     | RegX_6/\Reg_reg[3] | CK ^ -> QN ^ | DFFR_X1  | 0.03090 | RegX_6/n82 |            | 0.00163 | 0.25240 | 0.96410 | 
     | RegX_6/U8          |              | OAI21_X1 | 0.03090 | RegX_6/n82 |       SPEF | 0.00163 | 0.00000 | 0.96410 | 
     | RegX_6/U8          | B2 ^ -> ZN v | OAI21_X1 | 0.01340 | RegX_6/n66 |            | 0.00142 | 0.04170 | 1.00580 | 
     | RegX_6/\Reg_reg[3] |              | DFFR_X1  | 0.01340 | RegX_6/n66 |       SPEF | 0.00142 | 0.00000 | 1.00580 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin RegX_26/\Reg_reg[8] /CK 
Endpoint:   RegX_26/\Reg_reg[8] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[8] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71100
+ Hold                        0.04660
+ Phase Shift                 0.00000
= Required Time               0.75760
  Arrival Time                1.00510
  Slack Time                  0.24750
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71100
     = Beginpoint Arrival Time       0.71100
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_26/\Reg_reg[8] | CK ^         |          | 0.13080 | clk__L2_N4  |            | 0.04493 |         | 0.71100 | 
     | RegX_26/\Reg_reg[8] | CK ^ -> QN ^ | DFFR_X1  | 0.03090 | RegX_26/n77 |            | 0.00164 | 0.25240 | 0.96340 | 
     | RegX_26/U18         |              | OAI21_X1 | 0.03090 | RegX_26/n77 |       SPEF | 0.00164 | 0.00000 | 0.96340 | 
     | RegX_26/U18         | B2 ^ -> ZN v | OAI21_X1 | 0.01310 | RegX_26/n61 |            | 0.00142 | 0.04170 | 1.00510 | 
     | RegX_26/\Reg_reg[8] |              | DFFR_X1  | 0.01310 | RegX_26/n61 |       SPEF | 0.00142 | 0.00000 | 1.00510 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RegX_20/\Reg_reg[15] /CK 
Endpoint:   RegX_20/\Reg_reg[15] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_20/\Reg_reg[15] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71550
+ Hold                        0.04650
+ Phase Shift                 0.00000
= Required Time               0.76200
  Arrival Time                1.00960
  Slack Time                  0.24760
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71550
     = Beginpoint Arrival Time       0.71550
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_20/\Reg_reg[15] | CK ^         |          | 0.12930 | clk__L2_N6  |            | 0.04436 |         | 0.71550 | 
     | RegX_20/\Reg_reg[15] | CK ^ -> QN ^ | DFFR_X1  | 0.03100 | RegX_20/n70 |            | 0.00165 | 0.25220 | 0.96770 | 
     | RegX_20/U33          |              | OAI21_X1 | 0.03100 | RegX_20/n70 |       SPEF | 0.00165 | 0.00000 | 0.96770 | 
     | RegX_20/U33          | B2 ^ -> ZN v | OAI21_X1 | 0.01330 | RegX_20/n53 |            | 0.00145 | 0.04190 | 1.00960 | 
     | RegX_20/\Reg_reg[15] |              | DFFR_X1  | 0.01330 | RegX_20/n53 |       SPEF | 0.00145 | 0.00000 | 1.00960 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin RegX_31/\Reg_reg[12] /CK 
Endpoint:   RegX_31/\Reg_reg[12] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_31/\Reg_reg[12] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71720
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.76390
  Arrival Time                1.01150
  Slack Time                  0.24760
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71720
     = Beginpoint Arrival Time       0.71720
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_31/\Reg_reg[12] | CK ^         |          | 0.13100 | clk__L2_N1  |            | 0.04503 |         | 0.71720 | 
     | RegX_31/\Reg_reg[12] | CK ^ -> QN ^ | DFFR_X1  | 0.03100 | RegX_31/n73 |            | 0.00166 | 0.25270 | 0.96990 | 
     | RegX_31/U26          |              | OAI21_X1 | 0.03100 | RegX_31/n73 |       SPEF | 0.00166 | 0.00000 | 0.96990 | 
     | RegX_31/U26          | B2 ^ -> ZN v | OAI21_X1 | 0.01310 | RegX_31/n57 |            | 0.00140 | 0.04160 | 1.01150 | 
     | RegX_31/\Reg_reg[12] |              | DFFR_X1  | 0.01310 | RegX_31/n57 |       SPEF | 0.00140 | 0.00000 | 1.01150 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin RegX_8/\Reg_reg[11] /CK 
Endpoint:   RegX_8/\Reg_reg[11] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_8/\Reg_reg[11] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71040
+ Hold                        0.04650
+ Phase Shift                 0.00000
= Required Time               0.75690
  Arrival Time                1.00470
  Slack Time                  0.24780
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71040
     = Beginpoint Arrival Time       0.71040
     +-----------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |    Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |            | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+------------+------------+---------+---------+---------| 
     | RegX_8/\Reg_reg[11] | CK ^         |          | 0.12920 | clk__L2_N2 |            | 0.04435 |         | 0.71040 | 
     | RegX_8/\Reg_reg[11] | CK ^ -> QN ^ | DFFR_X1  | 0.03100 | RegX_8/n74 |            | 0.00166 | 0.25220 | 0.96260 | 
     | RegX_8/U24          |              | OAI21_X1 | 0.03100 | RegX_8/n74 |       SPEF | 0.00166 | 0.00000 | 0.96260 | 
     | RegX_8/U24          | B2 ^ -> ZN v | OAI21_X1 | 0.01340 | RegX_8/n58 |            | 0.00148 | 0.04210 | 1.00470 | 
     | RegX_8/\Reg_reg[11] |              | DFFR_X1  | 0.01340 | RegX_8/n58 |       SPEF | 0.00148 | 0.00000 | 1.00470 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin RegX_29/\Reg_reg[15] /CK 
Endpoint:   RegX_29/\Reg_reg[15] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_29/\Reg_reg[15] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71490
+ Hold                        0.04650
+ Phase Shift                 0.00000
= Required Time               0.76140
  Arrival Time                1.00940
  Slack Time                  0.24800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71490
     = Beginpoint Arrival Time       0.71490
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_29/\Reg_reg[15] | CK ^         |          | 0.12930 | clk__L2_N6  |            | 0.04436 |         | 0.71490 | 
     | RegX_29/\Reg_reg[15] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_29/n70 |            | 0.00167 | 0.25240 | 0.96730 | 
     | RegX_29/U33          |              | OAI21_X1 | 0.03110 | RegX_29/n70 |       SPEF | 0.00167 | 0.00000 | 0.96730 | 
     | RegX_29/U33          | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_29/n53 |            | 0.00147 | 0.04210 | 1.00940 | 
     | RegX_29/\Reg_reg[15] |              | DFFR_X1  | 0.01350 | RegX_29/n53 |       SPEF | 0.00147 | 0.00000 | 1.00940 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin RegX_22/\Reg_reg[8] /CK 
Endpoint:   RegX_22/\Reg_reg[8] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_22/\Reg_reg[8] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71490
+ Hold                        0.04650
+ Phase Shift                 0.00000
= Required Time               0.76140
  Arrival Time                1.00940
  Slack Time                  0.24800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71490
     = Beginpoint Arrival Time       0.71490
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_22/\Reg_reg[8] | CK ^         |          | 0.12930 | clk__L2_N6  |            | 0.04436 |         | 0.71490 | 
     | RegX_22/\Reg_reg[8] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_22/n77 |            | 0.00167 | 0.25240 | 0.96730 | 
     | RegX_22/U18         |              | OAI21_X1 | 0.03110 | RegX_22/n77 |       SPEF | 0.00167 | 0.00000 | 0.96730 | 
     | RegX_22/U18         | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_22/n61 |            | 0.00148 | 0.04210 | 1.00940 | 
     | RegX_22/\Reg_reg[8] |              | DFFR_X1  | 0.01350 | RegX_22/n61 |       SPEF | 0.00148 | 0.00000 | 1.00940 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin RegX_7/\Reg_reg[10] /CK 
Endpoint:   RegX_7/\Reg_reg[10] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_7/\Reg_reg[10] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71440
+ Hold                        0.04680
+ Phase Shift                 0.00000
= Required Time               0.76120
  Arrival Time                1.00920
  Slack Time                  0.24800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71440
     = Beginpoint Arrival Time       0.71440
     +-----------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |    Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |            | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+------------+------------+---------+---------+---------| 
     | RegX_7/\Reg_reg[10] | CK ^         |          | 0.13280 | clk__L2_N3 |            | 0.04569 |         | 0.71440 | 
     | RegX_7/\Reg_reg[10] | CK ^ -> QN ^ | DFFR_X1  | 0.03100 | RegX_7/n75 |            | 0.00165 | 0.25310 | 0.96750 | 
     | RegX_7/U22          |              | OAI21_X1 | 0.03100 | RegX_7/n75 |       SPEF | 0.00165 | 0.00000 | 0.96750 | 
     | RegX_7/U22          | B2 ^ -> ZN v | OAI21_X1 | 0.01310 | RegX_7/n59 |            | 0.00141 | 0.04170 | 1.00920 | 
     | RegX_7/\Reg_reg[10] |              | DFFR_X1  | 0.01310 | RegX_7/n59 |       SPEF | 0.00141 | 0.00000 | 1.00920 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin RegX_29/\Reg_reg[11] /CK 
Endpoint:   RegX_29/\Reg_reg[11] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_29/\Reg_reg[11] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71490
+ Hold                        0.04650
+ Phase Shift                 0.00000
= Required Time               0.76140
  Arrival Time                1.00950
  Slack Time                  0.24810
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71490
     = Beginpoint Arrival Time       0.71490
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_29/\Reg_reg[11] | CK ^         |          | 0.12930 | clk__L2_N6  |            | 0.04436 |         | 0.71490 | 
     | RegX_29/\Reg_reg[11] | CK ^ -> QN ^ | DFFR_X1  | 0.03120 | RegX_29/n74 |            | 0.00167 | 0.25240 | 0.96730 | 
     | RegX_29/U24          |              | OAI21_X1 | 0.03120 | RegX_29/n74 |       SPEF | 0.00167 | 0.00000 | 0.96730 | 
     | RegX_29/U24          | B2 ^ -> ZN v | OAI21_X1 | 0.01350 | RegX_29/n58 |            | 0.00149 | 0.04220 | 1.00950 | 
     | RegX_29/\Reg_reg[11] |              | DFFR_X1  | 0.01350 | RegX_29/n58 |       SPEF | 0.00149 | 0.00000 | 1.00950 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin RegX_13/\Reg_reg[2] /CK 
Endpoint:   RegX_13/\Reg_reg[2] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_13/\Reg_reg[2] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71700
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.76370
  Arrival Time                1.01180
  Slack Time                  0.24810
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71700
     = Beginpoint Arrival Time       0.71700
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_13/\Reg_reg[2] | CK ^         |          | 0.13100 | clk__L2_N1  |            | 0.04503 |         | 0.71700 | 
     | RegX_13/\Reg_reg[2] | CK ^ -> QN ^ | DFFR_X1  | 0.03100 | RegX_13/n83 |            | 0.00166 | 0.25270 | 0.96970 | 
     | RegX_13/U6          |              | OAI21_X1 | 0.03100 | RegX_13/n83 |       SPEF | 0.00166 | 0.00000 | 0.96970 | 
     | RegX_13/U6          | B2 ^ -> ZN v | OAI21_X1 | 0.01360 | RegX_13/n67 |            | 0.00149 | 0.04210 | 1.01180 | 
     | RegX_13/\Reg_reg[2] |              | DFFR_X1  | 0.01360 | RegX_13/n67 |       SPEF | 0.00149 | 0.00000 | 1.01180 | 
     +------------------------------------------------------------------------------------------------------------------+ 

