// cnsim simple.avp -threads 1 -seed 1461765075 -ma 10000
// D-CACHE  32768 1 64 8 64 1
// I-CACHE  32768 1 64 8 64 1
// L2-CACHE 1048576 1 512 32 64 1
// cnsim.cnr0c -Experimental, generated by root on u-120-100, Wed Apr 27 21:51:15 2016
// cnsim.cnr0c seed 1461765075
// test ID 27661461765075
// PCLMSI ERROR:  thread 0, instruction 32  "pclmsi error.  HLT is not identity mapped."
// rasm -raw simple.asm 
// to run this you have to
// 1. set your chip to cn
// 2. run "rasm -c2sim "
// simple tbd cmd shows you how you can snoop the physical address using the virtual address
//;$ at io write 0x80 issue priority snoop 0x0000000010000030 
test 0
initial {
		mem        0x0001000000    0x00000081; // UC: PDE, LOCKED, LOAD, STORE, thread 0
		mem        0x0001000004    0x00000000; // UC: PDE, LOCKED, LOAD, STORE, thread 0
		mem        0x0001000008    0x2B08C87C; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x000100000C    0xE683FD61; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000010    0x10000081; // UC: PDE, LOCKED, LOAD, STORE, thread 0
		mem        0x0001000014    0x00000000; // UC: PDE, LOCKED, LOAD, STORE, thread 0
		mem        0x0001000018    0x1A60AE53; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x000100001C    0x7F73635B; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000020    0x66A83AAB; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000024    0x16591229; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000028    0x251BAA40; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x000100002C    0x61351F69; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000030    0x5BF58820; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000034    0xBD9628C0; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000038    0x2C2152F1; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x000100003C    0x28BC1FAE; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0010000000    0x1000BC48; // UC: CODE, LOAD, thread 0
		mem        0x0010000004    0x00000000; // UC: CODE, LOAD, thread 0
		mem        0x0010000008    0x06CD0000; // UC: CODE, LOAD, thread 0
		mem        0x001000000C    0xCDEFBB49; // UC: CODE, LOAD, thread 0
		mem        0x0010000010    0x456789AB; // UC: CODE, LOAD, thread 0
		mem        0x0010000014    0x894D0123; // UC: CODE, LOAD, thread 0
		mem        0x0010000018    0x0000F4E3; // UC: CODE, LOAD, thread 0
		mem        0x001000001C    0xBF892B46; // UC: CODE, LOAD, thread 0
		mem        0x0010000020    0x98C56955; // UC: CODE, LOAD, thread 0
		mem        0x0010000024    0x66A7C165; // UC: CODE, LOAD, thread 0
		mem        0x0010000028    0x8DC57CF2; // UC: CODE, LOAD, thread 0
		mem        0x001000002C    0x10A6E2D7; // UC: CODE, LOAD, thread 0
		mem        0x0010000030    0xEE242F87; // UC: CODE, LOAD, thread 0
		mem        0x0010000034    0xDB93BA1D; // UC: CODE, LOAD, thread 0
		mem        0x0010000038    0x235D1B41; // UC: CODE, LOAD, thread 0
		mem        0x001000003C    0x1CFF075C; // UC: CODE, LOAD, thread 0
		mem        0x0000000080    0x0016010F; // UC: CODE, LOAD, thread 0
		mem        0x0000000084    0x1E010F30; // UC: CODE, LOAD, thread 0
		mem        0x0000000088    0x200F300A; // UC: CODE, LOAD, thread 0
		mem        0x000000008C    0xCA8366C2; // UC: CODE, LOAD, thread 0
		mem        0x0000000090    0xC2220F01; // UC: CODE, LOAD, thread 0
		mem        0x0000000094    0x080100EA; // UC: CODE, LOAD, thread 0
		mem        0x0000000098    0x00000000; // UC: CODE, LOAD, thread 0
		mem        0x000000009C    0xD32CAFB6; // UC: CODE, LOAD, thread 0
		mem        0x00000000A0    0xBE88E192; // UC: CODE, LOAD, thread 0
		mem        0x00000000A4    0x7B76D6AB; // UC: CODE, LOAD, thread 0
		mem        0x00000000A8    0x3564519D; // UC: CODE, LOAD, thread 0
		mem        0x00000000AC    0xA2328A77; // UC: CODE, LOAD, thread 0
		mem        0x00000000B0    0x3FCEEC8E; // UC: CODE, LOAD, thread 0
		mem        0x00000000B4    0xA6B03CB2; // UC: CODE, LOAD, thread 0
		mem        0x00000000B8    0x6B1B5808; // UC: CODE, LOAD, thread 0
		mem        0x00000000BC    0xB4ED63A4; // UC: CODE, LOAD, thread 0
		mem        0x0000000100    0x81E0200F; // UC: CODE, LOAD, thread 0
		mem        0x0000000104    0x000620C8; // UC: CODE, LOAD, thread 0
		mem        0x0000000108    0xE0220F00; // UC: CODE, LOAD, thread 0
		mem        0x000000010C    0x009000B8; // UC: CODE, LOAD, thread 0
		mem        0x0000000110    0xD8220F00; // UC: CODE, LOAD, thread 0
		mem        0x0000000114    0x000080B9; // UC: CODE, LOAD, thread 0
		mem        0x0000000118    0xB8320FC0; // UC: CODE, LOAD, thread 0
		mem        0x000000011C    0x00000100; // UC: CODE, LOAD, thread 0
		mem        0x0000000120    0x200F300F; // UC: CODE, LOAD, thread 0
		mem        0x0000000124    0x00C881C0; // UC: CODE, LOAD, thread 0
		mem        0x0000000128    0x0F800000; // UC: CODE, LOAD, thread 0
		mem        0x000000012C    0x10B8C022; // UC: CODE, LOAD, thread 0
		mem        0x0000000130    0x8E000000; // UC: CODE, LOAD, thread 0
		mem        0x0000000134    0xEAD08ED8; // UC: CODE, LOAD, thread 0
		mem        0x0000000138    0x00400000; // UC: CODE, LOAD, thread 0
		mem        0x000000013C    0x00000018; // UC: CODE, LOAD, thread 0
		mem        0x0000000FC0    0x5FB227B5; // UC: STACK, LOAD, STORE
		mem        0x0000000FC4    0xF99A187B; // UC: STACK, LOAD, STORE
		mem        0x0000000FC8    0xF819A1BC; // UC: STACK, LOAD, STORE
		mem        0x0000000FCC    0xA77B33CD; // UC: STACK, LOAD, STORE
		mem        0x0000000FD0    0x119CFF5A; // UC: STACK, LOAD, STORE
		mem        0x0000000FD4    0x80E027D4; // UC: STACK, LOAD, STORE
		mem        0x0000000FD8    0xA5755792; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FDC    0xDB08522E; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FE0    0x19BE6B91; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FE4    0xE11BBC68; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FE8    0x49F41201; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FEC    0xF394415D; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FF0    0x931ACB42; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FF4    0xA19DA358; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FF8    0x077EEA58; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FFC    0xE60D4F04; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000002000    0x01000001; // UC: PDPT, LOCKED, LOAD, STORE, thread 0
		mem        0x0000002004    0x00000000; // UC: PDPT, LOCKED, LOAD, STORE, thread 0
		mem        0x0000002008    0x8761E570; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x000000200C    0xEB8B62EC; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002010    0xC77AC560; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002014    0x69C21354; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002018    0x8AF2C809; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x000000201C    0x4066C294; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002020    0xEDF0E717; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002024    0xC9DBDED0; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002028    0x0074966B; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x000000202C    0x42C01DC2; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002030    0x729840B2; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002034    0x19446BA6; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002038    0xE797393C; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x000000203C    0x502946A3; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000003000    0x40000100; // UC: DATA, LOAD, thread 0
		mem        0x0000003004    0x00000000; // UC: DATA, LOAD, thread 0
		mem        0x0000003008    0x01000000; // UC: DATA, LOAD, thread 0
		mem        0x000000300C    0x00004500; // UC: DATA, LOAD, thread 0
		mem        0x0000003010    0x00000000; // UC: DATA, LOAD
		mem        0x0000003014    0xA96F62C7; // UC: DATA, LOAD
		mem        0x0000003018    0xAA6C1DC8; // UC: DATA, LOAD
		mem        0x000000301C    0x53C88524; // UC: DATA, LOAD
		mem        0x0000003020    0x48B713FD; // UC: DATA, LOAD
		mem        0x0000003024    0x111BA589; // UC: DATA, LOAD
		mem        0x0000003028    0xBD2DC1DA; // UC: DATA, LOAD
		mem        0x000000302C    0xF217CB8B; // UC: DATA, LOAD
		mem        0x0000003030    0xFFBD5B1A; // UC: DATA, LOAD
		mem        0x0000003034    0x2AA21740; // UC: DATA, LOAD
		mem        0x0000003038    0x94132BDD; // UC: DATA, LOAD
		mem        0x000000303C    0xD3CC9AC3; // UC: DATA, LOAD
		mem        0x0000004000    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004004    0x008F9000; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004008    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD, thread 0
		mem        0x000000400C    0x00CF9B00; // UC: DESCRIPTOR, GDT, LOAD, thread 0
		mem        0x0000004010    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD, thread 0
		mem        0x0000004014    0x00CF9300; // UC: DESCRIPTOR, GDT, LOAD, thread 0
		mem        0x0000004018    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD, thread 0
		mem        0x000000401C    0x00AF9B00; // UC: DESCRIPTOR, GDT, LOAD, thread 0
		mem        0x0000004020    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004024    0x00AF9300; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004028    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x000000402C    0x008F9000; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004030    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004034    0x008F9000; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004038    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x000000403C    0x008F9000; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004540    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004544    0x00008E00; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004548    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x000000454C    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004550    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004554    0x00008E00; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004558    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x000000455C    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004560    0x00188000; // UC: DESCRIPTOR, IDT, LOAD, thread 0
		mem        0x0000004564    0x00008E00; // UC: DESCRIPTOR, IDT, LOAD, thread 0
		mem        0x0000004568    0x00000000; // UC: DESCRIPTOR, IDT, LOAD, thread 0
		mem        0x000000456C    0x00000000; // UC: DESCRIPTOR, IDT, LOAD, thread 0
		mem        0x0000004570    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004574    0x00008E00; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004578    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x000000457C    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000008000    0x0006B866; // UC: CODE, LOAD, thread 0
		mem        0x0000008004    0x4880E766; // UC: CODE, LOAD, thread 0
		mem        0x0000008008    0x000000CF; // UC: CODE, LOAD, thread 0
		mem        0x000000800C    0x410214A7; // UC: CODE, LOAD, thread 0
		mem        0x0000008010    0xCE8C46A1; // UC: CODE, LOAD, thread 0
		mem        0x0000008014    0x02EE195F; // UC: CODE, LOAD, thread 0
		mem        0x0000008018    0xF1E09FCC; // UC: CODE, LOAD, thread 0
		mem        0x000000801C    0xE1630C4D; // UC: CODE, LOAD, thread 0
		mem        0x0000008020    0x0CE191B1; // UC: CODE, LOAD, thread 0
		mem        0x0000008024    0xA60D7FDA; // UC: CODE, LOAD, thread 0
		mem        0x0000008028    0xE9E30D28; // UC: CODE, LOAD, thread 0
		mem        0x000000802C    0xE875050B; // UC: CODE, LOAD, thread 0
		mem        0x0000008030    0xFA7D1145; // UC: CODE, LOAD, thread 0
		mem        0x0000008034    0xEE90114D; // UC: CODE, LOAD, thread 0
		mem        0x0000008038    0x49D9C4A8; // UC: CODE, LOAD, thread 0
		mem        0x000000803C    0x52CEFE0E; // UC: CODE, LOAD, thread 0
		mem        0x0000009000    0x00002001; // UC: PML4, LOCKED, LOAD, STORE, thread 0
		mem        0x0000009004    0x00000000; // UC: PML4, LOCKED, LOAD, STORE, thread 0
		mem        0x0000009008    0xF97BBC22; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x000000900C    0xCCE5474F; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009010    0x6183A6CB; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009014    0x066D827A; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009018    0x4ED9D4F4; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x000000901C    0x4D3F2CB1; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009020    0x46226D45; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009024    0xDF40630A; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009028    0x1CD9693C; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x000000902C    0xEAABCC95; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009030    0x19AA5A4B; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009034    0x4CCD505F; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009038    0x2F56E697; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x000000903C    0xA20ACE6F; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x00FFFFFFC0    0x2446DEB5; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFC4    0x50A867FD; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFC8    0xFF24293A; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFCC    0x8424B397; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFD0    0xE023BBCD; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFD4    0x8D2BC6A2; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFD8    0x380837B5; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFDC    0x0822EFC1; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFE0    0x6B8A629B; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFE4    0x51A613C4; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFE8    0x7897CE86; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFEC    0x748D846D; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFF0    0x000080EA; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFF4    0x00000000; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFF8    0x2B98A69A; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFFC    0x24CE0062; // UC: CODE, LOAD, thread 0
		io         0x00000080    0x5C; // WRITE
		io         0x00000081    0x71; // WRITE
}
program {
// Halt @ 0x0010000019 long 64 cs 0x0018 csbase 0x0000000000000 cslimit FFFFFFFF vmx off smi 0 free 129
// INFO instructions=31
        1   I:0x00FFFFFFF0:0x00000080EA:"JMP 00000h:00080h"; // UC:
		// 16-bit REAL MODE, thread 0
		reg        RAX                     0x0000000000000000;
		reg        RCX                     0x0000000000000000;
		reg        RDX                     0x00000000000006FE:0xFFFFFFFFF0000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000002; //  
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0000;
		reg        CS_DESCR                0x00009B000000FFFF;         // modified         00000000 0000FFFF 09B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000010:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000000000;
		reg        CR4                     0x0000000000000000;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x000000000000FFF0;
        2   I:0x0000000080:0x300016010F:"LGDT DS:[03000h]"; // UC:
		// 16-bit REAL MODE, thread 0
		// Load 2-B 0x0000000000003000
		memread    0x0000003000    0x0100; // UC: DATA, LOAD
		// Load 4-B 0x0000000000003002
		memread    0x0000003002    0x00004000; // UC: DATA, LOAD
		reg        RAX                     0x0000000000000000;
		reg        RCX                     0x0000000000000000;
		reg        RDX                     0x00000000000006FE:0xFFFFFFFFF0000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000002; //  
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0000;
		reg        CS_DESCR                0x00009B000000FFFF;         //                  00000000 0000FFFF 09B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; // modified 0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000010:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000000000;
		reg        CR4                     0x0000000000000000;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000080;
        3   I:0x0000000085:0x300A1E010F:"LIDT DS:[0300Ah]"; // UC:
		// 16-bit REAL MODE, thread 0
		// Load 2-B 0x000000000000300A
		memread    0x000000300A    0x0100; // UC: DATA, LOAD
		// Load 4-B 0x000000000000300C
		memread    0x000000300C    0x00004500; // UC: DATA, LOAD
		reg        RAX                     0x0000000000000000;
		reg        RCX                     0x0000000000000000;
		reg        RDX                     0x00000000000006FE:0xFFFFFFFFF0000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000002; //  
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0000;
		reg        CS_DESCR                0x00009B000000FFFF;         //                  00000000 0000FFFF 09B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; // modified 0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000010:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000000000;
		reg        CR4                     0x0000000000000000;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000085;
        4   I:0x000000008A:0xC2200F:"MOV EDX,CR0"; // UC:
		// 16-bit REAL MODE, thread 0
		reg        RAX                     0x0000000000000000;
		reg        RCX                     0x0000000000000000;
		reg        RDX                     0x0000000060000010:0xFFFFFFFF9FFFFFFF; // modified
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000002; //  
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0000;
		reg        CS_DESCR                0x00009B000000FFFF;         //                  00000000 0000FFFF 09B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000010:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000000000;
		reg        CR4                     0x0000000000000000;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x000000000000008A;
        5   I:0x000000008D:0x01CA8366:"OR EDX,001h"; // UC:
		// 16-bit REAL MODE, thread 0
		reg        RAX                     0x0000000000000000;
		reg        RCX                     0x0000000000000000;
		reg        RDX                     0x0000000060000011:0xFFFFFFFF9FFFFFFF; // modified
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000006:0xFFFFFFFFFFFFF72A; // PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0000;
		reg        CS_DESCR                0x00009B000000FFFF;         //                  00000000 0000FFFF 09B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000010:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000000000;
		reg        CR4                     0x0000000000000000;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x000000000000008D;
        6   I:0x0000000091:0xC2220F:"MOV CR0,EDX"; // UC:
		// 16-bit REAL MODE, thread 0
		reg        RAX                     0x0000000000000000;
		reg        RCX                     0x0000000000000000;
		reg        RDX                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000006:0xFFFFFFFFFFFFF72A; // PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0000;
		reg        CS_DESCR                0x00009B000000FFFF;         //                  00000000 0000FFFF 09B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000000000;
		reg        CR4                     0x0000000000000000;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000091;
        7   I:0x0000000094:0x00080100EA:"JMP 00008h:00100h"; // UC:
		// 16-bit PROTECTED MODE, CPL=0, thread 0
		// Load 8-B 0x0000000000004008
		memread    0x0000004008    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		memread    0x000000400C    0x00CF9B00; // UC: DESCRIPTOR, GDT, LOAD
		reg        RAX                     0x0000000000000000;
		reg        RCX                     0x0000000000000000;
		reg        RDX                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000; // modified
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000006:0xFFFFFFFFFFFFF72A; // PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         // modified         00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000000000;
		reg        CR4                     0x0000000000000000;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000094;
        8   I:0x0000000100:0xE0200F:"MOV EAX,CR4"; // UC:
		// 32-bit PROTECTED MODE, CPL=0, thread 0
		reg        RAX                     0x0000000000000000; // modified
		reg        RCX                     0x0000000000000000;
		reg        RDX                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000006:0xFFFFFFFFFFFFF72A; // PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000000000;
		reg        CR4                     0x0000000000000000;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000100;
        9   I:0x0000000103:0x00000620C881:"OR EAX,000000620h"; // UC:
		// 32-bit PROTECTED MODE, CPL=0, thread 0
		reg        RAX                     0x0000000000000620; // modified
		reg        RCX                     0x0000000000000000;
		reg        RDX                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000002; //  
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000000000;
		reg        CR4                     0x0000000000000000;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000103;
       10   I:0x0000000109:0xE0220F:"MOV CR4,EAX"; // UC:
		// 32-bit PROTECTED MODE, CPL=0, thread 0
		reg        RAX                     0x0000000000000620;
		reg        RCX                     0x0000000000000000;
		reg        RDX                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000002; //  
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000000000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000109;
       11   I:0x000000010C:0x00009000B8:"MOV EAX,000009000h"; // UC:
		// 32-bit PROTECTED MODE, CPL=0, thread 0
		reg        RAX                     0x0000000000009000; // modified
		reg        RCX                     0x0000000000000000;
		reg        RDX                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000002; //  
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000000000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x000000000000010C;
       12   I:0x0000000111:0xD8220F:"MOV CR3,EAX"; // UC:
		// 32-bit PROTECTED MODE, CPL=0, thread 0
		reg        RAX                     0x0000000000009000;
		reg        RCX                     0x0000000000000000;
		reg        RDX                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000002; //  
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000111;
       13   I:0x0000000114:0xC0000080B9:"MOV ECX,0C0000080h"; // UC:
		// 32-bit PROTECTED MODE, CPL=0, thread 0
		reg        RAX                     0x0000000000009000;
		reg        RCX                     0x00000000C0000080; // modified
		reg        RDX                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000002; //  
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000114;
       14   I:0x0000000119:0x320F:"RDMSR"; // UC:
		// 32-bit PROTECTED MODE, CPL=0, thread 0
		// IA32_EFER
		reg        RAX                     0x0000000000000000; // modified
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000; // modified
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000002; //  
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000119;
       15   I:0x000000011B:0x00000100B8:"MOV EAX,000000100h"; // UC:
		// 32-bit PROTECTED MODE, CPL=0, thread 0
		reg        RAX                     0x0000000000000100; // modified
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000002; //  
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000000; // NXE=0 LMA=0 LME=0 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x000000000000011B;
       16   I:0x0000000120:0x300F:"WRMSR"; // UC:
		// 32-bit PROTECTED MODE, CPL=0, thread 0
		// IA32_EFER
		reg        RAX                     0x0000000000000100;
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000002; //  
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000100; // NXE=0 LMA=0 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000120;
       17   I:0x0000000122:0xC0200F:"MOV EAX,CR0"; // UC:
		// 32-bit PROTECTED MODE, CPL=0, thread 0
		reg        RAX                     0x0000000060000011:0xFFFFFFFF9FFFFFFF; // modified
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000002; //  
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000100; // NXE=0 LMA=0 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000122;
       18   I:0x0000000125:0x80000000C881:"OR EAX,080000000h"; // UC:
		// 32-bit PROTECTED MODE, CPL=0, thread 0
		reg        RAX                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF; // modified
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x0000000060000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000100; // NXE=0 LMA=0 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000125;
       19   I:0x000000012B:0xC0220F:"MOV CR0,EAX"; // UC:
		// 32-bit PROTECTED MODE, CPL=0, thread 0
		// MOV_CR0_INVALIDATE_VPID_GLOBAL: VPID:0x0000
		reg        RAX                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000500; // NXE=0 LMA=1 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x000000000000012B;
       20   I:0x000000012E:0x00000010B8:"MOV EAX,000000010h"; // UC:
		// 32-BIT COMPATABILITY MODE, CPL=0, thread 0
		// CODE ADDRESS TRANSLATION, virtual address = 0x000000000000012E
		//   CODE TABLE WALK, virtual address = 0x000000000000012E
		pml4read   0x0000009000    0x00002001; // UC: PML4, LOAD
		pml4read   0x0000009004    0x00000000; // UC: PML4, LOAD
		pdptread   0x0000002000    0x01000001; // UC: PDPT, LOAD
		pdptread   0x0000002004    0x00000000; // UC: PDPT, LOAD
		pderead    0x0001000000    0x00000081; // UC: PDE, LOAD
		pderead    0x0001000004    0x00000000; // UC: PDE, LOAD
		//   CODE TABLE WALK, virtual address = 0x000000000000012E
		pml4read   0x0000009000    0x00002001; // UC: PML4, LOCKED, LOAD
		pml4read   0x0000009004    0x00000000; // UC: PML4, LOCKED, LOAD
		pml4write  0x0000009000    0x00002021; // UC: PML4, LOCKED, STORE
		pml4write  0x0000009004    0x00000000; // UC: PML4, LOCKED, STORE
		pdptread   0x0000002000    0x01000001; // UC: PDPT, LOCKED, LOAD
		pdptread   0x0000002004    0x00000000; // UC: PDPT, LOCKED, LOAD
		pdptwrite  0x0000002000    0x01000021; // UC: PDPT, LOCKED, STORE
		pdptwrite  0x0000002004    0x00000000; // UC: PDPT, LOCKED, STORE
		pderead    0x0001000000    0x00000081; // UC: PDE, LOCKED, LOAD
		pderead    0x0001000004    0x00000000; // UC: PDE, LOCKED, LOAD
		pdewrite   0x0001000000    0x000000A1; // UC: PDE, LOCKED, STORE
		pdewrite   0x0001000004    0x00000000; // UC: PDE, LOCKED, STORE
		//   big_itlb       [0][0] update: lru 0x00 -> 0x00, entry=0x00000000000000A1, vpid=0, pat_attr=WB
		reg        RAX                     0x0000000000000010; // modified
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0000;
		reg        DS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000500; // NXE=0 LMA=1 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x000000000000012E;
       21   I:0x0000000133:0xD88E:"MOV DS,EAX"; // UC:
		// 32-BIT COMPATABILITY MODE, CPL=0, thread 0
		// CODE ADDRESS TRANSLATION, virtual address = 0x0000000000000133
		//   big_itlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000A1, tag=0, clru=0x00
		// Load 8-B 0x0000000000004010
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000004010
		//   DATA TABLE WALK, virtual address = 0x0000000000004010
		pml4read   0x0000009000    0x00002021; // UC: PML4, LOAD
		pml4read   0x0000009004    0x00000000; // UC: PML4, LOAD
		pdptread   0x0000002000    0x01000021; // UC: PDPT, LOAD
		pdptread   0x0000002004    0x00000000; // UC: PDPT, LOAD
		pderead    0x0001000000    0x000000A1; // UC: PDE, LOAD
		pderead    0x0001000004    0x00000000; // UC: PDE, LOAD
		//   big_dtlb       [0][0] update: lru 0x00 -> 0x00, entry=0x00000000000000A1, vpid=0, pat_attr=WB
		memread    0x0000004010    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		memread    0x0000004014    0x00CF9300; // UC: DESCRIPTOR, GDT, LOAD
		reg        RAX                     0x0000000000000010;
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0000;
		reg        SS_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0010;
		reg        DS_DESCR                0x00CF93000000FFFF;         // modified         00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000500; // NXE=0 LMA=1 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000133;
       22   I:0x0000000135:0xD08E:"MOV SS,EAX"; // UC:
		// 32-BIT COMPATABILITY MODE, CPL=0, thread 0
		// CODE ADDRESS TRANSLATION, virtual address = 0x0000000000000135
		//   big_itlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000A1, tag=0, clru=0x00
		// Load 8-B 0x0000000000004010
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000004010
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000A1, tag=0, clru=0x00
		memread    0x0000004010    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		memread    0x0000004014    0x00CF9300; // UC: DESCRIPTOR, GDT, LOAD
		reg        RAX                     0x0000000000000010;
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0008;
		reg        CS_DESCR                0x00CF9B000000FFFF;         //                  00000000 FFFFFFFF C9B NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0010;
		reg        SS_DESCR                0x00CF93000000FFFF;         // modified         00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0010;
		reg        DS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000500; // NXE=0 LMA=1 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000135;
       23   I:0x0000000137:0x001800400000EA:"JMP 00018h:000400000h"; // UC:
		// 32-BIT COMPATABILITY MODE, CPL=0, thread 0
		// CODE ADDRESS TRANSLATION, virtual address = 0x0000000000000137
		//   big_itlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000A1, tag=0, clru=0x00
		// Load 8-B 0x0000000000004018
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000004018
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000A1, tag=0, clru=0x00
		memread    0x0000004018    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		memread    0x000000401C    0x00AF9B00; // UC: DESCRIPTOR, GDT, LOAD
		reg        RAX                     0x0000000000000010;
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0018;
		reg        CS_DESCR                0x00AF9B000000FFFF;         // modified         00000000 FFFFFFFF A9B NULL=0 G=1 D=0 L=1 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0010;
		reg        SS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0010;
		reg        DS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000500; // NXE=0 LMA=1 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000000137;
       24   I:0x0010000000:0x0000000000001000BC48:"MOV RSP,00000000000001000h"; // UC:
		// LONG MODE, CPL=0, thread 0
		// CODE ADDRESS TRANSLATION, virtual address = 0x0000000000400000
		//   CODE TABLE WALK, virtual address = 0x0000000000400000
		pml4read   0x0000009000    0x00002021; // UC: PML4, LOAD
		pml4read   0x0000009004    0x00000000; // UC: PML4, LOAD
		pdptread   0x0000002000    0x01000021; // UC: PDPT, LOAD
		pdptread   0x0000002004    0x00000000; // UC: PDPT, LOAD
		pderead    0x0001000010    0x10000081; // UC: PDE, LOAD
		pderead    0x0001000014    0x00000000; // UC: PDE, LOAD
		//   CODE TABLE WALK, virtual address = 0x0000000000400000
		pderead    0x0001000010    0x10000081; // UC: PDE, LOCKED, LOAD
		pderead    0x0001000014    0x00000000; // UC: PDE, LOCKED, LOAD
		pdewrite   0x0001000010    0x100000A1; // UC: PDE, LOCKED, STORE
		pdewrite   0x0001000014    0x00000000; // UC: PDE, LOCKED, STORE
		//   big_itlb       [2][0] update: lru 0x00 -> 0x00, entry=0x00000000100000A1, vpid=0, pat_attr=WB
		reg        RAX                     0x0000000000000010;
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000001000; // modified
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0018;
		reg        CS_DESCR                0x00AF9B000000FFFF;         //                  00000000 FFFFFFFF A9B NULL=0 G=1 D=0 L=1 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0010;
		reg        SS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0010;
		reg        DS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000500; // NXE=0 LMA=1 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000400000;
       25   I:0x001000000A:0x06CD:"INT 006h"; // UC:
		// LONG MODE, CPL=0, thread 0
		// CODE ADDRESS TRANSLATION, virtual address = 0x000000000040000A
		//   big_itlb       [2][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000100000A1, tag=400000, clru=0x00
		// Load 8-B 0x0000000000004560
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000004560
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000A1, tag=0, clru=0x00
		memread    0x0000004560    0x00188000; // UC: DESCRIPTOR, IDT, LOAD
		memread    0x0000004564    0x00008E00; // UC: DESCRIPTOR, IDT, LOAD
		// Load 8-B 0x0000000000004568
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000004568
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000A1, tag=0, clru=0x00
		memread    0x0000004568    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		memread    0x000000456C    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		// Load 8-B 0x0000000000004018
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000004018
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000A1, tag=0, clru=0x00
		memread    0x0000004018    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		memread    0x000000401C    0x00AF9B00; // UC: DESCRIPTOR, GDT, LOAD
		// Store 8-B 0x0000000000000FF8
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000000FF8
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000A1, tag=0, clru=0x00
		//   DATA TABLE WALK, virtual address = 0x0000000000000FF8
		pml4read   0x0000009000    0x00002021; // UC: PML4, STORE
		pml4read   0x0000009004    0x00000000; // UC: PML4, STORE
		pdptread   0x0000002000    0x01000021; // UC: PDPT, STORE
		pdptread   0x0000002004    0x00000000; // UC: PDPT, STORE
		pderead    0x0001000000    0x000000A1; // UC: PDE, STORE
		pderead    0x0001000004    0x00000000; // UC: PDE, STORE
		//   DATA TABLE WALK, virtual address = 0x0000000000000FF8
		pderead    0x0001000000    0x000000A1; // UC: PDE, LOCKED, LOAD
		pderead    0x0001000004    0x00000000; // UC: PDE, LOCKED, LOAD
		pdewrite   0x0001000000    0x000000E1; // UC: PDE, LOCKED, STORE
		pdewrite   0x0001000004    0x00000000; // UC: PDE, LOCKED, STORE
		//   big_dtlb       [0][0] update: lru 0x00 -> 0x00, entry=0x00000000000000E1, vpid=0, pat_attr=WB
		memwrite   0x0000000FF8    0x00000010; // UC: STACK, STORE
		memwrite   0x0000000FFC    0x00000000; // UC: STACK, STORE
		// Store 8-B 0x0000000000000FF0
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000000FF0
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000E1, tag=0, clru=0x00
		memwrite   0x0000000FF0    0x00001000; // UC: STACK, STORE
		memwrite   0x0000000FF4    0x00000000; // UC: STACK, STORE
		// Store 8-B 0x0000000000000FE8
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000000FE8
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000E1, tag=0, clru=0x00
		memwrite   0x0000000FE8    0x00000086:0xFFFFF72A; // UC: STACK, STORE
		memwrite   0x0000000FEC    0x00000000; // UC: STACK, STORE
		// Store 8-B 0x0000000000000FE0
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000000FE0
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000E1, tag=0, clru=0x00
		memwrite   0x0000000FE0    0x00000018; // UC: STACK, STORE
		memwrite   0x0000000FE4    0x00000000; // UC: STACK, STORE
		// Store 8-B 0x0000000000000FD8
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000000FD8
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000E1, tag=0, clru=0x00
		memwrite   0x0000000FD8    0x0040000C; // UC: STACK, STORE
		memwrite   0x0000000FDC    0x00000000; // UC: STACK, STORE
		reg        RAX                     0x0000000000000010;
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000FD8; // modified
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0018;
		reg        CS_DESCR                0x00AF9B000000FFFF;         // modified         00000000 FFFFFFFF A9B NULL=0 G=1 D=0 L=1 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0010;
		reg        SS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0010;
		reg        DS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000500; // NXE=0 LMA=1 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x000000000040000A;
       26   I:0x0000008000:0x0006B866:"MOV AX,00006h"; // UC:
		// LONG MODE, CPL=0, thread 0
		// CODE ADDRESS TRANSLATION, virtual address = 0x0000000000008000
		//   big_itlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000A1, tag=0, clru=0x00
		reg        RAX                     0x0000000000000006; // modified
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000FD8;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0018;
		reg        CS_DESCR                0x00AF9B000000FFFF;         //                  00000000 FFFFFFFF A9B NULL=0 G=1 D=0 L=1 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0010;
		reg        SS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0010;
		reg        DS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000500; // NXE=0 LMA=1 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000008000;
       27   I:0x0000008004:0x80E766:"OUT 080h,AX"; // UC:
		// LONG MODE, CPL=0, thread 0
		// CODE ADDRESS TRANSLATION, virtual address = 0x0000000000008004
		//   big_itlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000A1, tag=0, clru=0x00
		//;$ at io write 0x80 issue priority snoop 0x0000000010000030 
		iowrite    0x0080    0x0006;
		reg        RAX                     0x0000000000000006;
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000000FD8;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0018;
		reg        CS_DESCR                0x00AF9B000000FFFF;         //                  00000000 FFFFFFFF A9B NULL=0 G=1 D=0 L=1 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0010;
		reg        SS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0010;
		reg        DS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000500; // NXE=0 LMA=1 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000008004;
       28   I:0x0000008007:0xCF48:"IRETQ"; // UC:
		// LONG MODE, CPL=0, thread 0
		// CODE ADDRESS TRANSLATION, virtual address = 0x0000000000008007
		//   big_itlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000A1, tag=0, clru=0x00
		// Load 8-B 0x0000000000000FD8
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000000FD8
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000E1, tag=0, clru=0x00
		memread    0x0000000FD8    0x0040000C; // UC: STACK, LOAD
		memread    0x0000000FDC    0x00000000; // UC: STACK, LOAD
		// Load 8-B 0x0000000000000FE0
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000000FE0
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000E1, tag=0, clru=0x00
		memread    0x0000000FE0    0x00000018; // UC: STACK, LOAD
		memread    0x0000000FE4    0x00000000; // UC: STACK, LOAD
		// Load 8-B 0x0000000000000FE8
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000000FE8
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000E1, tag=0, clru=0x00
		memread    0x0000000FE8    0x00000086:0xFFFFF72A; // UC: STACK, LOAD
		memread    0x0000000FEC    0x00000000; // UC: STACK, LOAD
		// Load 8-B 0x0000000000004018
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000004018
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000E1, tag=0, clru=0x00
		memread    0x0000004018    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		memread    0x000000401C    0x00AF9B00; // UC: DESCRIPTOR, GDT, LOAD
		// Load 8-B 0x0000000000000FF0
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000000FF0
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000E1, tag=0, clru=0x00
		memread    0x0000000FF0    0x00001000; // UC: STACK, LOAD
		memread    0x0000000FF4    0x00000000; // UC: STACK, LOAD
		// Load 8-B 0x0000000000000FF8
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000000FF8
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000E1, tag=0, clru=0x00
		memread    0x0000000FF8    0x00000010; // UC: STACK, LOAD
		memread    0x0000000FFC    0x00000000; // UC: STACK, LOAD
		// Load 8-B 0x0000000000004010
		// DATA ADDRESS TRANSLATION, virtual address = 0x0000000000004010
		//   big_dtlb       [0][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000000000E1, tag=0, clru=0x00
		memread    0x0000004010    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		memread    0x0000004014    0x00CF9300; // UC: DESCRIPTOR, GDT, LOAD
		reg        RAX                     0x0000000000000006;
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000001000; // modified
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0018;
		reg        CS_DESCR                0x00AF9B000000FFFF;         // modified         00000000 FFFFFFFF A9B NULL=0 G=1 D=0 L=1 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0010;
		reg        SS_DESCR                0x00CF93000000FFFF;         // modified         00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0010;
		reg        DS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000500; // NXE=0 LMA=1 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000008007;
       29   I:0x001000000C:0x0123456789ABCDEFBB49:"MOV R11,00123456789ABCDEFh"; // UC:
		// LONG MODE, CPL=0, thread 0
		// CODE ADDRESS TRANSLATION, virtual address = 0x000000000040000C
		//   big_itlb       [2][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000100000A1, tag=400000, clru=0x00
		reg        RAX                     0x0000000000000006;
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000001000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0123456789ABCDEF; // modified
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0018;
		reg        CS_DESCR                0x00AF9B000000FFFF;         //                  00000000 FFFFFFFF A9B NULL=0 G=1 D=0 L=1 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0010;
		reg        SS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0010;
		reg        DS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000500; // NXE=0 LMA=1 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x000000000040000C;
       30   I:0x0010000016:0xE3894D:"MOV R11,R12"; // UC:
		// LONG MODE, CPL=0, thread 0
		// CODE ADDRESS TRANSLATION, virtual address = 0x0000000000400016
		//   big_itlb       [2][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000100000A1, tag=400000, clru=0x00
		reg        RAX                     0x0000000000000006;
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000001000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000; // modified
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0018;
		reg        CS_DESCR                0x00AF9B000000FFFF;         //                  00000000 FFFFFFFF A9B NULL=0 G=1 D=0 L=1 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0010;
		reg        SS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0010;
		reg        DS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000500; // NXE=0 LMA=1 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000400016;
       31   I:0x0010000019:0xF4:"HLT"; // UC:
		// LONG MODE, CPL=0, thread 0
		// CODE ADDRESS TRANSLATION, virtual address = 0x0000000000400019
		//   big_itlb       [2][0].[0] owner page hit, owner=1,1,1,1,1,1,1,1, entry=0x00000000100000A1, tag=400000, clru=0x00
		reg        RAX                     0x0000000000000006;
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000001000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A; // SF PF 
		reg        ES                      0x0000;
		reg        ES_DESCR                0x000093000000FFFF;         //                  00000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        CS                      0x0018;
		reg        CS_DESCR                0x00AF9B000000FFFF;         //                  00000000 FFFFFFFF A9B NULL=0 G=1 D=0 L=1 P=1 DPL=0 TYPE=11 
		reg        SS                      0x0010;
		reg        SS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        DS                      0x0010;
		reg        DS_DESCR                0x00CF93000000FFFF;         //                  00000000 FFFFFFFF C93 NULL=0 G=1 D=1 L=0 P=1 DPL=0 TYPE=3 
		reg        FS                      0x0000;
		reg        FS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        GS                      0x0000;
		reg        GS_DESCR                0x00000000000093000000FFFF; //          0000000000000000 0000FFFF 093 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=3 
		reg        TR                      0x0000;
		reg        TSS_DESCR               0x0000000000008B000000FFFF; //          0000000000000000 0000FFFF 08B NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=11 
		reg        LDTR                    0x0000;
		reg        LDT_DESCR               0x00000000000082000000FFFF; //          0000000000000000 0000FFFF 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        GDT_DESCR               0x000000000000820040000100; //          0000000000004000 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        IDT_DESCR               0x000000000000820045000100; //          0000000000004500 00000100 082 NULL=0 G=0 D=0 L=0 P=1 DPL=0 TYPE=2 
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        DR0                     0x0000000000000000;
		reg        DR1                     0x0000000000000000;
		reg        DR2                     0x0000000000000000;
		reg        DR3                     0x0000000000000000;
		reg        DR6                     0x00000000FFFF0FF0;
		reg        DR7                     0x0000000000000400; // LEN3=1 RW3=CODE LEN2=1 RW2=CODE LEN1=1 RW1=CODE LEN0=1 RW0=CODE GD=0 GE=0 LE=0 G3=0 L3=0 G2=0 L2=0 G1=0 L1=0 G0=0 L0=0
		reg        IA32_EFER               0x0000000000000500; // NXE=0 LMA=1 LME=1 SCE=0
		reg        IA32_MISC_ENABLE        0x0000000000841881:0xFFFFFFFFFF7EDFF7; // ESS_LOCK=0 MON=1 ESS=0 TM2=0 TM1=0 FAST_STR=1
		reg        IA32_CR_PAT             0x0007040600070406; // UC UC- WT WB UC UC- WT WB
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		reg        RIP                     0x0000000000400019;
}
results {
		reg        ES                      0x0000;
		reg        CS                      0x0018;
		reg        SS                      0x0010;
		reg        DS                      0x0010;
		reg        FS                      0x0000;
		reg        GS                      0x0000;
		reg        RAX                     0x0000000000000006;
		reg        RCX                     0x00000000C0000080;
		reg        RDX                     0x0000000000000000;
		reg        RBX                     0x0000000000000000;
		reg        RSP                     0x0000000000001000;
		reg        RBP                     0x0000000000000000;
		reg        RSI                     0x0000000000000000;
		reg        RDI                     0x0000000000000000;
		reg        R8                      0x0000000000000000;
		reg        R9                      0x0000000000000000;
		reg        R10                     0x0000000000000000;
		reg        R11                     0x0000000000000000;
		reg        R12                     0x0000000000000000;
		reg        R13                     0x0000000000000000;
		reg        R14                     0x0000000000000000;
		reg        R15                     0x0000000000000000;
		reg        RFLAGS                  0x0000000000000086:0xFFFFFFFFFFFFF72A;
		reg        RIP                     0x000000000040001A;
		reg        CR0                     0x00000000E0000011:0xFFFFFFFF9FFFFFFF;
		reg        CR2                     0x0000000000000000;
		reg        CR3                     0x0000000000009000;
		reg        CR4                     0x0000000000000620;
		reg        CR8                     0x0000000000000000;
		reg        MTRR_DEF_TYPE           0x0000000000000000;
		reg        MTRR_FIX_64K_00000      0x0000000000000000;
		reg        MTRR_FIX_16K_80000      0x0000000000000000;
		reg        MTRR_FIX_16K_A0000      0x0000000000000000;
		reg        MTRR_FIX_4K_C0000       0x0000000000000000;
		reg        MTRR_FIX_4K_C8000       0x0000000000000000;
		reg        MTRR_FIX_4K_D0000       0x0000000000000000;
		reg        MTRR_FIX_4K_D8000       0x0000000000000000;
		reg        MTRR_FIX_4K_E0000       0x0000000000000000;
		reg        MTRR_FIX_4K_E8000       0x0000000000000000;
		reg        MTRR_FIX_4K_F0000       0x0000000000000000;
		reg        MTRR_FIX_4K_F8000       0x0000000000000000;
		reg        MTRR_VARIABLE_0         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_1         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_2         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_3         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_4         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_5         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_6         0x00000000000000000000000000000000;
		reg        MTRR_VARIABLE_7         0x00000000000000000000000000000000;
//		reg        SMRR                    0x00000000000000000000000000000000;
		reg        PDPT_0                  0x0000000000000000;
		reg        PDPT_1                  0x0000000000000000;
		reg        PDPT_2                  0x0000000000000000;
		reg        PDPT_3                  0x0000000000000000;
		mem        0x0001000000    0x000000E1; // UC: PDE, LOCKED, LOAD, STORE, thread 0
		mem        0x0001000004    0x00000000; // UC: PDE, LOCKED, LOAD, STORE, thread 0
		mem        0x0001000008    0x2B08C87C; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x000100000C    0xE683FD61; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000010    0x100000A1; // UC: PDE, LOCKED, LOAD, STORE, thread 0
		mem        0x0001000014    0x00000000; // UC: PDE, LOCKED, LOAD, STORE, thread 0
		mem        0x0001000018    0x1A60AE53; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x000100001C    0x7F73635B; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000020    0x66A83AAB; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000024    0x16591229; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000028    0x251BAA40; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x000100002C    0x61351F69; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000030    0x5BF58820; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000034    0xBD9628C0; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0001000038    0x2C2152F1; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x000100003C    0x28BC1FAE; // UC: PDE, LOCKED, LOAD, STORE
		mem        0x0010000000    0x1000BC48; // UC: CODE, LOAD, thread 0
		mem        0x0010000004    0x00000000; // UC: CODE, LOAD, thread 0
		mem        0x0010000008    0x06CD0000; // UC: CODE, LOAD, thread 0
		mem        0x001000000C    0xCDEFBB49; // UC: CODE, LOAD, thread 0
		mem        0x0010000010    0x456789AB; // UC: CODE, LOAD, thread 0
		mem        0x0010000014    0x894D0123; // UC: CODE, LOAD, thread 0
		mem        0x0010000018    0x0000F4E3; // UC: CODE, LOAD, thread 0
		mem        0x001000001C    0xBF892B46; // UC: CODE, LOAD, thread 0
		mem        0x0010000020    0x98C56955; // UC: CODE, LOAD, thread 0
		mem        0x0010000024    0x66A7C165; // UC: CODE, LOAD, thread 0
		mem        0x0010000028    0x8DC57CF2; // UC: CODE, LOAD, thread 0
		mem        0x001000002C    0x10A6E2D7; // UC: CODE, LOAD, thread 0
		mem        0x0010000030    0xEE242F87; // UC: CODE, LOAD, thread 0
		mem        0x0010000034    0xDB93BA1D; // UC: CODE, LOAD, thread 0
		mem        0x0010000038    0x235D1B41; // UC: CODE, LOAD, thread 0
		mem        0x001000003C    0x1CFF075C; // UC: CODE, LOAD, thread 0
		mem        0x0000000080    0x0016010F; // UC: CODE, LOAD, thread 0
		mem        0x0000000084    0x1E010F30; // UC: CODE, LOAD, thread 0
		mem        0x0000000088    0x200F300A; // UC: CODE, LOAD, thread 0
		mem        0x000000008C    0xCA8366C2; // UC: CODE, LOAD, thread 0
		mem        0x0000000090    0xC2220F01; // UC: CODE, LOAD, thread 0
		mem        0x0000000094    0x080100EA; // UC: CODE, LOAD, thread 0
		mem        0x0000000098    0x00000000; // UC: CODE, LOAD, thread 0
		mem        0x000000009C    0xD32CAFB6; // UC: CODE, LOAD, thread 0
		mem        0x00000000A0    0xBE88E192; // UC: CODE, LOAD, thread 0
		mem        0x00000000A4    0x7B76D6AB; // UC: CODE, LOAD, thread 0
		mem        0x00000000A8    0x3564519D; // UC: CODE, LOAD, thread 0
		mem        0x00000000AC    0xA2328A77; // UC: CODE, LOAD, thread 0
		mem        0x00000000B0    0x3FCEEC8E; // UC: CODE, LOAD, thread 0
		mem        0x00000000B4    0xA6B03CB2; // UC: CODE, LOAD, thread 0
		mem        0x00000000B8    0x6B1B5808; // UC: CODE, LOAD, thread 0
		mem        0x00000000BC    0xB4ED63A4; // UC: CODE, LOAD, thread 0
		mem        0x0000000100    0x81E0200F; // UC: CODE, LOAD, thread 0
		mem        0x0000000104    0x000620C8; // UC: CODE, LOAD, thread 0
		mem        0x0000000108    0xE0220F00; // UC: CODE, LOAD, thread 0
		mem        0x000000010C    0x009000B8; // UC: CODE, LOAD, thread 0
		mem        0x0000000110    0xD8220F00; // UC: CODE, LOAD, thread 0
		mem        0x0000000114    0x000080B9; // UC: CODE, LOAD, thread 0
		mem        0x0000000118    0xB8320FC0; // UC: CODE, LOAD, thread 0
		mem        0x000000011C    0x00000100; // UC: CODE, LOAD, thread 0
		mem        0x0000000120    0x200F300F; // UC: CODE, LOAD, thread 0
		mem        0x0000000124    0x00C881C0; // UC: CODE, LOAD, thread 0
		mem        0x0000000128    0x0F800000; // UC: CODE, LOAD, thread 0
		mem        0x000000012C    0x10B8C022; // UC: CODE, LOAD, thread 0
		mem        0x0000000130    0x8E000000; // UC: CODE, LOAD, thread 0
		mem        0x0000000134    0xEAD08ED8; // UC: CODE, LOAD, thread 0
		mem        0x0000000138    0x00400000; // UC: CODE, LOAD, thread 0
		mem        0x000000013C    0x00000018; // UC: CODE, LOAD, thread 0
		mem        0x0000000FC0    0x5FB227B5; // UC: STACK, LOAD, STORE
		mem        0x0000000FC4    0xF99A187B; // UC: STACK, LOAD, STORE
		mem        0x0000000FC8    0xF819A1BC; // UC: STACK, LOAD, STORE
		mem        0x0000000FCC    0xA77B33CD; // UC: STACK, LOAD, STORE
		mem        0x0000000FD0    0x119CFF5A; // UC: STACK, LOAD, STORE
		mem        0x0000000FD4    0x80E027D4; // UC: STACK, LOAD, STORE
		mem        0x0000000FD8    0x0040000C; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FDC    0x00000000; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FE0    0x00000018; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FE4    0x00000000; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FE8    0x00000086:0xFFFFF72A; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FEC    0x00000000; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FF0    0x00001000; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FF4    0x00000000; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FF8    0x00000010; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000000FFC    0x00000000; // UC: STACK, LOAD, STORE, thread 0
		mem        0x0000002000    0x01000021; // UC: PDPT, LOCKED, LOAD, STORE, thread 0
		mem        0x0000002004    0x00000000; // UC: PDPT, LOCKED, LOAD, STORE, thread 0
		mem        0x0000002008    0x8761E570; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x000000200C    0xEB8B62EC; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002010    0xC77AC560; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002014    0x69C21354; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002018    0x8AF2C809; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x000000201C    0x4066C294; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002020    0xEDF0E717; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002024    0xC9DBDED0; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002028    0x0074966B; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x000000202C    0x42C01DC2; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002030    0x729840B2; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002034    0x19446BA6; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000002038    0xE797393C; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x000000203C    0x502946A3; // UC: PDPT, LOCKED, LOAD, STORE
		mem        0x0000003000    0x40000100; // UC: DATA, LOAD, thread 0
		mem        0x0000003004    0x00000000; // UC: DATA, LOAD, thread 0
		mem        0x0000003008    0x01000000; // UC: DATA, LOAD, thread 0
		mem        0x000000300C    0x00004500; // UC: DATA, LOAD, thread 0
		mem        0x0000003010    0x00000000; // UC: DATA, LOAD
		mem        0x0000003014    0xA96F62C7; // UC: DATA, LOAD
		mem        0x0000003018    0xAA6C1DC8; // UC: DATA, LOAD
		mem        0x000000301C    0x53C88524; // UC: DATA, LOAD
		mem        0x0000003020    0x48B713FD; // UC: DATA, LOAD
		mem        0x0000003024    0x111BA589; // UC: DATA, LOAD
		mem        0x0000003028    0xBD2DC1DA; // UC: DATA, LOAD
		mem        0x000000302C    0xF217CB8B; // UC: DATA, LOAD
		mem        0x0000003030    0xFFBD5B1A; // UC: DATA, LOAD
		mem        0x0000003034    0x2AA21740; // UC: DATA, LOAD
		mem        0x0000003038    0x94132BDD; // UC: DATA, LOAD
		mem        0x000000303C    0xD3CC9AC3; // UC: DATA, LOAD
		mem        0x0000004000    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004004    0x008F9000; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004008    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD, thread 0
		mem        0x000000400C    0x00CF9B00; // UC: DESCRIPTOR, GDT, LOAD, thread 0
		mem        0x0000004010    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD, thread 0
		mem        0x0000004014    0x00CF9300; // UC: DESCRIPTOR, GDT, LOAD, thread 0
		mem        0x0000004018    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD, thread 0
		mem        0x000000401C    0x00AF9B00; // UC: DESCRIPTOR, GDT, LOAD, thread 0
		mem        0x0000004020    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004024    0x00AF9300; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004028    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x000000402C    0x008F9000; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004030    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004034    0x008F9000; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004038    0x0000FFFF; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x000000403C    0x008F9000; // UC: DESCRIPTOR, GDT, LOAD
		mem        0x0000004540    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004544    0x00008E00; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004548    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x000000454C    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004550    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004554    0x00008E00; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004558    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x000000455C    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004560    0x00188000; // UC: DESCRIPTOR, IDT, LOAD, thread 0
		mem        0x0000004564    0x00008E00; // UC: DESCRIPTOR, IDT, LOAD, thread 0
		mem        0x0000004568    0x00000000; // UC: DESCRIPTOR, IDT, LOAD, thread 0
		mem        0x000000456C    0x00000000; // UC: DESCRIPTOR, IDT, LOAD, thread 0
		mem        0x0000004570    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004574    0x00008E00; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000004578    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x000000457C    0x00000000; // UC: DESCRIPTOR, IDT, LOAD
		mem        0x0000008000    0x0006B866; // UC: CODE, LOAD, thread 0
		mem        0x0000008004    0x4880E766; // UC: CODE, LOAD, thread 0
		mem        0x0000008008    0x000000CF; // UC: CODE, LOAD, thread 0
		mem        0x000000800C    0x410214A7; // UC: CODE, LOAD, thread 0
		mem        0x0000008010    0xCE8C46A1; // UC: CODE, LOAD, thread 0
		mem        0x0000008014    0x02EE195F; // UC: CODE, LOAD, thread 0
		mem        0x0000008018    0xF1E09FCC; // UC: CODE, LOAD, thread 0
		mem        0x000000801C    0xE1630C4D; // UC: CODE, LOAD, thread 0
		mem        0x0000008020    0x0CE191B1; // UC: CODE, LOAD, thread 0
		mem        0x0000008024    0xA60D7FDA; // UC: CODE, LOAD, thread 0
		mem        0x0000008028    0xE9E30D28; // UC: CODE, LOAD, thread 0
		mem        0x000000802C    0xE875050B; // UC: CODE, LOAD, thread 0
		mem        0x0000008030    0xFA7D1145; // UC: CODE, LOAD, thread 0
		mem        0x0000008034    0xEE90114D; // UC: CODE, LOAD, thread 0
		mem        0x0000008038    0x49D9C4A8; // UC: CODE, LOAD, thread 0
		mem        0x000000803C    0x52CEFE0E; // UC: CODE, LOAD, thread 0
		mem        0x0000009000    0x00002021; // UC: PML4, LOCKED, LOAD, STORE, thread 0
		mem        0x0000009004    0x00000000; // UC: PML4, LOCKED, LOAD, STORE, thread 0
		mem        0x0000009008    0xF97BBC22; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x000000900C    0xCCE5474F; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009010    0x6183A6CB; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009014    0x066D827A; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009018    0x4ED9D4F4; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x000000901C    0x4D3F2CB1; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009020    0x46226D45; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009024    0xDF40630A; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009028    0x1CD9693C; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x000000902C    0xEAABCC95; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009030    0x19AA5A4B; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009034    0x4CCD505F; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x0000009038    0x2F56E697; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x000000903C    0xA20ACE6F; // UC: PML4, LOCKED, LOAD, STORE
		mem        0x00FFFFFFC0    0x2446DEB5; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFC4    0x50A867FD; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFC8    0xFF24293A; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFCC    0x8424B397; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFD0    0xE023BBCD; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFD4    0x8D2BC6A2; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFD8    0x380837B5; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFDC    0x0822EFC1; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFE0    0x6B8A629B; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFE4    0x51A613C4; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFE8    0x7897CE86; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFEC    0x748D846D; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFF0    0x000080EA; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFF4    0x00000000; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFF8    0x2B98A69A; // UC: CODE, LOAD, thread 0
		mem        0x00FFFFFFFC    0x24CE0062; // UC: CODE, LOAD, thread 0
		io         0x00000080    0x06; // WRITE
		io         0x00000081    0x00; // WRITE
}
end

JSON
{"section":"branch","continue":false,"0":{}}
