Paul Beckett , Andrew Jennings, Towards nanocomputer architecture, Australian Computer Science Communications, v.24 n.3, p.141-150, January-February 2002[doi>10.1145/563952.563950]
Cassell, A. M., Mccool, G. C., Ng, H. T., Koehne, J. E., Chen, B., Li, J., Han, J., and Meyyappan, M. 2003. Carbon nanotube networks by chemical vapor deposition. Appl. Phys. Lett. 82, 5, 817--819.
Rajat Subhra Chakraborty , Somnath Paul , Swarup Bhunia, Analysis and Robust Design of Diode-Resistor Based Nanoscale Crossbar PLA Circuits, Proceedings of the 21st International Conference on VLSI Design, p.441-446, January 04-08, 2008[doi>10.1109/VLSI.2008.44]
A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]
André Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]
Diehl, M., Yaliraki, S. N., Beckman, A. R., Barahona, M., and Heath, J. R. 2002. Self-assembled, deterministic carbon nanotube wiring networks. Angewandte Chemie Int. Ed. 41, 2, 353--356.
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
Gojman, B. and Dehon, A. 2009. VMATCH: Using logical variation to counteract physical variation in bottom-up, nanoscale systems. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'09). 78--87.
Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379262]
Heath, J. R., Kuekes, P. J., Snider, G. S., and Williams, R. S. 1998. A defect-tolerant computer architecture: Opportunities for nanotechnology. Sci. 280, 5370, 1716--1721.
Tad Hogg , Greg Snider, Defect-tolerant Logic with Nanoscale Crossbar Circuits, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.117-129, June      2007[doi>10.1007/s10836-006-0547-7]
Jo, S. H. and Lu, W. 2008. CMOS compatible nanoscale nonvolatile resistance switching memory. Nano Lett. 8, 2, 392--397.
Mandar V. Joshi , Waleed K. Al-Assadi, Nanofabric PLA architecture with Redundancy Enhancement, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.427-438, September 26-28, 2007
Kantorovich, L. V. 1940. A new method of solving some classes of extremal problems. Comptes Rendus (Dok-lady) Acad. Sci. USSR 28, 5, 211--214.
Li, Z., Pickett, M., Stewart, D., Ohlberg, D. A., Li, X., Wu, W., Robinett, W., and Williams, S. 2008. Experimental demonstration of a defect-tolerant nanocrossbar demultiplexer. Nanotechnol. 19, 16, 1--5.
Lieber, C. 2001. The incredible shrinking circuit. Sci. Amer. 285, 50--56.
Liu, B. 2010. Advancements on crossbar-based nanoscale reconfigurable computing platforms. In Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS'10). 17--20.
Lu, W. and Lieber, C. M. 2007. Nanoelectronics from the bottom up. Nature Mater. 6, 841--850.
Manem, H., Rose, G. S., and Dehon, A. 2009. Inversion schemes for sublithographic programmable logic arrays. IET Comput. Digit. Techn. 3, 6, 625--642.
Alain J. Martin , Piyush Prakash, Asynchronous Nano-Electronics: Preliminary Investigation, Proceedings of the 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems, p.58-68, April 07-10, 2008[doi>10.1109/ASYNC.2008.22]
Naeimi, H. and Dehon, A. 2004. A greedy algorithm for tolerating defective crosspoints in nanoPLA design. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'04). 49--56.
Paul, B. C., Fujita, S., Okajima, M., Lee, T. H., Wong, H., and Nishi, Y. 2007. Impact of a process variation on nanowire and nanotube device performance. IEEE Trans. Electron. Dev. 54, 9, 2369--2376.
Reza M. P. Rad , Mohammad Tehranipoor, SCT: An Approach For Testing and Configuring Nanoscale Devices, Proceedings of the 24th IEEE VLSI Test Symposium, p.370-377, April 30-May 04, 2006[doi>10.1109/VTS.2006.61]
Wenjing Rao , Alex Orailoglu , Ramesh Karri, Interactive presentation: Logic level fault tolerance approaches targeting nanoelectronics PLAs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
RASP. 2013. http://cadlab.cs.ucla.edu/software_release/rasp/htdocs/.
Rueckes, T., Kim, K., Joselevich, E., Tseng, G. Y., Cheung, C., and Lieber, C. M. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Sci. 289, 5476, 94--97.
Shrestha, A., Tayu, S., and Ueno, S. 2009. Orthogonal ray graphs and nano-pla design. In Proceedings of the International Symposium on Computer Architecture (ISCAS'09). 2930--2933.
Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbars. Nanotechnol. 15, 881--891.
Snider, G. S. and Williams, R. S. 2007. Nano/CMOS architectures using a field-programmable nanowire interconnect. Nanotechnol. 18, 3.
Stan, M. R., Franzon, P. D., Member, S., Goldstein, S. C., Lach, J. C., and Ziegler, M. M. 2003. Molecular electronics: From devices and interconnect to circuits and architecture. Proc. IEEE 91, 11, 1940--1957.
Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnol. 16, 888--900.
Sverdlov, V., Walls, T., and Likharev, K. 2003. Nanoscale silicon mosfets: A theoretical study. IEEE Trans. Electron. Dev. 50, 9, 1926--1933.
Mehdi B. Tahoori, Application-independent defect tolerance of reconfigurable nanoarchitectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.3, p.197-218, July 2006[doi>10.1145/1167943.1167945]
Tunc, C. and Tahoori, M. 2010a. On-the-fly variation tolerant mapping in crossbar nano-architectures. In Proceedings of the IEEE VLSI Test Symposium (VTS'10). 105--110.
Cihan Tunc , Mehdi B. Tahoori, Variation tolerant logic mapping for crossbar array nano architectures, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Joon-Sung Yang , Rudrajit Datta, Efficient Function Mapping in Nanoscale Crossbar Architecture, Proceedings of the 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, p.190-196, October 03-05, 2011[doi>10.1109/DFT.2011.39]
Wu, Y., Xiang, J., Yang, C., Lu, W., and Lieber, C. M. 2003. Single-crystal metallic nanowires and metal/semiconductor nanowire heterostructures. Nature 430, 6995, 61--65.
Zamani, M. and Tahoori, M. B. 2011a. Variation tolerance for nano-pla architectures. In Proceedings of the 20<sup>th</sup> IEEE North Atlantic Test Workshop (NATW'11).
Masoud Zamani , Mehdi B. Tahoori, Variation-aware logic mapping for crossbar nano-architectures, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.317-322, January 25-28, 2011, Yokohama, Japan
Yexin Zheng , Chao Huang, Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
