#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000015abce688e0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v0000015abce8cf20_0 .net "PC", 31 0, v0000015abce86230_0;  1 drivers
v0000015abce8bee0_0 .var "clk", 0 0;
v0000015abce8bf80_0 .net "clkout", 0 0, L_0000015abce85430;  1 drivers
v0000015abce8ce80_0 .net "cycles_consumed", 31 0, v0000015abce8b120_0;  1 drivers
v0000015abce8c0c0_0 .net "regs0", 31 0, L_0000015abce852e0;  1 drivers
v0000015abce8c700_0 .net "regs1", 31 0, L_0000015abce85190;  1 drivers
v0000015abce8c980_0 .net "regs2", 31 0, L_0000015abce859e0;  1 drivers
v0000015abce8cac0_0 .net "regs3", 31 0, L_0000015abce853c0;  1 drivers
v0000015abce8cb60_0 .net "regs4", 31 0, L_0000015abce85f20;  1 drivers
v0000015abced6590_0 .net "regs5", 31 0, L_0000015abce85d60;  1 drivers
v0000015abced5f50_0 .var "rst", 0 0;
S_0000015abcdf0b80 .scope module, "cpu" "processor" 2 35, 3 4 0, S_0000015abce688e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000015abce6c9b0 .param/l "RType" 0 4 2, C4<000000>;
P_0000015abce6c9e8 .param/l "add" 0 4 5, C4<100000>;
P_0000015abce6ca20 .param/l "addi" 0 4 8, C4<001000>;
P_0000015abce6ca58 .param/l "addu" 0 4 5, C4<100001>;
P_0000015abce6ca90 .param/l "and_" 0 4 5, C4<100100>;
P_0000015abce6cac8 .param/l "andi" 0 4 8, C4<001100>;
P_0000015abce6cb00 .param/l "beq" 0 4 10, C4<000100>;
P_0000015abce6cb38 .param/l "bne" 0 4 10, C4<000101>;
P_0000015abce6cb70 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000015abce6cba8 .param/l "j" 0 4 12, C4<000010>;
P_0000015abce6cbe0 .param/l "jal" 0 4 12, C4<000011>;
P_0000015abce6cc18 .param/l "jr" 0 4 6, C4<001000>;
P_0000015abce6cc50 .param/l "lw" 0 4 8, C4<100011>;
P_0000015abce6cc88 .param/l "nor_" 0 4 5, C4<100111>;
P_0000015abce6ccc0 .param/l "or_" 0 4 5, C4<100101>;
P_0000015abce6ccf8 .param/l "ori" 0 4 8, C4<001101>;
P_0000015abce6cd30 .param/l "sgt" 0 4 6, C4<101011>;
P_0000015abce6cd68 .param/l "sll" 0 4 6, C4<000000>;
P_0000015abce6cda0 .param/l "slt" 0 4 5, C4<101010>;
P_0000015abce6cdd8 .param/l "slti" 0 4 8, C4<101010>;
P_0000015abce6ce10 .param/l "srl" 0 4 6, C4<000010>;
P_0000015abce6ce48 .param/l "sub" 0 4 5, C4<100010>;
P_0000015abce6ce80 .param/l "subu" 0 4 5, C4<100011>;
P_0000015abce6ceb8 .param/l "sw" 0 4 8, C4<101011>;
P_0000015abce6cef0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000015abce6cf28 .param/l "xori" 0 4 8, C4<001110>;
L_0000015abce85eb0 .functor NOT 1, v0000015abced5f50_0, C4<0>, C4<0>, C4<0>;
L_0000015abce854a0 .functor NOT 1, v0000015abced5f50_0, C4<0>, C4<0>, C4<0>;
L_0000015abce85350 .functor NOT 1, v0000015abced5f50_0, C4<0>, C4<0>, C4<0>;
L_0000015abce85890 .functor NOT 1, v0000015abced5f50_0, C4<0>, C4<0>, C4<0>;
L_0000015abce85b30 .functor NOT 1, v0000015abced5f50_0, C4<0>, C4<0>, C4<0>;
L_0000015abce85e40 .functor NOT 1, v0000015abced5f50_0, C4<0>, C4<0>, C4<0>;
L_0000015abce85040 .functor NOT 1, v0000015abced5f50_0, C4<0>, C4<0>, C4<0>;
L_0000015abce850b0 .functor NOT 1, v0000015abced5f50_0, C4<0>, C4<0>, C4<0>;
L_0000015abce85430 .functor OR 1, v0000015abce8bee0_0, v0000015abce597d0_0, C4<0>, C4<0>;
L_0000015abce85270 .functor OR 1, L_0000015abced64f0, L_0000015abced6bd0, C4<0>, C4<0>;
L_0000015abce85a50 .functor AND 1, L_0000015abced5050, L_0000015abced5190, C4<1>, C4<1>;
L_0000015abce85120 .functor NOT 1, v0000015abced5f50_0, C4<0>, C4<0>, C4<0>;
L_0000015abce85970 .functor OR 1, L_0000015abced5910, L_0000015abced59b0, C4<0>, C4<0>;
L_0000015abce85200 .functor OR 1, L_0000015abce85970, L_0000015abced61d0, C4<0>, C4<0>;
L_0000015abce85c80 .functor OR 1, L_0000015abcf33bd0, L_0000015abcf33630, C4<0>, C4<0>;
L_0000015abce85510 .functor AND 1, L_0000015abcf33c70, L_0000015abce85c80, C4<1>, C4<1>;
L_0000015abce857b0 .functor OR 1, L_0000015abcf33770, L_0000015abcf345d0, C4<0>, C4<0>;
L_0000015abce85dd0 .functor AND 1, L_0000015abcf33e50, L_0000015abce857b0, C4<1>, C4<1>;
v0000015abce87590_0 .net "ALUOp", 3 0, v0000015abce59050_0;  1 drivers
v0000015abce86370_0 .net "ALUResult", 31 0, v0000015abce830d0_0;  1 drivers
v0000015abce86690_0 .net "ALUSrc", 0 0, v0000015abce5a770_0;  1 drivers
v0000015abce879f0_0 .net "ALUin2", 31 0, L_0000015abcf33310;  1 drivers
v0000015abce86c30_0 .net "MemReadEn", 0 0, v0000015abce59f50_0;  1 drivers
v0000015abce86d70_0 .net "MemWriteEn", 0 0, v0000015abce5a130_0;  1 drivers
v0000015abce878b0_0 .net "MemtoReg", 0 0, v0000015abce5a1d0_0;  1 drivers
v0000015abce86ff0_0 .net "PC", 31 0, v0000015abce86230_0;  alias, 1 drivers
v0000015abce86730_0 .net "PCPlus1", 31 0, L_0000015abced4fb0;  1 drivers
v0000015abce87090_0 .net "PCsrc", 0 0, v0000015abce83710_0;  1 drivers
v0000015abce87630_0 .net "RegDst", 0 0, v0000015abce5a3b0_0;  1 drivers
v0000015abce87db0_0 .net "RegWriteEn", 0 0, v0000015abce58f10_0;  1 drivers
v0000015abce86cd0_0 .net "WriteRegister", 4 0, L_0000015abced6db0;  1 drivers
v0000015abce87e50_0 .net *"_ivl_0", 0 0, L_0000015abce85eb0;  1 drivers
L_0000015abced6f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015abce873b0_0 .net/2u *"_ivl_10", 4 0, L_0000015abced6f20;  1 drivers
L_0000015abced7310 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce87770_0 .net *"_ivl_101", 25 0, L_0000015abced7310;  1 drivers
L_0000015abced7358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce87ef0_0 .net/2u *"_ivl_102", 31 0, L_0000015abced7358;  1 drivers
v0000015abce867d0_0 .net *"_ivl_104", 0 0, L_0000015abced5050;  1 drivers
L_0000015abced73a0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000015abce864b0_0 .net/2u *"_ivl_106", 5 0, L_0000015abced73a0;  1 drivers
v0000015abce86e10_0 .net *"_ivl_108", 0 0, L_0000015abced5190;  1 drivers
v0000015abce871d0_0 .net *"_ivl_111", 0 0, L_0000015abce85a50;  1 drivers
v0000015abce87310_0 .net *"_ivl_113", 9 0, L_0000015abced5690;  1 drivers
v0000015abce87270_0 .net *"_ivl_114", 31 0, L_0000015abced6b30;  1 drivers
L_0000015abced73e8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce87450_0 .net *"_ivl_117", 21 0, L_0000015abced73e8;  1 drivers
v0000015abce87810_0 .net *"_ivl_118", 31 0, L_0000015abced6630;  1 drivers
L_0000015abced6f68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000015abce86050_0 .net/2u *"_ivl_12", 5 0, L_0000015abced6f68;  1 drivers
v0000015abce86eb0_0 .net *"_ivl_120", 31 0, L_0000015abced6130;  1 drivers
v0000015abce86af0_0 .net *"_ivl_124", 0 0, L_0000015abce85120;  1 drivers
L_0000015abced7478 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce876d0_0 .net/2u *"_ivl_126", 31 0, L_0000015abced7478;  1 drivers
L_0000015abced7550 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000015abce87950_0 .net/2u *"_ivl_130", 5 0, L_0000015abced7550;  1 drivers
v0000015abce874f0_0 .net *"_ivl_132", 0 0, L_0000015abced5910;  1 drivers
L_0000015abced7598 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000015abce87130_0 .net/2u *"_ivl_134", 5 0, L_0000015abced7598;  1 drivers
v0000015abce86870_0 .net *"_ivl_136", 0 0, L_0000015abced59b0;  1 drivers
v0000015abce86910_0 .net *"_ivl_139", 0 0, L_0000015abce85970;  1 drivers
v0000015abce86550_0 .net *"_ivl_14", 0 0, L_0000015abced6770;  1 drivers
L_0000015abced75e0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000015abce869b0_0 .net/2u *"_ivl_140", 5 0, L_0000015abced75e0;  1 drivers
v0000015abce87a90_0 .net *"_ivl_142", 0 0, L_0000015abced61d0;  1 drivers
v0000015abce860f0_0 .net *"_ivl_145", 0 0, L_0000015abce85200;  1 drivers
L_0000015abced7628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce87bd0_0 .net/2u *"_ivl_146", 15 0, L_0000015abced7628;  1 drivers
v0000015abce862d0_0 .net *"_ivl_148", 31 0, L_0000015abced5a50;  1 drivers
v0000015abce87b30_0 .net *"_ivl_151", 0 0, L_0000015abced5eb0;  1 drivers
v0000015abce865f0_0 .net *"_ivl_152", 15 0, L_0000015abcf34ad0;  1 drivers
v0000015abce86f50_0 .net *"_ivl_154", 31 0, L_0000015abcf33090;  1 drivers
v0000015abce86190_0 .net *"_ivl_158", 31 0, L_0000015abcf33590;  1 drivers
L_0000015abced6fb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000015abce86a50_0 .net/2u *"_ivl_16", 4 0, L_0000015abced6fb0;  1 drivers
L_0000015abced7670 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce86b90_0 .net *"_ivl_161", 25 0, L_0000015abced7670;  1 drivers
L_0000015abced76b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce87c70_0 .net/2u *"_ivl_162", 31 0, L_0000015abced76b8;  1 drivers
v0000015abce88740_0 .net *"_ivl_164", 0 0, L_0000015abcf33c70;  1 drivers
L_0000015abced7700 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015abce88560_0 .net/2u *"_ivl_166", 5 0, L_0000015abced7700;  1 drivers
v0000015abce89320_0 .net *"_ivl_168", 0 0, L_0000015abcf33bd0;  1 drivers
L_0000015abced7748 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000015abce891e0_0 .net/2u *"_ivl_170", 5 0, L_0000015abced7748;  1 drivers
v0000015abce88e20_0 .net *"_ivl_172", 0 0, L_0000015abcf33630;  1 drivers
v0000015abce89280_0 .net *"_ivl_175", 0 0, L_0000015abce85c80;  1 drivers
v0000015abce89be0_0 .net *"_ivl_177", 0 0, L_0000015abce85510;  1 drivers
L_0000015abced7790 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000015abce88f60_0 .net/2u *"_ivl_178", 5 0, L_0000015abced7790;  1 drivers
v0000015abce89a00_0 .net *"_ivl_180", 0 0, L_0000015abcf336d0;  1 drivers
L_0000015abced77d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015abce88060_0 .net/2u *"_ivl_182", 31 0, L_0000015abced77d8;  1 drivers
v0000015abce88c40_0 .net *"_ivl_184", 31 0, L_0000015abcf347b0;  1 drivers
v0000015abce88b00_0 .net *"_ivl_188", 31 0, L_0000015abcf33950;  1 drivers
v0000015abce89c80_0 .net *"_ivl_19", 4 0, L_0000015abced6090;  1 drivers
L_0000015abced7820 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce89140_0 .net *"_ivl_191", 25 0, L_0000015abced7820;  1 drivers
L_0000015abced7868 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce893c0_0 .net/2u *"_ivl_192", 31 0, L_0000015abced7868;  1 drivers
v0000015abce89460_0 .net *"_ivl_194", 0 0, L_0000015abcf33e50;  1 drivers
L_0000015abced78b0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015abce89500_0 .net/2u *"_ivl_196", 5 0, L_0000015abced78b0;  1 drivers
v0000015abce882e0_0 .net *"_ivl_198", 0 0, L_0000015abcf33770;  1 drivers
L_0000015abced6ed8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015abce88380_0 .net/2u *"_ivl_2", 5 0, L_0000015abced6ed8;  1 drivers
v0000015abce884c0_0 .net *"_ivl_20", 4 0, L_0000015abced6450;  1 drivers
L_0000015abced78f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000015abce890a0_0 .net/2u *"_ivl_200", 5 0, L_0000015abced78f8;  1 drivers
v0000015abce887e0_0 .net *"_ivl_202", 0 0, L_0000015abcf345d0;  1 drivers
v0000015abce88880_0 .net *"_ivl_205", 0 0, L_0000015abce857b0;  1 drivers
v0000015abce89960_0 .net *"_ivl_207", 0 0, L_0000015abce85dd0;  1 drivers
L_0000015abced7940 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000015abce88600_0 .net/2u *"_ivl_208", 5 0, L_0000015abced7940;  1 drivers
v0000015abce89780_0 .net *"_ivl_210", 0 0, L_0000015abcf34a30;  1 drivers
v0000015abce895a0_0 .net *"_ivl_212", 31 0, L_0000015abcf33810;  1 drivers
v0000015abce89640_0 .net *"_ivl_24", 0 0, L_0000015abce85350;  1 drivers
L_0000015abced6ff8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015abce886a0_0 .net/2u *"_ivl_26", 4 0, L_0000015abced6ff8;  1 drivers
v0000015abce88920_0 .net *"_ivl_29", 4 0, L_0000015abced55f0;  1 drivers
v0000015abce889c0_0 .net *"_ivl_32", 0 0, L_0000015abce85890;  1 drivers
L_0000015abced7040 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000015abce88420_0 .net/2u *"_ivl_34", 4 0, L_0000015abced7040;  1 drivers
v0000015abce88ce0_0 .net *"_ivl_37", 4 0, L_0000015abced5b90;  1 drivers
v0000015abce89820_0 .net *"_ivl_40", 0 0, L_0000015abce85b30;  1 drivers
L_0000015abced7088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce88d80_0 .net/2u *"_ivl_42", 15 0, L_0000015abced7088;  1 drivers
v0000015abce89b40_0 .net *"_ivl_45", 15 0, L_0000015abced6810;  1 drivers
v0000015abce881a0_0 .net *"_ivl_48", 0 0, L_0000015abce85e40;  1 drivers
v0000015abce88ba0_0 .net *"_ivl_5", 5 0, L_0000015abced5ff0;  1 drivers
L_0000015abced70d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce88ec0_0 .net/2u *"_ivl_50", 36 0, L_0000015abced70d0;  1 drivers
L_0000015abced7118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce89000_0 .net/2u *"_ivl_52", 31 0, L_0000015abced7118;  1 drivers
v0000015abce896e0_0 .net *"_ivl_55", 4 0, L_0000015abced6a90;  1 drivers
v0000015abce89d20_0 .net *"_ivl_56", 36 0, L_0000015abced52d0;  1 drivers
v0000015abce88a60_0 .net *"_ivl_58", 36 0, L_0000015abced50f0;  1 drivers
v0000015abce898c0_0 .net *"_ivl_62", 0 0, L_0000015abce85040;  1 drivers
L_0000015abced7160 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000015abce89aa0_0 .net/2u *"_ivl_64", 5 0, L_0000015abced7160;  1 drivers
v0000015abce89dc0_0 .net *"_ivl_67", 5 0, L_0000015abced5c30;  1 drivers
v0000015abce89e60_0 .net *"_ivl_70", 0 0, L_0000015abce850b0;  1 drivers
L_0000015abced71a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce89f00_0 .net/2u *"_ivl_72", 57 0, L_0000015abced71a8;  1 drivers
L_0000015abced71f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce88100_0 .net/2u *"_ivl_74", 31 0, L_0000015abced71f0;  1 drivers
v0000015abce88240_0 .net *"_ivl_77", 25 0, L_0000015abced63b0;  1 drivers
v0000015abce8cc00_0 .net *"_ivl_78", 57 0, L_0000015abced54b0;  1 drivers
v0000015abce8b440_0 .net *"_ivl_8", 0 0, L_0000015abce854a0;  1 drivers
v0000015abce8b4e0_0 .net *"_ivl_80", 57 0, L_0000015abced4f10;  1 drivers
L_0000015abced7238 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000015abce8b260_0 .net/2u *"_ivl_84", 31 0, L_0000015abced7238;  1 drivers
L_0000015abced7280 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000015abce8c160_0 .net/2u *"_ivl_88", 5 0, L_0000015abced7280;  1 drivers
v0000015abce8bda0_0 .net *"_ivl_90", 0 0, L_0000015abced64f0;  1 drivers
L_0000015abced72c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000015abce8cde0_0 .net/2u *"_ivl_92", 5 0, L_0000015abced72c8;  1 drivers
v0000015abce8b080_0 .net *"_ivl_94", 0 0, L_0000015abced6bd0;  1 drivers
v0000015abce8ca20_0 .net *"_ivl_97", 0 0, L_0000015abce85270;  1 drivers
v0000015abce8be40_0 .net *"_ivl_98", 31 0, L_0000015abced5cd0;  1 drivers
v0000015abce8bb20_0 .net "adderResult", 31 0, L_0000015abced5550;  1 drivers
v0000015abce8cca0_0 .net "address", 31 0, L_0000015abced5870;  1 drivers
v0000015abce8b3a0_0 .net "clk", 0 0, L_0000015abce85430;  alias, 1 drivers
v0000015abce8b120_0 .var "cycles_consumed", 31 0;
v0000015abce8c200_0 .net "extImm", 31 0, L_0000015abcf34990;  1 drivers
v0000015abce8c8e0_0 .net "funct", 5 0, L_0000015abced69f0;  1 drivers
v0000015abce8b580_0 .net "hlt", 0 0, v0000015abce597d0_0;  1 drivers
v0000015abce8b760_0 .net "imm", 15 0, L_0000015abced6310;  1 drivers
v0000015abce8c2a0_0 .net "immediate", 31 0, L_0000015abcf34030;  1 drivers
v0000015abce8b1c0_0 .net "input_clk", 0 0, v0000015abce8bee0_0;  1 drivers
v0000015abce8cd40_0 .net "instruction", 31 0, L_0000015abced6d10;  1 drivers
v0000015abce8c020_0 .net "memoryReadData", 31 0, v0000015abce83490_0;  1 drivers
v0000015abce8c7a0_0 .net "nextPC", 31 0, L_0000015abced6c70;  1 drivers
v0000015abce8b620_0 .net "opcode", 5 0, L_0000015abced57d0;  1 drivers
v0000015abce8c340_0 .net "rd", 4 0, L_0000015abced6270;  1 drivers
v0000015abce8bc60_0 .net "readData1", 31 0, L_0000015abce85740;  1 drivers
v0000015abce8b940_0 .net "readData1_w", 31 0, L_0000015abcf33130;  1 drivers
v0000015abce8c480_0 .net "readData2", 31 0, L_0000015abce85ba0;  1 drivers
v0000015abce8b300_0 .net "regs0", 31 0, L_0000015abce852e0;  alias, 1 drivers
v0000015abce8b9e0_0 .net "regs1", 31 0, L_0000015abce85190;  alias, 1 drivers
v0000015abce8c3e0_0 .net "regs2", 31 0, L_0000015abce859e0;  alias, 1 drivers
v0000015abce8bd00_0 .net "regs3", 31 0, L_0000015abce853c0;  alias, 1 drivers
v0000015abce8c520_0 .net "regs4", 31 0, L_0000015abce85f20;  alias, 1 drivers
v0000015abce8c5c0_0 .net "regs5", 31 0, L_0000015abce85d60;  alias, 1 drivers
v0000015abce8b6c0_0 .net "rs", 4 0, L_0000015abced6950;  1 drivers
v0000015abce8b800_0 .net "rst", 0 0, v0000015abced5f50_0;  1 drivers
v0000015abce8ba80_0 .net "rt", 4 0, L_0000015abced5d70;  1 drivers
v0000015abce8c840_0 .net "shamt", 31 0, L_0000015abced68b0;  1 drivers
v0000015abce8bbc0_0 .net "wire_instruction", 31 0, L_0000015abce85900;  1 drivers
v0000015abce8c660_0 .net "writeData", 31 0, L_0000015abcf33ef0;  1 drivers
v0000015abce8b8a0_0 .net "zero", 0 0, L_0000015abcf34350;  1 drivers
L_0000015abced5ff0 .part L_0000015abced6d10, 26, 6;
L_0000015abced57d0 .functor MUXZ 6, L_0000015abced5ff0, L_0000015abced6ed8, L_0000015abce85eb0, C4<>;
L_0000015abced6770 .cmp/eq 6, L_0000015abced57d0, L_0000015abced6f68;
L_0000015abced6090 .part L_0000015abced6d10, 11, 5;
L_0000015abced6450 .functor MUXZ 5, L_0000015abced6090, L_0000015abced6fb0, L_0000015abced6770, C4<>;
L_0000015abced6270 .functor MUXZ 5, L_0000015abced6450, L_0000015abced6f20, L_0000015abce854a0, C4<>;
L_0000015abced55f0 .part L_0000015abced6d10, 21, 5;
L_0000015abced6950 .functor MUXZ 5, L_0000015abced55f0, L_0000015abced6ff8, L_0000015abce85350, C4<>;
L_0000015abced5b90 .part L_0000015abced6d10, 16, 5;
L_0000015abced5d70 .functor MUXZ 5, L_0000015abced5b90, L_0000015abced7040, L_0000015abce85890, C4<>;
L_0000015abced6810 .part L_0000015abced6d10, 0, 16;
L_0000015abced6310 .functor MUXZ 16, L_0000015abced6810, L_0000015abced7088, L_0000015abce85b30, C4<>;
L_0000015abced6a90 .part L_0000015abced6d10, 6, 5;
L_0000015abced52d0 .concat [ 5 32 0 0], L_0000015abced6a90, L_0000015abced7118;
L_0000015abced50f0 .functor MUXZ 37, L_0000015abced52d0, L_0000015abced70d0, L_0000015abce85e40, C4<>;
L_0000015abced68b0 .part L_0000015abced50f0, 0, 32;
L_0000015abced5c30 .part L_0000015abced6d10, 0, 6;
L_0000015abced69f0 .functor MUXZ 6, L_0000015abced5c30, L_0000015abced7160, L_0000015abce85040, C4<>;
L_0000015abced63b0 .part L_0000015abced6d10, 0, 26;
L_0000015abced54b0 .concat [ 26 32 0 0], L_0000015abced63b0, L_0000015abced71f0;
L_0000015abced4f10 .functor MUXZ 58, L_0000015abced54b0, L_0000015abced71a8, L_0000015abce850b0, C4<>;
L_0000015abced5870 .part L_0000015abced4f10, 0, 32;
L_0000015abced4fb0 .arith/sum 32, v0000015abce86230_0, L_0000015abced7238;
L_0000015abced64f0 .cmp/eq 6, L_0000015abced57d0, L_0000015abced7280;
L_0000015abced6bd0 .cmp/eq 6, L_0000015abced57d0, L_0000015abced72c8;
L_0000015abced5cd0 .concat [ 6 26 0 0], L_0000015abced57d0, L_0000015abced7310;
L_0000015abced5050 .cmp/eq 32, L_0000015abced5cd0, L_0000015abced7358;
L_0000015abced5190 .cmp/eq 6, L_0000015abced69f0, L_0000015abced73a0;
L_0000015abced5690 .part L_0000015abced6310, 0, 10;
L_0000015abced6b30 .concat [ 10 22 0 0], L_0000015abced5690, L_0000015abced73e8;
L_0000015abced6630 .arith/sum 32, v0000015abce86230_0, L_0000015abced6b30;
L_0000015abced6130 .functor MUXZ 32, L_0000015abced6630, L_0000015abce85740, L_0000015abce85a50, C4<>;
L_0000015abced5550 .functor MUXZ 32, L_0000015abced6130, L_0000015abced5870, L_0000015abce85270, C4<>;
L_0000015abced6d10 .functor MUXZ 32, L_0000015abce85900, L_0000015abced7478, L_0000015abce85120, C4<>;
L_0000015abced5910 .cmp/eq 6, L_0000015abced57d0, L_0000015abced7550;
L_0000015abced59b0 .cmp/eq 6, L_0000015abced57d0, L_0000015abced7598;
L_0000015abced61d0 .cmp/eq 6, L_0000015abced57d0, L_0000015abced75e0;
L_0000015abced5a50 .concat [ 16 16 0 0], L_0000015abced6310, L_0000015abced7628;
L_0000015abced5eb0 .part L_0000015abced6310, 15, 1;
LS_0000015abcf34ad0_0_0 .concat [ 1 1 1 1], L_0000015abced5eb0, L_0000015abced5eb0, L_0000015abced5eb0, L_0000015abced5eb0;
LS_0000015abcf34ad0_0_4 .concat [ 1 1 1 1], L_0000015abced5eb0, L_0000015abced5eb0, L_0000015abced5eb0, L_0000015abced5eb0;
LS_0000015abcf34ad0_0_8 .concat [ 1 1 1 1], L_0000015abced5eb0, L_0000015abced5eb0, L_0000015abced5eb0, L_0000015abced5eb0;
LS_0000015abcf34ad0_0_12 .concat [ 1 1 1 1], L_0000015abced5eb0, L_0000015abced5eb0, L_0000015abced5eb0, L_0000015abced5eb0;
L_0000015abcf34ad0 .concat [ 4 4 4 4], LS_0000015abcf34ad0_0_0, LS_0000015abcf34ad0_0_4, LS_0000015abcf34ad0_0_8, LS_0000015abcf34ad0_0_12;
L_0000015abcf33090 .concat [ 16 16 0 0], L_0000015abced6310, L_0000015abcf34ad0;
L_0000015abcf34990 .functor MUXZ 32, L_0000015abcf33090, L_0000015abced5a50, L_0000015abce85200, C4<>;
L_0000015abcf33590 .concat [ 6 26 0 0], L_0000015abced57d0, L_0000015abced7670;
L_0000015abcf33c70 .cmp/eq 32, L_0000015abcf33590, L_0000015abced76b8;
L_0000015abcf33bd0 .cmp/eq 6, L_0000015abced69f0, L_0000015abced7700;
L_0000015abcf33630 .cmp/eq 6, L_0000015abced69f0, L_0000015abced7748;
L_0000015abcf336d0 .cmp/eq 6, L_0000015abced57d0, L_0000015abced7790;
L_0000015abcf347b0 .functor MUXZ 32, L_0000015abcf34990, L_0000015abced77d8, L_0000015abcf336d0, C4<>;
L_0000015abcf34030 .functor MUXZ 32, L_0000015abcf347b0, L_0000015abced68b0, L_0000015abce85510, C4<>;
L_0000015abcf33950 .concat [ 6 26 0 0], L_0000015abced57d0, L_0000015abced7820;
L_0000015abcf33e50 .cmp/eq 32, L_0000015abcf33950, L_0000015abced7868;
L_0000015abcf33770 .cmp/eq 6, L_0000015abced69f0, L_0000015abced78b0;
L_0000015abcf345d0 .cmp/eq 6, L_0000015abced69f0, L_0000015abced78f8;
L_0000015abcf34a30 .cmp/eq 6, L_0000015abced57d0, L_0000015abced7940;
L_0000015abcf33810 .functor MUXZ 32, L_0000015abce85740, v0000015abce86230_0, L_0000015abcf34a30, C4<>;
L_0000015abcf33130 .functor MUXZ 32, L_0000015abcf33810, L_0000015abce85ba0, L_0000015abce85dd0, C4<>;
L_0000015abcf33d10 .part v0000015abce830d0_0, 0, 8;
S_0000015abcdf0d10 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_0000015abcdf0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000015abce455e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000015abce85c10 .functor NOT 1, v0000015abce5a770_0, C4<0>, C4<0>, C4<0>;
v0000015abce59e10_0 .net *"_ivl_0", 0 0, L_0000015abce85c10;  1 drivers
v0000015abce59690_0 .net "in1", 31 0, L_0000015abce85ba0;  alias, 1 drivers
v0000015abce59a50_0 .net "in2", 31 0, L_0000015abcf34030;  alias, 1 drivers
v0000015abce58970_0 .net "out", 31 0, L_0000015abcf33310;  alias, 1 drivers
v0000015abce59eb0_0 .net "s", 0 0, v0000015abce5a770_0;  alias, 1 drivers
L_0000015abcf33310 .functor MUXZ 32, L_0000015abcf34030, L_0000015abce85ba0, L_0000015abce85c10, C4<>;
S_0000015abce0a350 .scope module, "CU" "controlUnit" 3 70, 6 1 0, S_0000015abcdf0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000015abced2010 .param/l "RType" 0 4 2, C4<000000>;
P_0000015abced2048 .param/l "add" 0 4 5, C4<100000>;
P_0000015abced2080 .param/l "addi" 0 4 8, C4<001000>;
P_0000015abced20b8 .param/l "addu" 0 4 5, C4<100001>;
P_0000015abced20f0 .param/l "and_" 0 4 5, C4<100100>;
P_0000015abced2128 .param/l "andi" 0 4 8, C4<001100>;
P_0000015abced2160 .param/l "beq" 0 4 10, C4<000100>;
P_0000015abced2198 .param/l "bne" 0 4 10, C4<000101>;
P_0000015abced21d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000015abced2208 .param/l "j" 0 4 12, C4<000010>;
P_0000015abced2240 .param/l "jal" 0 4 12, C4<000011>;
P_0000015abced2278 .param/l "jr" 0 4 6, C4<001000>;
P_0000015abced22b0 .param/l "lw" 0 4 8, C4<100011>;
P_0000015abced22e8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000015abced2320 .param/l "or_" 0 4 5, C4<100101>;
P_0000015abced2358 .param/l "ori" 0 4 8, C4<001101>;
P_0000015abced2390 .param/l "sgt" 0 4 6, C4<101011>;
P_0000015abced23c8 .param/l "sll" 0 4 6, C4<000000>;
P_0000015abced2400 .param/l "slt" 0 4 5, C4<101010>;
P_0000015abced2438 .param/l "slti" 0 4 8, C4<101010>;
P_0000015abced2470 .param/l "srl" 0 4 6, C4<000010>;
P_0000015abced24a8 .param/l "sub" 0 4 5, C4<100010>;
P_0000015abced24e0 .param/l "subu" 0 4 5, C4<100011>;
P_0000015abced2518 .param/l "sw" 0 4 8, C4<101011>;
P_0000015abced2550 .param/l "xor_" 0 4 5, C4<100110>;
P_0000015abced2588 .param/l "xori" 0 4 8, C4<001110>;
v0000015abce59050_0 .var "ALUOp", 3 0;
v0000015abce5a770_0 .var "ALUSrc", 0 0;
v0000015abce59f50_0 .var "MemReadEn", 0 0;
v0000015abce5a130_0 .var "MemWriteEn", 0 0;
v0000015abce5a1d0_0 .var "MemtoReg", 0 0;
v0000015abce5a3b0_0 .var "RegDst", 0 0;
v0000015abce58f10_0 .var "RegWriteEn", 0 0;
v0000015abce58d30_0 .net "funct", 5 0, L_0000015abced69f0;  alias, 1 drivers
v0000015abce597d0_0 .var "hlt", 0 0;
v0000015abce59870_0 .net "opcode", 5 0, L_0000015abced57d0;  alias, 1 drivers
v0000015abce5a4f0_0 .net "rst", 0 0, v0000015abced5f50_0;  alias, 1 drivers
E_0000015abce45660 .event anyedge, v0000015abce5a4f0_0, v0000015abce59870_0, v0000015abce58d30_0;
S_0000015abce0a4e0 .scope module, "InstMem" "IM" 3 66, 7 2 0, S_0000015abcdf0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000015abce85900 .functor BUFZ 32, L_0000015abced66d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015abce59910 .array "InstMem", 0 1023, 31 0;
v0000015abce59b90_0 .net *"_ivl_0", 31 0, L_0000015abced66d0;  1 drivers
v0000015abce59af0_0 .net *"_ivl_3", 9 0, L_0000015abced5730;  1 drivers
v0000015abce588d0_0 .net *"_ivl_4", 11 0, L_0000015abced5e10;  1 drivers
L_0000015abced7430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015abce59410_0 .net *"_ivl_7", 1 0, L_0000015abced7430;  1 drivers
v0000015abce58a10_0 .net "address", 31 0, v0000015abce86230_0;  alias, 1 drivers
v0000015abce599b0_0 .var/i "i", 31 0;
v0000015abce58ab0_0 .net "q", 31 0, L_0000015abce85900;  alias, 1 drivers
L_0000015abced66d0 .array/port v0000015abce59910, L_0000015abced5e10;
L_0000015abced5730 .part v0000015abce86230_0, 0, 10;
L_0000015abced5e10 .concat [ 10 2 0 0], L_0000015abced5730, L_0000015abced7430;
S_0000015abcdf0240 .scope module, "PCMux" "mux2x1" 3 62, 5 1 0, S_0000015abcdf0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000015abce458a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000015abce85cf0 .functor NOT 1, v0000015abce83710_0, C4<0>, C4<0>, C4<0>;
v0000015abce58c90_0 .net *"_ivl_0", 0 0, L_0000015abce85cf0;  1 drivers
v0000015abce58dd0_0 .net "in1", 31 0, L_0000015abced4fb0;  alias, 1 drivers
v0000015abce58e70_0 .net "in2", 31 0, L_0000015abced5550;  alias, 1 drivers
v0000015abce58fb0_0 .net "out", 31 0, L_0000015abced6c70;  alias, 1 drivers
v0000015abce594b0_0 .net "s", 0 0, v0000015abce83710_0;  alias, 1 drivers
L_0000015abced6c70 .functor MUXZ 32, L_0000015abced5550, L_0000015abced4fb0, L_0000015abce85cf0, C4<>;
S_0000015abcdf03d0 .scope module, "RF" "registerFile" 3 76, 8 1 0, S_0000015abcdf0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000015abce85740 .functor BUFZ 32, L_0000015abced5230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000015abce85ba0 .functor BUFZ 32, L_0000015abced5410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015abce84e30_1 .array/port v0000015abce84e30, 1;
L_0000015abce852e0 .functor BUFZ 32, v0000015abce84e30_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015abce84e30_2 .array/port v0000015abce84e30, 2;
L_0000015abce85190 .functor BUFZ 32, v0000015abce84e30_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015abce84e30_3 .array/port v0000015abce84e30, 3;
L_0000015abce859e0 .functor BUFZ 32, v0000015abce84e30_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015abce84e30_4 .array/port v0000015abce84e30, 4;
L_0000015abce853c0 .functor BUFZ 32, v0000015abce84e30_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015abce84e30_5 .array/port v0000015abce84e30, 5;
L_0000015abce85f20 .functor BUFZ 32, v0000015abce84e30_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015abce84e30_6 .array/port v0000015abce84e30, 6;
L_0000015abce85d60 .functor BUFZ 32, v0000015abce84e30_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000015abce59230_0 .net *"_ivl_0", 31 0, L_0000015abced5230;  1 drivers
v0000015abce592d0_0 .net *"_ivl_10", 6 0, L_0000015abced5af0;  1 drivers
L_0000015abced7508 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015abce38fc0_0 .net *"_ivl_13", 1 0, L_0000015abced7508;  1 drivers
v0000015abce37800_0 .net *"_ivl_2", 6 0, L_0000015abced5370;  1 drivers
L_0000015abced74c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000015abce83170_0 .net *"_ivl_5", 1 0, L_0000015abced74c0;  1 drivers
v0000015abce84a70_0 .net *"_ivl_8", 31 0, L_0000015abced5410;  1 drivers
v0000015abce847f0_0 .net "clk", 0 0, L_0000015abce85430;  alias, 1 drivers
v0000015abce837b0_0 .var/i "i", 31 0;
v0000015abce842f0_0 .net "readData1", 31 0, L_0000015abce85740;  alias, 1 drivers
v0000015abce83d50_0 .net "readData2", 31 0, L_0000015abce85ba0;  alias, 1 drivers
v0000015abce84390_0 .net "readRegister1", 4 0, L_0000015abced6950;  alias, 1 drivers
v0000015abce83210_0 .net "readRegister2", 4 0, L_0000015abced5d70;  alias, 1 drivers
v0000015abce84e30 .array "registers", 31 0, 31 0;
v0000015abce83cb0_0 .net "regs0", 31 0, L_0000015abce852e0;  alias, 1 drivers
v0000015abce83990_0 .net "regs1", 31 0, L_0000015abce85190;  alias, 1 drivers
v0000015abce835d0_0 .net "regs2", 31 0, L_0000015abce859e0;  alias, 1 drivers
v0000015abce83fd0_0 .net "regs3", 31 0, L_0000015abce853c0;  alias, 1 drivers
v0000015abce83e90_0 .net "regs4", 31 0, L_0000015abce85f20;  alias, 1 drivers
v0000015abce84bb0_0 .net "regs5", 31 0, L_0000015abce85d60;  alias, 1 drivers
v0000015abce84cf0_0 .net "rst", 0 0, v0000015abced5f50_0;  alias, 1 drivers
v0000015abce83a30_0 .net "we", 0 0, v0000015abce58f10_0;  alias, 1 drivers
v0000015abce832b0_0 .net "writeData", 31 0, L_0000015abcf33ef0;  alias, 1 drivers
v0000015abce84d90_0 .net "writeRegister", 4 0, L_0000015abced6db0;  alias, 1 drivers
E_0000015abce44a60/0 .event negedge, v0000015abce5a4f0_0;
E_0000015abce44a60/1 .event posedge, v0000015abce847f0_0;
E_0000015abce44a60 .event/or E_0000015abce44a60/0, E_0000015abce44a60/1;
L_0000015abced5230 .array/port v0000015abce84e30, L_0000015abced5370;
L_0000015abced5370 .concat [ 5 2 0 0], L_0000015abced6950, L_0000015abced74c0;
L_0000015abced5410 .array/port v0000015abce84e30, L_0000015abced5af0;
L_0000015abced5af0 .concat [ 5 2 0 0], L_0000015abced5d70, L_0000015abced7508;
S_0000015abcddaae0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000015abcdf03d0;
 .timescale 0 0;
v0000015abce590f0_0 .var/i "i", 31 0;
S_0000015abcddac70 .scope module, "RFMux" "mux2x1" 3 74, 5 1 0, S_0000015abcdf0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000015abce44aa0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000015abce85ac0 .functor NOT 1, v0000015abce5a3b0_0, C4<0>, C4<0>, C4<0>;
v0000015abce83350_0 .net *"_ivl_0", 0 0, L_0000015abce85ac0;  1 drivers
v0000015abce83ad0_0 .net "in1", 4 0, L_0000015abced5d70;  alias, 1 drivers
v0000015abce83850_0 .net "in2", 4 0, L_0000015abced6270;  alias, 1 drivers
v0000015abce84ed0_0 .net "out", 4 0, L_0000015abced6db0;  alias, 1 drivers
v0000015abce84430_0 .net "s", 0 0, v0000015abce5a3b0_0;  alias, 1 drivers
L_0000015abced6db0 .functor MUXZ 5, L_0000015abced6270, L_0000015abced5d70, L_0000015abce85ac0, C4<>;
S_0000015abce22a10 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_0000015abcdf0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000015abce44b60 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000015abce85580 .functor NOT 1, v0000015abce5a1d0_0, C4<0>, C4<0>, C4<0>;
v0000015abce83df0_0 .net *"_ivl_0", 0 0, L_0000015abce85580;  1 drivers
v0000015abce844d0_0 .net "in1", 31 0, v0000015abce830d0_0;  alias, 1 drivers
v0000015abce84750_0 .net "in2", 31 0, v0000015abce83490_0;  alias, 1 drivers
v0000015abce83c10_0 .net "out", 31 0, L_0000015abcf33ef0;  alias, 1 drivers
v0000015abce84570_0 .net "s", 0 0, v0000015abce5a1d0_0;  alias, 1 drivers
L_0000015abcf33ef0 .functor MUXZ 32, v0000015abce83490_0, v0000015abce830d0_0, L_0000015abce85580, C4<>;
S_0000015abce22ba0 .scope module, "alu" "ALU" 3 91, 9 1 0, S_0000015abcdf0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000015abcdd6af0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000015abcdd6b28 .param/l "AND" 0 9 12, C4<0010>;
P_0000015abcdd6b60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000015abcdd6b98 .param/l "OR" 0 9 12, C4<0011>;
P_0000015abcdd6bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000015abcdd6c08 .param/l "SLL" 0 9 12, C4<1000>;
P_0000015abcdd6c40 .param/l "SLT" 0 9 12, C4<0110>;
P_0000015abcdd6c78 .param/l "SRL" 0 9 12, C4<1001>;
P_0000015abcdd6cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000015abcdd6ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000015abcdd6d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000015abcdd6d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000015abced7988 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000015abce83f30_0 .net/2u *"_ivl_0", 31 0, L_0000015abced7988;  1 drivers
v0000015abce84b10_0 .net "opSel", 3 0, v0000015abce59050_0;  alias, 1 drivers
v0000015abce83670_0 .net "operand1", 31 0, L_0000015abcf33130;  alias, 1 drivers
v0000015abce83b70_0 .net "operand2", 31 0, L_0000015abcf33310;  alias, 1 drivers
v0000015abce830d0_0 .var "result", 31 0;
v0000015abce83030_0 .net "zero", 0 0, L_0000015abcf34350;  alias, 1 drivers
E_0000015abce44f60 .event anyedge, v0000015abce59050_0, v0000015abce83670_0, v0000015abce58970_0;
L_0000015abcf34350 .cmp/eq 32, v0000015abce830d0_0, L_0000015abced7988;
S_0000015abcdd6da0 .scope module, "branchcontroller" "BranchController" 3 53, 10 1 0, S_0000015abcdf0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000015abced45e0 .param/l "RType" 0 4 2, C4<000000>;
P_0000015abced4618 .param/l "add" 0 4 5, C4<100000>;
P_0000015abced4650 .param/l "addi" 0 4 8, C4<001000>;
P_0000015abced4688 .param/l "addu" 0 4 5, C4<100001>;
P_0000015abced46c0 .param/l "and_" 0 4 5, C4<100100>;
P_0000015abced46f8 .param/l "andi" 0 4 8, C4<001100>;
P_0000015abced4730 .param/l "beq" 0 4 10, C4<000100>;
P_0000015abced4768 .param/l "bne" 0 4 10, C4<000101>;
P_0000015abced47a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000015abced47d8 .param/l "j" 0 4 12, C4<000010>;
P_0000015abced4810 .param/l "jal" 0 4 12, C4<000011>;
P_0000015abced4848 .param/l "jr" 0 4 6, C4<001000>;
P_0000015abced4880 .param/l "lw" 0 4 8, C4<100011>;
P_0000015abced48b8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000015abced48f0 .param/l "or_" 0 4 5, C4<100101>;
P_0000015abced4928 .param/l "ori" 0 4 8, C4<001101>;
P_0000015abced4960 .param/l "sgt" 0 4 6, C4<101011>;
P_0000015abced4998 .param/l "sll" 0 4 6, C4<000000>;
P_0000015abced49d0 .param/l "slt" 0 4 5, C4<101010>;
P_0000015abced4a08 .param/l "slti" 0 4 8, C4<101010>;
P_0000015abced4a40 .param/l "srl" 0 4 6, C4<000010>;
P_0000015abced4a78 .param/l "sub" 0 4 5, C4<100010>;
P_0000015abced4ab0 .param/l "subu" 0 4 5, C4<100011>;
P_0000015abced4ae8 .param/l "sw" 0 4 8, C4<101011>;
P_0000015abced4b20 .param/l "xor_" 0 4 5, C4<100110>;
P_0000015abced4b58 .param/l "xori" 0 4 8, C4<001110>;
v0000015abce83710_0 .var "PCsrc", 0 0;
v0000015abce833f0_0 .net "funct", 5 0, L_0000015abced69f0;  alias, 1 drivers
v0000015abce841b0_0 .net "opcode", 5 0, L_0000015abced57d0;  alias, 1 drivers
v0000015abce84070_0 .net "operand1", 31 0, L_0000015abce85740;  alias, 1 drivers
v0000015abce84890_0 .net "operand2", 31 0, L_0000015abcf33310;  alias, 1 drivers
v0000015abce84250_0 .net "rst", 0 0, v0000015abced5f50_0;  alias, 1 drivers
E_0000015abce44be0/0 .event anyedge, v0000015abce5a4f0_0, v0000015abce59870_0, v0000015abce842f0_0, v0000015abce58970_0;
E_0000015abce44be0/1 .event anyedge, v0000015abce58d30_0;
E_0000015abce44be0 .event/or E_0000015abce44be0/0, E_0000015abce44be0/1;
S_0000015abced4ba0 .scope module, "dataMem" "DM" 3 95, 11 2 0, S_0000015abcdf0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000015abce84110 .array "DataMem", 0 1023, 31 0;
v0000015abce84610_0 .net "address", 7 0, L_0000015abcf33d10;  1 drivers
v0000015abce846b0_0 .net "clock", 0 0, L_0000015abce85430;  alias, 1 drivers
v0000015abce838f0_0 .net "data", 31 0, L_0000015abce85ba0;  alias, 1 drivers
v0000015abce84930_0 .var/i "i", 31 0;
v0000015abce83490_0 .var "q", 31 0;
v0000015abce83530_0 .net "rden", 0 0, v0000015abce59f50_0;  alias, 1 drivers
v0000015abce84c50_0 .net "wren", 0 0, v0000015abce5a130_0;  alias, 1 drivers
E_0000015abce44ca0 .event negedge, v0000015abce847f0_0;
S_0000015abced4d30 .scope module, "pc" "programCounter" 3 63, 12 1 0, S_0000015abcdf0b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000015abce44d20 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000015abce849d0_0 .net "PCin", 31 0, L_0000015abced6c70;  alias, 1 drivers
v0000015abce86230_0 .var "PCout", 31 0;
v0000015abce87d10_0 .net "clk", 0 0, L_0000015abce85430;  alias, 1 drivers
v0000015abce86410_0 .net "rst", 0 0, v0000015abced5f50_0;  alias, 1 drivers
    .scope S_0000015abcdd6da0;
T_0 ;
    %wait E_0000015abce44be0;
    %load/vec4 v0000015abce84250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015abce83710_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000015abce841b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000015abce84070_0;
    %load/vec4 v0000015abce84890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000015abce841b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.9, 4;
    %load/vec4 v0000015abce84070_0;
    %load/vec4 v0000015abce84890_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000015abce841b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.6;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000015abce841b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000015abce841b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000015abce833f0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.4;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce83710_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015abce83710_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000015abced4d30;
T_1 ;
    %wait E_0000015abce44a60;
    %load/vec4 v0000015abce86410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000015abce86230_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000015abce849d0_0;
    %assign/vec4 v0000015abce86230_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000015abce0a4e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015abce599b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000015abce599b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000015abce599b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %load/vec4 v0000015abce599b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015abce599b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %pushi/vec4 474284030, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce59910, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000015abce0a350;
T_3 ;
    %wait E_0000015abce45660;
    %load/vec4 v0000015abce5a4f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000015abce597d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015abce5a770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015abce58f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015abce5a130_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015abce5a1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000015abce59f50_0, 0;
    %assign/vec4 v0000015abce5a3b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000015abce597d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000015abce59050_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000015abce5a770_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015abce58f10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015abce5a130_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015abce5a1d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000015abce59f50_0, 0, 1;
    %store/vec4 v0000015abce5a3b0_0, 0, 1;
    %load/vec4 v0000015abce59870_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce597d0_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce58f10_0, 0;
    %load/vec4 v0000015abce58d30_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %jmp T_3.30;
T_3.16 ;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a770_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a770_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3.15;
T_3.4 ;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce58f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a770_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce58f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015abce5a3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a770_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce58f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a770_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce58f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a770_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce58f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a770_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce58f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a770_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce59f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce58f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a1d0_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015abce5a770_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000015abce59050_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000015abcdf03d0;
T_4 ;
    %wait E_0000015abce44a60;
    %fork t_1, S_0000015abcddaae0;
    %jmp t_0;
    .scope S_0000015abcddaae0;
t_1 ;
    %load/vec4 v0000015abce84cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015abce590f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000015abce590f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000015abce590f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce84e30, 0, 4;
    %load/vec4 v0000015abce590f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015abce590f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000015abce83a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000015abce832b0_0;
    %load/vec4 v0000015abce84d90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce84e30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce84e30, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000015abcdf03d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015abcdf03d0;
T_5 ;
    %delay 2004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015abce837b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000015abce837b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000015abce837b0_0;
    %ix/getv/s 4, v0000015abce837b0_0;
    %load/vec4a v0000015abce84e30, 4;
    %ix/getv/s 4, v0000015abce837b0_0;
    %load/vec4a v0000015abce84e30, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000015abce837b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015abce837b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000015abce22ba0;
T_6 ;
    %wait E_0000015abce44f60;
    %load/vec4 v0000015abce84b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000015abce830d0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000015abce83670_0;
    %load/vec4 v0000015abce83b70_0;
    %add;
    %assign/vec4 v0000015abce830d0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000015abce83670_0;
    %load/vec4 v0000015abce83b70_0;
    %sub;
    %assign/vec4 v0000015abce830d0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000015abce83670_0;
    %load/vec4 v0000015abce83b70_0;
    %and;
    %assign/vec4 v0000015abce830d0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000015abce83670_0;
    %load/vec4 v0000015abce83b70_0;
    %or;
    %assign/vec4 v0000015abce830d0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000015abce83670_0;
    %load/vec4 v0000015abce83b70_0;
    %xor;
    %assign/vec4 v0000015abce830d0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000015abce83670_0;
    %load/vec4 v0000015abce83b70_0;
    %or;
    %inv;
    %assign/vec4 v0000015abce830d0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000015abce83670_0;
    %load/vec4 v0000015abce83b70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000015abce830d0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000015abce83b70_0;
    %load/vec4 v0000015abce83670_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000015abce830d0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000015abce83670_0;
    %ix/getv 4, v0000015abce83b70_0;
    %shiftl 4;
    %assign/vec4 v0000015abce830d0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000015abce83670_0;
    %ix/getv 4, v0000015abce83b70_0;
    %shiftr 4;
    %assign/vec4 v0000015abce830d0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000015abced4ba0;
T_7 ;
    %wait E_0000015abce44ca0;
    %load/vec4 v0000015abce83530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000015abce84610_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000015abce84110, 4;
    %assign/vec4 v0000015abce83490_0, 0;
T_7.0 ;
    %load/vec4 v0000015abce84c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000015abce838f0_0;
    %load/vec4 v0000015abce84610_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000015abce84110, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000015abced4ba0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000015abced4ba0;
T_9 ;
    %delay 2004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000015abce84930_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000015abce84930_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000015abce84930_0;
    %load/vec4a v0000015abce84110, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v0000015abce84930_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000015abce84930_0;
    %addi 1, 0, 32;
    %store/vec4 v0000015abce84930_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000015abcdf0b80;
T_10 ;
    %wait E_0000015abce44a60;
    %load/vec4 v0000015abce8b800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000015abce8b120_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000015abce8b120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000015abce8b120_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000015abce688e0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015abce8bee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015abced5f50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000015abce688e0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000015abce8bee0_0;
    %inv;
    %assign/vec4 v0000015abce8bee0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000015abce688e0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015abced5f50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000015abced5f50_0, 0, 1;
    %delay 2001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000015abce8ce80_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
