<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>www.kampis-elektroecke.de</spirit:vendor>
  <spirit:library>Kampis-Elektroecke</spirit:library>
  <spirit:name>AXIS_I2S_Receiver</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>ARESETn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ARESETn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:description>ARESETn</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">ARESETn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">AXIS_TXD</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Audio_nReset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>nReset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Audio_MCLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>MCLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.ASSOCIATED_RESET">nReset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.ASSOCIATED_BUSIF">I2S</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXIS_TXD</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TDATA_TXD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TVALID_TXD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TREADY_TXD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>I2S</spirit:name>
      <spirit:busType spirit:vendor="www.kampis-elektroecke.de" spirit:library="Kampis-Elektroecke" spirit:name="I2S" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="www.kampis-elektroecke.de" spirit:library="Kampis-Elektroecke" spirit:name="I2S_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SCLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>LRCLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>LRCLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>43999207</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXIS_I2S</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2d405a56</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXIS_I2S</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2d405a56</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>MCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>nReset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ARESETn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TDATA_TXD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((2 * spirit:decode(id(&apos;MODELPARAM_VALUE.WIDTH&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TREADY_TXD</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TVALID_TXD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="INTEGER">
        <spirit:name>RATIO</spirit:name>
        <spirit:displayName>Ratio</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RATIO">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>WIDTH</spirit:name>
        <spirit:displayName>Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXIS_I2S_Receiver_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_43999207</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/I2S_Receiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AXIS_I2S_Receiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7109b625</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/I2S_Receiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/AXIS_I2S_Receiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI-Stream I2S receiver.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>RATIO</spirit:name>
      <spirit:displayName>MCLK / SCLK ratio</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RATIO">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH</spirit:name>
      <spirit:displayName>Data width per channel</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXIS_I2S_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/AXI_Peripheral</xilinx:taxonomy>
        <xilinx:taxonomy>/Kampis-Elektroecke</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXIS I2S Receiver</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:vendorDisplayName>Kampis-Elektroecke</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://www.kampis-elektroecke.de</xilinx:vendorURL>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>www.kampis-elektroecke.de:Kampis-Elektroecke:AXIS_I2S:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-07-17T16:45:57Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484853c5_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ed0178_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5777c82a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc4c608_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687a4e83_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6729fda1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a29b86_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f69c667_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a03360_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335e8df_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a58fd6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc84a1b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3ff442_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3d5457_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239a90bd_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6926541b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102c1fc7_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da5080_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a40e524_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13112d47_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211d75c3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9cf5b0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@275d0e44_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3348e554_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69333ef4_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f014501_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f001d59_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f0031a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ffe219_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409f32a8_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627bf121_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e3aea0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7adce_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b2554a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264dbd5d_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6247daa0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3473bede_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d6342a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633a1088_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2e69ba_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f0d8ae_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3870dbac_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3642b13a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5833453c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ca6332_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a9d620_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67724e52_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be7e7b3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178de1cf_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a884340_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246c87c3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250f9728_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f81f0e_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393c4e34_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38536304_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630466ea_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be8361f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12421589_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5d9cc0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e7ad3c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e11ac_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68658756_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5376bcde_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20991649_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c93c8f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260d2b1e_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b97eb6b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd7125e_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9d62f6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3e8339_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468782fe_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3effd932_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ee6be1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cf551a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528ac6e2_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1d1e8c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0f2727_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b5edd1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fee5efb_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e63ded5_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2611364f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a698b4_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c6dfd3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74047ae6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e94df1d_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ce625c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd00793_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89f808f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52749ea5_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618306d0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2205ae_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6a82f8_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2539b7c1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20af7aa6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ac7559_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c5298_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4451b1c8_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d089fde_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1050caaf_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6cafc_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4706b98_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9cc025b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a27445c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fad47df_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fadfa1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40550747_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b764ca8_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579fc8f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c78c06a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb5c065_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb2ab95_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afbefbc_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4c8be3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e878172_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f765fe4_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b81cd5_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f68a42e_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7236f5e6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe747b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d2f5bf_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cbeea5a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f59c5b1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110e15c0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6670c8_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78dffe4a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fc8c44_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418fd588_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34399260_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f60600_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a3a195_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3635bf0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b719f49_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad3e709_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705724bd_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df6a9f2_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48611bcd_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbe053e_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2df407_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6101946c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db3d0be_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625b3251_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d4d2bb_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6e1b34_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ed1015_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257d5cb4_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c12117_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19fcd9ec_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6fc786_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f857e7_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b693d2f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb1a9f3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5dfca0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4b215b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5292c8df_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c57019_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c2819f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ead41b2_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a368ab_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fe6df7_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fb78e6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af450a0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad44e4c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a6909e_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7c1a6b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f5fbd_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae96338_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d914bdb_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4e44bf_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b46bd3a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48452ec_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b9ad2f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b381b2_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22604c26_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ade0279_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a71cab3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45686c71_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc9959d_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8ff3e8e5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8c79e51d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="51405dc7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="db16e738"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9a2b562b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
