$date
	Fri Mar 08 16:00:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Group3_Lab4_full $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Bin $end
$var wire 1 $ Bout $end
$var wire 1 % Diff $end
$upscope $end
$scope module test_Lab4full_tb $end
$var wire 1 & Bout $end
$var wire 1 ' Diff $end
$var wire 1 ( g1 $end
$var wire 1 ) g3 $end
$var wire 1 * g4 $end
$var wire 1 + g5 $end
$var wire 1 , g6 $end
$var reg 1 - A $end
$var reg 1 . B $end
$var reg 1 / Bin $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
0.
0-
0,
1+
0*
1)
0(
0'
0&
z%
z$
z#
z"
z!
$end
#1
1&
1,
1'
1/
#2
0+
0,
1*
1(
0/
1.
#3
0'
1/
#4
0&
1'
0*
0)
0/
0.
1-
#5
0'
1/
#6
1+
0(
0/
1.
#7
1&
1,
1'
1/
#100
