CP_COHER_CNTL2,VAR_0
PACKET3,FUNC_0
PACKET3_INDIRECT_BUFFER,VAR_1
PACKET3_INDIRECT_BUFFER_CONST,VAR_2
PACKET3_SET_CONFIG_REG,VAR_3
PACKET3_SET_CONFIG_REG_START,VAR_4
PACKET3_SH_ICACHE_ACTION_ENA,VAR_5
PACKET3_SH_KCACHE_ACTION_ENA,VAR_6
PACKET3_SURFACE_SYNC,VAR_7
PACKET3_SWITCH_BUFFER,VAR_8
PACKET3_TCL1_ACTION_ENA,VAR_9
PACKET3_TC_ACTION_ENA,VAR_10
PACKET3_WRITE_DATA,VAR_11
radeon_ring_write,FUNC_1
upper_32_bits,FUNC_2
si_ring_ib_execute,FUNC_3
rdev,VAR_12
ib,VAR_13
ring,VAR_14
vm_id,VAR_15
header,VAR_16
next_rptr,VAR_17
