Classic Timing Analyzer report for main
Mon Oct 28 22:11:49 2013
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'pll:pll_inst|altpll:altpll_component|_clk0'
  8. Clock Hold: 'pll:pll_inst|altpll:altpll_component|_clk0'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------+-------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack     ; Required Time                     ; Actual Time                      ; From                    ; To                      ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------+-------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A       ; None                              ; 8.394 ns                         ; rx                      ; uartcom:u|d_reg[3]      ; --                                         ; clock                                      ; 0            ;
; Worst-case tco                                            ; N/A       ; None                              ; 5.853 ns                         ; uartcom:u|tx_reg        ; tx                      ; clock                                      ; --                                         ; 0            ;
; Worst-case th                                             ; N/A       ; None                              ; -6.355 ns                        ; rx                      ; uartcom:u|led_start_reg ; --                                         ; clock                                      ; 0            ;
; Clock Setup: 'pll:pll_inst|altpll:altpll_component|_clk0' ; 93.704 ns ; 10.00 MHz ( period = 100.000 ns ) ; 158.83 MHz ( period = 6.296 ns ) ; uartcom:u|i_reg1[22]    ; uartcom:u|i_reg1[31]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'pll:pll_inst|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; uartcom:u|led_start_reg ; uartcom:u|led_start_reg ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                              ;           ;                                   ;                                  ;                         ;                         ;                                            ;                                            ; 0            ;
+-----------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------+-------------------------+--------------------------------------------+--------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                               ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-------+-------------+
; Option                                                                                               ; Setting            ; From ; To    ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;       ;             ;
; Timing Models                                                                                        ; Final              ;      ;       ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;       ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;       ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;       ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;       ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;       ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;       ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;       ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;       ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;       ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;       ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;       ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;       ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;       ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;       ;             ;
; Number of paths to report                                                                            ; 200                ;      ;       ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;       ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;       ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;       ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;       ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;       ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;       ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;       ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;       ;             ;
; Clock Settings                                                                                       ; clock_x            ;      ; clock ;             ;
; Output Pin Load                                                                                      ; 20                 ;      ; tx    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; pll:pll_inst|altpll:altpll_component|_clk0 ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clock_x  ; 1                     ; 5                   ; -2.358 ns ;              ;
; clock                                      ; clock_x            ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll:pll_inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------------+----------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                 ; To                   ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------+----------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 93.704 ns                               ; 158.83 MHz ( period = 6.296 ns )                    ; uartcom:u|i_reg1[22] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 6.082 ns                ;
; 93.712 ns                               ; 159.03 MHz ( period = 6.288 ns )                    ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 6.070 ns                ;
; 93.751 ns                               ; 160.03 MHz ( period = 6.249 ns )                    ; uartcom:u|i_reg1[28] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 6.035 ns                ;
; 93.755 ns                               ; 160.13 MHz ( period = 6.245 ns )                    ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 6.027 ns                ;
; 93.775 ns                               ; 160.64 MHz ( period = 6.225 ns )                    ; uartcom:u|i_reg1[22] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 6.011 ns                ;
; 93.783 ns                               ; 160.85 MHz ( period = 6.217 ns )                    ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.999 ns                ;
; 93.822 ns                               ; 161.86 MHz ( period = 6.178 ns )                    ; uartcom:u|i_reg1[28] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.964 ns                ;
; 93.826 ns                               ; 161.97 MHz ( period = 6.174 ns )                    ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.956 ns                ;
; 93.846 ns                               ; 162.50 MHz ( period = 6.154 ns )                    ; uartcom:u|i_reg1[22] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.940 ns                ;
; 93.854 ns                               ; 162.71 MHz ( period = 6.146 ns )                    ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.928 ns                ;
; 93.858 ns                               ; 162.81 MHz ( period = 6.142 ns )                    ; uartcom:u|i_reg1[19] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.928 ns                ;
; 93.893 ns                               ; 163.75 MHz ( period = 6.107 ns )                    ; uartcom:u|i_reg1[28] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.893 ns                ;
; 93.897 ns                               ; 163.85 MHz ( period = 6.103 ns )                    ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.885 ns                ;
; 93.916 ns                               ; 164.37 MHz ( period = 6.084 ns )                    ; uartcom:u|i_reg1[6]  ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.866 ns                ;
; 93.917 ns                               ; 164.39 MHz ( period = 6.083 ns )                    ; uartcom:u|i_reg1[22] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.869 ns                ;
; 93.925 ns                               ; 164.61 MHz ( period = 6.075 ns )                    ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.857 ns                ;
; 93.929 ns                               ; 164.72 MHz ( period = 6.071 ns )                    ; uartcom:u|i_reg1[19] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.857 ns                ;
; 93.956 ns                               ; 165.45 MHz ( period = 6.044 ns )                    ; uartcom:u|i_reg1[23] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.830 ns                ;
; 93.957 ns                               ; 165.48 MHz ( period = 6.043 ns )                    ; uartcom:u|i_reg1[9]  ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.825 ns                ;
; 93.964 ns                               ; 165.67 MHz ( period = 6.036 ns )                    ; uartcom:u|i_reg1[28] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.822 ns                ;
; 93.968 ns                               ; 165.78 MHz ( period = 6.032 ns )                    ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.814 ns                ;
; 93.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; uartcom:u|i_reg1[6]  ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.795 ns                ;
; 93.988 ns                               ; 166.33 MHz ( period = 6.012 ns )                    ; uartcom:u|i_reg1[22] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.798 ns                ;
; 93.996 ns                               ; 166.56 MHz ( period = 6.004 ns )                    ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.786 ns                ;
; 93.996 ns                               ; 166.56 MHz ( period = 6.004 ns )                    ; uartcom:u|i_reg1[30] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.790 ns                ;
; 93.997 ns                               ; 166.58 MHz ( period = 6.003 ns )                    ; uartcom:u|i_reg1[14] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.785 ns                ;
; 93.998 ns                               ; 166.61 MHz ( period = 6.002 ns )                    ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.788 ns                ;
; 94.000 ns                               ; 166.67 MHz ( period = 6.000 ns )                    ; uartcom:u|i_reg1[19] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.786 ns                ;
; 94.012 ns                               ; 167.00 MHz ( period = 5.988 ns )                    ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.770 ns                ;
; 94.027 ns                               ; 167.42 MHz ( period = 5.973 ns )                    ; uartcom:u|i_reg1[23] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.759 ns                ;
; 94.028 ns                               ; 167.45 MHz ( period = 5.972 ns )                    ; uartcom:u|i_reg1[9]  ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.754 ns                ;
; 94.035 ns                               ; 167.64 MHz ( period = 5.965 ns )                    ; uartcom:u|i_reg1[28] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.751 ns                ;
; 94.039 ns                               ; 167.76 MHz ( period = 5.961 ns )                    ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.743 ns                ;
; 94.055 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.727 ns                ;
; 94.057 ns                               ; 168.27 MHz ( period = 5.943 ns )                    ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.729 ns                ;
; 94.058 ns                               ; 168.29 MHz ( period = 5.942 ns )                    ; uartcom:u|i_reg1[6]  ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.724 ns                ;
; 94.059 ns                               ; 168.32 MHz ( period = 5.941 ns )                    ; uartcom:u|i_reg1[22] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.727 ns                ;
; 94.067 ns                               ; 168.55 MHz ( period = 5.933 ns )                    ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.715 ns                ;
; 94.067 ns                               ; 168.55 MHz ( period = 5.933 ns )                    ; uartcom:u|i_reg1[30] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.719 ns                ;
; 94.068 ns                               ; 168.58 MHz ( period = 5.932 ns )                    ; uartcom:u|i_reg1[14] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.714 ns                ;
; 94.069 ns                               ; 168.61 MHz ( period = 5.931 ns )                    ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.717 ns                ;
; 94.071 ns                               ; 168.66 MHz ( period = 5.929 ns )                    ; uartcom:u|i_reg1[19] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.715 ns                ;
; 94.083 ns                               ; 169.00 MHz ( period = 5.917 ns )                    ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.699 ns                ;
; 94.098 ns                               ; 169.43 MHz ( period = 5.902 ns )                    ; uartcom:u|i_reg1[23] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.688 ns                ;
; 94.099 ns                               ; 169.46 MHz ( period = 5.901 ns )                    ; uartcom:u|i_reg1[9]  ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.683 ns                ;
; 94.106 ns                               ; 169.66 MHz ( period = 5.894 ns )                    ; uartcom:u|i_reg1[28] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.680 ns                ;
; 94.110 ns                               ; 169.78 MHz ( period = 5.890 ns )                    ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.672 ns                ;
; 94.126 ns                               ; 170.24 MHz ( period = 5.874 ns )                    ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.656 ns                ;
; 94.128 ns                               ; 170.30 MHz ( period = 5.872 ns )                    ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.658 ns                ;
; 94.129 ns                               ; 170.33 MHz ( period = 5.871 ns )                    ; uartcom:u|i_reg1[6]  ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.653 ns                ;
; 94.130 ns                               ; 170.36 MHz ( period = 5.870 ns )                    ; uartcom:u|i_reg1[22] ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.656 ns                ;
; 94.134 ns                               ; 170.47 MHz ( period = 5.866 ns )                    ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.648 ns                ;
; 94.138 ns                               ; 170.59 MHz ( period = 5.862 ns )                    ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.644 ns                ;
; 94.138 ns                               ; 170.59 MHz ( period = 5.862 ns )                    ; uartcom:u|i_reg1[30] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.648 ns                ;
; 94.139 ns                               ; 170.62 MHz ( period = 5.861 ns )                    ; uartcom:u|i_reg1[14] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.643 ns                ;
; 94.140 ns                               ; 170.65 MHz ( period = 5.860 ns )                    ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.646 ns                ;
; 94.142 ns                               ; 170.71 MHz ( period = 5.858 ns )                    ; uartcom:u|i_reg1[19] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.644 ns                ;
; 94.154 ns                               ; 171.06 MHz ( period = 5.846 ns )                    ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.628 ns                ;
; 94.162 ns                               ; 171.29 MHz ( period = 5.838 ns )                    ; uartcom:u|i_reg1[21] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.624 ns                ;
; 94.169 ns                               ; 171.50 MHz ( period = 5.831 ns )                    ; uartcom:u|i_reg1[23] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.617 ns                ;
; 94.170 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; uartcom:u|i_reg1[29] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.616 ns                ;
; 94.170 ns                               ; 171.53 MHz ( period = 5.830 ns )                    ; uartcom:u|i_reg1[9]  ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.612 ns                ;
; 94.176 ns                               ; 171.70 MHz ( period = 5.824 ns )                    ; uartcom:u|i_reg1[13] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.606 ns                ;
; 94.177 ns                               ; 171.73 MHz ( period = 5.823 ns )                    ; uartcom:u|i_reg1[28] ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.609 ns                ;
; 94.181 ns                               ; 171.85 MHz ( period = 5.819 ns )                    ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.601 ns                ;
; 94.197 ns                               ; 172.32 MHz ( period = 5.803 ns )                    ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.585 ns                ;
; 94.199 ns                               ; 172.38 MHz ( period = 5.801 ns )                    ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.587 ns                ;
; 94.200 ns                               ; 172.41 MHz ( period = 5.800 ns )                    ; uartcom:u|i_reg1[6]  ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.582 ns                ;
; 94.201 ns                               ; 172.44 MHz ( period = 5.799 ns )                    ; uartcom:u|i_reg1[22] ; uartcom:u|i_reg1[24] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.585 ns                ;
; 94.205 ns                               ; 172.56 MHz ( period = 5.795 ns )                    ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.577 ns                ;
; 94.208 ns                               ; 172.65 MHz ( period = 5.792 ns )                    ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.574 ns                ;
; 94.209 ns                               ; 172.68 MHz ( period = 5.791 ns )                    ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[24] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.573 ns                ;
; 94.209 ns                               ; 172.68 MHz ( period = 5.791 ns )                    ; uartcom:u|i_reg1[30] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.577 ns                ;
; 94.210 ns                               ; 172.71 MHz ( period = 5.790 ns )                    ; uartcom:u|i_reg1[14] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.572 ns                ;
; 94.211 ns                               ; 172.74 MHz ( period = 5.789 ns )                    ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.575 ns                ;
; 94.213 ns                               ; 172.80 MHz ( period = 5.787 ns )                    ; uartcom:u|i_reg1[19] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.573 ns                ;
; 94.224 ns                               ; 173.13 MHz ( period = 5.776 ns )                    ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.558 ns                ;
; 94.225 ns                               ; 173.16 MHz ( period = 5.775 ns )                    ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.557 ns                ;
; 94.227 ns                               ; 173.22 MHz ( period = 5.773 ns )                    ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.555 ns                ;
; 94.233 ns                               ; 173.40 MHz ( period = 5.767 ns )                    ; uartcom:u|i_reg1[21] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.553 ns                ;
; 94.240 ns                               ; 173.61 MHz ( period = 5.760 ns )                    ; uartcom:u|i_reg1[23] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.546 ns                ;
; 94.241 ns                               ; 173.64 MHz ( period = 5.759 ns )                    ; uartcom:u|i_reg1[9]  ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.541 ns                ;
; 94.241 ns                               ; 173.64 MHz ( period = 5.759 ns )                    ; uartcom:u|i_reg1[29] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.545 ns                ;
; 94.247 ns                               ; 173.82 MHz ( period = 5.753 ns )                    ; uartcom:u|i_reg1[13] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.535 ns                ;
; 94.248 ns                               ; 173.85 MHz ( period = 5.752 ns )                    ; uartcom:u|i_reg1[28] ; uartcom:u|i_reg1[24] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.538 ns                ;
; 94.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[24] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.530 ns                ;
; 94.258 ns                               ; 174.16 MHz ( period = 5.742 ns )                    ; uartcom:u|i_reg1[27] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.528 ns                ;
; 94.261 ns                               ; 174.25 MHz ( period = 5.739 ns )                    ; uartcom:u|i_reg1[24] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.525 ns                ;
; 94.268 ns                               ; 174.46 MHz ( period = 5.732 ns )                    ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.514 ns                ;
; 94.270 ns                               ; 174.52 MHz ( period = 5.730 ns )                    ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.516 ns                ;
; 94.271 ns                               ; 174.55 MHz ( period = 5.729 ns )                    ; uartcom:u|i_reg1[6]  ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.511 ns                ;
; 94.276 ns                               ; 174.70 MHz ( period = 5.724 ns )                    ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.506 ns                ;
; 94.279 ns                               ; 174.79 MHz ( period = 5.721 ns )                    ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.503 ns                ;
; 94.280 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; uartcom:u|i_reg1[30] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.506 ns                ;
; 94.281 ns                               ; 174.86 MHz ( period = 5.719 ns )                    ; uartcom:u|i_reg1[14] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.501 ns                ;
; 94.282 ns                               ; 174.89 MHz ( period = 5.718 ns )                    ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.504 ns                ;
; 94.284 ns                               ; 174.95 MHz ( period = 5.716 ns )                    ; uartcom:u|i_reg1[19] ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.502 ns                ;
; 94.294 ns                               ; 175.25 MHz ( period = 5.706 ns )                    ; uartcom:u|i_reg1[25] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.492 ns                ;
; 94.295 ns                               ; 175.28 MHz ( period = 5.705 ns )                    ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.487 ns                ;
; 94.296 ns                               ; 175.32 MHz ( period = 5.704 ns )                    ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.486 ns                ;
; 94.298 ns                               ; 175.38 MHz ( period = 5.702 ns )                    ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.484 ns                ;
; 94.304 ns                               ; 175.56 MHz ( period = 5.696 ns )                    ; uartcom:u|i_reg1[21] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.482 ns                ;
; 94.305 ns                               ; 175.59 MHz ( period = 5.695 ns )                    ; uartcom:u|i_reg1[15] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.477 ns                ;
; 94.305 ns                               ; 175.59 MHz ( period = 5.695 ns )                    ; uartcom:u|i_reg1[31] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.481 ns                ;
; 94.311 ns                               ; 175.78 MHz ( period = 5.689 ns )                    ; uartcom:u|i_reg1[23] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.475 ns                ;
; 94.312 ns                               ; 175.81 MHz ( period = 5.688 ns )                    ; uartcom:u|i_reg1[9]  ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.470 ns                ;
; 94.312 ns                               ; 175.81 MHz ( period = 5.688 ns )                    ; uartcom:u|i_reg1[29] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.474 ns                ;
; 94.318 ns                               ; 175.99 MHz ( period = 5.682 ns )                    ; uartcom:u|i_reg1[13] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.464 ns                ;
; 94.329 ns                               ; 176.34 MHz ( period = 5.671 ns )                    ; uartcom:u|i_reg1[27] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.457 ns                ;
; 94.332 ns                               ; 176.43 MHz ( period = 5.668 ns )                    ; uartcom:u|i_reg1[24] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.454 ns                ;
; 94.335 ns                               ; 176.52 MHz ( period = 5.665 ns )                    ; uartcom:u|i_reg1[16] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.451 ns                ;
; 94.339 ns                               ; 176.65 MHz ( period = 5.661 ns )                    ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.443 ns                ;
; 94.340 ns                               ; 176.68 MHz ( period = 5.660 ns )                    ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.442 ns                ;
; 94.341 ns                               ; 176.71 MHz ( period = 5.659 ns )                    ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.445 ns                ;
; 94.342 ns                               ; 176.74 MHz ( period = 5.658 ns )                    ; uartcom:u|i_reg1[6]  ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.440 ns                ;
; 94.347 ns                               ; 176.90 MHz ( period = 5.653 ns )                    ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.435 ns                ;
; 94.350 ns                               ; 176.99 MHz ( period = 5.650 ns )                    ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.432 ns                ;
; 94.351 ns                               ; 177.02 MHz ( period = 5.649 ns )                    ; uartcom:u|i_reg1[30] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.435 ns                ;
; 94.352 ns                               ; 177.05 MHz ( period = 5.648 ns )                    ; uartcom:u|i_reg1[14] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.430 ns                ;
; 94.353 ns                               ; 177.09 MHz ( period = 5.647 ns )                    ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.433 ns                ;
; 94.355 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; uartcom:u|i_reg1[19] ; uartcom:u|i_reg1[24] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.431 ns                ;
; 94.360 ns                               ; 177.30 MHz ( period = 5.640 ns )                    ; uartcom:u|i_reg1[22] ; uartcom:u|i_reg1[23] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.426 ns                ;
; 94.365 ns                               ; 177.46 MHz ( period = 5.635 ns )                    ; uartcom:u|i_reg1[25] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.421 ns                ;
; 94.366 ns                               ; 177.49 MHz ( period = 5.634 ns )                    ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.416 ns                ;
; 94.367 ns                               ; 177.53 MHz ( period = 5.633 ns )                    ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.415 ns                ;
; 94.368 ns                               ; 177.56 MHz ( period = 5.632 ns )                    ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[23] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.414 ns                ;
; 94.369 ns                               ; 177.59 MHz ( period = 5.631 ns )                    ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.413 ns                ;
; 94.370 ns                               ; 177.62 MHz ( period = 5.630 ns )                    ; uartcom:u|i_reg1[18] ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.416 ns                ;
; 94.375 ns                               ; 177.78 MHz ( period = 5.625 ns )                    ; uartcom:u|i_reg1[21] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.411 ns                ;
; 94.376 ns                               ; 177.81 MHz ( period = 5.624 ns )                    ; uartcom:u|i_reg1[15] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.406 ns                ;
; 94.376 ns                               ; 177.81 MHz ( period = 5.624 ns )                    ; uartcom:u|i_reg1[31] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.410 ns                ;
; 94.382 ns                               ; 178.00 MHz ( period = 5.618 ns )                    ; uartcom:u|i_reg1[23] ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.404 ns                ;
; 94.383 ns                               ; 178.03 MHz ( period = 5.617 ns )                    ; uartcom:u|i_reg1[9]  ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.399 ns                ;
; 94.383 ns                               ; 178.03 MHz ( period = 5.617 ns )                    ; uartcom:u|i_reg1[29] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.403 ns                ;
; 94.389 ns                               ; 178.22 MHz ( period = 5.611 ns )                    ; uartcom:u|i_reg1[13] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.393 ns                ;
; 94.400 ns                               ; 178.57 MHz ( period = 5.600 ns )                    ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.382 ns                ;
; 94.400 ns                               ; 178.57 MHz ( period = 5.600 ns )                    ; uartcom:u|i_reg1[27] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.386 ns                ;
; 94.403 ns                               ; 178.67 MHz ( period = 5.597 ns )                    ; uartcom:u|i_reg1[24] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.383 ns                ;
; 94.406 ns                               ; 178.76 MHz ( period = 5.594 ns )                    ; uartcom:u|i_reg1[16] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.380 ns                ;
; 94.407 ns                               ; 178.79 MHz ( period = 5.593 ns )                    ; uartcom:u|i_reg1[28] ; uartcom:u|i_reg1[23] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.379 ns                ;
; 94.410 ns                               ; 178.89 MHz ( period = 5.590 ns )                    ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.372 ns                ;
; 94.411 ns                               ; 178.92 MHz ( period = 5.589 ns )                    ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[23] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.371 ns                ;
; 94.411 ns                               ; 178.92 MHz ( period = 5.589 ns )                    ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.371 ns                ;
; 94.412 ns                               ; 178.95 MHz ( period = 5.588 ns )                    ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.374 ns                ;
; 94.413 ns                               ; 178.99 MHz ( period = 5.587 ns )                    ; uartcom:u|i_reg1[6]  ; uartcom:u|i_reg1[24] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.369 ns                ;
; 94.418 ns                               ; 179.15 MHz ( period = 5.582 ns )                    ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.364 ns                ;
; 94.421 ns                               ; 179.24 MHz ( period = 5.579 ns )                    ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.361 ns                ;
; 94.422 ns                               ; 179.28 MHz ( period = 5.578 ns )                    ; uartcom:u|i_reg1[30] ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.364 ns                ;
; 94.423 ns                               ; 179.31 MHz ( period = 5.577 ns )                    ; uartcom:u|i_reg1[14] ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.359 ns                ;
; 94.424 ns                               ; 179.34 MHz ( period = 5.576 ns )                    ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.362 ns                ;
; 94.431 ns                               ; 179.57 MHz ( period = 5.569 ns )                    ; uartcom:u|i_reg1[22] ; uartcom:u|i_reg1[22] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.355 ns                ;
; 94.436 ns                               ; 179.73 MHz ( period = 5.564 ns )                    ; uartcom:u|i_reg1[25] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.350 ns                ;
; 94.437 ns                               ; 179.76 MHz ( period = 5.563 ns )                    ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.345 ns                ;
; 94.438 ns                               ; 179.79 MHz ( period = 5.562 ns )                    ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.344 ns                ;
; 94.439 ns                               ; 179.82 MHz ( period = 5.561 ns )                    ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[22] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.343 ns                ;
; 94.440 ns                               ; 179.86 MHz ( period = 5.560 ns )                    ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.342 ns                ;
; 94.441 ns                               ; 179.89 MHz ( period = 5.559 ns )                    ; uartcom:u|i_reg1[18] ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.345 ns                ;
; 94.446 ns                               ; 180.05 MHz ( period = 5.554 ns )                    ; uartcom:u|i_reg1[21] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.340 ns                ;
; 94.447 ns                               ; 180.08 MHz ( period = 5.553 ns )                    ; uartcom:u|i_reg1[15] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.335 ns                ;
; 94.447 ns                               ; 180.08 MHz ( period = 5.553 ns )                    ; uartcom:u|i_reg1[31] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.339 ns                ;
; 94.453 ns                               ; 180.28 MHz ( period = 5.547 ns )                    ; uartcom:u|i_reg1[23] ; uartcom:u|i_reg1[24] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.333 ns                ;
; 94.454 ns                               ; 180.31 MHz ( period = 5.546 ns )                    ; uartcom:u|i_reg1[29] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.332 ns                ;
; 94.454 ns                               ; 180.31 MHz ( period = 5.546 ns )                    ; uartcom:u|i_reg1[9]  ; uartcom:u|i_reg1[24] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.328 ns                ;
; 94.460 ns                               ; 180.51 MHz ( period = 5.540 ns )                    ; uartcom:u|i_reg1[13] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.322 ns                ;
; 94.471 ns                               ; 180.86 MHz ( period = 5.529 ns )                    ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[30] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.311 ns                ;
; 94.471 ns                               ; 180.86 MHz ( period = 5.529 ns )                    ; uartcom:u|i_reg1[27] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.315 ns                ;
; 94.474 ns                               ; 180.96 MHz ( period = 5.526 ns )                    ; uartcom:u|i_reg1[24] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.312 ns                ;
; 94.477 ns                               ; 181.06 MHz ( period = 5.523 ns )                    ; uartcom:u|i_reg1[16] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.309 ns                ;
; 94.478 ns                               ; 181.09 MHz ( period = 5.522 ns )                    ; uartcom:u|i_reg1[28] ; uartcom:u|i_reg1[22] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.308 ns                ;
; 94.481 ns                               ; 181.19 MHz ( period = 5.519 ns )                    ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.301 ns                ;
; 94.482 ns                               ; 181.23 MHz ( period = 5.518 ns )                    ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[22] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.300 ns                ;
; 94.482 ns                               ; 181.23 MHz ( period = 5.518 ns )                    ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.300 ns                ;
; 94.483 ns                               ; 181.26 MHz ( period = 5.517 ns )                    ; uartcom:u|i_reg1[17] ; uartcom:u|i_reg1[25] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.303 ns                ;
; 94.489 ns                               ; 181.46 MHz ( period = 5.511 ns )                    ; uartcom:u|i_reg1[8]  ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.293 ns                ;
; 94.492 ns                               ; 181.55 MHz ( period = 5.508 ns )                    ; uartcom:u|i_reg1[7]  ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.290 ns                ;
; 94.493 ns                               ; 181.59 MHz ( period = 5.507 ns )                    ; uartcom:u|i_reg1[30] ; uartcom:u|i_reg1[24] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.293 ns                ;
; 94.494 ns                               ; 181.62 MHz ( period = 5.506 ns )                    ; uartcom:u|i_reg1[14] ; uartcom:u|i_reg1[24] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.288 ns                ;
; 94.495 ns                               ; 181.65 MHz ( period = 5.505 ns )                    ; uartcom:u|i_reg1[20] ; uartcom:u|i_reg1[24] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.291 ns                ;
; 94.502 ns                               ; 181.88 MHz ( period = 5.498 ns )                    ; uartcom:u|i_reg1[22] ; uartcom:u|i_reg1[21] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.284 ns                ;
; 94.507 ns                               ; 182.05 MHz ( period = 5.493 ns )                    ; uartcom:u|i_reg1[25] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.279 ns                ;
; 94.508 ns                               ; 182.08 MHz ( period = 5.492 ns )                    ; uartcom:u|i_reg1[2]  ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.274 ns                ;
; 94.509 ns                               ; 182.12 MHz ( period = 5.491 ns )                    ; uartcom:u|i_reg1[11] ; uartcom:u|i_reg1[24] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.273 ns                ;
; 94.510 ns                               ; 182.15 MHz ( period = 5.490 ns )                    ; uartcom:u|i_reg1[10] ; uartcom:u|i_reg1[21] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.272 ns                ;
; 94.511 ns                               ; 182.18 MHz ( period = 5.489 ns )                    ; uartcom:u|i_reg1[5]  ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.271 ns                ;
; 94.512 ns                               ; 182.22 MHz ( period = 5.488 ns )                    ; uartcom:u|i_reg1[18] ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.274 ns                ;
; 94.514 ns                               ; 182.28 MHz ( period = 5.486 ns )                    ; uartcom:u|i_reg1[19] ; uartcom:u|i_reg1[23] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.272 ns                ;
; 94.517 ns                               ; 182.38 MHz ( period = 5.483 ns )                    ; uartcom:u|i_reg1[21] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.269 ns                ;
; 94.518 ns                               ; 182.42 MHz ( period = 5.482 ns )                    ; uartcom:u|i_reg1[15] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.264 ns                ;
; 94.518 ns                               ; 182.42 MHz ( period = 5.482 ns )                    ; uartcom:u|i_reg1[31] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.268 ns                ;
; 94.525 ns                               ; 182.65 MHz ( period = 5.475 ns )                    ; uartcom:u|i_reg1[29] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.261 ns                ;
; 94.530 ns                               ; 182.82 MHz ( period = 5.470 ns )                    ; uartcom:u|i_reg1[3]  ; uartcom:u|i_reg1[31] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.252 ns                ;
; 94.531 ns                               ; 182.85 MHz ( period = 5.469 ns )                    ; uartcom:u|i_reg1[13] ; uartcom:u|i_reg1[26] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.251 ns                ;
; 94.542 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; uartcom:u|i_reg1[27] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.244 ns                ;
; 94.542 ns                               ; 183.22 MHz ( period = 5.458 ns )                    ; uartcom:u|i_reg1[0]  ; uartcom:u|i_reg1[29] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.240 ns                ;
; 94.545 ns                               ; 183.32 MHz ( period = 5.455 ns )                    ; uartcom:u|i_reg1[24] ; uartcom:u|i_reg1[27] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.241 ns                ;
; 94.548 ns                               ; 183.42 MHz ( period = 5.452 ns )                    ; uartcom:u|i_reg1[16] ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.238 ns                ;
; 94.549 ns                               ; 183.45 MHz ( period = 5.451 ns )                    ; uartcom:u|i_reg1[28] ; uartcom:u|i_reg1[21] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.786 ns                 ; 5.237 ns                ;
; 94.552 ns                               ; 183.55 MHz ( period = 5.448 ns )                    ; uartcom:u|i_reg1[1]  ; uartcom:u|i_reg1[24] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.230 ns                ;
; 94.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; uartcom:u|i_reg1[12] ; uartcom:u|i_reg1[21] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.229 ns                ;
; 94.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; uartcom:u|i_reg1[4]  ; uartcom:u|i_reg1[28] ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.782 ns                 ; 5.229 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                      ;                      ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------+----------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll:pll_inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                            ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; uartcom:u|led_start_reg                             ; uartcom:u|led_start_reg       ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|transfer_reg[7]                           ; uartcom:u|transfer_reg[7]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|transfer_reg[6]                           ; uartcom:u|transfer_reg[6]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|transfer_reg[5]                           ; uartcom:u|transfer_reg[5]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|transfer_reg[4]                           ; uartcom:u|transfer_reg[4]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|transfer_reg[3]                           ; uartcom:u|transfer_reg[3]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|transfer_reg[2]                           ; uartcom:u|transfer_reg[2]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|transfer_reg[1]                           ; uartcom:u|transfer_reg[1]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|transfer_reg[0]                           ; uartcom:u|transfer_reg[0]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; intercon:i|doutuart_reg[5]                          ; intercon:i|doutuart_reg[5]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|d_reg1[0]                                 ; uartcom:u|d_reg1[0]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|tx_reg                                    ; uartcom:u|tx_reg              ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; intercon:i|game_round_reg[0]                        ; intercon:i|game_round_reg[0]  ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; intercon:i|game_round_reg[1]                        ; intercon:i|game_round_reg[1]  ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; intercon:i|game_round_reg[2]                        ; intercon:i|game_round_reg[2]  ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; intercon:i|data_ch_reg                              ; intercon:i|data_ch_reg        ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|state_reg.start1                          ; uartcom:u|state_reg.start1    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|state_reg.read1                           ; uartcom:u|state_reg.read1     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; intercon:i|contin_reg[2]                            ; intercon:i|contin_reg[2]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; intercon:i|contin_reg[0]                            ; intercon:i|contin_reg[0]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; intercon:i|contin_reg[1]                            ; intercon:i|contin_reg[1]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; intercon:i|cont_reg[1]                              ; intercon:i|cont_reg[1]        ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; intercon:i|cont_reg[2]                              ; intercon:i|cont_reg[2]        ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; intercon:i|cont_reg[0]                              ; intercon:i|cont_reg[0]        ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|data_recout_reg                           ; uartcom:u|data_recout_reg     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; intercon:i|s_reg                                    ; intercon:i|s_reg              ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|load_uart_reg                             ; uartcom:u|load_uart_reg       ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|counter_reg[6]                            ; uartcom:u|counter_reg[6]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|cnt_reg1[4]                               ; uartcom:u|cnt_reg1[4]         ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|state_reg1.loaddata                       ; uartcom:u|state_reg1.loaddata ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|state_reg1.idle1                          ; uartcom:u|state_reg1.idle1    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; intercon:i|load_out_reg                             ; intercon:i|load_out_reg       ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; uartcom:u|state_reg1.write1                         ; uartcom:u|state_reg1.write1   ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.518 ns                                ; intercon:i|doutdec_reg[1]                           ; intercon:i|doutdec_reg[9]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.524 ns                                ; intercon:i|game_round_reg[1]                        ; intercon:i|game_round_reg[2]  ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.528 ns                                ; intercon:i|doutdec_reg[3]                           ; intercon:i|doutdec_reg[11]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.531 ns                                ; uartcom:u|i_reg1[31]                                ; uartcom:u|i_reg1[31]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; intercon:i|doutdec_reg[21]                          ; intercon:i|doutdec_reg[29]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; uartcom:u|cnt_reg[4]                                ; uartcom:u|cnt_reg[4]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; uartcom:u|i_reg[3]                                  ; uartcom:u|i_reg[3]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; intercon:i|doutdec_reg[20]                          ; intercon:i|doutdec_reg[28]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; intercon:i|doutdec_reg[23]                          ; intercon:i|doutdec_reg[31]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.549 ns                                ; uartcom:u|d_reg[3]                                  ; uartcom:u|d_reg[2]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.550 ns                                ; uartcom:u|d_reg[4]                                  ; uartcom:u|d_reg[3]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.553 ns                                ; uartcom:u|d_reg[2]                                  ; uartcom:u|d_reg[1]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.598 ns                                ; intercon:i|state_reg[0]                             ; intercon:i|doutuart_reg[5]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.614 ns                 ;
; 0.665 ns                                ; intercon:i|doutdec_reg[19]                          ; intercon:i|doutdec_reg[27]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.670 ns                                ; intercon:i|doutdec_reg[22]                          ; intercon:i|doutdec_reg[30]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; intercon:i|doutdec_reg[4]                           ; intercon:i|doutdec_reg[12]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; intercon:i|doutdec_reg[0]                           ; intercon:i|doutdec_reg[8]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; intercon:i|doutdec_reg[10]                          ; intercon:i|doutdec_reg[18]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.674 ns                                ; intercon:i|doutdec_reg[18]                          ; intercon:i|doutdec_reg[26]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.703 ns                                ; uartcom:u|d_reg[0]                                  ; intercon:i|doutdec_reg[0]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.718 ns                 ;
; 0.705 ns                                ; intercon:i|data_reg[12]                             ; intercon:i|doutuart_reg[4]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.720 ns                 ;
; 0.706 ns                                ; intercon:i|doutdec_reg[7]                           ; intercon:i|doutdec_reg[15]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.723 ns                 ;
; 0.710 ns                                ; intercon:i|doutdec_reg[6]                           ; intercon:i|doutdec_reg[14]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.727 ns                 ;
; 0.711 ns                                ; intercon:i|doutdec_reg[9]                           ; intercon:i|doutdec_reg[17]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.728 ns                 ;
; 0.725 ns                                ; intercon:i|doutdec_reg[13]                          ; intercon:i|doutdec_reg[21]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.742 ns                 ;
; 0.746 ns                                ; intercon:i|load_out_reg                             ; uartcom:u|state_reg1.loaddata ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.762 ns                 ;
; 0.791 ns                                ; intercon:i|start_out_reg                            ; uartcom:u|state_reg1.loaddata ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.795 ns                                ; uartcom:u|i_reg1[16]                                ; uartcom:u|i_reg1[16]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.797 ns                                ; uartcom:u|cnt_reg1[0]                               ; uartcom:u|cnt_reg1[0]         ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.802 ns                                ; uartcom:u|cnt_reg1[2]                               ; uartcom:u|cnt_reg1[2]         ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; intercon:i|load_out_reg                             ; uartcom:u|state_reg1.idle1    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.805 ns                                ; uartcom:u|cnt_reg[0]                                ; uartcom:u|cnt_reg[0]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; uartcom:u|counter_reg[1]                            ; uartcom:u|counter_reg[1]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; uartcom:u|i_reg1[17]                                ; uartcom:u|i_reg1[17]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; uartcom:u|i_reg1[1]                                 ; uartcom:u|i_reg1[1]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; uartcom:u|cnt_reg1[1]                               ; uartcom:u|cnt_reg1[1]         ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[18]                                ; uartcom:u|i_reg1[18]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[23]                                ; uartcom:u|i_reg1[23]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[20]                                ; uartcom:u|i_reg1[20]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[2]                                 ; uartcom:u|i_reg1[2]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[4]                                 ; uartcom:u|i_reg1[4]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[7]                                 ; uartcom:u|i_reg1[7]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[15]                                ; uartcom:u|i_reg1[15]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[13]                                ; uartcom:u|i_reg1[13]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[14]                                ; uartcom:u|i_reg1[14]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[11]                                ; uartcom:u|i_reg1[11]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[9]                                 ; uartcom:u|i_reg1[9]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[27]                                ; uartcom:u|i_reg1[27]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[25]                                ; uartcom:u|i_reg1[25]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[29]                                ; uartcom:u|i_reg1[29]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; uartcom:u|i_reg1[30]                                ; uartcom:u|i_reg1[30]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.808 ns                                ; uartcom:u|i_reg[1]                                  ; uartcom:u|i_reg[1]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.813 ns                                ; uartcom:u|cnt_reg[1]                                ; uartcom:u|cnt_reg[1]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; uartcom:u|counter_reg[2]                            ; uartcom:u|counter_reg[2]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; uartcom:u|state_reg1.idle1                          ; uartcom:u|load_uart_reg       ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; uartcom:u|counter_reg[4]                            ; uartcom:u|counter_reg[4]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; uartcom:u|counter_reg[7]                            ; uartcom:u|counter_reg[7]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; uartcom:u|d_reg[5]                                  ; uartcom:u|d_reg[4]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.820 ns                                ; intercon:i|start_out_reg                            ; uartcom:u|state_reg1.write1   ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.827 ns                                ; uartcom:u|cnt_reg[3]                                ; uartcom:u|cnt_reg[3]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.829 ns                                ; uartcom:u|counter_reg[6]                            ; uartcom:u|counter_reg[0]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.831 ns                                ; intercon:i|contin_reg[0]                            ; intercon:i|contin_reg[1]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.832 ns                                ; uartcom:u|state_reg1.write1                         ; uartcom:u|state_reg1.idle1    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.835 ns                                ; uartcom:u|state_reg1.write1                         ; uartcom:u|load_uart_reg       ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.837 ns                                ; intercon:i|game_round_reg[0]                        ; intercon:i|game_round_reg[2]  ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; uartcom:u|i_reg1[19]                                ; uartcom:u|i_reg1[19]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; uartcom:u|i_reg1[3]                                 ; uartcom:u|i_reg1[3]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; uartcom:u|i_reg1[12]                                ; uartcom:u|i_reg1[12]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; uartcom:u|i_reg1[8]                                 ; uartcom:u|i_reg1[8]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; uartcom:u|i_reg1[10]                                ; uartcom:u|i_reg1[10]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; uartcom:u|cnt_reg1[3]                               ; uartcom:u|cnt_reg1[3]         ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; uartcom:u|i_reg1[26]                                ; uartcom:u|i_reg1[26]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; uartcom:u|i_reg1[24]                                ; uartcom:u|i_reg1[24]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; uartcom:u|i_reg1[28]                                ; uartcom:u|i_reg1[28]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; uartcom:u|i_reg1[21]                                ; uartcom:u|i_reg1[21]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; uartcom:u|i_reg1[22]                                ; uartcom:u|i_reg1[22]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; uartcom:u|i_reg1[5]                                 ; uartcom:u|i_reg1[5]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; uartcom:u|i_reg1[6]                                 ; uartcom:u|i_reg1[6]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.840 ns                                ; intercon:i|doutdec_reg[2]                           ; intercon:i|doutdec_reg[10]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.840 ns                                ; intercon:i|game_round_reg[0]                        ; intercon:i|game_round_reg[1]  ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.856 ns                 ;
; 0.841 ns                                ; intercon:i|data_reg[16]                             ; intercon:i|doutuart_reg[0]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.856 ns                 ;
; 0.841 ns                                ; uartcom:u|cnt_reg[2]                                ; uartcom:u|cnt_reg[2]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; uartcom:u|counter_reg[5]                            ; uartcom:u|counter_reg[5]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; uartcom:u|counter_reg[3]                            ; uartcom:u|counter_reg[3]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.843 ns                                ; intercon:i|doutdec_reg[5]                           ; intercon:i|doutdec_reg[13]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.845 ns                                ; uartcom:u|counter_reg[8]                            ; uartcom:u|counter_reg[8]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; uartcom:u|i_reg[2]                                  ; uartcom:u|i_reg[2]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.848 ns                                ; uartcom:u|i_reg[0]                                  ; uartcom:u|i_reg[0]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; intercon:i|doutdec_reg[12]                          ; intercon:i|doutdec_reg[20]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.866 ns                 ;
; 0.857 ns                                ; uartcom:u|state_reg1.loaddata                       ; uartcom:u|state_reg1.write1   ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.866 ns                                ; intercon:i|state_reg[1]                             ; intercon:i|start_out_reg      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.868 ns                                ; uartcom:u|d_reg[7]                                  ; intercon:i|doutdec_reg[7]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.883 ns                 ;
; 0.876 ns                                ; intercon:i|doutdec_reg[15]                          ; intercon:i|doutdec_reg[23]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.894 ns                 ;
; 0.895 ns                                ; intercon:i|state_reg[0]                             ; intercon:i|cont_reg[2]        ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.911 ns                 ;
; 0.938 ns                                ; uartcom:u|cnt_reg1[0]                               ; uartcom:u|cnt_reg1[4]         ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.954 ns                 ;
; 0.943 ns                                ; intercon:i|doutuart_reg[1]                          ; uartcom:u|d_reg1[2]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.953 ns                 ;
; 0.944 ns                                ; intercon:i|doutuart_reg[3]                          ; uartcom:u|d_reg1[4]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.954 ns                 ;
; 0.945 ns                                ; intercon:i|doutuart_reg[5]                          ; uartcom:u|d_reg1[6]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.011 ns                   ; 0.956 ns                 ;
; 0.945 ns                                ; intercon:i|doutuart_reg[6]                          ; uartcom:u|d_reg1[7]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.955 ns                 ;
; 0.948 ns                                ; intercon:i|doutuart_reg[2]                          ; uartcom:u|d_reg1[3]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.958 ns                 ;
; 0.962 ns                                ; intercon:i|round_reg[1]                             ; intercon:i|data_reg[2]        ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.978 ns                 ;
; 0.965 ns                                ; uartcom:u|counter_reg[5]                            ; uartcom:u|counter_reg[0]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.981 ns                 ;
; 0.966 ns                                ; intercon:i|doutuart_reg[0]                          ; uartcom:u|d_reg1[1]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.976 ns                 ;
; 0.977 ns                                ; intercon:i|doutuart_reg[4]                          ; uartcom:u|d_reg1[5]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.987 ns                 ;
; 0.984 ns                                ; intercon:i|doutdec_reg[14]                          ; intercon:i|doutdec_reg[22]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.002 ns                 ;
; 0.990 ns                                ; intercon:i|state_reg[0]                             ; intercon:i|doutuart_reg[2]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.007 ns                 ;
; 0.990 ns                                ; intercon:i|state_reg[0]                             ; intercon:i|doutuart_reg[0]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.007 ns                 ;
; 0.990 ns                                ; intercon:i|state_reg[0]                             ; intercon:i|doutuart_reg[1]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.007 ns                 ;
; 0.990 ns                                ; intercon:i|state_reg[0]                             ; intercon:i|doutuart_reg[6]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.007 ns                 ;
; 0.990 ns                                ; intercon:i|state_reg[0]                             ; intercon:i|doutuart_reg[3]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.007 ns                 ;
; 0.990 ns                                ; intercon:i|state_reg[0]                             ; intercon:i|doutuart_reg[4]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.007 ns                 ;
; 0.990 ns                                ; uartcom:u|d_reg[5]                                  ; intercon:i|doutdec_reg[5]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.007 ns                 ;
; 0.995 ns                                ; uartcom:u|state_reg1.write1                         ; uartcom:u|d_reg1[0]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.007 ns                 ;
; 0.995 ns                                ; uartcom:u|state_reg1.write1                         ; uartcom:u|data_recout_reg     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.007 ns                 ;
; 1.002 ns                                ; intercon:i|state_reg[1]                             ; intercon:i|state_reg[0]       ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.019 ns                 ;
; 1.006 ns                                ; uartcom:u|d_reg[4]                                  ; intercon:i|doutdec_reg[4]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.023 ns                 ;
; 1.020 ns                                ; uartcom:u|state_reg.idle                            ; uartcom:u|led_start_reg       ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.036 ns                 ;
; 1.023 ns                                ; uartcom:u|i_reg1[0]                                 ; uartcom:u|i_reg1[0]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.039 ns                 ;
; 1.025 ns                                ; intercon:i|cont_reg[1]                              ; intercon:i|doutuart_reg[3]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.042 ns                 ;
; 1.026 ns                                ; uartcom:u|state_reg.idle                            ; uartcom:u|state_reg.start1    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.042 ns                 ;
; 1.027 ns                                ; intercon:i|game_round_reg[2]                        ; intercon:i|data_reg[8]        ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.046 ns                 ;
; 1.028 ns                                ; intercon:i|game_round_reg[2]                        ; intercon:i|data_reg[30]       ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.047 ns                 ;
; 1.030 ns                                ; uartcom:u|state_reg.read1                           ; uartcom:u|i_reg[3]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.047 ns                 ;
; 1.030 ns                                ; uartcom:u|state_reg.read1                           ; uartcom:u|i_reg[1]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.047 ns                 ;
; 1.030 ns                                ; uartcom:u|state_reg.read1                           ; uartcom:u|i_reg[2]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.047 ns                 ;
; 1.030 ns                                ; uartcom:u|state_reg.read1                           ; uartcom:u|i_reg[0]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.047 ns                 ;
; 1.031 ns                                ; intercon:i|game_round_reg[2]                        ; intercon:i|data_reg[9]        ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.050 ns                 ;
; 1.044 ns                                ; intercon:i|game_round_reg[0]                        ; intercon:i|data_reg[27]       ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.063 ns                 ;
; 1.060 ns                                ; intercon:i|data_ch_reg                              ; uartcom:u|led_start_reg       ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.075 ns                 ;
; 1.060 ns                                ; intercon:i|doutdec_reg[8]                           ; intercon:i|doutdec_reg[16]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.077 ns                 ;
; 1.064 ns                                ; uartcom:u|d_reg[6]                                  ; intercon:i|doutdec_reg[6]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.079 ns                 ;
; 1.065 ns                                ; intercon:i|data_reg[30]                             ; intercon:i|doutuart_reg[6]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.080 ns                 ;
; 1.065 ns                                ; intercon:i|doutdec_reg[11]                          ; intercon:i|doutdec_reg[19]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.082 ns                 ;
; 1.073 ns                                ; intercon:i|data_reg[10]                             ; intercon:i|doutuart_reg[2]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.090 ns                 ;
; 1.074 ns                                ; uartcom:u|cnt_reg1[2]                               ; uartcom:u|cnt_reg1[4]         ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.090 ns                 ;
; 1.081 ns                                ; uartcom:u|counter_reg[0]                            ; uartcom:u|counter_reg[0]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.097 ns                 ;
; 1.087 ns                                ; intercon:i|round_reg[0]                             ; intercon:i|data_reg[2]        ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.103 ns                 ;
; 1.097 ns                                ; intercon:i|data_reg[27]                             ; intercon:i|doutuart_reg[3]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.112 ns                 ;
; 1.102 ns                                ; uartcom:u|counter_reg[7]                            ; uartcom:u|counter_reg[0]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.118 ns                 ;
; 1.103 ns                                ; intercon:i|game_round_reg[1]                        ; intercon:i|data_reg[1]        ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.120 ns                 ;
; 1.105 ns                                ; uartcom:u|d_reg[6]                                  ; uartcom:u|d_reg[5]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.121 ns                 ;
; 1.116 ns                                ; uartcom:u|cnt_reg[3]                                ; uartcom:u|data_recin_reg      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.132 ns                 ;
; 1.131 ns                                ; uartcom:u|state_reg.read1                           ; uartcom:u|d_reg[2]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.150 ns                 ;
; 1.141 ns                                ; intercon:i|cont_reg[1]                              ; intercon:i|doutuart_reg[0]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.158 ns                 ;
; 1.141 ns                                ; uartcom:u|state_reg.read1                           ; uartcom:u|d_reg[3]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.160 ns                 ;
; 1.141 ns                                ; uartcom:u|state_reg.read1                           ; uartcom:u|d_reg[1]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.160 ns                 ;
; 1.142 ns                                ; intercon:i|cont_reg[0]                              ; intercon:i|doutuart_reg[3]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.159 ns                 ;
; 1.147 ns                                ; uartcom:u|state_reg.read1                           ; uartcom:u|d_reg[4]            ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 1.166 ns                 ;
; 1.148 ns                                ; uartcom:u|d_reg[3]                                  ; intercon:i|doutdec_reg[3]     ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.165 ns                 ;
; 1.167 ns                                ; intercon:i|data_reg[6]                              ; intercon:i|doutuart_reg[6]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.184 ns                 ;
; 1.169 ns                                ; uartcom:u|state_reg1.loaddata                       ; uartcom:u|d_reg1[1]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.181 ns                 ;
; 1.169 ns                                ; uartcom:u|state_reg1.loaddata                       ; uartcom:u|d_reg1[4]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.181 ns                 ;
; 1.169 ns                                ; uartcom:u|state_reg1.loaddata                       ; uartcom:u|d_reg1[6]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.181 ns                 ;
; 1.170 ns                                ; uartcom:u|state_reg1.loaddata                       ; uartcom:u|d_reg1[7]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.182 ns                 ;
; 1.170 ns                                ; uartcom:u|state_reg1.loaddata                       ; uartcom:u|d_reg1[5]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.182 ns                 ;
; 1.171 ns                                ; uartcom:u|state_reg1.loaddata                       ; uartcom:u|d_reg1[2]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.183 ns                 ;
; 1.171 ns                                ; intercon:i|data_reg[6]                              ; intercon:i|doutuart_reg[4]    ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.188 ns                 ;
; 1.173 ns                                ; uartcom:u|state_reg1.loaddata                       ; uartcom:u|d_reg1[3]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.185 ns                 ;
; 1.176 ns                                ; intercon:i|state_reg[2]                             ; intercon:i|data_reg[8]        ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 1.197 ns                 ;
; 1.177 ns                                ; uartcom:u|state_reg1.loaddata                       ; uartcom:u|d_reg1[8]           ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 1.189 ns                 ;
; 1.178 ns                                ; uartcom:u|i_reg1[16]                                ; uartcom:u|i_reg1[17]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.180 ns                                ; uartcom:u|cnt_reg1[0]                               ; uartcom:u|cnt_reg1[1]         ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.196 ns                 ;
; 1.182 ns                                ; intercon:i|s_reg                                    ; intercon:i|game_round_reg[0]  ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.198 ns                 ;
; 1.185 ns                                ; uartcom:u|cnt_reg1[2]                               ; uartcom:u|cnt_reg1[3]         ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.188 ns                                ; uartcom:u|cnt_reg[0]                                ; uartcom:u|cnt_reg[1]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; uartcom:u|counter_reg[1]                            ; uartcom:u|counter_reg[2]      ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; uartcom:u|i_reg1[17]                                ; uartcom:u|i_reg1[18]          ; pll:pll_inst|altpll:altpll_component|_clk0 ; pll:pll_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                         ; To Clock ;
+-------+--------------+------------+------+----------------------------+----------+
; N/A   ; None         ; 8.394 ns   ; rx   ; uartcom:u|d_reg[1]         ; clock    ;
; N/A   ; None         ; 8.394 ns   ; rx   ; uartcom:u|d_reg[2]         ; clock    ;
; N/A   ; None         ; 8.394 ns   ; rx   ; uartcom:u|d_reg[0]         ; clock    ;
; N/A   ; None         ; 8.394 ns   ; rx   ; uartcom:u|d_reg[7]         ; clock    ;
; N/A   ; None         ; 8.394 ns   ; rx   ; uartcom:u|d_reg[4]         ; clock    ;
; N/A   ; None         ; 8.394 ns   ; rx   ; uartcom:u|d_reg[6]         ; clock    ;
; N/A   ; None         ; 8.394 ns   ; rx   ; uartcom:u|d_reg[5]         ; clock    ;
; N/A   ; None         ; 8.394 ns   ; rx   ; uartcom:u|d_reg[3]         ; clock    ;
; N/A   ; None         ; 8.171 ns   ; rx   ; uartcom:u|i_reg[0]         ; clock    ;
; N/A   ; None         ; 8.171 ns   ; rx   ; uartcom:u|i_reg[2]         ; clock    ;
; N/A   ; None         ; 8.171 ns   ; rx   ; uartcom:u|i_reg[1]         ; clock    ;
; N/A   ; None         ; 8.171 ns   ; rx   ; uartcom:u|i_reg[3]         ; clock    ;
; N/A   ; None         ; 7.924 ns   ; rx   ; uartcom:u|cnt_reg[3]       ; clock    ;
; N/A   ; None         ; 7.924 ns   ; rx   ; uartcom:u|cnt_reg[4]       ; clock    ;
; N/A   ; None         ; 7.924 ns   ; rx   ; uartcom:u|cnt_reg[0]       ; clock    ;
; N/A   ; None         ; 7.924 ns   ; rx   ; uartcom:u|cnt_reg[1]       ; clock    ;
; N/A   ; None         ; 7.924 ns   ; rx   ; uartcom:u|cnt_reg[2]       ; clock    ;
; N/A   ; None         ; 7.177 ns   ; rx   ; uartcom:u|state_reg.read1  ; clock    ;
; N/A   ; None         ; 7.118 ns   ; rx   ; uartcom:u|state_reg.idle   ; clock    ;
; N/A   ; None         ; 6.972 ns   ; rx   ; uartcom:u|state_reg.start1 ; clock    ;
; N/A   ; None         ; 6.896 ns   ; rx   ; uartcom:u|transfer_reg[3]  ; clock    ;
; N/A   ; None         ; 6.894 ns   ; rx   ; uartcom:u|transfer_reg[7]  ; clock    ;
; N/A   ; None         ; 6.893 ns   ; rx   ; uartcom:u|transfer_reg[0]  ; clock    ;
; N/A   ; None         ; 6.891 ns   ; rx   ; uartcom:u|transfer_reg[5]  ; clock    ;
; N/A   ; None         ; 6.891 ns   ; rx   ; uartcom:u|transfer_reg[6]  ; clock    ;
; N/A   ; None         ; 6.890 ns   ; rx   ; uartcom:u|transfer_reg[1]  ; clock    ;
; N/A   ; None         ; 6.890 ns   ; rx   ; uartcom:u|transfer_reg[2]  ; clock    ;
; N/A   ; None         ; 6.624 ns   ; rx   ; uartcom:u|transfer_reg[4]  ; clock    ;
; N/A   ; None         ; 6.585 ns   ; rx   ; uartcom:u|led_start_reg    ; clock    ;
+-------+--------------+------------+------+----------------------------+----------+


+------------------------------------------------------------------------------------------+
; tco                                                                                      ;
+-------+--------------+------------+---------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To          ; From Clock ;
+-------+--------------+------------+---------------------------+-------------+------------+
; N/A   ; None         ; 5.853 ns   ; uartcom:u|tx_reg          ; tx          ; clock      ;
; N/A   ; None         ; 5.277 ns   ; uartcom:u|transfer_reg[6] ; led_show[7] ; clock      ;
; N/A   ; None         ; 5.047 ns   ; uartcom:u|transfer_reg[7] ; led_show[8] ; clock      ;
; N/A   ; None         ; 5.034 ns   ; uartcom:u|transfer_reg[3] ; led_show[4] ; clock      ;
; N/A   ; None         ; 4.993 ns   ; uartcom:u|transfer_reg[1] ; led_show[2] ; clock      ;
; N/A   ; None         ; 4.982 ns   ; uartcom:u|transfer_reg[2] ; led_show[3] ; clock      ;
; N/A   ; None         ; 4.949 ns   ; uartcom:u|transfer_reg[4] ; led_show[5] ; clock      ;
; N/A   ; None         ; 4.941 ns   ; uartcom:u|transfer_reg[5] ; led_show[6] ; clock      ;
; N/A   ; None         ; 4.776 ns   ; uartcom:u|transfer_reg[0] ; led_show[1] ; clock      ;
; N/A   ; None         ; 4.504 ns   ; uartcom:u|led_start_reg   ; led_show[9] ; clock      ;
+-------+--------------+------------+---------------------------+-------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                         ; To Clock ;
+---------------+-------------+-----------+------+----------------------------+----------+
; N/A           ; None        ; -6.355 ns ; rx   ; uartcom:u|led_start_reg    ; clock    ;
; N/A           ; None        ; -6.394 ns ; rx   ; uartcom:u|transfer_reg[4]  ; clock    ;
; N/A           ; None        ; -6.660 ns ; rx   ; uartcom:u|transfer_reg[1]  ; clock    ;
; N/A           ; None        ; -6.660 ns ; rx   ; uartcom:u|transfer_reg[2]  ; clock    ;
; N/A           ; None        ; -6.661 ns ; rx   ; uartcom:u|transfer_reg[5]  ; clock    ;
; N/A           ; None        ; -6.661 ns ; rx   ; uartcom:u|transfer_reg[6]  ; clock    ;
; N/A           ; None        ; -6.663 ns ; rx   ; uartcom:u|transfer_reg[0]  ; clock    ;
; N/A           ; None        ; -6.664 ns ; rx   ; uartcom:u|transfer_reg[7]  ; clock    ;
; N/A           ; None        ; -6.666 ns ; rx   ; uartcom:u|transfer_reg[3]  ; clock    ;
; N/A           ; None        ; -6.742 ns ; rx   ; uartcom:u|state_reg.start1 ; clock    ;
; N/A           ; None        ; -6.748 ns ; rx   ; uartcom:u|state_reg.idle   ; clock    ;
; N/A           ; None        ; -6.947 ns ; rx   ; uartcom:u|state_reg.read1  ; clock    ;
; N/A           ; None        ; -7.287 ns ; rx   ; uartcom:u|d_reg[7]         ; clock    ;
; N/A           ; None        ; -7.694 ns ; rx   ; uartcom:u|cnt_reg[3]       ; clock    ;
; N/A           ; None        ; -7.694 ns ; rx   ; uartcom:u|cnt_reg[4]       ; clock    ;
; N/A           ; None        ; -7.694 ns ; rx   ; uartcom:u|cnt_reg[0]       ; clock    ;
; N/A           ; None        ; -7.694 ns ; rx   ; uartcom:u|cnt_reg[1]       ; clock    ;
; N/A           ; None        ; -7.694 ns ; rx   ; uartcom:u|cnt_reg[2]       ; clock    ;
; N/A           ; None        ; -7.941 ns ; rx   ; uartcom:u|i_reg[0]         ; clock    ;
; N/A           ; None        ; -7.941 ns ; rx   ; uartcom:u|i_reg[2]         ; clock    ;
; N/A           ; None        ; -7.941 ns ; rx   ; uartcom:u|i_reg[1]         ; clock    ;
; N/A           ; None        ; -7.941 ns ; rx   ; uartcom:u|i_reg[3]         ; clock    ;
; N/A           ; None        ; -8.164 ns ; rx   ; uartcom:u|d_reg[1]         ; clock    ;
; N/A           ; None        ; -8.164 ns ; rx   ; uartcom:u|d_reg[2]         ; clock    ;
; N/A           ; None        ; -8.164 ns ; rx   ; uartcom:u|d_reg[0]         ; clock    ;
; N/A           ; None        ; -8.164 ns ; rx   ; uartcom:u|d_reg[4]         ; clock    ;
; N/A           ; None        ; -8.164 ns ; rx   ; uartcom:u|d_reg[6]         ; clock    ;
; N/A           ; None        ; -8.164 ns ; rx   ; uartcom:u|d_reg[5]         ; clock    ;
; N/A           ; None        ; -8.164 ns ; rx   ; uartcom:u|d_reg[3]         ; clock    ;
+---------------+-------------+-----------+------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Mon Oct 28 22:11:48 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 93.704 ns for clock "pll:pll_inst|altpll:altpll_component|_clk0" between source register "uartcom:u|i_reg1[22]" and destination register "uartcom:u|i_reg1[31]"
    Info: Fmax is 158.83 MHz (period= 6.296 ns)
    Info: + Largest register to register requirement is 99.786 ns
        Info: + Setup relationship between source and destination is 100.000 ns
            Info: + Latch edge is 97.642 ns
                Info: Clock period of Destination clock "pll:pll_inst|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "pll:pll_inst|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pll:pll_inst|altpll:altpll_component|_clk0" to destination register is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X37_Y14_N31; Fanout = 2; REG Node = 'uartcom:u|i_reg1[31]'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
            Info: - Longest clock path from clock "pll:pll_inst|altpll:altpll_component|_clk0" to source register is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X37_Y14_N13; Fanout = 3; REG Node = 'uartcom:u|i_reg1[22]'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.082 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y14_N13; Fanout = 3; REG Node = 'uartcom:u|i_reg1[22]'
        Info: 2: + IC(1.053 ns) + CELL(0.438 ns) = 1.491 ns; Loc. = LCCOMB_X36_Y15_N24; Fanout = 1; COMB Node = 'uartcom:u|Equal6~6'
        Info: 3: + IC(0.251 ns) + CELL(0.242 ns) = 1.984 ns; Loc. = LCCOMB_X36_Y15_N26; Fanout = 1; COMB Node = 'uartcom:u|Equal6~7'
        Info: 4: + IC(0.244 ns) + CELL(0.149 ns) = 2.377 ns; Loc. = LCCOMB_X36_Y15_N4; Fanout = 4; COMB Node = 'uartcom:u|Equal6~10'
        Info: 5: + IC(0.437 ns) + CELL(0.393 ns) = 3.207 ns; Loc. = LCCOMB_X37_Y15_N0; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[0]~33'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.278 ns; Loc. = LCCOMB_X37_Y15_N2; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[1]~36'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.349 ns; Loc. = LCCOMB_X37_Y15_N4; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[2]~38'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.420 ns; Loc. = LCCOMB_X37_Y15_N6; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[3]~40'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.491 ns; Loc. = LCCOMB_X37_Y15_N8; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[4]~42'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.562 ns; Loc. = LCCOMB_X37_Y15_N10; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[5]~44'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.633 ns; Loc. = LCCOMB_X37_Y15_N12; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[6]~46'
        Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 3.792 ns; Loc. = LCCOMB_X37_Y15_N14; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[7]~48'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.863 ns; Loc. = LCCOMB_X37_Y15_N16; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[8]~50'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.934 ns; Loc. = LCCOMB_X37_Y15_N18; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[9]~52'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.005 ns; Loc. = LCCOMB_X37_Y15_N20; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[10]~54'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.076 ns; Loc. = LCCOMB_X37_Y15_N22; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[11]~56'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.147 ns; Loc. = LCCOMB_X37_Y15_N24; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[12]~58'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.218 ns; Loc. = LCCOMB_X37_Y15_N26; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[13]~60'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.289 ns; Loc. = LCCOMB_X37_Y15_N28; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[14]~62'
        Info: 20: + IC(0.000 ns) + CELL(0.146 ns) = 4.435 ns; Loc. = LCCOMB_X37_Y15_N30; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[15]~64'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.506 ns; Loc. = LCCOMB_X37_Y14_N0; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[16]~66'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.577 ns; Loc. = LCCOMB_X37_Y14_N2; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[17]~68'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.648 ns; Loc. = LCCOMB_X37_Y14_N4; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[18]~70'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 4.719 ns; Loc. = LCCOMB_X37_Y14_N6; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[19]~72'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 4.790 ns; Loc. = LCCOMB_X37_Y14_N8; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[20]~74'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.861 ns; Loc. = LCCOMB_X37_Y14_N10; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[21]~76'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.932 ns; Loc. = LCCOMB_X37_Y14_N12; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[22]~78'
        Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 5.091 ns; Loc. = LCCOMB_X37_Y14_N14; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[23]~80'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 5.162 ns; Loc. = LCCOMB_X37_Y14_N16; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[24]~82'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 5.233 ns; Loc. = LCCOMB_X37_Y14_N18; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[25]~84'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 5.304 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[26]~86'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 5.375 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[27]~88'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 5.446 ns; Loc. = LCCOMB_X37_Y14_N24; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[28]~90'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 5.517 ns; Loc. = LCCOMB_X37_Y14_N26; Fanout = 2; COMB Node = 'uartcom:u|i_reg1[29]~92'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 5.588 ns; Loc. = LCCOMB_X37_Y14_N28; Fanout = 1; COMB Node = 'uartcom:u|i_reg1[30]~94'
        Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 5.998 ns; Loc. = LCCOMB_X37_Y14_N30; Fanout = 1; COMB Node = 'uartcom:u|i_reg1[31]~95'
        Info: 37: + IC(0.000 ns) + CELL(0.084 ns) = 6.082 ns; Loc. = LCFF_X37_Y14_N31; Fanout = 2; REG Node = 'uartcom:u|i_reg1[31]'
        Info: Total cell delay = 4.097 ns ( 67.36 % )
        Info: Total interconnect delay = 1.985 ns ( 32.64 % )
Info: No valid register-to-register data paths exist for clock "clock"
Info: Minimum slack time is 391 ps for clock "pll:pll_inst|altpll:altpll_component|_clk0" between source register "uartcom:u|led_start_reg" and destination register "uartcom:u|led_start_reg"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'uartcom:u|led_start_reg'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X41_Y21_N4; Fanout = 1; COMB Node = 'uartcom:u|led_start_reg~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'uartcom:u|led_start_reg'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "pll:pll_inst|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "pll:pll_inst|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pll:pll_inst|altpll:altpll_component|_clk0" to destination register is 2.651 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'uartcom:u|led_start_reg'
                Info: Total cell delay = 0.537 ns ( 20.26 % )
                Info: Total interconnect delay = 2.114 ns ( 79.74 % )
            Info: - Shortest clock path from clock "pll:pll_inst|altpll:altpll_component|_clk0" to source register is 2.651 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'uartcom:u|led_start_reg'
                Info: Total cell delay = 0.537 ns ( 20.26 % )
                Info: Total interconnect delay = 2.114 ns ( 79.74 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "uartcom:u|d_reg[1]" (data pin = "rx", clock pin = "clock") is 8.394 ns
    Info: + Longest pin to register delay is 8.725 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 15; PIN Node = 'rx'
        Info: 2: + IC(5.790 ns) + CELL(0.149 ns) = 6.821 ns; Loc. = LCCOMB_X41_Y21_N18; Fanout = 3; COMB Node = 'uartcom:u|i_reg[3]~6'
        Info: 3: + IC(0.460 ns) + CELL(0.150 ns) = 7.431 ns; Loc. = LCCOMB_X40_Y21_N24; Fanout = 8; COMB Node = 'uartcom:u|d_reg[0]~0'
        Info: 4: + IC(0.634 ns) + CELL(0.660 ns) = 8.725 ns; Loc. = LCFF_X43_Y21_N25; Fanout = 8; REG Node = 'uartcom:u|d_reg[1]'
        Info: Total cell delay = 1.841 ns ( 21.10 % )
        Info: Total interconnect delay = 6.884 ns ( 78.90 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "clock" and output clock "pll:pll_inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: - Shortest clock path from clock "pll:pll_inst|altpll:altpll_component|_clk0" to destination register is 2.653 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X43_Y21_N25; Fanout = 8; REG Node = 'uartcom:u|d_reg[1]'
        Info: Total cell delay = 0.537 ns ( 20.24 % )
        Info: Total interconnect delay = 2.116 ns ( 79.76 % )
Info: tco from clock "clock" to destination pin "tx" through register "uartcom:u|tx_reg" is 5.853 ns
    Info: + Offset between input clock "clock" and output clock "pll:pll_inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "pll:pll_inst|altpll:altpll_component|_clk0" to source register is 2.654 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X40_Y19_N31; Fanout = 4; REG Node = 'uartcom:u|tx_reg'
        Info: Total cell delay = 0.537 ns ( 20.23 % )
        Info: Total interconnect delay = 2.117 ns ( 79.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.307 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y19_N31; Fanout = 4; REG Node = 'uartcom:u|tx_reg'
        Info: 2: + IC(2.075 ns) + CELL(3.232 ns) = 5.307 ns; Loc. = PIN_B25; Fanout = 0; PIN Node = 'tx'
        Info: Total cell delay = 3.232 ns ( 60.90 % )
        Info: Total interconnect delay = 2.075 ns ( 39.10 % )
Info: th for register "uartcom:u|led_start_reg" (data pin = "rx", clock pin = "clock") is -6.355 ns
    Info: + Offset between input clock "clock" and output clock "pll:pll_inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "pll:pll_inst|altpll:altpll_component|_clk0" to destination register is 2.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll_inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 169; COMB Node = 'pll:pll_inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'uartcom:u|led_start_reg'
        Info: Total cell delay = 0.537 ns ( 20.26 % )
        Info: Total interconnect delay = 2.114 ns ( 79.74 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 15; PIN Node = 'rx'
        Info: 2: + IC(5.798 ns) + CELL(0.150 ns) = 6.830 ns; Loc. = LCCOMB_X41_Y21_N4; Fanout = 1; COMB Node = 'uartcom:u|led_start_reg~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.914 ns; Loc. = LCFF_X41_Y21_N5; Fanout = 2; REG Node = 'uartcom:u|led_start_reg'
        Info: Total cell delay = 1.116 ns ( 16.14 % )
        Info: Total interconnect delay = 5.798 ns ( 83.86 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Mon Oct 28 22:11:54 2013
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:01


