/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  reg [25:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [20:0] celloutsig_0_38z;
  wire [32:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  reg [6:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [8:0] celloutsig_0_49z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [7:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  reg [50:0] celloutsig_0_56z;
  wire [2:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [7:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire [2:0] celloutsig_0_75z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_32z ? celloutsig_0_12z[8] : celloutsig_0_4z[2];
  assign celloutsig_0_58z = celloutsig_0_15z ? celloutsig_0_45z[6] : celloutsig_0_9z;
  assign celloutsig_0_15z = celloutsig_0_4z[3] ? celloutsig_0_2z : celloutsig_0_3z;
  assign celloutsig_0_16z = celloutsig_0_2z ? celloutsig_0_4z[2] : celloutsig_0_6z;
  assign celloutsig_0_18z = celloutsig_0_1z[2] ? celloutsig_0_14z : celloutsig_0_17z[4];
  assign celloutsig_0_32z = ~((celloutsig_0_12z[5] | celloutsig_0_15z) & celloutsig_0_13z);
  assign celloutsig_0_34z = ~((celloutsig_0_33z | celloutsig_0_2z) & celloutsig_0_31z[1]);
  assign celloutsig_0_36z = ~((celloutsig_0_26z | celloutsig_0_21z) & in_data[75]);
  assign celloutsig_0_53z = ~((celloutsig_0_23z | celloutsig_0_34z) & celloutsig_0_33z);
  assign celloutsig_0_55z = ~((celloutsig_0_47z | celloutsig_0_33z) & celloutsig_0_52z[7]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_3z[0]) & in_data[139]);
  assign celloutsig_1_6z = ~((in_data[162] | in_data[187]) & celloutsig_1_3z[0]);
  assign celloutsig_0_19z = ~((celloutsig_0_3z | celloutsig_0_15z) & celloutsig_0_6z);
  assign celloutsig_0_25z = ~((celloutsig_0_22z | celloutsig_0_2z) & celloutsig_0_20z);
  assign celloutsig_1_18z = celloutsig_1_2z | celloutsig_1_6z;
  assign celloutsig_0_10z = in_data[94] | celloutsig_0_7z[4];
  assign celloutsig_0_13z = celloutsig_0_7z[7] | celloutsig_0_0z[5];
  assign celloutsig_0_22z = celloutsig_0_19z | celloutsig_0_20z;
  assign celloutsig_0_33z = celloutsig_0_22z ^ celloutsig_0_14z;
  assign celloutsig_0_6z = celloutsig_0_1z[4] ^ celloutsig_0_2z;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_7z[12:1], celloutsig_0_20z };
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 26'h0000000;
    else _01_ <= { celloutsig_0_42z, celloutsig_0_55z, celloutsig_0_51z, celloutsig_0_37z, _00_, celloutsig_0_64z, celloutsig_0_58z, celloutsig_0_34z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_63z, celloutsig_0_29z };
  assign celloutsig_0_57z = { celloutsig_0_29z[2], celloutsig_0_6z, celloutsig_0_19z } & { celloutsig_0_47z, celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_75z = { celloutsig_0_0z[1:0], celloutsig_0_73z } & celloutsig_0_11z[2:0];
  assign celloutsig_1_3z = { in_data[126:125], celloutsig_1_1z } / { 1'h1, in_data[165], celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_1z[16:3] == celloutsig_0_1z[14:1];
  assign celloutsig_0_74z = { celloutsig_0_45z[3:1], celloutsig_0_36z } == celloutsig_0_12z[4:1];
  assign celloutsig_0_9z = { celloutsig_0_7z[6:5], celloutsig_0_4z } == celloutsig_0_7z[10:3];
  assign celloutsig_0_30z = { celloutsig_0_25z, celloutsig_0_0z } == { celloutsig_0_0z[1], celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_27z };
  assign celloutsig_1_9z = { in_data[170:164], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z } === { in_data[172:162], celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[48:24] === { celloutsig_0_1z[14:2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_72z = _01_[7:4] > { celloutsig_0_38z[8:6], celloutsig_0_10z };
  assign celloutsig_1_1z = { in_data[191:189], celloutsig_1_0z } > { in_data[105:103], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z } > { celloutsig_1_3z[1:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_11z = in_data[142:138] && { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_35z = celloutsig_0_11z[4] & ~(in_data[19]);
  assign celloutsig_0_73z = celloutsig_0_62z[2] & ~(celloutsig_0_72z);
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_1_8z = celloutsig_1_7z & ~(celloutsig_1_2z);
  assign celloutsig_0_26z = celloutsig_0_24z[3] & ~(celloutsig_0_1z[2]);
  assign celloutsig_1_15z = { in_data[151:145], celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_4z } % { 1'h1, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_0_24z = { celloutsig_0_11z[1], celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_16z } % { 1'h1, celloutsig_0_17z[1:0], celloutsig_0_21z };
  assign celloutsig_0_31z = { celloutsig_0_28z, celloutsig_0_3z, celloutsig_0_2z } % { 1'h1, celloutsig_0_27z[1:0] };
  assign celloutsig_0_11z = { in_data[55:51], celloutsig_0_6z } % { 1'h1, celloutsig_0_0z[4:0] };
  assign celloutsig_0_4z = { celloutsig_0_1z[4:1], celloutsig_0_2z, celloutsig_0_2z } * { in_data[95:92], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_39z = { celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_30z, celloutsig_0_22z } * { celloutsig_0_11z[3:2], celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_36z, celloutsig_0_33z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_12z = { celloutsig_0_0z[5:4], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z } * { celloutsig_0_1z[13:0], celloutsig_0_6z };
  assign celloutsig_0_1z = { in_data[41:31], celloutsig_0_0z } * { in_data[17:7], celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_1z[14:5], celloutsig_0_15z } * { celloutsig_0_7z[5], celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_29z = celloutsig_0_28z ? { celloutsig_0_4z[3:2], celloutsig_0_22z } : { celloutsig_0_27z[3], celloutsig_0_20z, celloutsig_0_6z };
  assign celloutsig_0_64z = celloutsig_0_38z[9:4] != { celloutsig_0_4z[4:0], celloutsig_0_30z };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_18z } != { celloutsig_1_15z[12], celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_0_21z = { in_data[79:44], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_3z } != { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_27z = celloutsig_0_24z | celloutsig_0_4z[4:1];
  assign celloutsig_0_47z = | { celloutsig_0_7z[8:0], celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_37z };
  assign celloutsig_1_4z = | { in_data[182:177], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_14z = | { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_42z = celloutsig_0_31z[2] & celloutsig_0_22z;
  assign celloutsig_1_0z = in_data[109] & in_data[102];
  assign celloutsig_1_7z = celloutsig_1_2z & celloutsig_1_6z;
  assign celloutsig_0_28z = celloutsig_0_26z & celloutsig_0_10z;
  assign celloutsig_0_14z = ^ { in_data[49:48], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_38z = { celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_37z, celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_27z } >> { celloutsig_0_37z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_35z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_28z };
  assign celloutsig_0_49z = celloutsig_0_1z[12:4] >> { _00_[7:6], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_24z };
  assign celloutsig_0_62z = { celloutsig_0_1z[15:10], celloutsig_0_53z, celloutsig_0_42z } >> { celloutsig_0_56z[20:16], celloutsig_0_57z };
  assign celloutsig_0_52z = { celloutsig_0_47z, celloutsig_0_47z, celloutsig_0_4z } >>> celloutsig_0_49z[7:0];
  assign celloutsig_0_0z = in_data[75:70] ~^ in_data[63:58];
  assign celloutsig_0_7z = { in_data[68:58], celloutsig_0_3z, celloutsig_0_6z } ~^ { in_data[43:37], celloutsig_0_0z };
  assign celloutsig_0_51z = ~((celloutsig_0_33z & celloutsig_0_39z[16]) | celloutsig_0_29z[0]);
  assign celloutsig_0_63z = ~((celloutsig_0_14z & celloutsig_0_12z[14]) | celloutsig_0_16z);
  assign celloutsig_1_13z = ~((celloutsig_1_6z & celloutsig_1_4z) | celloutsig_1_11z);
  assign celloutsig_0_20z = ~((celloutsig_0_19z & celloutsig_0_1z[7]) | celloutsig_0_19z);
  assign celloutsig_0_23z = ~((celloutsig_0_17z[10] & in_data[3]) | celloutsig_0_19z);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_45z = 7'h00;
    else if (!clkin_data[96]) celloutsig_0_45z = celloutsig_0_17z[6:0];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_56z = 51'h0000000000000;
    else if (!clkin_data[96]) celloutsig_0_56z = { celloutsig_0_1z[12:0], celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_39z };
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
