{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681328815351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681328815351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 14:46:55 2023 " "Processing started: Wed Apr 12 14:46:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681328815351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681328815351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2_ZHANG_David -c Lab2_ZHANG_David " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_ZHANG_David -c Lab2_ZHANG_David" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681328815351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681328816562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681328816562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab2_zhang_david/src/loadregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab2_zhang_david/src/loadregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister " "Found entity 1: LoadRegister" {  } { { "../src/LoadRegister.v" "" { Text "D:/ADD_Demos/Lab2_ZHANG_David/src/LoadRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681328824293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681328824293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab2_zhang_david/src/decoder7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab2_zhang_david/src/decoder7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Seg " "Found entity 1: Decoder7Seg" {  } { { "../src/Decoder7Seg.v" "" { Text "D:/ADD_Demos/Lab2_ZHANG_David/src/Decoder7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681328824322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681328824322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab2_zhang_david/src/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab2_zhang_david/src/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonShaper " "Found entity 1: ButtonShaper" {  } { { "../src/ButtonShaper.v" "" { Text "D:/ADD_Demos/Lab2_ZHANG_David/src/ButtonShaper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681328824333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681328824333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab2_zhang_david/src/adder4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab2_zhang_david/src/adder4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4Bit " "Found entity 1: Adder4Bit" {  } { { "../src/Adder4Bit.v" "" { Text "D:/ADD_Demos/Lab2_ZHANG_David/src/Adder4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681328824342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681328824342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab2_zhang_david/src/accesscontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab2_zhang_david/src/accesscontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 AccessController " "Found entity 1: AccessController" {  } { { "../src/AccessController.v" "" { Text "D:/ADD_Demos/Lab2_ZHANG_David/src/AccessController.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681328824353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681328824353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab2_zhang_david/lab2_zhang_david.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab2_zhang_david/lab2_zhang_david.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_ZHANG_David " "Found entity 1: Lab2_ZHANG_David" {  } { { "../Lab2_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab2_ZHANG_David/Lab2_ZHANG_David.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681328824362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681328824362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2_ZHANG_David " "Elaborating entity \"Lab2_ZHANG_David\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681328824555 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AdderOutput Lab2_ZHANG_David.v(36) " "Verilog HDL Always Construct warning at Lab2_ZHANG_David.v(36): variable \"AdderOutput\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Lab2_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab2_ZHANG_David/Lab2_ZHANG_David.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1681328824642 "|Lab2_ZHANG_David"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonShaper ButtonShaper:BS1 " "Elaborating entity \"ButtonShaper\" for hierarchy \"ButtonShaper:BS1\"" {  } { { "../Lab2_ZHANG_David.v" "BS1" { Text "D:/ADD_Demos/Lab2_ZHANG_David/Lab2_ZHANG_David.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681328824682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadRegister LoadRegister:LR1 " "Elaborating entity \"LoadRegister\" for hierarchy \"LoadRegister:LR1\"" {  } { { "../Lab2_ZHANG_David.v" "LR1" { Text "D:/ADD_Demos/Lab2_ZHANG_David/Lab2_ZHANG_David.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681328824743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Seg Decoder7Seg:P1D " "Elaborating entity \"Decoder7Seg\" for hierarchy \"Decoder7Seg:P1D\"" {  } { { "../Lab2_ZHANG_David.v" "P1D" { Text "D:/ADD_Demos/Lab2_ZHANG_David/Lab2_ZHANG_David.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681328824772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4Bit Adder4Bit:SUM " "Elaborating entity \"Adder4Bit\" for hierarchy \"Adder4Bit:SUM\"" {  } { { "../Lab2_ZHANG_David.v" "SUM" { Text "D:/ADD_Demos/Lab2_ZHANG_David/Lab2_ZHANG_David.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681328824803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccessController AccessController:MASTER " "Elaborating entity \"AccessController\" for hierarchy \"AccessController:MASTER\"" {  } { { "../Lab2_ZHANG_David.v" "MASTER" { Text "D:/ADD_Demos/Lab2_ZHANG_David/Lab2_ZHANG_David.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681328824831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681328826652 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681328827142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681328828263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681328828263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681328828992 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681328828992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681328828992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681328828992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681328829022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 14:47:09 2023 " "Processing ended: Wed Apr 12 14:47:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681328829022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681328829022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681328829022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681328829022 ""}
