Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov 29 15:18:47 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file uart_receiver_control_sets_placed.rpt
| Design       : uart_receiver
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      4 |            3 |
|     11 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              18 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              23 |           12 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | receive_module_inst/data[0]_i_1_n_0    | sync_reest/AR[0]                       |                1 |              1 |
|  clk_IBUF_BUFG | receive_module_inst/data[1]_i_1_n_0    | sync_reest/AR[0]                       |                1 |              1 |
|  clk_IBUF_BUFG | receive_module_inst/data[2]_i_1_n_0    | sync_reest/AR[0]                       |                1 |              1 |
|  clk_IBUF_BUFG | receive_module_inst/data[3]_i_1_n_0    | sync_reest/AR[0]                       |                1 |              1 |
|  clk_IBUF_BUFG | receive_module_inst/data[4]_i_1_n_0    | sync_reest/AR[0]                       |                1 |              1 |
|  clk_IBUF_BUFG | receive_module_inst/data[5]_i_1_n_0    | sync_reest/AR[0]                       |                1 |              1 |
|  clk_IBUF_BUFG | receive_module_inst/data[6]_i_1_n_0    | sync_reest/AR[0]                       |                1 |              1 |
|  clk_IBUF_BUFG | receive_module_inst/data[7]_i_1_n_0    | sync_reest/AR[0]                       |                1 |              1 |
|  clk_IBUF_BUFG |                                        |                                        |                2 |              4 |
|  clk_IBUF_BUFG | receive_module_inst/counter[5]_i_1_n_0 | sync_reest/AR[0]                       |                1 |              4 |
|  clk_IBUF_BUFG | baud_controller_rx_inst/E[0]           | receive_module_inst/counter[5]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | receive_module_inst/Rx_DATA[7]_i_1_n_0 | sync_reest/AR[0]                       |                3 |             11 |
|  clk_IBUF_BUFG |                                        | sync_reest/AR[0]                       |                6 |             18 |
+----------------+----------------------------------------+----------------------------------------+------------------+----------------+


