<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\05_Functional_Description\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/05_Functional_Description/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Overview_1gqzh8q6n" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Overview_1gqzh8q6n.xml" xtrc="topic:1;2:112">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Overview_1gqzh8q6n.xml" xtrc="title:1;3:10">Overview</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Overview_1gqzh8q6n.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Overview_1gqzh8q6n.xml" xtrc="p:1;6:8">The PGMRCLK (Programmable Recovered Clock) block shown in <xref audience="DIGIG5_ROW" href="Functional_Block_Diagram_7golzuthq.xml#Functional_Block_Diagram_7golzuthq/pgmrclk_functional_blk_diag" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Overview_1gqzh8q6n.xml" xtrc="xref:1;6:204" type="fig"><?ditaot gentext?>Figure 1</xref>
    <xref audience="DIGIG5_NOKIA" href="Functional_Block_Diagram_7golzuthq.xml#Functional_Block_Diagram_7golzuthq/pgmrclk_functional_blk_diag_alu" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Overview_1gqzh8q6n.xml" xtrc="xref:2;7:149" type="fig"><?ditaot gentext?>Figure 2</xref>
    contains the implementations for the Programmable Recovered Clocks<ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Overview_1gqzh8q6n.xml" xtrc="ph:1;8:99">, PMON Latch Clocks, and TIP Consolidation</ph>.
    <ph audience="DIGIG5_ROW DIGIG5_NOKIA" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Overview_1gqzh8q6n.xml" xtrc="ph:2;9:44">The PGRMCLK block also contains FPI
    Reshaping logic. </ph>Selected internal clocks are recovered by this block
    to the external device pins, PGRMCLK[7:0], and generated PMON Latch Clocks
    are provided by this block to the subsystems within the device. External
    PMON Latch Clock synchronization is possible though the PMON_SYNC_I device
    input and external PMON latch clock generation is possible through the
    PMON_SYNC_O device output.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Overview_1gqzh8q6n.xml" xtrc="p:2;17:8">The PGMRCLK block provides additional logic to directly monitor the
    status of PCIE_REFCLK and PCLK on the external device pins
    PLL_STATUS[1:0]. <ph audience="DIGIG5_ROW DIGIG5_NOKIA" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Overview_1gqzh8q6n.xml" xtrc="ph:3;19:61">The block also
    contains logic to reshape the incoming FPI signal and to monitor the
    status of the subsystem TIP (Transfer In Progress) signals.</ph><ph audience="DIGIG5_ROW DIGIG5_NOKIA" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\05_Functional_Description\Topics\Overview_1gqzh8q6n.xml" xtrc="ph:4;21:108">The PGMRCLK also provides twelve output
    clocks, OM_REFCLK[11:0] which may be used by optical modules as an input
    reference clock source. These OM_REFCLK[11:0] output clocks may be
    selected from any of the transmit SERDES bank A/B/C lanes in use, and are
    nominally divide by 1024 versions of the SERDES transmit line data rate.
    </ph></p>
  </body>
</topic>