 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 40
        -max_paths 40
Design : timer1_1
Version: E-2010.12-SP5-3
Date   : Sat May  2 20:15:34 2015
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht_pg
Wire Load Model Mode: top

  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8310 f
  U135/QN (INVX0)                        0.0928     0.9237 r
  U138/QN (NAND2X0)                      0.1150     1.0387 f
  U112/QN (NAND3X0)                      0.1434     1.1821 r
  U111/Q (XOR2X1)                        0.2258     1.4079 r
  U108/QN (NAND4X0)                      0.1435     1.5514 f
  U133/Q (AND2X1)                        0.1702     1.7216 f
  U200/Q (AND2X1)                        0.1493     1.8709 f
  U141/Q (AND2X1)                        0.1444     2.0153 f
  U140/Q (XNOR2X1)                       0.2246     2.2399 f
  U94/Q (AO22X1)                         0.1977     2.4375 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4621 f
  data arrival time                                 2.4621

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4621
  -----------------------------------------------------------
  slack (MET)                                       2.6006


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8310 f
  U135/QN (INVX0)                        0.0928     0.9237 r
  U138/QN (NAND2X0)                      0.1150     1.0387 f
  U112/QN (NAND3X0)                      0.1434     1.1821 r
  U111/Q (XOR2X1)                        0.2258     1.4079 r
  U108/QN (NAND4X0)                      0.1435     1.5514 f
  U137/Q (AND2X1)                        0.1741     1.7255 f
  U200/Q (AND2X1)                        0.1384     1.8639 f
  U141/Q (AND2X1)                        0.1444     2.0083 f
  U140/Q (XNOR2X1)                       0.2246     2.2329 f
  U94/Q (AO22X1)                         0.1977     2.4305 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4551 f
  data arrival time                                 2.4551

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4551
  -----------------------------------------------------------
  slack (MET)                                       2.6076


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8310 f
  U135/QN (INVX0)                        0.0928     0.9237 r
  U116/QN (NAND2X0)                      0.1146     1.0383 f
  U112/QN (NAND3X0)                      0.1292     1.1675 r
  U111/Q (XOR2X1)                        0.2258     1.3933 r
  U108/QN (NAND4X0)                      0.1435     1.5368 f
  U133/Q (AND2X1)                        0.1702     1.7070 f
  U200/Q (AND2X1)                        0.1493     1.8562 f
  U141/Q (AND2X1)                        0.1444     2.0007 f
  U140/Q (XNOR2X1)                       0.2246     2.2252 f
  U94/Q (AO22X1)                         0.1977     2.4229 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4474 f
  data arrival time                                 2.4474

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4474
  -----------------------------------------------------------
  slack (MET)                                       2.6152


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[2] (ndff_n8_0)               0.0000     0.8310 f
  U134/QN (INVX0)                        0.0921     0.9231 r
  U116/QN (NAND2X0)                      0.1138     1.0369 f
  U112/QN (NAND3X0)                      0.1292     1.1662 r
  U111/Q (XOR2X1)                        0.2258     1.3919 r
  U108/QN (NAND4X0)                      0.1435     1.5354 f
  U133/Q (AND2X1)                        0.1702     1.7056 f
  U200/Q (AND2X1)                        0.1493     1.8549 f
  U141/Q (AND2X1)                        0.1444     1.9993 f
  U140/Q (XNOR2X1)                       0.2246     2.2239 f
  U94/Q (AO22X1)                         0.1977     2.4215 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4461 f
  data arrival time                                 2.4461

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4461
  -----------------------------------------------------------
  slack (MET)                                       2.6166


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8310 f
  U135/QN (INVX0)                        0.0928     0.9237 r
  U116/QN (NAND2X0)                      0.1146     1.0383 f
  U112/QN (NAND3X0)                      0.1292     1.1675 r
  U111/Q (XOR2X1)                        0.2258     1.3933 r
  U108/QN (NAND4X0)                      0.1435     1.5368 f
  U137/Q (AND2X1)                        0.1741     1.7108 f
  U200/Q (AND2X1)                        0.1384     1.8493 f
  U141/Q (AND2X1)                        0.1444     1.9937 f
  U140/Q (XNOR2X1)                       0.2246     2.2182 f
  U94/Q (AO22X1)                         0.1977     2.4159 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4404 f
  data arrival time                                 2.4404

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4404
  -----------------------------------------------------------
  slack (MET)                                       2.6222


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[2] (ndff_n8_0)               0.0000     0.8310 f
  U134/QN (INVX0)                        0.0921     0.9231 r
  U116/QN (NAND2X0)                      0.1138     1.0369 f
  U112/QN (NAND3X0)                      0.1292     1.1662 r
  U111/Q (XOR2X1)                        0.2258     1.3919 r
  U108/QN (NAND4X0)                      0.1435     1.5354 f
  U137/Q (AND2X1)                        0.1741     1.7095 f
  U200/Q (AND2X1)                        0.1384     1.8479 f
  U141/Q (AND2X1)                        0.1444     1.9923 f
  U140/Q (XNOR2X1)                       0.2246     2.2169 f
  U94/Q (AO22X1)                         0.1977     2.4145 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4391 f
  data arrival time                                 2.4391

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4391
  -----------------------------------------------------------
  slack (MET)                                       2.6235


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8310 f
  U135/QN (INVX0)                        0.0928     0.9237 r
  U138/QN (NAND2X0)                      0.1150     1.0387 f
  U112/QN (NAND3X0)                      0.1434     1.1821 r
  U111/Q (XOR2X1)                        0.2008     1.3830 f
  U108/QN (NAND4X0)                      0.1662     1.5492 r
  U133/Q (AND2X1)                        0.1599     1.7091 r
  U200/Q (AND2X1)                        0.1420     1.8511 r
  U141/Q (AND2X1)                        0.1363     1.9874 r
  U140/Q (XNOR2X1)                       0.2253     2.2127 f
  U94/Q (AO22X1)                         0.1977     2.4104 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4350 f
  data arrival time                                 2.4350

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4350
  -----------------------------------------------------------
  slack (MET)                                       2.6277


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8310 f
  U135/QN (INVX0)                        0.0928     0.9237 r
  U138/QN (NAND2X0)                      0.1150     1.0387 f
  U112/QN (NAND3X0)                      0.1434     1.1821 r
  U111/Q (XOR2X1)                        0.2008     1.3830 f
  U108/QN (NAND4X0)                      0.1662     1.5492 r
  U137/Q (AND2X1)                        0.1640     1.7132 r
  U200/Q (AND2X1)                        0.1370     1.8502 r
  U141/Q (AND2X1)                        0.1363     1.9866 r
  U140/Q (XNOR2X1)                       0.2253     2.2119 f
  U94/Q (AO22X1)                         0.1977     2.4095 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4341 f
  data arrival time                                 2.4341

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4341
  -----------------------------------------------------------
  slack (MET)                                       2.6286


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[2] (ndff_n8_0)               0.0000     0.8310 f
  U134/QN (INVX0)                        0.0921     0.9231 r
  U139/QN (NAND2X0)                      0.1134     1.0365 f
  U112/QN (NAND3X0)                      0.1162     1.1527 r
  U111/Q (XOR2X1)                        0.2258     1.3784 r
  U108/QN (NAND4X0)                      0.1435     1.5219 f
  U133/Q (AND2X1)                        0.1702     1.6921 f
  U200/Q (AND2X1)                        0.1493     1.8414 f
  U141/Q (AND2X1)                        0.1444     1.9858 f
  U140/Q (XNOR2X1)                       0.2246     2.2104 f
  U94/Q (AO22X1)                         0.1977     2.4080 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4326 f
  data arrival time                                 2.4326

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4326
  -----------------------------------------------------------
  slack (MET)                                       2.6300


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[2] (ndff_n8_0)               0.0000     0.8310 f
  U134/QN (INVX0)                        0.0921     0.9231 r
  U139/QN (NAND2X0)                      0.1134     1.0365 f
  U112/QN (NAND3X0)                      0.1162     1.1527 r
  U111/Q (XOR2X1)                        0.2258     1.3784 r
  U108/QN (NAND4X0)                      0.1435     1.5219 f
  U137/Q (AND2X1)                        0.1741     1.6960 f
  U200/Q (AND2X1)                        0.1384     1.8344 f
  U141/Q (AND2X1)                        0.1444     1.9788 f
  U140/Q (XNOR2X1)                       0.2246     2.2034 f
  U94/Q (AO22X1)                         0.1977     2.4011 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4256 f
  data arrival time                                 2.4256

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4256
  -----------------------------------------------------------
  slack (MET)                                       2.6370


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8310 f
  U135/QN (INVX0)                        0.0928     0.9237 r
  U116/QN (NAND2X0)                      0.1146     1.0383 f
  U112/QN (NAND3X0)                      0.1292     1.1675 r
  U111/Q (XOR2X1)                        0.2008     1.3683 f
  U108/QN (NAND4X0)                      0.1662     1.5346 r
  U133/Q (AND2X1)                        0.1599     1.6945 r
  U200/Q (AND2X1)                        0.1420     1.8365 r
  U141/Q (AND2X1)                        0.1363     1.9728 r
  U140/Q (XNOR2X1)                       0.2253     2.1981 f
  U94/Q (AO22X1)                         0.1977     2.3958 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4203 f
  data arrival time                                 2.4203

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4203
  -----------------------------------------------------------
  slack (MET)                                       2.6423


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8310 f
  U135/QN (INVX0)                        0.0928     0.9237 r
  U116/QN (NAND2X0)                      0.1146     1.0383 f
  U112/QN (NAND3X0)                      0.1292     1.1675 r
  U111/Q (XOR2X1)                        0.2008     1.3683 f
  U108/QN (NAND4X0)                      0.1662     1.5346 r
  U137/Q (AND2X1)                        0.1640     1.6986 r
  U200/Q (AND2X1)                        0.1370     1.8356 r
  U141/Q (AND2X1)                        0.1363     1.9719 r
  U140/Q (XNOR2X1)                       0.2253     2.1972 f
  U94/Q (AO22X1)                         0.1977     2.3949 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4194 f
  data arrival time                                 2.4194

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4194
  -----------------------------------------------------------
  slack (MET)                                       2.6432


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[2] (ndff_n8_0)               0.0000     0.8310 f
  U134/QN (INVX0)                        0.0921     0.9231 r
  U116/QN (NAND2X0)                      0.1138     1.0369 f
  U112/QN (NAND3X0)                      0.1292     1.1662 r
  U111/Q (XOR2X1)                        0.2008     1.3670 f
  U108/QN (NAND4X0)                      0.1662     1.5332 r
  U133/Q (AND2X1)                        0.1599     1.6931 r
  U200/Q (AND2X1)                        0.1420     1.8351 r
  U141/Q (AND2X1)                        0.1363     1.9714 r
  U140/Q (XNOR2X1)                       0.2253     2.1968 f
  U94/Q (AO22X1)                         0.1977     2.3944 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4190 f
  data arrival time                                 2.4190

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4190
  -----------------------------------------------------------
  slack (MET)                                       2.6437


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[2] (ndff_n8_0)               0.0000     0.8310 f
  U134/QN (INVX0)                        0.0921     0.9231 r
  U116/QN (NAND2X0)                      0.1138     1.0369 f
  U112/QN (NAND3X0)                      0.1292     1.1662 r
  U111/Q (XOR2X1)                        0.2008     1.3670 f
  U108/QN (NAND4X0)                      0.1662     1.5332 r
  U137/Q (AND2X1)                        0.1640     1.6973 r
  U200/Q (AND2X1)                        0.1370     1.8342 r
  U141/Q (AND2X1)                        0.1363     1.9706 r
  U140/Q (XNOR2X1)                       0.2253     2.1959 f
  U94/Q (AO22X1)                         0.1977     2.3935 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4181 f
  data arrival time                                 2.4181

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4181
  -----------------------------------------------------------
  slack (MET)                                       2.6445


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[2] (ndff_n8_0)               0.0000     0.8310 f
  U134/QN (INVX0)                        0.0921     0.9231 r
  U139/QN (NAND2X0)                      0.1134     1.0365 f
  U112/QN (NAND3X0)                      0.1162     1.1527 r
  U111/Q (XOR2X1)                        0.2008     1.3535 f
  U108/QN (NAND4X0)                      0.1662     1.5197 r
  U133/Q (AND2X1)                        0.1599     1.6796 r
  U200/Q (AND2X1)                        0.1420     1.8216 r
  U141/Q (AND2X1)                        0.1363     1.9580 r
  U140/Q (XNOR2X1)                       0.2253     2.1833 f
  U94/Q (AO22X1)                         0.1977     2.3809 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4055 f
  data arrival time                                 2.4055

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4055
  -----------------------------------------------------------
  slack (MET)                                       2.6572


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[2] (ndff_n8_0)               0.0000     0.8310 f
  U134/QN (INVX0)                        0.0921     0.9231 r
  U139/QN (NAND2X0)                      0.1134     1.0365 f
  U112/QN (NAND3X0)                      0.1162     1.1527 r
  U111/Q (XOR2X1)                        0.2008     1.3535 f
  U108/QN (NAND4X0)                      0.1662     1.5197 r
  U137/Q (AND2X1)                        0.1640     1.6838 r
  U200/Q (AND2X1)                        0.1370     1.8207 r
  U141/Q (AND2X1)                        0.1363     1.9571 r
  U140/Q (XNOR2X1)                       0.2253     2.1824 f
  U94/Q (AO22X1)                         0.1977     2.3801 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4046 f
  data arrival time                                 2.4046

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4046
  -----------------------------------------------------------
  slack (MET)                                       2.6580


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[3] (ndff_n8_0)               0.0000     0.7994 r
  U135/QN (INVX0)                        0.0863     0.8857 f
  U138/QN (NAND2X0)                      0.1282     1.0139 r
  U112/QN (NAND3X0)                      0.1127     1.1266 f
  U111/Q (XOR2X1)                        0.2211     1.3477 r
  U108/QN (NAND4X0)                      0.1435     1.4912 f
  U133/Q (AND2X1)                        0.1702     1.6614 f
  U200/Q (AND2X1)                        0.1493     1.8107 f
  U141/Q (AND2X1)                        0.1444     1.9551 f
  U140/Q (XNOR2X1)                       0.2246     2.1797 f
  U94/Q (AO22X1)                         0.1977     2.3773 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4019 f
  data arrival time                                 2.4019

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4019
  -----------------------------------------------------------
  slack (MET)                                       2.6607


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[2] (ndff_n8_0)               0.0000     0.7994 r
  U134/QN (INVX0)                        0.0858     0.8852 f
  U116/QN (NAND2X0)                      0.1269     1.0120 r
  U112/QN (NAND3X0)                      0.1131     1.1251 f
  U111/Q (XOR2X1)                        0.2211     1.3462 r
  U108/QN (NAND4X0)                      0.1435     1.4897 f
  U133/Q (AND2X1)                        0.1702     1.6599 f
  U200/Q (AND2X1)                        0.1493     1.8092 f
  U141/Q (AND2X1)                        0.1444     1.9536 f
  U140/Q (XNOR2X1)                       0.2246     2.1782 f
  U94/Q (AO22X1)                         0.1977     2.3758 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.4004 f
  data arrival time                                 2.4004

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.4004
  -----------------------------------------------------------
  slack (MET)                                       2.6623


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[2] (ndff_n8_0)               0.0000     0.7994 r
  U134/QN (INVX0)                        0.0858     0.8852 f
  U139/QN (NAND2X0)                      0.1263     1.0115 r
  U112/QN (NAND3X0)                      0.1100     1.1214 f
  U111/Q (XOR2X1)                        0.2211     1.3425 r
  U108/QN (NAND4X0)                      0.1435     1.4860 f
  U133/Q (AND2X1)                        0.1702     1.6563 f
  U200/Q (AND2X1)                        0.1493     1.8055 f
  U141/Q (AND2X1)                        0.1444     1.9499 f
  U140/Q (XNOR2X1)                       0.2246     2.1745 f
  U94/Q (AO22X1)                         0.1977     2.3722 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3967 f
  data arrival time                                 2.3967

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3967
  -----------------------------------------------------------
  slack (MET)                                       2.6659


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[3] (ndff_n8_0)               0.0000     0.7994 r
  U135/QN (INVX0)                        0.0863     0.8857 f
  U138/QN (NAND2X0)                      0.1282     1.0139 r
  U112/QN (NAND3X0)                      0.1127     1.1266 f
  U111/Q (XOR2X1)                        0.2211     1.3477 r
  U108/QN (NAND4X0)                      0.1435     1.4912 f
  U137/Q (AND2X1)                        0.1741     1.6653 f
  U200/Q (AND2X1)                        0.1384     1.8037 f
  U141/Q (AND2X1)                        0.1444     1.9481 f
  U140/Q (XNOR2X1)                       0.2246     2.1727 f
  U94/Q (AO22X1)                         0.1977     2.3704 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3949 f
  data arrival time                                 2.3949

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3949
  -----------------------------------------------------------
  slack (MET)                                       2.6677


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[3] (ndff_n8_0)               0.0000     0.7994 r
  U135/QN (INVX0)                        0.0863     0.8857 f
  U116/QN (NAND2X0)                      0.1206     1.0063 r
  U112/QN (NAND3X0)                      0.1131     1.1194 f
  U111/Q (XOR2X1)                        0.2211     1.3405 r
  U108/QN (NAND4X0)                      0.1435     1.4840 f
  U133/Q (AND2X1)                        0.1702     1.6542 f
  U200/Q (AND2X1)                        0.1493     1.8035 f
  U141/Q (AND2X1)                        0.1444     1.9479 f
  U140/Q (XNOR2X1)                       0.2246     2.1724 f
  U94/Q (AO22X1)                         0.1977     2.3701 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3946 f
  data arrival time                                 2.3946

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3946
  -----------------------------------------------------------
  slack (MET)                                       2.6680


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[2] (ndff_n8_0)               0.0000     0.7994 r
  U134/QN (INVX0)                        0.0858     0.8852 f
  U116/QN (NAND2X0)                      0.1269     1.0120 r
  U112/QN (NAND3X0)                      0.1131     1.1251 f
  U111/Q (XOR2X1)                        0.2211     1.3462 r
  U108/QN (NAND4X0)                      0.1435     1.4897 f
  U137/Q (AND2X1)                        0.1741     1.6638 f
  U200/Q (AND2X1)                        0.1384     1.8022 f
  U141/Q (AND2X1)                        0.1444     1.9466 f
  U140/Q (XNOR2X1)                       0.2246     2.1712 f
  U94/Q (AO22X1)                         0.1977     2.3688 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3934 f
  data arrival time                                 2.3934

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3934
  -----------------------------------------------------------
  slack (MET)                                       2.6693


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[2] (ndff_n8_0)               0.0000     0.7994 r
  U134/QN (INVX0)                        0.0858     0.8852 f
  U139/QN (NAND2X0)                      0.1263     1.0115 r
  U112/QN (NAND3X0)                      0.1100     1.1214 f
  U111/Q (XOR2X1)                        0.2211     1.3425 r
  U108/QN (NAND4X0)                      0.1435     1.4860 f
  U137/Q (AND2X1)                        0.1741     1.6601 f
  U200/Q (AND2X1)                        0.1384     1.7985 f
  U141/Q (AND2X1)                        0.1444     1.9429 f
  U140/Q (XNOR2X1)                       0.2246     2.1675 f
  U94/Q (AO22X1)                         0.1977     2.3652 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3897 f
  data arrival time                                 2.3897

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3897
  -----------------------------------------------------------
  slack (MET)                                       2.6729


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[3] (ndff_n8_0)               0.0000     0.7994 r
  U135/QN (INVX0)                        0.0863     0.8857 f
  U116/QN (NAND2X0)                      0.1206     1.0063 r
  U112/QN (NAND3X0)                      0.1131     1.1194 f
  U111/Q (XOR2X1)                        0.2211     1.3405 r
  U108/QN (NAND4X0)                      0.1435     1.4840 f
  U137/Q (AND2X1)                        0.1741     1.6580 f
  U200/Q (AND2X1)                        0.1384     1.7965 f
  U141/Q (AND2X1)                        0.1444     1.9409 f
  U140/Q (XNOR2X1)                       0.2246     2.1654 f
  U94/Q (AO22X1)                         0.1977     2.3631 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3877 f
  data arrival time                                 2.3877

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3877
  -----------------------------------------------------------
  slack (MET)                                       2.6750


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[3] (ndff_n8_0)               0.0000     0.7994 r
  U135/QN (INVX0)                        0.0863     0.8857 f
  U138/QN (NAND2X0)                      0.1282     1.0139 r
  U112/QN (NAND3X0)                      0.1127     1.1266 f
  U111/Q (XOR2X1)                        0.1981     1.3247 f
  U108/QN (NAND4X0)                      0.1662     1.4910 r
  U133/Q (AND2X1)                        0.1599     1.6509 r
  U200/Q (AND2X1)                        0.1420     1.7929 r
  U141/Q (AND2X1)                        0.1363     1.9292 r
  U140/Q (XNOR2X1)                       0.2253     2.1545 f
  U94/Q (AO22X1)                         0.1977     2.3522 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3767 f
  data arrival time                                 2.3767

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3767
  -----------------------------------------------------------
  slack (MET)                                       2.6859


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[3] (ndff_n8_0)               0.0000     0.7994 r
  U135/QN (INVX0)                        0.0863     0.8857 f
  U138/QN (NAND2X0)                      0.1282     1.0139 r
  U112/QN (NAND3X0)                      0.1127     1.1266 f
  U111/Q (XOR2X1)                        0.1981     1.3247 f
  U108/QN (NAND4X0)                      0.1662     1.4910 r
  U137/Q (AND2X1)                        0.1640     1.6550 r
  U200/Q (AND2X1)                        0.1370     1.7920 r
  U141/Q (AND2X1)                        0.1363     1.9283 r
  U140/Q (XNOR2X1)                       0.2253     2.1536 f
  U94/Q (AO22X1)                         0.1977     2.3513 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3758 f
  data arrival time                                 2.3758

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3758
  -----------------------------------------------------------
  slack (MET)                                       2.6868


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[2] (ndff_n8_0)               0.0000     0.7994 r
  U134/QN (INVX0)                        0.0858     0.8852 f
  U116/QN (NAND2X0)                      0.1269     1.0120 r
  U112/QN (NAND3X0)                      0.1131     1.1251 f
  U111/Q (XOR2X1)                        0.1981     1.3232 f
  U108/QN (NAND4X0)                      0.1662     1.4894 r
  U133/Q (AND2X1)                        0.1599     1.6493 r
  U200/Q (AND2X1)                        0.1420     1.7913 r
  U141/Q (AND2X1)                        0.1363     1.9277 r
  U140/Q (XNOR2X1)                       0.2253     2.1530 f
  U94/Q (AO22X1)                         0.1977     2.3506 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3752 f
  data arrival time                                 2.3752

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3752
  -----------------------------------------------------------
  slack (MET)                                       2.6874


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[2] (ndff_n8_0)               0.0000     0.7994 r
  U134/QN (INVX0)                        0.0858     0.8852 f
  U116/QN (NAND2X0)                      0.1269     1.0120 r
  U112/QN (NAND3X0)                      0.1131     1.1251 f
  U111/Q (XOR2X1)                        0.1981     1.3232 f
  U108/QN (NAND4X0)                      0.1662     1.4894 r
  U137/Q (AND2X1)                        0.1640     1.6535 r
  U200/Q (AND2X1)                        0.1370     1.7905 r
  U141/Q (AND2X1)                        0.1363     1.9268 r
  U140/Q (XNOR2X1)                       0.2253     2.1521 f
  U94/Q (AO22X1)                         0.1977     2.3498 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3743 f
  data arrival time                                 2.3743

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3743
  -----------------------------------------------------------
  slack (MET)                                       2.6883


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[2] (ndff_n8_0)               0.0000     0.7994 r
  U134/QN (INVX0)                        0.0858     0.8852 f
  U139/QN (NAND2X0)                      0.1263     1.0115 r
  U112/QN (NAND3X0)                      0.1100     1.1214 f
  U111/Q (XOR2X1)                        0.1981     1.3195 f
  U108/QN (NAND4X0)                      0.1662     1.4858 r
  U133/Q (AND2X1)                        0.1599     1.6457 r
  U200/Q (AND2X1)                        0.1420     1.7877 r
  U141/Q (AND2X1)                        0.1363     1.9240 r
  U140/Q (XNOR2X1)                       0.2253     2.1493 f
  U94/Q (AO22X1)                         0.1977     2.3470 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3715 f
  data arrival time                                 2.3715

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3715
  -----------------------------------------------------------
  slack (MET)                                       2.6911


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[2] (ndff_n8_0)               0.0000     0.7994 r
  U134/QN (INVX0)                        0.0858     0.8852 f
  U139/QN (NAND2X0)                      0.1263     1.0115 r
  U112/QN (NAND3X0)                      0.1100     1.1214 f
  U111/Q (XOR2X1)                        0.1981     1.3195 f
  U108/QN (NAND4X0)                      0.1662     1.4858 r
  U137/Q (AND2X1)                        0.1640     1.6498 r
  U200/Q (AND2X1)                        0.1370     1.7868 r
  U141/Q (AND2X1)                        0.1363     1.9231 r
  U140/Q (XNOR2X1)                       0.2253     2.1485 f
  U94/Q (AO22X1)                         0.1977     2.3461 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3707 f
  data arrival time                                 2.3707

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3707
  -----------------------------------------------------------
  slack (MET)                                       2.6920


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[3] (ndff_n8_0)               0.0000     0.7994 r
  U135/QN (INVX0)                        0.0863     0.8857 f
  U116/QN (NAND2X0)                      0.1206     1.0063 r
  U112/QN (NAND3X0)                      0.1131     1.1194 f
  U111/Q (XOR2X1)                        0.1981     1.3175 f
  U108/QN (NAND4X0)                      0.1662     1.4837 r
  U133/Q (AND2X1)                        0.1599     1.6436 r
  U200/Q (AND2X1)                        0.1420     1.7856 r
  U141/Q (AND2X1)                        0.1363     1.9220 r
  U140/Q (XNOR2X1)                       0.2253     2.1473 f
  U94/Q (AO22X1)                         0.1977     2.3449 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3695 f
  data arrival time                                 2.3695

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3695
  -----------------------------------------------------------
  slack (MET)                                       2.6932


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[3] (ndff_n8_0)               0.0000     0.7994 r
  U135/QN (INVX0)                        0.0863     0.8857 f
  U116/QN (NAND2X0)                      0.1206     1.0063 r
  U112/QN (NAND3X0)                      0.1131     1.1194 f
  U111/Q (XOR2X1)                        0.1981     1.3175 f
  U108/QN (NAND4X0)                      0.1662     1.4837 r
  U137/Q (AND2X1)                        0.1640     1.6478 r
  U200/Q (AND2X1)                        0.1370     1.7847 r
  U141/Q (AND2X1)                        0.1363     1.9211 r
  U140/Q (XNOR2X1)                       0.2253     2.1464 f
  U94/Q (AO22X1)                         0.1977     2.3441 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3686 f
  data arrival time                                 2.3686

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3686
  -----------------------------------------------------------
  slack (MET)                                       2.6940


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[2] (ndff_n8_0)               0.0000     0.8310 f
  U138/QN (NAND2X0)                      0.1295     0.9605 r
  U112/QN (NAND3X0)                      0.1127     1.0732 f
  U111/Q (XOR2X1)                        0.2211     1.2943 r
  U108/QN (NAND4X0)                      0.1435     1.4378 f
  U133/Q (AND2X1)                        0.1702     1.6080 f
  U200/Q (AND2X1)                        0.1493     1.7573 f
  U141/Q (AND2X1)                        0.1444     1.9017 f
  U140/Q (XNOR2X1)                       0.2246     2.1263 f
  U94/Q (AO22X1)                         0.1977     2.3239 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3485 f
  data arrival time                                 2.3485

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3485
  -----------------------------------------------------------
  slack (MET)                                       2.7142


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8310 f
  U135/QN (INVX0)                        0.0928     0.9237 r
  U138/QN (NAND2X0)                      0.1150     1.0387 f
  U109/Q (XOR2X1)                        0.2414     1.2802 r
  U108/QN (NAND4X0)                      0.1570     1.4372 f
  U133/Q (AND2X1)                        0.1702     1.6074 f
  U200/Q (AND2X1)                        0.1493     1.7566 f
  U141/Q (AND2X1)                        0.1444     1.9011 f
  U140/Q (XNOR2X1)                       0.2246     2.1256 f
  U94/Q (AO22X1)                         0.1977     2.3233 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3478 f
  data arrival time                                 2.3478

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3478
  -----------------------------------------------------------
  slack (MET)                                       2.7148


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[2] (ndff_n8_0)               0.0000     0.7994 r
  U138/QN (NAND2X0)                      0.1223     0.9217 f
  U112/QN (NAND3X0)                      0.1434     1.0651 r
  U111/Q (XOR2X1)                        0.2258     1.2909 r
  U108/QN (NAND4X0)                      0.1435     1.4344 f
  U133/Q (AND2X1)                        0.1702     1.6046 f
  U200/Q (AND2X1)                        0.1493     1.7538 f
  U141/Q (AND2X1)                        0.1444     1.8982 f
  U140/Q (XNOR2X1)                       0.2246     2.1228 f
  U94/Q (AO22X1)                         0.1977     2.3205 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3450 f
  data arrival time                                 2.3450

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3450
  -----------------------------------------------------------
  slack (MET)                                       2.7176


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8310 f
  U139/QN (NAND2X0)                      0.1277     0.9587 r
  U112/QN (NAND3X0)                      0.1100     1.0686 f
  U111/Q (XOR2X1)                        0.2211     1.2897 r
  U108/QN (NAND4X0)                      0.1435     1.4332 f
  U133/Q (AND2X1)                        0.1702     1.6035 f
  U200/Q (AND2X1)                        0.1493     1.7527 f
  U141/Q (AND2X1)                        0.1444     1.8971 f
  U140/Q (XNOR2X1)                       0.2246     2.1217 f
  U94/Q (AO22X1)                         0.1977     2.3194 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3439 f
  data arrival time                                 2.3439

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3439
  -----------------------------------------------------------
  slack (MET)                                       2.7187


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8310 f
  U135/QN (INVX0)                        0.0928     0.9237 r
  U116/QN (NAND2X0)                      0.1146     1.0383 f
  U110/Q (XOR2X1)                        0.2410     1.2793 r
  U108/QN (NAND4X0)                      0.1537     1.4330 f
  U133/Q (AND2X1)                        0.1702     1.6032 f
  U200/Q (AND2X1)                        0.1493     1.7525 f
  U141/Q (AND2X1)                        0.1444     1.8969 f
  U140/Q (XNOR2X1)                       0.2246     2.1215 f
  U94/Q (AO22X1)                         0.1977     2.3191 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3437 f
  data arrival time                                 2.3437

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3437
  -----------------------------------------------------------
  slack (MET)                                       2.7190


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[3] (ndff_n8_0)               0.0000     0.8310 f
  U135/QN (INVX0)                        0.0928     0.9237 r
  U138/QN (NAND2X0)                      0.1150     1.0387 f
  U109/Q (XOR2X1)                        0.2263     1.2651 f
  U108/QN (NAND4X0)                      0.1915     1.4566 r
  U133/Q (AND2X1)                        0.1599     1.6165 r
  U200/Q (AND2X1)                        0.1420     1.7585 r
  U141/Q (AND2X1)                        0.1363     1.8948 r
  U140/Q (XNOR2X1)                       0.2253     2.1201 f
  U94/Q (AO22X1)                         0.1977     2.3178 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3423 f
  data arrival time                                 2.3423

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3423
  -----------------------------------------------------------
  slack (MET)                                       2.7203


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[2] (ndff_n8_0)               0.0000     0.8310 f
  U134/QN (INVX0)                        0.0921     0.9231 r
  U116/QN (NAND2X0)                      0.1138     1.0369 f
  U110/Q (XOR2X1)                        0.2410     1.2779 r
  U108/QN (NAND4X0)                      0.1537     1.4317 f
  U133/Q (AND2X1)                        0.1702     1.6019 f
  U200/Q (AND2X1)                        0.1493     1.7511 f
  U141/Q (AND2X1)                        0.1444     1.8955 f
  U140/Q (XNOR2X1)                       0.2246     2.1201 f
  U94/Q (AO22X1)                         0.1977     2.3178 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3423 f
  data arrival time                                 2.3423

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3423
  -----------------------------------------------------------
  slack (MET)                                       2.7203


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[2] (ndff_n8_0)               0.0000     0.8310 f
  U138/QN (NAND2X0)                      0.1295     0.9605 r
  U112/QN (NAND3X0)                      0.1127     1.0732 f
  U111/Q (XOR2X1)                        0.2211     1.2943 r
  U108/QN (NAND4X0)                      0.1435     1.4378 f
  U137/Q (AND2X1)                        0.1741     1.6119 f
  U200/Q (AND2X1)                        0.1384     1.7503 f
  U141/Q (AND2X1)                        0.1444     1.8947 f
  U140/Q (XNOR2X1)                       0.2246     2.1193 f
  U94/Q (AO22X1)                         0.1977     2.3169 f
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     2.3415 f
  data arrival time                                 2.3415

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.1000 f
  library setup time                    -0.0374     5.0626
  data required time                                5.0626
  -----------------------------------------------------------
  data required time                                5.0626
  data arrival time                                -2.3415
  -----------------------------------------------------------
  slack (MET)                                       2.7212


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U119/QN (NOR2X0)                       0.2159     2.6503 r
  u3/E (ndff_n8_1)                       0.0000     2.6503 r
  u3/U9/QN (INVX0)                       0.1782     2.8285 f
  u3/U2/Q (AO22X1)                       0.2209     3.0494 f
  u3/output_reg[0]/D (DFFARX1)           0.0240     3.0734 f
  data arrival time                                 3.0734

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0734
  -----------------------------------------------------------
  slack (MET)                                       6.9085


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U119/QN (NOR2X0)                       0.2159     2.6503 r
  u3/E (ndff_n8_1)                       0.0000     2.6503 r
  u3/U9/QN (INVX0)                       0.1782     2.8285 f
  u3/U3/Q (AO22X1)                       0.2209     3.0494 f
  u3/output_reg[1]/D (DFFARX1)           0.0240     3.0734 f
  data arrival time                                 3.0734

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0734
  -----------------------------------------------------------
  slack (MET)                                       6.9085


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U119/QN (NOR2X0)                       0.2159     2.6503 r
  u3/E (ndff_n8_1)                       0.0000     2.6503 r
  u3/U9/QN (INVX0)                       0.1782     2.8285 f
  u3/U4/Q (AO22X1)                       0.2209     3.0494 f
  u3/output_reg[2]/D (DFFARX1)           0.0240     3.0734 f
  data arrival time                                 3.0734

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0734
  -----------------------------------------------------------
  slack (MET)                                       6.9085


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U119/QN (NOR2X0)                       0.2159     2.6503 r
  u3/E (ndff_n8_1)                       0.0000     2.6503 r
  u3/U9/QN (INVX0)                       0.1782     2.8285 f
  u3/U5/Q (AO22X1)                       0.2209     3.0494 f
  u3/output_reg[3]/D (DFFARX1)           0.0240     3.0734 f
  data arrival time                                 3.0734

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0734
  -----------------------------------------------------------
  slack (MET)                                       6.9085


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U119/QN (NOR2X0)                       0.2159     2.6503 r
  u3/E (ndff_n8_1)                       0.0000     2.6503 r
  u3/U9/QN (INVX0)                       0.1782     2.8285 f
  u3/U6/Q (AO22X1)                       0.2209     3.0494 f
  u3/output_reg[4]/D (DFFARX1)           0.0240     3.0734 f
  data arrival time                                 3.0734

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0734
  -----------------------------------------------------------
  slack (MET)                                       6.9085


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U119/QN (NOR2X0)                       0.2159     2.6503 r
  u3/E (ndff_n8_1)                       0.0000     2.6503 r
  u3/U9/QN (INVX0)                       0.1782     2.8285 f
  u3/U7/Q (AO22X1)                       0.2209     3.0494 f
  u3/output_reg[5]/D (DFFARX1)           0.0240     3.0734 f
  data arrival time                                 3.0734

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0734
  -----------------------------------------------------------
  slack (MET)                                       6.9085


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U119/QN (NOR2X0)                       0.2159     2.6503 r
  u3/E (ndff_n8_1)                       0.0000     2.6503 r
  u3/U9/QN (INVX0)                       0.1782     2.8285 f
  u3/U8/Q (AO22X1)                       0.2209     3.0494 f
  u3/output_reg[6]/D (DFFARX1)           0.0240     3.0734 f
  data arrival time                                 3.0734

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0734
  -----------------------------------------------------------
  slack (MET)                                       6.9085


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U119/QN (NOR2X0)                       0.2159     2.6503 r
  u3/E (ndff_n8_1)                       0.0000     2.6503 r
  u3/U9/QN (INVX0)                       0.1782     2.8285 f
  u3/U10/Q (AO22X1)                      0.2209     3.0494 f
  u3/output_reg[7]/D (DFFARX1)           0.0240     3.0734 f
  data arrival time                                 3.0734

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0734
  -----------------------------------------------------------
  slack (MET)                                       6.9085


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U119/QN (NOR2X0)                       0.2159     2.6356 r
  u3/E (ndff_n8_1)                       0.0000     2.6356 r
  u3/U9/QN (INVX0)                       0.1782     2.8138 f
  u3/U2/Q (AO22X1)                       0.2209     3.0347 f
  u3/output_reg[0]/D (DFFARX1)           0.0240     3.0587 f
  data arrival time                                 3.0587

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0587
  -----------------------------------------------------------
  slack (MET)                                       6.9232


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U119/QN (NOR2X0)                       0.2159     2.6356 r
  u3/E (ndff_n8_1)                       0.0000     2.6356 r
  u3/U9/QN (INVX0)                       0.1782     2.8138 f
  u3/U3/Q (AO22X1)                       0.2209     3.0347 f
  u3/output_reg[1]/D (DFFARX1)           0.0240     3.0587 f
  data arrival time                                 3.0587

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0587
  -----------------------------------------------------------
  slack (MET)                                       6.9232


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U119/QN (NOR2X0)                       0.2159     2.6356 r
  u3/E (ndff_n8_1)                       0.0000     2.6356 r
  u3/U9/QN (INVX0)                       0.1782     2.8138 f
  u3/U4/Q (AO22X1)                       0.2209     3.0347 f
  u3/output_reg[2]/D (DFFARX1)           0.0240     3.0587 f
  data arrival time                                 3.0587

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0587
  -----------------------------------------------------------
  slack (MET)                                       6.9232


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U119/QN (NOR2X0)                       0.2159     2.6356 r
  u3/E (ndff_n8_1)                       0.0000     2.6356 r
  u3/U9/QN (INVX0)                       0.1782     2.8138 f
  u3/U5/Q (AO22X1)                       0.2209     3.0347 f
  u3/output_reg[3]/D (DFFARX1)           0.0240     3.0587 f
  data arrival time                                 3.0587

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0587
  -----------------------------------------------------------
  slack (MET)                                       6.9232


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U119/QN (NOR2X0)                       0.2159     2.6356 r
  u3/E (ndff_n8_1)                       0.0000     2.6356 r
  u3/U9/QN (INVX0)                       0.1782     2.8138 f
  u3/U6/Q (AO22X1)                       0.2209     3.0347 f
  u3/output_reg[4]/D (DFFARX1)           0.0240     3.0587 f
  data arrival time                                 3.0587

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0587
  -----------------------------------------------------------
  slack (MET)                                       6.9232


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U119/QN (NOR2X0)                       0.2159     2.6356 r
  u3/E (ndff_n8_1)                       0.0000     2.6356 r
  u3/U9/QN (INVX0)                       0.1782     2.8138 f
  u3/U7/Q (AO22X1)                       0.2209     3.0347 f
  u3/output_reg[5]/D (DFFARX1)           0.0240     3.0587 f
  data arrival time                                 3.0587

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0587
  -----------------------------------------------------------
  slack (MET)                                       6.9232


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U119/QN (NOR2X0)                       0.2159     2.6356 r
  u3/E (ndff_n8_1)                       0.0000     2.6356 r
  u3/U9/QN (INVX0)                       0.1782     2.8138 f
  u3/U8/Q (AO22X1)                       0.2209     3.0347 f
  u3/output_reg[6]/D (DFFARX1)           0.0240     3.0587 f
  data arrival time                                 3.0587

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0587
  -----------------------------------------------------------
  slack (MET)                                       6.9232


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U119/QN (NOR2X0)                       0.2159     2.6356 r
  u3/E (ndff_n8_1)                       0.0000     2.6356 r
  u3/U9/QN (INVX0)                       0.1782     2.8138 f
  u3/U10/Q (AO22X1)                      0.2209     3.0347 f
  u3/output_reg[7]/D (DFFARX1)           0.0240     3.0587 f
  data arrival time                                 3.0587

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0587
  -----------------------------------------------------------
  slack (MET)                                       6.9232


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U119/QN (NOR2X0)                       0.2159     2.6047 r
  u3/E (ndff_n8_1)                       0.0000     2.6047 r
  u3/U9/QN (INVX0)                       0.1782     2.7829 f
  u3/U2/Q (AO22X1)                       0.2209     3.0038 f
  u3/output_reg[0]/D (DFFARX1)           0.0240     3.0278 f
  data arrival time                                 3.0278

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0278
  -----------------------------------------------------------
  slack (MET)                                       6.9542


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U119/QN (NOR2X0)                       0.2159     2.6047 r
  u3/E (ndff_n8_1)                       0.0000     2.6047 r
  u3/U9/QN (INVX0)                       0.1782     2.7829 f
  u3/U3/Q (AO22X1)                       0.2209     3.0038 f
  u3/output_reg[1]/D (DFFARX1)           0.0240     3.0278 f
  data arrival time                                 3.0278

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0278
  -----------------------------------------------------------
  slack (MET)                                       6.9542


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U119/QN (NOR2X0)                       0.2159     2.6047 r
  u3/E (ndff_n8_1)                       0.0000     2.6047 r
  u3/U9/QN (INVX0)                       0.1782     2.7829 f
  u3/U4/Q (AO22X1)                       0.2209     3.0038 f
  u3/output_reg[2]/D (DFFARX1)           0.0240     3.0278 f
  data arrival time                                 3.0278

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0278
  -----------------------------------------------------------
  slack (MET)                                       6.9542


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U119/QN (NOR2X0)                       0.2159     2.6047 r
  u3/E (ndff_n8_1)                       0.0000     2.6047 r
  u3/U9/QN (INVX0)                       0.1782     2.7829 f
  u3/U5/Q (AO22X1)                       0.2209     3.0038 f
  u3/output_reg[3]/D (DFFARX1)           0.0240     3.0278 f
  data arrival time                                 3.0278

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0278
  -----------------------------------------------------------
  slack (MET)                                       6.9542


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U119/QN (NOR2X0)                       0.2159     2.6047 r
  u3/E (ndff_n8_1)                       0.0000     2.6047 r
  u3/U9/QN (INVX0)                       0.1782     2.7829 f
  u3/U6/Q (AO22X1)                       0.2209     3.0038 f
  u3/output_reg[4]/D (DFFARX1)           0.0240     3.0278 f
  data arrival time                                 3.0278

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0278
  -----------------------------------------------------------
  slack (MET)                                       6.9542


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U119/QN (NOR2X0)                       0.2159     2.6047 r
  u3/E (ndff_n8_1)                       0.0000     2.6047 r
  u3/U9/QN (INVX0)                       0.1782     2.7829 f
  u3/U7/Q (AO22X1)                       0.2209     3.0038 f
  u3/output_reg[5]/D (DFFARX1)           0.0240     3.0278 f
  data arrival time                                 3.0278

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0278
  -----------------------------------------------------------
  slack (MET)                                       6.9542


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U119/QN (NOR2X0)                       0.2159     2.6047 r
  u3/E (ndff_n8_1)                       0.0000     2.6047 r
  u3/U9/QN (INVX0)                       0.1782     2.7829 f
  u3/U8/Q (AO22X1)                       0.2209     3.0038 f
  u3/output_reg[6]/D (DFFARX1)           0.0240     3.0278 f
  data arrival time                                 3.0278

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0278
  -----------------------------------------------------------
  slack (MET)                                       6.9542


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U119/QN (NOR2X0)                       0.2159     2.6047 r
  u3/E (ndff_n8_1)                       0.0000     2.6047 r
  u3/U9/QN (INVX0)                       0.1782     2.7829 f
  u3/U10/Q (AO22X1)                      0.2209     3.0038 f
  u3/output_reg[7]/D (DFFARX1)           0.0240     3.0278 f
  data arrival time                                 3.0278

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0278
  -----------------------------------------------------------
  slack (MET)                                       6.9542


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u2/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U73/Q (AND3X1)                         0.2327     2.6118 r
  u2/E (ndff_n8_2)                       0.0000     2.6118 r
  u2/U9/QN (INVX0)                       0.1502     2.7619 f
  u2/U2/Q (AO22X1)                       0.2140     2.9760 f
  u2/output_reg[0]/D (DFFARX1)           0.0240     3.0000 f
  data arrival time                                 3.0000

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u2/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0000
  -----------------------------------------------------------
  slack (MET)                                       6.9819


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u2/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U73/Q (AND3X1)                         0.2327     2.6118 r
  u2/E (ndff_n8_2)                       0.0000     2.6118 r
  u2/U9/QN (INVX0)                       0.1502     2.7619 f
  u2/U3/Q (AO22X1)                       0.2140     2.9760 f
  u2/output_reg[1]/D (DFFARX1)           0.0240     3.0000 f
  data arrival time                                 3.0000

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u2/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0000
  -----------------------------------------------------------
  slack (MET)                                       6.9819


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u2/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U73/Q (AND3X1)                         0.2327     2.6118 r
  u2/E (ndff_n8_2)                       0.0000     2.6118 r
  u2/U9/QN (INVX0)                       0.1502     2.7619 f
  u2/U4/Q (AO22X1)                       0.2140     2.9760 f
  u2/output_reg[2]/D (DFFARX1)           0.0240     3.0000 f
  data arrival time                                 3.0000

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u2/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0000
  -----------------------------------------------------------
  slack (MET)                                       6.9819


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u2/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U73/Q (AND3X1)                         0.2327     2.6118 r
  u2/E (ndff_n8_2)                       0.0000     2.6118 r
  u2/U9/QN (INVX0)                       0.1502     2.7619 f
  u2/U5/Q (AO22X1)                       0.2140     2.9760 f
  u2/output_reg[3]/D (DFFARX1)           0.0240     3.0000 f
  data arrival time                                 3.0000

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u2/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0000
  -----------------------------------------------------------
  slack (MET)                                       6.9819


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u2/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U73/Q (AND3X1)                         0.2327     2.6118 r
  u2/E (ndff_n8_2)                       0.0000     2.6118 r
  u2/U9/QN (INVX0)                       0.1502     2.7619 f
  u2/U6/Q (AO22X1)                       0.2140     2.9760 f
  u2/output_reg[4]/D (DFFARX1)           0.0240     3.0000 f
  data arrival time                                 3.0000

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u2/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0000
  -----------------------------------------------------------
  slack (MET)                                       6.9819


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u2/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U73/Q (AND3X1)                         0.2327     2.6118 r
  u2/E (ndff_n8_2)                       0.0000     2.6118 r
  u2/U9/QN (INVX0)                       0.1502     2.7619 f
  u2/U7/Q (AO22X1)                       0.2140     2.9760 f
  u2/output_reg[5]/D (DFFARX1)           0.0240     3.0000 f
  data arrival time                                 3.0000

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u2/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0000
  -----------------------------------------------------------
  slack (MET)                                       6.9819


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u2/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U73/Q (AND3X1)                         0.2327     2.6118 r
  u2/E (ndff_n8_2)                       0.0000     2.6118 r
  u2/U9/QN (INVX0)                       0.1502     2.7619 f
  u2/U8/Q (AO22X1)                       0.2140     2.9760 f
  u2/output_reg[6]/D (DFFARX1)           0.0240     3.0000 f
  data arrival time                                 3.0000

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u2/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0000
  -----------------------------------------------------------
  slack (MET)                                       6.9819


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u2/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U73/Q (AND3X1)                         0.2327     2.6118 r
  u2/E (ndff_n8_2)                       0.0000     2.6118 r
  u2/U9/QN (INVX0)                       0.1502     2.7619 f
  u2/U10/Q (AO22X1)                      0.2140     2.9760 f
  u2/output_reg[7]/D (DFFARX1)           0.0240     3.0000 f
  data arrival time                                 3.0000

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u2/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -3.0000
  -----------------------------------------------------------
  slack (MET)                                       6.9819


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U75/Q (AND3X1)                         0.2270     2.6060 r
  u1/E (ndff_n8_0)                       0.0000     2.6060 r
  u1/U9/QN (INVX0)                       0.1501     2.7562 f
  u1/U2/Q (AO22X1)                       0.2140     2.9702 f
  u1/output_reg[0]/D (DFFARX1)           0.0240     2.9942 f
  data arrival time                                 2.9942

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.9942
  -----------------------------------------------------------
  slack (MET)                                       6.9877


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U75/Q (AND3X1)                         0.2270     2.6060 r
  u1/E (ndff_n8_0)                       0.0000     2.6060 r
  u1/U9/QN (INVX0)                       0.1501     2.7562 f
  u1/U3/Q (AO22X1)                       0.2140     2.9702 f
  u1/output_reg[1]/D (DFFARX1)           0.0240     2.9942 f
  data arrival time                                 2.9942

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.9942
  -----------------------------------------------------------
  slack (MET)                                       6.9877


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U75/Q (AND3X1)                         0.2270     2.6060 r
  u1/E (ndff_n8_0)                       0.0000     2.6060 r
  u1/U9/QN (INVX0)                       0.1501     2.7562 f
  u1/U4/Q (AO22X1)                       0.2140     2.9702 f
  u1/output_reg[2]/D (DFFARX1)           0.0240     2.9942 f
  data arrival time                                 2.9942

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.9942
  -----------------------------------------------------------
  slack (MET)                                       6.9877


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U75/Q (AND3X1)                         0.2270     2.6060 r
  u1/E (ndff_n8_0)                       0.0000     2.6060 r
  u1/U9/QN (INVX0)                       0.1501     2.7562 f
  u1/U5/Q (AO22X1)                       0.2140     2.9702 f
  u1/output_reg[3]/D (DFFARX1)           0.0240     2.9942 f
  data arrival time                                 2.9942

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.9942
  -----------------------------------------------------------
  slack (MET)                                       6.9877


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U75/Q (AND3X1)                         0.2270     2.6060 r
  u1/E (ndff_n8_0)                       0.0000     2.6060 r
  u1/U9/QN (INVX0)                       0.1501     2.7562 f
  u1/U6/Q (AO22X1)                       0.2140     2.9702 f
  u1/output_reg[4]/D (DFFARX1)           0.0240     2.9942 f
  data arrival time                                 2.9942

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.9942
  -----------------------------------------------------------
  slack (MET)                                       6.9877


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U75/Q (AND3X1)                         0.2270     2.6060 r
  u1/E (ndff_n8_0)                       0.0000     2.6060 r
  u1/U9/QN (INVX0)                       0.1501     2.7562 f
  u1/U7/Q (AO22X1)                       0.2140     2.9702 f
  u1/output_reg[5]/D (DFFARX1)           0.0240     2.9942 f
  data arrival time                                 2.9942

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.9942
  -----------------------------------------------------------
  slack (MET)                                       6.9877


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U75/Q (AND3X1)                         0.2270     2.6060 r
  u1/E (ndff_n8_0)                       0.0000     2.6060 r
  u1/U9/QN (INVX0)                       0.1501     2.7562 f
  u1/U8/Q (AO22X1)                       0.2140     2.9702 f
  u1/output_reg[6]/D (DFFARX1)           0.0240     2.9942 f
  data arrival time                                 2.9942

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.9942
  -----------------------------------------------------------
  slack (MET)                                       6.9877


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: u1/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U147/QN (NOR2X0)                       0.1345     2.3790 r
  U75/Q (AND3X1)                         0.2270     2.6060 r
  u1/E (ndff_n8_0)                       0.0000     2.6060 r
  u1/U9/QN (INVX0)                       0.1501     2.7562 f
  u1/U10/Q (AO22X1)                      0.2140     2.9702 f
  u1/output_reg[7]/D (DFFARX1)           0.0240     2.9942 f
  data arrival time                                 2.9942

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000    10.1000 r
  library setup time                    -0.1181     9.9819
  data required time                                9.9819
  -----------------------------------------------------------
  data required time                                9.9819
  data arrival time                                -2.9942
  -----------------------------------------------------------
  slack (MET)                                       6.9877


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[0]/Z (TNBUFFX1)          0.3131     3.0561 f
  u5/Output[0] (tsb_n8_2)                0.0000     3.0561 f
  data_bus[0] (inout)                    0.9385     3.9946 f
  data arrival time                                 3.9946

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9946
  -----------------------------------------------------------
  slack (MET)                                       5.1054


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[1]/Z (TNBUFFX1)          0.3131     3.0561 f
  u5/Output[1] (tsb_n8_2)                0.0000     3.0561 f
  data_bus[1] (inout)                    0.9385     3.9946 f
  data arrival time                                 3.9946

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9946
  -----------------------------------------------------------
  slack (MET)                                       5.1054


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[2]/Z (TNBUFFX1)          0.3131     3.0561 f
  u5/Output[2] (tsb_n8_2)                0.0000     3.0561 f
  data_bus[2] (inout)                    0.9385     3.9946 f
  data arrival time                                 3.9946

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9946
  -----------------------------------------------------------
  slack (MET)                                       5.1054


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[3]/Z (TNBUFFX1)          0.3131     3.0561 f
  u5/Output[3] (tsb_n8_2)                0.0000     3.0561 f
  data_bus[3] (inout)                    0.9385     3.9946 f
  data arrival time                                 3.9946

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9946
  -----------------------------------------------------------
  slack (MET)                                       5.1054


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[4]/Z (TNBUFFX1)          0.3131     3.0561 f
  u5/Output[4] (tsb_n8_2)                0.0000     3.0561 f
  data_bus[4] (inout)                    0.9385     3.9946 f
  data arrival time                                 3.9946

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9946
  -----------------------------------------------------------
  slack (MET)                                       5.1054


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[5]/Z (TNBUFFX1)          0.3131     3.0561 f
  u5/Output[5] (tsb_n8_2)                0.0000     3.0561 f
  data_bus[5] (inout)                    0.9385     3.9946 f
  data arrival time                                 3.9946

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9946
  -----------------------------------------------------------
  slack (MET)                                       5.1054


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[6]/Z (TNBUFFX1)          0.3131     3.0561 f
  u5/Output[6] (tsb_n8_2)                0.0000     3.0561 f
  data_bus[6] (inout)                    0.9385     3.9946 f
  data arrival time                                 3.9946

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9946
  -----------------------------------------------------------
  slack (MET)                                       5.1054


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[7]/Z (TNBUFFX1)          0.3131     3.0561 f
  u5/Output[7] (tsb_n8_2)                0.0000     3.0561 f
  data_bus[7] (inout)                    0.9385     3.9946 f
  data arrival time                                 3.9946

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9946
  -----------------------------------------------------------
  slack (MET)                                       5.1054


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[0]/Z (TNBUFFX1)          0.3131     3.0414 f
  u5/Output[0] (tsb_n8_2)                0.0000     3.0414 f
  data_bus[0] (inout)                    0.9385     3.9799 f
  data arrival time                                 3.9799

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9799
  -----------------------------------------------------------
  slack (MET)                                       5.1201


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[1]/Z (TNBUFFX1)          0.3131     3.0414 f
  u5/Output[1] (tsb_n8_2)                0.0000     3.0414 f
  data_bus[1] (inout)                    0.9385     3.9799 f
  data arrival time                                 3.9799

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9799
  -----------------------------------------------------------
  slack (MET)                                       5.1201


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[2]/Z (TNBUFFX1)          0.3131     3.0414 f
  u5/Output[2] (tsb_n8_2)                0.0000     3.0414 f
  data_bus[2] (inout)                    0.9385     3.9799 f
  data arrival time                                 3.9799

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9799
  -----------------------------------------------------------
  slack (MET)                                       5.1201


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[3]/Z (TNBUFFX1)          0.3131     3.0414 f
  u5/Output[3] (tsb_n8_2)                0.0000     3.0414 f
  data_bus[3] (inout)                    0.9385     3.9799 f
  data arrival time                                 3.9799

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9799
  -----------------------------------------------------------
  slack (MET)                                       5.1201


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[4]/Z (TNBUFFX1)          0.3131     3.0414 f
  u5/Output[4] (tsb_n8_2)                0.0000     3.0414 f
  data_bus[4] (inout)                    0.9385     3.9799 f
  data arrival time                                 3.9799

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9799
  -----------------------------------------------------------
  slack (MET)                                       5.1201


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[5]/Z (TNBUFFX1)          0.3131     3.0414 f
  u5/Output[5] (tsb_n8_2)                0.0000     3.0414 f
  data_bus[5] (inout)                    0.9385     3.9799 f
  data arrival time                                 3.9799

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9799
  -----------------------------------------------------------
  slack (MET)                                       5.1201


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[6]/Z (TNBUFFX1)          0.3131     3.0414 f
  u5/Output[6] (tsb_n8_2)                0.0000     3.0414 f
  data_bus[6] (inout)                    0.9385     3.9799 f
  data arrival time                                 3.9799

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9799
  -----------------------------------------------------------
  slack (MET)                                       5.1201


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[7]/Z (TNBUFFX1)          0.3131     3.0414 f
  u5/Output[7] (tsb_n8_2)                0.0000     3.0414 f
  data_bus[7] (inout)                    0.9385     3.9799 f
  data arrival time                                 3.9799

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9799
  -----------------------------------------------------------
  slack (MET)                                       5.1201


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[0]/Z (TNBUFFX1)          0.2929     3.0359 r
  u5/Output[0] (tsb_n8_2)                0.0000     3.0359 r
  data_bus[0] (inout)                    0.9385     3.9744 r
  data arrival time                                 3.9744

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9744
  -----------------------------------------------------------
  slack (MET)                                       5.1256


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[1]/Z (TNBUFFX1)          0.2929     3.0359 r
  u5/Output[1] (tsb_n8_2)                0.0000     3.0359 r
  data_bus[1] (inout)                    0.9385     3.9744 r
  data arrival time                                 3.9744

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9744
  -----------------------------------------------------------
  slack (MET)                                       5.1256


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[2]/Z (TNBUFFX1)          0.2929     3.0359 r
  u5/Output[2] (tsb_n8_2)                0.0000     3.0359 r
  data_bus[2] (inout)                    0.9385     3.9744 r
  data arrival time                                 3.9744

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9744
  -----------------------------------------------------------
  slack (MET)                                       5.1256


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[3]/Z (TNBUFFX1)          0.2929     3.0359 r
  u5/Output[3] (tsb_n8_2)                0.0000     3.0359 r
  data_bus[3] (inout)                    0.9385     3.9744 r
  data arrival time                                 3.9744

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9744
  -----------------------------------------------------------
  slack (MET)                                       5.1256


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[4]/Z (TNBUFFX1)          0.2929     3.0359 r
  u5/Output[4] (tsb_n8_2)                0.0000     3.0359 r
  data_bus[4] (inout)                    0.9385     3.9744 r
  data arrival time                                 3.9744

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9744
  -----------------------------------------------------------
  slack (MET)                                       5.1256


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[5]/Z (TNBUFFX1)          0.2929     3.0359 r
  u5/Output[5] (tsb_n8_2)                0.0000     3.0359 r
  data_bus[5] (inout)                    0.9385     3.9744 r
  data arrival time                                 3.9744

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9744
  -----------------------------------------------------------
  slack (MET)                                       5.1256


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[6]/Z (TNBUFFX1)          0.2929     3.0359 r
  u5/Output[6] (tsb_n8_2)                0.0000     3.0359 r
  data_bus[6] (inout)                    0.9385     3.9744 r
  data arrival time                                 3.9744

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9744
  -----------------------------------------------------------
  slack (MET)                                       5.1256


  Startpoint: add_bus[3] (input port clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[3] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2175     2.1175 r
  U97/QN (NAND4X0)                       0.1270     2.2445 f
  U146/QN (INVX0)                        0.0895     2.3340 r
  U96/QN (NAND3X0)                       0.1004     2.4344 f
  U145/QN (NOR2X0)                       0.3085     2.7429 r
  u5/E (tsb_n8_2)                        0.0000     2.7429 r
  u5/Output_tri[7]/Z (TNBUFFX1)          0.2929     3.0359 r
  u5/Output[7] (tsb_n8_2)                0.0000     3.0359 r
  data_bus[7] (inout)                    0.9385     3.9744 r
  data arrival time                                 3.9744

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9744
  -----------------------------------------------------------
  slack (MET)                                       5.1256


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[0]/Z (TNBUFFX1)          0.2929     3.0212 r
  u5/Output[0] (tsb_n8_2)                0.0000     3.0212 r
  data_bus[0] (inout)                    0.9385     3.9597 r
  data arrival time                                 3.9597

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9597
  -----------------------------------------------------------
  slack (MET)                                       5.1403


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[1]/Z (TNBUFFX1)          0.2929     3.0212 r
  u5/Output[1] (tsb_n8_2)                0.0000     3.0212 r
  data_bus[1] (inout)                    0.9385     3.9597 r
  data arrival time                                 3.9597

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9597
  -----------------------------------------------------------
  slack (MET)                                       5.1403


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[2]/Z (TNBUFFX1)          0.2929     3.0212 r
  u5/Output[2] (tsb_n8_2)                0.0000     3.0212 r
  data_bus[2] (inout)                    0.9385     3.9597 r
  data arrival time                                 3.9597

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9597
  -----------------------------------------------------------
  slack (MET)                                       5.1403


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[3]/Z (TNBUFFX1)          0.2929     3.0212 r
  u5/Output[3] (tsb_n8_2)                0.0000     3.0212 r
  data_bus[3] (inout)                    0.9385     3.9597 r
  data arrival time                                 3.9597

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9597
  -----------------------------------------------------------
  slack (MET)                                       5.1403


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[4]/Z (TNBUFFX1)          0.2929     3.0212 r
  u5/Output[4] (tsb_n8_2)                0.0000     3.0212 r
  data_bus[4] (inout)                    0.9385     3.9597 r
  data arrival time                                 3.9597

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9597
  -----------------------------------------------------------
  slack (MET)                                       5.1403


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[5]/Z (TNBUFFX1)          0.2929     3.0212 r
  u5/Output[5] (tsb_n8_2)                0.0000     3.0212 r
  data_bus[5] (inout)                    0.9385     3.9597 r
  data arrival time                                 3.9597

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9597
  -----------------------------------------------------------
  slack (MET)                                       5.1403


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[6]/Z (TNBUFFX1)          0.2929     3.0212 r
  u5/Output[6] (tsb_n8_2)                0.0000     3.0212 r
  data_bus[6] (inout)                    0.9385     3.9597 r
  data arrival time                                 3.9597

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9597
  -----------------------------------------------------------
  slack (MET)                                       5.1403


  Startpoint: add_bus[4] (input port clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[4] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.2028     2.1028 r
  U97/QN (NAND4X0)                       0.1270     2.2299 f
  U146/QN (INVX0)                        0.0895     2.3194 r
  U96/QN (NAND3X0)                       0.1004     2.4197 f
  U145/QN (NOR2X0)                       0.3085     2.7283 r
  u5/E (tsb_n8_2)                        0.0000     2.7283 r
  u5/Output_tri[7]/Z (TNBUFFX1)          0.2929     3.0212 r
  u5/Output[7] (tsb_n8_2)                0.0000     3.0212 r
  data_bus[7] (inout)                    0.9385     3.9597 r
  data arrival time                                 3.9597

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9597
  -----------------------------------------------------------
  slack (MET)                                       5.1403


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U145/QN (NOR2X0)                       0.3085     2.6973 r
  u5/E (tsb_n8_2)                        0.0000     2.6973 r
  u5/Output_tri[0]/Z (TNBUFFX1)          0.3131     3.0104 f
  u5/Output[0] (tsb_n8_2)                0.0000     3.0104 f
  data_bus[0] (inout)                    0.9385     3.9490 f
  data arrival time                                 3.9490

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9490
  -----------------------------------------------------------
  slack (MET)                                       5.1510


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U145/QN (NOR2X0)                       0.3085     2.6973 r
  u5/E (tsb_n8_2)                        0.0000     2.6973 r
  u5/Output_tri[1]/Z (TNBUFFX1)          0.3131     3.0104 f
  u5/Output[1] (tsb_n8_2)                0.0000     3.0104 f
  data_bus[1] (inout)                    0.9385     3.9490 f
  data arrival time                                 3.9490

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9490
  -----------------------------------------------------------
  slack (MET)                                       5.1510


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U145/QN (NOR2X0)                       0.3085     2.6973 r
  u5/E (tsb_n8_2)                        0.0000     2.6973 r
  u5/Output_tri[2]/Z (TNBUFFX1)          0.3131     3.0104 f
  u5/Output[2] (tsb_n8_2)                0.0000     3.0104 f
  data_bus[2] (inout)                    0.9385     3.9490 f
  data arrival time                                 3.9490

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9490
  -----------------------------------------------------------
  slack (MET)                                       5.1510


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U145/QN (NOR2X0)                       0.3085     2.6973 r
  u5/E (tsb_n8_2)                        0.0000     2.6973 r
  u5/Output_tri[3]/Z (TNBUFFX1)          0.3131     3.0104 f
  u5/Output[3] (tsb_n8_2)                0.0000     3.0104 f
  data_bus[3] (inout)                    0.9385     3.9490 f
  data arrival time                                 3.9490

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9490
  -----------------------------------------------------------
  slack (MET)                                       5.1510


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U145/QN (NOR2X0)                       0.3085     2.6973 r
  u5/E (tsb_n8_2)                        0.0000     2.6973 r
  u5/Output_tri[4]/Z (TNBUFFX1)          0.3131     3.0104 f
  u5/Output[4] (tsb_n8_2)                0.0000     3.0104 f
  data_bus[4] (inout)                    0.9385     3.9490 f
  data arrival time                                 3.9490

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9490
  -----------------------------------------------------------
  slack (MET)                                       5.1510


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U145/QN (NOR2X0)                       0.3085     2.6973 r
  u5/E (tsb_n8_2)                        0.0000     2.6973 r
  u5/Output_tri[5]/Z (TNBUFFX1)          0.3131     3.0104 f
  u5/Output[5] (tsb_n8_2)                0.0000     3.0104 f
  data_bus[5] (inout)                    0.9385     3.9490 f
  data arrival time                                 3.9490

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9490
  -----------------------------------------------------------
  slack (MET)                                       5.1510


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U145/QN (NOR2X0)                       0.3085     2.6973 r
  u5/E (tsb_n8_2)                        0.0000     2.6973 r
  u5/Output_tri[6]/Z (TNBUFFX1)          0.3131     3.0104 f
  u5/Output[6] (tsb_n8_2)                0.0000     3.0104 f
  data_bus[6] (inout)                    0.9385     3.9490 f
  data arrival time                                 3.9490

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9490
  -----------------------------------------------------------
  slack (MET)                                       5.1510


  Startpoint: add_bus[5] (input port clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  add_bus[5] (in)                        0.0000     1.9000 f
  U144/QN (NOR4X0)                       0.1719     2.0719 r
  U97/QN (NAND4X0)                       0.1270     2.1989 f
  U146/QN (INVX0)                        0.0895     2.2884 r
  U96/QN (NAND3X0)                       0.1004     2.3888 f
  U145/QN (NOR2X0)                       0.3085     2.6973 r
  u5/E (tsb_n8_2)                        0.0000     2.6973 r
  u5/Output_tri[7]/Z (TNBUFFX1)          0.3131     3.0104 f
  u5/Output[7] (tsb_n8_2)                0.0000     3.0104 f
  data_bus[7] (inout)                    0.9385     3.9490 f
  data arrival time                                 3.9490

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                     -0.3000    10.1000
  output external delay                 -1.0000     9.1000
  data required time                                9.1000
  -----------------------------------------------------------
  data required time                                9.1000
  data arrival time                                -3.9490
  -----------------------------------------------------------
  slack (MET)                                       5.1510


1
