\hypertarget{cache_8h}{}\doxysection{inc/cache.h File Reference}
\label{cache_8h}\index{inc/cache.h@{inc/cache.h}}
{\ttfamily \#include $<$functional$>$}\newline
{\ttfamily \#include $<$list$>$}\newline
{\ttfamily \#include $<$string$>$}\newline
{\ttfamily \#include $<$vector$>$}\newline
{\ttfamily \#include \char`\"{}champsim.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}delay\+\_\+queue.\+hpp\char`\"{}}\newline
{\ttfamily \#include \char`\"{}memory\+\_\+class.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}ooo\+\_\+cpu.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}operable.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}cache\+\_\+modules.\+inc\char`\"{}}\newline
Include dependency graph for cache.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{cache_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{cache_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classCACHE}{C\+A\+C\+HE}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{cache_8h_a20ebc7615faef2fa87af6406c65757e9}{V\+A\+\_\+\+P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+T\+R\+A\+N\+S\+L\+A\+T\+I\+O\+N\+\_\+\+L\+A\+T\+E\+N\+CY}}~2
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
std\+::array$<$ \mbox{\hyperlink{classO3__CPU}{O3\+\_\+\+C\+PU}} $\ast$, \mbox{\hyperlink{champsim__constants_8h_aa061b51fb2d77d7721a3882edf5cd84a}{N\+U\+M\+\_\+\+C\+P\+US}} $>$ \mbox{\hyperlink{cache_8h_a30818f7144f8ea07a8844017e68a98ee}{ooo\+\_\+cpu}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{cache_8h_a20ebc7615faef2fa87af6406c65757e9}\label{cache_8h_a20ebc7615faef2fa87af6406c65757e9}} 
\index{cache.h@{cache.h}!VA\_PREFETCH\_TRANSLATION\_LATENCY@{VA\_PREFETCH\_TRANSLATION\_LATENCY}}
\index{VA\_PREFETCH\_TRANSLATION\_LATENCY@{VA\_PREFETCH\_TRANSLATION\_LATENCY}!cache.h@{cache.h}}
\doxysubsubsection{\texorpdfstring{VA\_PREFETCH\_TRANSLATION\_LATENCY}{VA\_PREFETCH\_TRANSLATION\_LATENCY}}
{\footnotesize\ttfamily \#define V\+A\+\_\+\+P\+R\+E\+F\+E\+T\+C\+H\+\_\+\+T\+R\+A\+N\+S\+L\+A\+T\+I\+O\+N\+\_\+\+L\+A\+T\+E\+N\+CY~2}



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{cache_8h_a30818f7144f8ea07a8844017e68a98ee}\label{cache_8h_a30818f7144f8ea07a8844017e68a98ee}} 
\index{cache.h@{cache.h}!ooo\_cpu@{ooo\_cpu}}
\index{ooo\_cpu@{ooo\_cpu}!cache.h@{cache.h}}
\doxysubsubsection{\texorpdfstring{ooo\_cpu}{ooo\_cpu}}
{\footnotesize\ttfamily std\+::array$<$\mbox{\hyperlink{classO3__CPU}{O3\+\_\+\+C\+PU}}$\ast$, \mbox{\hyperlink{champsim__constants_8h_aa061b51fb2d77d7721a3882edf5cd84a}{N\+U\+M\+\_\+\+C\+P\+US}}$>$ ooo\+\_\+cpu}

