# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl" \
"../../../../nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_dwidth_converter_0_0/sim/xlx_design_subsystem_axi_dwidth_converter_0_0.v" \
"../../../../nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_protocol_convert_0_0/sim/xlx_design_subsystem_axi_protocol_convert_0_0.v" \
"../../../../nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_crossbar_0_0/sim/xlx_design_subsystem_axi_crossbar_0_0.v" \
"../../../../nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_blk_mem_gen_0_0/sim/xlx_design_subsystem_blk_mem_gen_0_0.v" \
"../../../../nova_project.ip_user_files/bd/xlx_design_subsystem/ip/xlx_design_subsystem_axi_crossbar_1_0/sim/xlx_design_subsystem_axi_crossbar_1_0.v" \
"../../../../nova_project.ip_user_files/bd/xlx_design_subsystem/sim/xlx_design_subsystem.v" \
"../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/hdl/xlx_design_subsystem_wrapper.v" \

sv xil_defaultlib  --include "../../../../nova_project.gen/sources_1/bd/xlx_design_subsystem/ipshared/ec67/hdl" \
"../../../../nova_project.srcs/sources_1/new/xlx_subsystem.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
