- ğŸ‘‹ Hii, I'm Divyasri
- ğŸ‘€ Iâ€™m interested in very large scal integration(VLSI)-Physical design/RTL Designing/system on chip.
- ğŸŒ± Iâ€™m currently learning verilog,system verilog,UVM
- ğŸ’ï¸ Iâ€™m looking to collaborate on projects which are intrested to do on VLSI designing.
- ğŸ“« How to reach me - Linkedin:Divyasri pudi
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...

<!---
divyasripudi/divyasripudi is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
