// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
// Date        : Thu Mar  8 22:04:39 2018
// Host        : t480s running 64-bit unknown
// Command     : write_verilog -force ../IMPL/fifo.v -mode timesim -sdf_anno true -sdf_file ../IMPL/fifo.sdf
// Design      : fifo
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7vx485tffg1761-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module dpram_sclk
   (WEA,
    iRd_en,
    oRd_data,
    iWr_en_IBUF,
    oFull_OBUF,
    iRd_en_IBUF,
    oEmpty_OBUF,
    iClk_IBUF_BUFG,
    Q,
    \rd_addr_reg[9] ,
    iWr_data);
  output [0:0]WEA;
  output iRd_en;
  output [19:0]oRd_data;
  input iWr_en_IBUF;
  input oFull_OBUF;
  input iRd_en_IBUF;
  input oEmpty_OBUF;
  input iClk_IBUF_BUFG;
  input [9:0]Q;
  input [9:0]\rd_addr_reg[9] ;
  input [19:0]iWr_data;

  wire [9:0]Q;
  wire [0:0]WEA;
  wire iClk_IBUF_BUFG;
  wire iRd_en;
  wire iRd_en_IBUF;
  wire [19:0]iWr_data;
  wire iWr_en_IBUF;
  wire oEmpty_OBUF;
  wire oFull_OBUF;
  wire [19:0]oRd_data;
  wire [9:0]\rd_addr_reg[9] ;
  wire NLW_MEM_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_MEM_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_MEM_reg_0_DBITERR_UNCONNECTED;
  wire NLW_MEM_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_MEM_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_MEM_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_MEM_reg_0_DOADO_UNCONNECTED;
  wire [31:16]NLW_MEM_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_MEM_reg_0_DOPADOP_UNCONNECTED;
  wire [3:2]NLW_MEM_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_MEM_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_MEM_reg_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_MEM_reg_1_DOADO_UNCONNECTED;
  wire [15:2]NLW_MEM_reg_1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_MEM_reg_1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_MEM_reg_1_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "MEM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    MEM_reg_0
       (.ADDRARDADDR({1'b1,1'b0,Q,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b0,\rd_addr_reg[9] ,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_MEM_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_MEM_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(iClk_IBUF_BUFG),
        .CLKBWRCLK(iClk_IBUF_BUFG),
        .DBITERR(NLW_MEM_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,iWr_data[15:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,iWr_data[17:16]}),
        .DIPBDIP({1'b0,1'b0,1'b1,1'b1}),
        .DOADO(NLW_MEM_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_MEM_reg_0_DOBDO_UNCONNECTED[31:16],oRd_data[15:0]}),
        .DOPADOP(NLW_MEM_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP({NLW_MEM_reg_0_DOPBDOP_UNCONNECTED[3:2],oRd_data[17:16]}),
        .ECCPARITY(NLW_MEM_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(iRd_en),
        .INJECTDBITERR(NLW_MEM_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_MEM_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_MEM_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_MEM_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    MEM_reg_0_i_1
       (.I0(iWr_en_IBUF),
        .I1(oFull_OBUF),
        .O(WEA));
  LUT2 #(
    .INIT(4'h2)) 
    MEM_reg_0_i_2
       (.I0(iRd_en_IBUF),
        .I1(oEmpty_OBUF),
        .O(iRd_en));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "MEM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "19" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    MEM_reg_1
       (.ADDRARDADDR({1'b0,Q,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,\rd_addr_reg[9] ,1'b0,1'b0,1'b0}),
        .CLKARDCLK(iClk_IBUF_BUFG),
        .CLKBWRCLK(iClk_IBUF_BUFG),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,iWr_data[19:18]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_MEM_reg_1_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_MEM_reg_1_DOBDO_UNCONNECTED[15:2],oRd_data[19:18]}),
        .DOPADOP(NLW_MEM_reg_1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_MEM_reg_1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(iRd_en),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ADDR_NBITS = "11" *) (* DATA_NBITS = "20" *) (* ECO_CHECKSUM = "47646e2c" *) 
(* FIFO_DEPTH = "1024" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module fifo
   (iClk,
    iRst,
    iData,
    iWr_en,
    oFull,
    oData,
    iRd_en,
    oEmpty);
  input iClk;
  input iRst;
  input [19:0]iData;
  input iWr_en;
  output oFull;
  output [19:0]oData;
  input iRd_en;
  output oEmpty;

  wire empty_reg2;
  wire empty_reg_i_10_n_0;
  wire empty_reg_i_11_n_0;
  wire empty_reg_i_12_n_0;
  wire empty_reg_i_1_n_0;
  wire empty_reg_i_3_n_0;
  wire empty_reg_i_4_n_0;
  wire empty_reg_i_5_n_0;
  wire empty_reg_i_6_n_0;
  wire empty_reg_i_7_n_0;
  wire empty_reg_i_8_n_0;
  wire empty_reg_i_9_n_0;
  wire full_next;
  wire full_next2;
  wire full_reg_i_10_n_0;
  wire full_reg_i_11_n_0;
  wire full_reg_i_12_n_0;
  wire full_reg_i_13_n_0;
  wire full_reg_i_1_n_0;
  wire full_reg_i_4_n_0;
  wire full_reg_i_5_n_0;
  wire full_reg_i_6_n_0;
  wire full_reg_i_7_n_0;
  wire full_reg_i_8_n_0;
  wire full_reg_i_9_n_0;
  wire iClk;
  wire iClk_IBUF;
  wire iClk_IBUF_BUFG;
  wire [19:0]iData;
  wire [19:0]iData_IBUF;
  wire iRd_en;
  wire iRd_en12_out;
  wire iRd_en_IBUF;
  wire iRst;
  wire iRst_IBUF;
  wire iWr_en;
  wire iWr_en11_out;
  wire iWr_en_IBUF;
  wire [19:0]oData;
  wire [19:0]oData_OBUF;
  wire oEmpty;
  wire oEmpty_OBUF;
  wire oFull;
  wire oFull_OBUF;
  wire [9:0]rd_addr;
  wire \rd_addr[2]_i_1_n_0 ;
  wire \rd_addr[3]_i_1_n_0 ;
  wire \rd_addr[4]_i_1_n_0 ;
  wire \rd_addr[5]_i_1_n_0 ;
  wire \rd_addr[6]_i_1_n_0 ;
  wire \rd_addr[7]_i_1_n_0 ;
  wire \rd_addr[8]_i_1_n_0 ;
  wire \rd_addr[9]_i_2_n_0 ;
  wire \rd_addr_reg_n_0_[0] ;
  wire \rd_addr_reg_n_0_[1] ;
  wire \rd_addr_reg_n_0_[2] ;
  wire \rd_addr_reg_n_0_[3] ;
  wire \rd_addr_reg_n_0_[4] ;
  wire \rd_addr_reg_n_0_[5] ;
  wire \rd_addr_reg_n_0_[6] ;
  wire \rd_addr_reg_n_0_[7] ;
  wire \rd_addr_reg_n_0_[8] ;
  wire \rd_addr_reg_n_0_[9] ;
  wire [9:0]wr_addr;
  wire \wr_addr[2]_i_1_n_0 ;
  wire \wr_addr[3]_i_1_n_0 ;
  wire \wr_addr[4]_i_1_n_0 ;
  wire \wr_addr[5]_i_1_n_0 ;
  wire \wr_addr[6]_i_1_n_0 ;
  wire \wr_addr[7]_i_1_n_0 ;
  wire \wr_addr[8]_i_1_n_0 ;
  wire \wr_addr[9]_i_2_n_0 ;
  wire \wr_addr_reg_n_0_[0] ;
  wire \wr_addr_reg_n_0_[1] ;
  wire \wr_addr_reg_n_0_[2] ;
  wire \wr_addr_reg_n_0_[3] ;
  wire \wr_addr_reg_n_0_[4] ;
  wire \wr_addr_reg_n_0_[5] ;
  wire \wr_addr_reg_n_0_[6] ;
  wire \wr_addr_reg_n_0_[7] ;
  wire \wr_addr_reg_n_0_[8] ;
  wire \wr_addr_reg_n_0_[9] ;
  wire [2:0]NLW_empty_reg_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_empty_reg_reg_i_2_O_UNCONNECTED;
  wire [2:0]NLW_full_reg_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_full_reg_reg_i_3_O_UNCONNECTED;

initial begin
 $sdf_annotate("../IMPL/fifo.sdf",,,,"tool_control");
end
  dpram_sclk I_DPRAM_SCLK
       (.Q({\wr_addr_reg_n_0_[9] ,\wr_addr_reg_n_0_[8] ,\wr_addr_reg_n_0_[7] ,\wr_addr_reg_n_0_[6] ,\wr_addr_reg_n_0_[5] ,\wr_addr_reg_n_0_[4] ,\wr_addr_reg_n_0_[3] ,\wr_addr_reg_n_0_[2] ,\wr_addr_reg_n_0_[1] ,\wr_addr_reg_n_0_[0] }),
        .WEA(iWr_en11_out),
        .iClk_IBUF_BUFG(iClk_IBUF_BUFG),
        .iRd_en(iRd_en12_out),
        .iRd_en_IBUF(iRd_en_IBUF),
        .iWr_data(iData_IBUF),
        .iWr_en_IBUF(iWr_en_IBUF),
        .oEmpty_OBUF(oEmpty_OBUF),
        .oFull_OBUF(oFull_OBUF),
        .oRd_data(oData_OBUF),
        .\rd_addr_reg[9] ({\rd_addr_reg_n_0_[9] ,\rd_addr_reg_n_0_[8] ,\rd_addr_reg_n_0_[7] ,\rd_addr_reg_n_0_[6] ,\rd_addr_reg_n_0_[5] ,\rd_addr_reg_n_0_[4] ,\rd_addr_reg_n_0_[3] ,\rd_addr_reg_n_0_[2] ,\rd_addr_reg_n_0_[1] ,\rd_addr_reg_n_0_[0] }));
  LUT6 #(
    .INIT(64'hFFFFFFFF54505454)) 
    empty_reg_i_1
       (.I0(iWr_en11_out),
        .I1(iRd_en_IBUF),
        .I2(oEmpty_OBUF),
        .I3(empty_reg2),
        .I4(empty_reg_i_3_n_0),
        .I5(iRst_IBUF),
        .O(empty_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'h7BBDDEE7)) 
    empty_reg_i_10
       (.I0(\rd_addr_reg_n_0_[6] ),
        .I1(\wr_addr_reg_n_0_[7] ),
        .I2(empty_reg_i_9_n_0),
        .I3(\wr_addr_reg_n_0_[6] ),
        .I4(\rd_addr_reg_n_0_[7] ),
        .O(empty_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_reg_i_11
       (.I0(\wr_addr_reg_n_0_[3] ),
        .I1(\wr_addr_reg_n_0_[1] ),
        .I2(\wr_addr_reg_n_0_[0] ),
        .I3(\wr_addr_reg_n_0_[2] ),
        .O(empty_reg_i_11_n_0));
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    empty_reg_i_12
       (.I0(\rd_addr_reg_n_0_[3] ),
        .I1(\wr_addr_reg_n_0_[2] ),
        .I2(\wr_addr_reg_n_0_[0] ),
        .I3(\wr_addr_reg_n_0_[1] ),
        .I4(\wr_addr_reg_n_0_[3] ),
        .O(empty_reg_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    empty_reg_i_3
       (.I0(empty_reg_i_8_n_0),
        .I1(\rd_addr_reg_n_0_[8] ),
        .I2(\rd_addr_reg_n_0_[7] ),
        .I3(\rd_addr[9]_i_2_n_0 ),
        .I4(\rd_addr_reg_n_0_[6] ),
        .I5(\rd_addr_reg_n_0_[9] ),
        .O(empty_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA855555556)) 
    empty_reg_i_4
       (.I0(\wr_addr_reg_n_0_[9] ),
        .I1(\wr_addr_reg_n_0_[7] ),
        .I2(empty_reg_i_9_n_0),
        .I3(\wr_addr_reg_n_0_[6] ),
        .I4(\wr_addr_reg_n_0_[8] ),
        .I5(\rd_addr_reg_n_0_[9] ),
        .O(empty_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000AAA95556)) 
    empty_reg_i_5
       (.I0(\wr_addr_reg_n_0_[8] ),
        .I1(\wr_addr_reg_n_0_[6] ),
        .I2(empty_reg_i_9_n_0),
        .I3(\wr_addr_reg_n_0_[7] ),
        .I4(\rd_addr_reg_n_0_[8] ),
        .I5(empty_reg_i_10_n_0),
        .O(empty_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000090090960)) 
    empty_reg_i_6
       (.I0(\wr_addr_reg_n_0_[5] ),
        .I1(\rd_addr_reg_n_0_[5] ),
        .I2(\rd_addr_reg_n_0_[4] ),
        .I3(empty_reg_i_11_n_0),
        .I4(\wr_addr_reg_n_0_[4] ),
        .I5(empty_reg_i_12_n_0),
        .O(empty_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h0009006090000900)) 
    empty_reg_i_7
       (.I0(\wr_addr_reg_n_0_[2] ),
        .I1(\rd_addr_reg_n_0_[2] ),
        .I2(\rd_addr_reg_n_0_[1] ),
        .I3(\wr_addr_reg_n_0_[0] ),
        .I4(\wr_addr_reg_n_0_[1] ),
        .I5(\rd_addr_reg_n_0_[0] ),
        .O(empty_reg_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_reg_i_8
       (.I0(\wr_addr_reg_n_0_[9] ),
        .I1(\wr_addr_reg_n_0_[7] ),
        .I2(empty_reg_i_9_n_0),
        .I3(\wr_addr_reg_n_0_[6] ),
        .I4(\wr_addr_reg_n_0_[8] ),
        .O(empty_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_reg_i_9
       (.I0(\wr_addr_reg_n_0_[5] ),
        .I1(\wr_addr_reg_n_0_[3] ),
        .I2(\wr_addr_reg_n_0_[1] ),
        .I3(\wr_addr_reg_n_0_[0] ),
        .I4(\wr_addr_reg_n_0_[2] ),
        .I5(\wr_addr_reg_n_0_[4] ),
        .O(empty_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    empty_reg_reg
       (.C(iClk_IBUF_BUFG),
        .CE(1'b1),
        .D(empty_reg_i_1_n_0),
        .Q(oEmpty_OBUF),
        .R(1'b0));
  CARRY4 empty_reg_reg_i_2
       (.CI(1'b0),
        .CO({empty_reg2,NLW_empty_reg_reg_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_empty_reg_reg_i_2_O_UNCONNECTED[3:0]),
        .S({empty_reg_i_4_n_0,empty_reg_i_5_n_0,empty_reg_i_6_n_0,empty_reg_i_7_n_0}));
  LUT5 #(
    .INIT(32'h0000EFAA)) 
    full_reg_i_1
       (.I0(full_next),
        .I1(oEmpty_OBUF),
        .I2(iRd_en_IBUF),
        .I3(oFull_OBUF),
        .I4(iRst_IBUF),
        .O(full_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    full_reg_i_10
       (.I0(\rd_addr_reg_n_0_[5] ),
        .I1(\rd_addr_reg_n_0_[3] ),
        .I2(\rd_addr_reg_n_0_[1] ),
        .I3(\rd_addr_reg_n_0_[0] ),
        .I4(\rd_addr_reg_n_0_[2] ),
        .I5(\rd_addr_reg_n_0_[4] ),
        .O(full_reg_i_10_n_0));
  LUT5 #(
    .INIT(32'h7BBDDEE7)) 
    full_reg_i_11
       (.I0(\wr_addr_reg_n_0_[6] ),
        .I1(\rd_addr_reg_n_0_[7] ),
        .I2(full_reg_i_10_n_0),
        .I3(\rd_addr_reg_n_0_[6] ),
        .I4(\wr_addr_reg_n_0_[7] ),
        .O(full_reg_i_11_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    full_reg_i_12
       (.I0(\rd_addr_reg_n_0_[3] ),
        .I1(\rd_addr_reg_n_0_[1] ),
        .I2(\rd_addr_reg_n_0_[0] ),
        .I3(\rd_addr_reg_n_0_[2] ),
        .O(full_reg_i_12_n_0));
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    full_reg_i_13
       (.I0(\wr_addr_reg_n_0_[3] ),
        .I1(\rd_addr_reg_n_0_[2] ),
        .I2(\rd_addr_reg_n_0_[0] ),
        .I3(\rd_addr_reg_n_0_[1] ),
        .I4(\rd_addr_reg_n_0_[3] ),
        .O(full_reg_i_13_n_0));
  LUT6 #(
    .INIT(64'h4044404040404040)) 
    full_reg_i_2
       (.I0(iRd_en12_out),
        .I1(iWr_en11_out),
        .I2(full_next2),
        .I3(full_reg_i_4_n_0),
        .I4(full_reg_i_5_n_0),
        .I5(\wr_addr_reg_n_0_[9] ),
        .O(full_next));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    full_reg_i_4
       (.I0(\rd_addr_reg_n_0_[9] ),
        .I1(\rd_addr_reg_n_0_[7] ),
        .I2(full_reg_i_10_n_0),
        .I3(\rd_addr_reg_n_0_[6] ),
        .I4(\rd_addr_reg_n_0_[8] ),
        .O(full_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    full_reg_i_5
       (.I0(\wr_addr_reg_n_0_[8] ),
        .I1(\wr_addr_reg_n_0_[7] ),
        .I2(\wr_addr[9]_i_2_n_0 ),
        .I3(\wr_addr_reg_n_0_[6] ),
        .O(full_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA855555556)) 
    full_reg_i_6
       (.I0(\rd_addr_reg_n_0_[9] ),
        .I1(\rd_addr_reg_n_0_[7] ),
        .I2(full_reg_i_10_n_0),
        .I3(\rd_addr_reg_n_0_[6] ),
        .I4(\rd_addr_reg_n_0_[8] ),
        .I5(\wr_addr_reg_n_0_[9] ),
        .O(full_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h00000000AAA95556)) 
    full_reg_i_7
       (.I0(\rd_addr_reg_n_0_[8] ),
        .I1(\rd_addr_reg_n_0_[6] ),
        .I2(full_reg_i_10_n_0),
        .I3(\rd_addr_reg_n_0_[7] ),
        .I4(\wr_addr_reg_n_0_[8] ),
        .I5(full_reg_i_11_n_0),
        .O(full_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000000090090960)) 
    full_reg_i_8
       (.I0(\rd_addr_reg_n_0_[5] ),
        .I1(\wr_addr_reg_n_0_[5] ),
        .I2(\wr_addr_reg_n_0_[4] ),
        .I3(full_reg_i_12_n_0),
        .I4(\rd_addr_reg_n_0_[4] ),
        .I5(full_reg_i_13_n_0),
        .O(full_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'h0009006090000900)) 
    full_reg_i_9
       (.I0(\rd_addr_reg_n_0_[2] ),
        .I1(\wr_addr_reg_n_0_[2] ),
        .I2(\wr_addr_reg_n_0_[1] ),
        .I3(\rd_addr_reg_n_0_[0] ),
        .I4(\rd_addr_reg_n_0_[1] ),
        .I5(\wr_addr_reg_n_0_[0] ),
        .O(full_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    full_reg_reg
       (.C(iClk_IBUF_BUFG),
        .CE(1'b1),
        .D(full_reg_i_1_n_0),
        .Q(oFull_OBUF),
        .R(1'b0));
  CARRY4 full_reg_reg_i_3
       (.CI(1'b0),
        .CO({full_next2,NLW_full_reg_reg_i_3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_full_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S({full_reg_i_6_n_0,full_reg_i_7_n_0,full_reg_i_8_n_0,full_reg_i_9_n_0}));
  BUFG iClk_IBUF_BUFG_inst
       (.I(iClk_IBUF),
        .O(iClk_IBUF_BUFG));
  IBUF iClk_IBUF_inst
       (.I(iClk),
        .O(iClk_IBUF));
  IBUF \iData_IBUF[0]_inst 
       (.I(iData[0]),
        .O(iData_IBUF[0]));
  IBUF \iData_IBUF[10]_inst 
       (.I(iData[10]),
        .O(iData_IBUF[10]));
  IBUF \iData_IBUF[11]_inst 
       (.I(iData[11]),
        .O(iData_IBUF[11]));
  IBUF \iData_IBUF[12]_inst 
       (.I(iData[12]),
        .O(iData_IBUF[12]));
  IBUF \iData_IBUF[13]_inst 
       (.I(iData[13]),
        .O(iData_IBUF[13]));
  IBUF \iData_IBUF[14]_inst 
       (.I(iData[14]),
        .O(iData_IBUF[14]));
  IBUF \iData_IBUF[15]_inst 
       (.I(iData[15]),
        .O(iData_IBUF[15]));
  IBUF \iData_IBUF[16]_inst 
       (.I(iData[16]),
        .O(iData_IBUF[16]));
  IBUF \iData_IBUF[17]_inst 
       (.I(iData[17]),
        .O(iData_IBUF[17]));
  IBUF \iData_IBUF[18]_inst 
       (.I(iData[18]),
        .O(iData_IBUF[18]));
  IBUF \iData_IBUF[19]_inst 
       (.I(iData[19]),
        .O(iData_IBUF[19]));
  IBUF \iData_IBUF[1]_inst 
       (.I(iData[1]),
        .O(iData_IBUF[1]));
  IBUF \iData_IBUF[2]_inst 
       (.I(iData[2]),
        .O(iData_IBUF[2]));
  IBUF \iData_IBUF[3]_inst 
       (.I(iData[3]),
        .O(iData_IBUF[3]));
  IBUF \iData_IBUF[4]_inst 
       (.I(iData[4]),
        .O(iData_IBUF[4]));
  IBUF \iData_IBUF[5]_inst 
       (.I(iData[5]),
        .O(iData_IBUF[5]));
  IBUF \iData_IBUF[6]_inst 
       (.I(iData[6]),
        .O(iData_IBUF[6]));
  IBUF \iData_IBUF[7]_inst 
       (.I(iData[7]),
        .O(iData_IBUF[7]));
  IBUF \iData_IBUF[8]_inst 
       (.I(iData[8]),
        .O(iData_IBUF[8]));
  IBUF \iData_IBUF[9]_inst 
       (.I(iData[9]),
        .O(iData_IBUF[9]));
  IBUF iRd_en_IBUF_inst
       (.I(iRd_en),
        .O(iRd_en_IBUF));
  IBUF iRst_IBUF_inst
       (.I(iRst),
        .O(iRst_IBUF));
  IBUF iWr_en_IBUF_inst
       (.I(iWr_en),
        .O(iWr_en_IBUF));
  OBUF \oData_OBUF[0]_inst 
       (.I(oData_OBUF[0]),
        .O(oData[0]));
  OBUF \oData_OBUF[10]_inst 
       (.I(oData_OBUF[10]),
        .O(oData[10]));
  OBUF \oData_OBUF[11]_inst 
       (.I(oData_OBUF[11]),
        .O(oData[11]));
  OBUF \oData_OBUF[12]_inst 
       (.I(oData_OBUF[12]),
        .O(oData[12]));
  OBUF \oData_OBUF[13]_inst 
       (.I(oData_OBUF[13]),
        .O(oData[13]));
  OBUF \oData_OBUF[14]_inst 
       (.I(oData_OBUF[14]),
        .O(oData[14]));
  OBUF \oData_OBUF[15]_inst 
       (.I(oData_OBUF[15]),
        .O(oData[15]));
  OBUF \oData_OBUF[16]_inst 
       (.I(oData_OBUF[16]),
        .O(oData[16]));
  OBUF \oData_OBUF[17]_inst 
       (.I(oData_OBUF[17]),
        .O(oData[17]));
  OBUF \oData_OBUF[18]_inst 
       (.I(oData_OBUF[18]),
        .O(oData[18]));
  OBUF \oData_OBUF[19]_inst 
       (.I(oData_OBUF[19]),
        .O(oData[19]));
  OBUF \oData_OBUF[1]_inst 
       (.I(oData_OBUF[1]),
        .O(oData[1]));
  OBUF \oData_OBUF[2]_inst 
       (.I(oData_OBUF[2]),
        .O(oData[2]));
  OBUF \oData_OBUF[3]_inst 
       (.I(oData_OBUF[3]),
        .O(oData[3]));
  OBUF \oData_OBUF[4]_inst 
       (.I(oData_OBUF[4]),
        .O(oData[4]));
  OBUF \oData_OBUF[5]_inst 
       (.I(oData_OBUF[5]),
        .O(oData[5]));
  OBUF \oData_OBUF[6]_inst 
       (.I(oData_OBUF[6]),
        .O(oData[6]));
  OBUF \oData_OBUF[7]_inst 
       (.I(oData_OBUF[7]),
        .O(oData[7]));
  OBUF \oData_OBUF[8]_inst 
       (.I(oData_OBUF[8]),
        .O(oData[8]));
  OBUF \oData_OBUF[9]_inst 
       (.I(oData_OBUF[9]),
        .O(oData[9]));
  OBUF oEmpty_OBUF_inst
       (.I(oEmpty_OBUF),
        .O(oEmpty));
  OBUF oFull_OBUF_inst
       (.I(oFull_OBUF),
        .O(oFull));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_addr[0]_i_1 
       (.I0(\rd_addr_reg_n_0_[0] ),
        .O(rd_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_addr[1]_i_1 
       (.I0(\rd_addr_reg_n_0_[1] ),
        .I1(\rd_addr_reg_n_0_[0] ),
        .O(rd_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_addr[2]_i_1 
       (.I0(\rd_addr_reg_n_0_[2] ),
        .I1(\rd_addr_reg_n_0_[0] ),
        .I2(\rd_addr_reg_n_0_[1] ),
        .O(\rd_addr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rd_addr[3]_i_1 
       (.I0(\rd_addr_reg_n_0_[3] ),
        .I1(\rd_addr_reg_n_0_[2] ),
        .I2(\rd_addr_reg_n_0_[1] ),
        .I3(\rd_addr_reg_n_0_[0] ),
        .O(\rd_addr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rd_addr[4]_i_1 
       (.I0(\rd_addr_reg_n_0_[4] ),
        .I1(\rd_addr_reg_n_0_[3] ),
        .I2(\rd_addr_reg_n_0_[0] ),
        .I3(\rd_addr_reg_n_0_[1] ),
        .I4(\rd_addr_reg_n_0_[2] ),
        .O(\rd_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rd_addr[5]_i_1 
       (.I0(\rd_addr_reg_n_0_[5] ),
        .I1(\rd_addr_reg_n_0_[4] ),
        .I2(\rd_addr_reg_n_0_[2] ),
        .I3(\rd_addr_reg_n_0_[1] ),
        .I4(\rd_addr_reg_n_0_[0] ),
        .I5(\rd_addr_reg_n_0_[3] ),
        .O(\rd_addr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_addr[6]_i_1 
       (.I0(\rd_addr_reg_n_0_[6] ),
        .I1(\rd_addr[9]_i_2_n_0 ),
        .O(\rd_addr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \rd_addr[7]_i_1 
       (.I0(\rd_addr_reg_n_0_[7] ),
        .I1(\rd_addr_reg_n_0_[6] ),
        .I2(\rd_addr[9]_i_2_n_0 ),
        .O(\rd_addr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \rd_addr[8]_i_1 
       (.I0(\rd_addr_reg_n_0_[8] ),
        .I1(\rd_addr_reg_n_0_[7] ),
        .I2(\rd_addr[9]_i_2_n_0 ),
        .I3(\rd_addr_reg_n_0_[6] ),
        .O(\rd_addr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \rd_addr[9]_i_1 
       (.I0(\rd_addr_reg_n_0_[9] ),
        .I1(\rd_addr_reg_n_0_[6] ),
        .I2(\rd_addr[9]_i_2_n_0 ),
        .I3(\rd_addr_reg_n_0_[7] ),
        .I4(\rd_addr_reg_n_0_[8] ),
        .O(rd_addr[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \rd_addr[9]_i_2 
       (.I0(\rd_addr_reg_n_0_[4] ),
        .I1(\rd_addr_reg_n_0_[2] ),
        .I2(\rd_addr_reg_n_0_[1] ),
        .I3(\rd_addr_reg_n_0_[0] ),
        .I4(\rd_addr_reg_n_0_[3] ),
        .I5(\rd_addr_reg_n_0_[5] ),
        .O(\rd_addr[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[0] 
       (.C(iClk_IBUF_BUFG),
        .CE(iRd_en12_out),
        .D(rd_addr[0]),
        .Q(\rd_addr_reg_n_0_[0] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[1] 
       (.C(iClk_IBUF_BUFG),
        .CE(iRd_en12_out),
        .D(rd_addr[1]),
        .Q(\rd_addr_reg_n_0_[1] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[2] 
       (.C(iClk_IBUF_BUFG),
        .CE(iRd_en12_out),
        .D(\rd_addr[2]_i_1_n_0 ),
        .Q(\rd_addr_reg_n_0_[2] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[3] 
       (.C(iClk_IBUF_BUFG),
        .CE(iRd_en12_out),
        .D(\rd_addr[3]_i_1_n_0 ),
        .Q(\rd_addr_reg_n_0_[3] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[4] 
       (.C(iClk_IBUF_BUFG),
        .CE(iRd_en12_out),
        .D(\rd_addr[4]_i_1_n_0 ),
        .Q(\rd_addr_reg_n_0_[4] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[5] 
       (.C(iClk_IBUF_BUFG),
        .CE(iRd_en12_out),
        .D(\rd_addr[5]_i_1_n_0 ),
        .Q(\rd_addr_reg_n_0_[5] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[6] 
       (.C(iClk_IBUF_BUFG),
        .CE(iRd_en12_out),
        .D(\rd_addr[6]_i_1_n_0 ),
        .Q(\rd_addr_reg_n_0_[6] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[7] 
       (.C(iClk_IBUF_BUFG),
        .CE(iRd_en12_out),
        .D(\rd_addr[7]_i_1_n_0 ),
        .Q(\rd_addr_reg_n_0_[7] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[8] 
       (.C(iClk_IBUF_BUFG),
        .CE(iRd_en12_out),
        .D(\rd_addr[8]_i_1_n_0 ),
        .Q(\rd_addr_reg_n_0_[8] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg[9] 
       (.C(iClk_IBUF_BUFG),
        .CE(iRd_en12_out),
        .D(rd_addr[9]),
        .Q(\rd_addr_reg_n_0_[9] ),
        .R(iRst_IBUF));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_addr[0]_i_1 
       (.I0(\wr_addr_reg_n_0_[0] ),
        .O(wr_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_addr[1]_i_1 
       (.I0(\wr_addr_reg_n_0_[1] ),
        .I1(\wr_addr_reg_n_0_[0] ),
        .O(wr_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \wr_addr[2]_i_1 
       (.I0(\wr_addr_reg_n_0_[2] ),
        .I1(\wr_addr_reg_n_0_[0] ),
        .I2(\wr_addr_reg_n_0_[1] ),
        .O(\wr_addr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \wr_addr[3]_i_1 
       (.I0(\wr_addr_reg_n_0_[3] ),
        .I1(\wr_addr_reg_n_0_[2] ),
        .I2(\wr_addr_reg_n_0_[1] ),
        .I3(\wr_addr_reg_n_0_[0] ),
        .O(\wr_addr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \wr_addr[4]_i_1 
       (.I0(\wr_addr_reg_n_0_[4] ),
        .I1(\wr_addr_reg_n_0_[3] ),
        .I2(\wr_addr_reg_n_0_[0] ),
        .I3(\wr_addr_reg_n_0_[1] ),
        .I4(\wr_addr_reg_n_0_[2] ),
        .O(\wr_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \wr_addr[5]_i_1 
       (.I0(\wr_addr_reg_n_0_[5] ),
        .I1(\wr_addr_reg_n_0_[4] ),
        .I2(\wr_addr_reg_n_0_[2] ),
        .I3(\wr_addr_reg_n_0_[1] ),
        .I4(\wr_addr_reg_n_0_[0] ),
        .I5(\wr_addr_reg_n_0_[3] ),
        .O(\wr_addr[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_addr[6]_i_1 
       (.I0(\wr_addr_reg_n_0_[6] ),
        .I1(\wr_addr[9]_i_2_n_0 ),
        .O(\wr_addr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \wr_addr[7]_i_1 
       (.I0(\wr_addr_reg_n_0_[7] ),
        .I1(\wr_addr_reg_n_0_[6] ),
        .I2(\wr_addr[9]_i_2_n_0 ),
        .O(\wr_addr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \wr_addr[8]_i_1 
       (.I0(\wr_addr_reg_n_0_[8] ),
        .I1(\wr_addr_reg_n_0_[7] ),
        .I2(\wr_addr[9]_i_2_n_0 ),
        .I3(\wr_addr_reg_n_0_[6] ),
        .O(\wr_addr[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \wr_addr[9]_i_1 
       (.I0(\wr_addr_reg_n_0_[9] ),
        .I1(\wr_addr_reg_n_0_[6] ),
        .I2(\wr_addr[9]_i_2_n_0 ),
        .I3(\wr_addr_reg_n_0_[7] ),
        .I4(\wr_addr_reg_n_0_[8] ),
        .O(wr_addr[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \wr_addr[9]_i_2 
       (.I0(\wr_addr_reg_n_0_[4] ),
        .I1(\wr_addr_reg_n_0_[2] ),
        .I2(\wr_addr_reg_n_0_[1] ),
        .I3(\wr_addr_reg_n_0_[0] ),
        .I4(\wr_addr_reg_n_0_[3] ),
        .I5(\wr_addr_reg_n_0_[5] ),
        .O(\wr_addr[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[0] 
       (.C(iClk_IBUF_BUFG),
        .CE(iWr_en11_out),
        .D(wr_addr[0]),
        .Q(\wr_addr_reg_n_0_[0] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[1] 
       (.C(iClk_IBUF_BUFG),
        .CE(iWr_en11_out),
        .D(wr_addr[1]),
        .Q(\wr_addr_reg_n_0_[1] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[2] 
       (.C(iClk_IBUF_BUFG),
        .CE(iWr_en11_out),
        .D(\wr_addr[2]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[2] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[3] 
       (.C(iClk_IBUF_BUFG),
        .CE(iWr_en11_out),
        .D(\wr_addr[3]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[3] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[4] 
       (.C(iClk_IBUF_BUFG),
        .CE(iWr_en11_out),
        .D(\wr_addr[4]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[4] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[5] 
       (.C(iClk_IBUF_BUFG),
        .CE(iWr_en11_out),
        .D(\wr_addr[5]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[5] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[6] 
       (.C(iClk_IBUF_BUFG),
        .CE(iWr_en11_out),
        .D(\wr_addr[6]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[6] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[7] 
       (.C(iClk_IBUF_BUFG),
        .CE(iWr_en11_out),
        .D(\wr_addr[7]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[7] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[8] 
       (.C(iClk_IBUF_BUFG),
        .CE(iWr_en11_out),
        .D(\wr_addr[8]_i_1_n_0 ),
        .Q(\wr_addr_reg_n_0_[8] ),
        .R(iRst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg[9] 
       (.C(iClk_IBUF_BUFG),
        .CE(iWr_en11_out),
        .D(wr_addr[9]),
        .Q(\wr_addr_reg_n_0_[9] ),
        .R(iRst_IBUF));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
