read -sv run_verilog_mid/adder_32b_8_94_6decfcab64fe97c89747b71f22e5fcd8.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_94_6decfcab64fe97c89747b71f22e5fcd8_yosys.v
