-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Thu May  4 20:22:23 2023
-- Host        : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ PWM_BLOCK_BlockRamDummy_0_0_stub.vhdl
-- Design      : PWM_BLOCK_BlockRamDummy_0_0
-- Purpose     : Stub declaration of top-level module interface
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  Port ( 
    Port_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_12 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_14 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_16 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_17 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_18 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_19 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_20 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_21 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_22 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_23 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_24 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_25 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_26 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_27 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_28 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_29 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_30 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Port_31 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );

end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture stub of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of stub : architecture is true;
attribute black_box_pad_pin of stub : architecture is "Port_4[7:0],Port_5[7:0],Port_6[7:0],Port_7[7:0],Port_8[7:0],Port_9[7:0],Port_10[7:0],Port_11[7:0],Port_12[7:0],Port_13[7:0],Port_14[7:0],Port_15[7:0],Port_16[7:0],Port_17[7:0],Port_18[7:0],Port_19[7:0],Port_20[7:0],Port_21[7:0],Port_22[7:0],Port_23[7:0],Port_24[7:0],Port_25[7:0],Port_26[7:0],Port_27[7:0],Port_28[7:0],Port_29[7:0],Port_30[7:0],Port_31[7:0]";
attribute x_core_info : string;
attribute x_core_info of stub : architecture is "BlockRamDummy,Vivado 2022.2";
begin
end;
