---
title: EE 431 Lab 3
parent: EE 431 Labs
nav_order: 3
---

# EE 431 Lab 3

## Lab Guidelines

- [Lab 3](Lab3.pdf) 
- [Lab 3 Guidelines](EE_431_Lab_3_Report_Guidelines.pdf)

## Description
In Lab 3, we build a 2 input NAND gate using ngspice and the Sky130 transistor library, and do layout with our design using Magic. In the end, we run LVS using netgen to ensure our schematic and layout are electrically and physically equivalent.


 
<!--<object data="ee431-lab-3-report.pdf" type="application/pdf" width="100%" height="600px">
    <p>Your browser doesn't support PDFs. <a href="ee431-lab-3-report.pdf">Download PDF</a>.</p>
</object>
.. 
