

================================================================
== Vitis HLS Report for 'feedforward'
================================================================
* Date:           Fri Jun 13 14:38:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.191 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3270|     3270|  32.700 us|  32.700 us|  3271|  3271|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120   |feedforward_Pipeline_VITIS_LOOP_92_1   |      786|      786|  7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139   |feedforward_Pipeline_VITIS_LOOP_48_1   |      786|      786|  7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146  |feedforward_Pipeline_VITIS_LOOP_103_2  |      395|      395|  3.950 us|  3.950 us|  393|  393|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152  |feedforward_Pipeline_VITIS_LOOP_110_3  |      786|      786|  7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159  |feedforward_Pipeline_VITIS_LOOP_48_11  |      130|      130|  1.300 us|  1.300 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168  |feedforward_Pipeline_VITIS_LOOP_122_4  |       35|       35|  0.350 us|  0.350 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176  |feedforward_Pipeline_VITIS_LOOP_129_5  |      131|      131|  1.310 us|  1.310 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185  |feedforward_Pipeline_VITIS_LOOP_48_12  |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191  |feedforward_Pipeline_VITIS_LOOP_139_6  |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196  |feedforward_Pipeline_VITIS_LOOP_148_7  |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     593|   5039|    -|
|Memory           |       14|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    724|    -|
|Register         |        -|    -|      88|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       14|    0|     681|   5765|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    0|      ~0|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                   |control_s_axi                          |        0|   0|   36|    40|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146  |feedforward_Pipeline_VITIS_LOOP_103_2  |        0|   0|  115|   142|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152  |feedforward_Pipeline_VITIS_LOOP_110_3  |        0|   0|   25|   144|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168  |feedforward_Pipeline_VITIS_LOOP_122_4  |        0|   0|  181|   209|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176  |feedforward_Pipeline_VITIS_LOOP_129_5  |        0|   0|   57|   135|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191  |feedforward_Pipeline_VITIS_LOOP_139_6  |        0|   0|   56|   106|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196  |feedforward_Pipeline_VITIS_LOOP_148_7  |        0|   0|   38|   186|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139   |feedforward_Pipeline_VITIS_LOOP_48_1   |        0|   0|   24|  2796|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159  |feedforward_Pipeline_VITIS_LOOP_48_11  |        0|   0|   19|   779|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185  |feedforward_Pipeline_VITIS_LOOP_48_12  |        0|   0|   18|   379|    0|
    |grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120   |feedforward_Pipeline_VITIS_LOOP_92_1   |        0|   0|   24|   123|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+
    |Total                                             |                                       |        0|   0|  593|  5039|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer1_activations_U    |layer1_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|   392|   32|     1|        12544|
    |layer1_activations_2_U  |layer1_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|   392|   32|     1|        12544|
    |layer2_activations_U    |layer2_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |layer2_activations_4_U  |layer2_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |layer2_activations_5_U  |layer2_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |layer2_activations_6_U  |layer2_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |layer3_activations_U    |layer3_activations_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                  |       14|  0|   0|    0|   976|  224|     7|        31232|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                             Variable Name                             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_output_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                  |          |   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  113|         23|    1|         23|
    |input_stream_TREADY_int_regslice  |    9|          2|    1|          2|
    |layer1_activations_2_address0     |   20|          4|    9|         36|
    |layer1_activations_2_ce0          |   20|          4|    1|          4|
    |layer1_activations_2_ce1          |    9|          2|    1|          2|
    |layer1_activations_2_d0           |   14|          3|   32|         96|
    |layer1_activations_2_we0          |   14|          3|    1|          3|
    |layer1_activations_address0       |   20|          4|    9|         36|
    |layer1_activations_ce0            |   20|          4|    1|          4|
    |layer1_activations_ce1            |    9|          2|    1|          2|
    |layer1_activations_d0             |   14|          3|   32|         96|
    |layer1_activations_we0            |   14|          3|    1|          3|
    |layer2_activations_4_address0     |   20|          4|    5|         20|
    |layer2_activations_4_ce0          |   20|          4|    1|          4|
    |layer2_activations_4_ce1          |    9|          2|    1|          2|
    |layer2_activations_4_d0           |   14|          3|   32|         96|
    |layer2_activations_4_we0          |   14|          3|    1|          3|
    |layer2_activations_5_address0     |   20|          4|    5|         20|
    |layer2_activations_5_ce0          |   20|          4|    1|          4|
    |layer2_activations_5_ce1          |    9|          2|    1|          2|
    |layer2_activations_5_d0           |   14|          3|   32|         96|
    |layer2_activations_5_we0          |   14|          3|    1|          3|
    |layer2_activations_6_address0     |   20|          4|    5|         20|
    |layer2_activations_6_ce0          |   20|          4|    1|          4|
    |layer2_activations_6_ce1          |    9|          2|    1|          2|
    |layer2_activations_6_d0           |   14|          3|   32|         96|
    |layer2_activations_6_we0          |   14|          3|    1|          3|
    |layer2_activations_address0       |   20|          4|    5|         20|
    |layer2_activations_ce0            |   20|          4|    1|          4|
    |layer2_activations_ce1            |    9|          2|    1|          2|
    |layer2_activations_d0             |   14|          3|   32|         96|
    |layer2_activations_we0            |   14|          3|    1|          3|
    |layer3_activations_address0       |   20|          4|    6|         24|
    |layer3_activations_ce0            |   20|          4|    1|          4|
    |layer3_activations_ce1            |    9|          2|    1|          2|
    |layer3_activations_d0             |   14|          3|   32|         96|
    |layer3_activations_we0            |   14|          3|    1|          3|
    |output_stream_TDATA_int_regslice  |    9|          2|   32|         64|
    |output_stream_TDEST_int_regslice  |    9|          2|    8|         16|
    |output_stream_TID_int_regslice    |    9|          2|    5|         10|
    |output_stream_TKEEP_int_regslice  |    9|          2|    4|          8|
    |output_stream_TLAST_int_regslice  |    9|          2|    1|          2|
    |output_stream_TSTRB_int_regslice  |    9|          2|    4|          8|
    |output_stream_TUSER_int_regslice  |    9|          2|    2|          4|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  724|        151|  347|       1048|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |  22|   0|   22|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185_ap_start_reg  |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139_ap_start_reg   |   1|   0|    1|          0|
    |grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120_ap_start_reg   |   1|   0|    1|          0|
    |output_stream_TDATA_reg                                        |  32|   0|   32|          0|
    |output_stream_TDEST_reg                                        |   8|   0|    8|          0|
    |output_stream_TID_reg                                          |   5|   0|    5|          0|
    |output_stream_TKEEP_reg                                        |   4|   0|    4|          0|
    |output_stream_TLAST_reg                                        |   1|   0|    1|          0|
    |output_stream_TSTRB_reg                                        |   4|   0|    4|          0|
    |output_stream_TUSER_reg                                        |   2|   0|    2|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  88|   0|   88|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|             feedforward|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|             feedforward|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|             feedforward|  return value|
|input_stream_TDATA     |   in|   32|        axis|   input_stream_V_data_V|       pointer|
|input_stream_TVALID    |   in|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TREADY    |  out|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TDEST     |   in|    8|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TKEEP     |   in|    4|        axis|   input_stream_V_keep_V|       pointer|
|input_stream_TSTRB     |   in|    4|        axis|   input_stream_V_strb_V|       pointer|
|input_stream_TUSER     |   in|    2|        axis|   input_stream_V_user_V|       pointer|
|input_stream_TLAST     |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TID       |   in|    5|        axis|     input_stream_V_id_V|       pointer|
|output_stream_TDATA    |  out|   32|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TVALID   |  out|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TREADY   |   in|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TDEST    |  out|    8|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TKEEP    |  out|    4|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB    |  out|    4|        axis|  output_stream_V_strb_V|       pointer|
|output_stream_TUSER    |  out|    2|        axis|  output_stream_V_user_V|       pointer|
|output_stream_TLAST    |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TID      |  out|    5|        axis|    output_stream_V_id_V|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%a_2_loc = alloca i64 1"   --->   Operation 23 'alloca' 'a_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%a_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'a_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_loc = alloca i64 1"   --->   Operation 25 'alloca' 'a_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%layer1_activations = alloca i64 1" [bnn.cpp:83]   --->   Operation 26 'alloca' 'layer1_activations' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%layer1_activations_2 = alloca i64 1" [bnn.cpp:83]   --->   Operation 27 'alloca' 'layer1_activations_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%layer2_activations = alloca i64 1" [bnn.cpp:84]   --->   Operation 28 'alloca' 'layer2_activations' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%layer2_activations_4 = alloca i64 1" [bnn.cpp:84]   --->   Operation 29 'alloca' 'layer2_activations_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%layer2_activations_5 = alloca i64 1" [bnn.cpp:84]   --->   Operation 30 'alloca' 'layer2_activations_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%layer2_activations_6 = alloca i64 1" [bnn.cpp:84]   --->   Operation 31 'alloca' 'layer2_activations_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%layer3_activations = alloca i64 1" [bnn.cpp:85]   --->   Operation 32 'alloca' 'layer3_activations' <Predicate = true> <Delay = 3.25>

State 2 <SV = 1> <Delay = 3.75>
ST_2 : Operation 33 [2/2] (3.75ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_92_1, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i8 %input_stream_V_dest_V, i32 %a_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 3.75> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 4.90>
ST_3 : Operation 34 [1/2] (4.90ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_92_1, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i8 %input_stream_V_dest_V, i32 %a_loc"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 5.34>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%a_loc_load = load i32 %a_loc"   --->   Operation 35 'load' 'a_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (5.34ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_48_1, i32 %layer1_activations_2, i32 %layer1_activations, i32 %a_loc_load"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 5.34> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 4.90>
ST_5 : Operation 37 [1/2] (4.90ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_48_1, i32 %layer1_activations_2, i32 %layer1_activations, i32 %a_loc_load"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_103_2, i32 %layer1_activations_2, i32 %layer1_activations"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_103_2, i32 %layer1_activations_2, i32 %layer1_activations"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_110_3, i32 %layer1_activations, i32 %layer1_activations_2, i32 %a_1_loc"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 4.90>
ST_9 : Operation 41 [1/2] (4.90ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_110_3, i32 %layer1_activations, i32 %layer1_activations_2, i32 %a_1_loc"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 4.90> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 4.23>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%a_1_loc_load = load i32 %a_1_loc"   --->   Operation 42 'load' 'a_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [2/2] (4.23ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_48_11, i32 %layer2_activations_6, i32 %layer2_activations_5, i32 %layer2_activations_4, i32 %layer2_activations, i32 %a_1_loc_load"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 4.23> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 5.09>
ST_11 : Operation 44 [1/2] (5.09ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_48_11, i32 %layer2_activations_6, i32 %layer2_activations_5, i32 %layer2_activations_4, i32 %layer2_activations, i32 %a_1_loc_load"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_122_4, i32 %layer2_activations_6, i32 %layer2_activations_5, i32 %layer2_activations_4, i32 %layer2_activations"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_122_4, i32 %layer2_activations_6, i32 %layer2_activations_5, i32 %layer2_activations_4, i32 %layer2_activations"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_129_5, i32 %layer2_activations, i32 %layer2_activations_4, i32 %layer2_activations_5, i32 %layer2_activations_6, i32 %a_2_loc"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_129_5, i32 %layer2_activations, i32 %layer2_activations_4, i32 %layer2_activations_5, i32 %layer2_activations_6, i32 %a_2_loc"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 3.13>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%a_2_loc_load = load i32 %a_2_loc"   --->   Operation 49 'load' 'a_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [2/2] (3.13ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_48_12, i32 %a_2_loc_load, i32 %layer3_activations"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 3.13> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 5.04>
ST_17 : Operation 51 [1/2] (5.04ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_48_12, i32 %a_2_loc_load, i32 %layer3_activations"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 5.04> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_139_6, i32 %layer3_activations"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_139_6, i32 %layer3_activations"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_148_7, i32 %layer3_activations, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln0 = call void @feedforward_Pipeline_VITIS_LOOP_148_7, i32 %layer3_activations, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 56 [1/1] (0.00ns)   --->   "%spectopmodule_ln66 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [bnn.cpp:66]   --->   Operation 56 'spectopmodule' 'spectopmodule_ln66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i8 %input_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_stream_V_user_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_stream_V_id_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_stream_V_dest_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_stream_V_user_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_stream_V_id_V"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_stream_V_dest_V"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 74 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln92 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V, void @empty_4" [bnn.cpp:92]   --->   Operation 74 'specaxissidechannel' 'specaxissidechannel_ln92' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln92 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i8 %input_stream_V_dest_V, void @empty_5" [bnn.cpp:92]   --->   Operation 75 'specaxissidechannel' 'specaxissidechannel_ln92' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln158 = ret" [bnn.cpp:158]   --->   Operation 76 'ret' 'ret_ln158' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_2_loc                  (alloca             ) [ 00111111111111111000000]
a_1_loc                  (alloca             ) [ 00111111111000000000000]
a_loc                    (alloca             ) [ 00111000000000000000000]
layer1_activations       (alloca             ) [ 00111111110000000000000]
layer1_activations_2     (alloca             ) [ 00111111110000000000000]
layer2_activations       (alloca             ) [ 00111111111111110000000]
layer2_activations_4     (alloca             ) [ 00111111111111110000000]
layer2_activations_5     (alloca             ) [ 00111111111111110000000]
layer2_activations_6     (alloca             ) [ 00111111111111110000000]
layer3_activations       (alloca             ) [ 00111111111111111111110]
call_ln0                 (call               ) [ 00000000000000000000000]
a_loc_load               (load               ) [ 00000100000000000000000]
call_ln0                 (call               ) [ 00000000000000000000000]
call_ln0                 (call               ) [ 00000000000000000000000]
call_ln0                 (call               ) [ 00000000000000000000000]
a_1_loc_load             (load               ) [ 00000000000100000000000]
call_ln0                 (call               ) [ 00000000000000000000000]
call_ln0                 (call               ) [ 00000000000000000000000]
call_ln0                 (call               ) [ 00000000000000000000000]
a_2_loc_load             (load               ) [ 00000000000000000100000]
call_ln0                 (call               ) [ 00000000000000000000000]
call_ln0                 (call               ) [ 00000000000000000000000]
call_ln0                 (call               ) [ 00000000000000000000000]
spectopmodule_ln66       (spectopmodule      ) [ 00000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000000000000000]
specinterface_ln0        (specinterface      ) [ 00000000000000000000000]
specaxissidechannel_ln92 (specaxissidechannel) [ 00000000000000000000000]
specaxissidechannel_ln92 (specaxissidechannel) [ 00000000000000000000000]
ret_ln158                (ret                ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feedforward_Pipeline_VITIS_LOOP_92_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feedforward_Pipeline_VITIS_LOOP_48_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feedforward_Pipeline_VITIS_LOOP_103_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feedforward_Pipeline_VITIS_LOOP_110_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feedforward_Pipeline_VITIS_LOOP_48_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feedforward_Pipeline_VITIS_LOOP_122_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feedforward_Pipeline_VITIS_LOOP_129_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feedforward_Pipeline_VITIS_LOOP_48_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feedforward_Pipeline_VITIS_LOOP_139_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feedforward_Pipeline_VITIS_LOOP_148_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="a_2_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_2_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a_1_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_1_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="a_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="layer1_activations_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_activations/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="layer1_activations_2_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer1_activations_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="layer2_activations_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_activations/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="layer2_activations_4_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_activations_4/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="layer2_activations_5_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_activations_5/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="layer2_activations_6_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer2_activations_6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="layer3_activations_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer3_activations/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="0" index="3" bw="4" slack="0"/>
<pin id="125" dir="0" index="4" bw="2" slack="0"/>
<pin id="126" dir="0" index="5" bw="1" slack="0"/>
<pin id="127" dir="0" index="6" bw="5" slack="0"/>
<pin id="128" dir="0" index="7" bw="8" slack="0"/>
<pin id="129" dir="0" index="8" bw="32" slack="1"/>
<pin id="130" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="3" bw="32" slack="0"/>
<pin id="144" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="3" bw="32" slack="7"/>
<pin id="157" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="5" bw="32" slack="0"/>
<pin id="166" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="174" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="5" bw="32" slack="13"/>
<pin id="183" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="0" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/16 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/18 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="0" index="3" bw="4" slack="0"/>
<pin id="201" dir="0" index="4" bw="4" slack="0"/>
<pin id="202" dir="0" index="5" bw="2" slack="0"/>
<pin id="203" dir="0" index="6" bw="1" slack="0"/>
<pin id="204" dir="0" index="7" bw="5" slack="0"/>
<pin id="205" dir="0" index="8" bw="8" slack="0"/>
<pin id="206" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/20 "/>
</bind>
</comp>

<comp id="215" class="1004" name="a_loc_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="3"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_loc_load/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="a_1_loc_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="9"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_loc_load/10 "/>
</bind>
</comp>

<comp id="223" class="1004" name="a_2_loc_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="15"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_2_loc_load/16 "/>
</bind>
</comp>

<comp id="227" class="1005" name="a_2_loc_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="13"/>
<pin id="229" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="a_2_loc "/>
</bind>
</comp>

<comp id="233" class="1005" name="a_1_loc_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="7"/>
<pin id="235" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="a_1_loc "/>
</bind>
</comp>

<comp id="239" class="1005" name="a_loc_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="120" pin=5"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="120" pin=7"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="175"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="196" pin=5"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="196" pin=6"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="196" pin=8"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="139" pin=3"/></net>

<net id="222"><net_src comp="219" pin="1"/><net_sink comp="159" pin=5"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="230"><net_src comp="80" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="176" pin=5"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="236"><net_src comp="84" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="242"><net_src comp="88" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="120" pin=8"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="215" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {20 21 }
	Port: output_stream_V_keep_V | {20 21 }
	Port: output_stream_V_strb_V | {20 21 }
	Port: output_stream_V_user_V | {20 21 }
	Port: output_stream_V_last_V | {20 21 }
	Port: output_stream_V_id_V | {20 21 }
	Port: output_stream_V_dest_V | {20 21 }
 - Input state : 
	Port: feedforward : input_stream_V_data_V | {2 3 }
	Port: feedforward : input_stream_V_keep_V | {2 3 }
	Port: feedforward : input_stream_V_strb_V | {2 3 }
	Port: feedforward : input_stream_V_user_V | {2 3 }
	Port: feedforward : input_stream_V_last_V | {2 3 }
	Port: feedforward : input_stream_V_id_V | {2 3 }
	Port: feedforward : input_stream_V_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		call_ln0 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		call_ln0 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		call_ln0 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |  grp_feedforward_Pipeline_VITIS_LOOP_92_1_fu_120 |    0    |    52   |    97   |
|          |  grp_feedforward_Pipeline_VITIS_LOOP_48_1_fu_139 |    0    |    21   |   2758  |
|          | grp_feedforward_Pipeline_VITIS_LOOP_103_2_fu_146 |  3.176  |    93   |   122   |
|          | grp_feedforward_Pipeline_VITIS_LOOP_110_3_fu_152 |  3.176  |    71   |   147   |
|   call   | grp_feedforward_Pipeline_VITIS_LOOP_48_11_fu_159 |    0    |    16   |   742   |
|          | grp_feedforward_Pipeline_VITIS_LOOP_122_4_fu_168 |  6.352  |   157   |   207   |
|          | grp_feedforward_Pipeline_VITIS_LOOP_129_5_fu_176 |  6.352  |   102   |   157   |
|          | grp_feedforward_Pipeline_VITIS_LOOP_48_12_fu_185 |    0    |    15   |   340   |
|          | grp_feedforward_Pipeline_VITIS_LOOP_139_6_fu_191 |  1.588  |    46   |    76   |
|          | grp_feedforward_Pipeline_VITIS_LOOP_148_7_fu_196 |  1.588  |    39   |   145   |
|----------|--------------------------------------------------|---------|---------|---------|
|   Total  |                                                  |  22.232 |   612   |   4791  |
|----------|--------------------------------------------------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
| layer1_activations |    2   |    0   |    0   |    0   |
|layer1_activations_2|    2   |    0   |    0   |    0   |
| layer2_activations |    2   |    0   |    0   |    0   |
|layer2_activations_4|    2   |    0   |    0   |    0   |
|layer2_activations_5|    2   |    0   |    0   |    0   |
|layer2_activations_6|    2   |    0   |    0   |    0   |
| layer3_activations |    2   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   14   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|a_1_loc_reg_233|   32   |
|a_2_loc_reg_227|   32   |
| a_loc_reg_239 |   32   |
+---------------+--------+
|     Total     |   96   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   22   |   612  |  4791  |    -   |
|   Memory  |   14   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   96   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   14   |   22   |   708  |  4791  |    0   |
+-----------+--------+--------+--------+--------+--------+
