{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698887174419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698887174423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:06:14 2023 " "Processing started: Wed Nov 01 22:06:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698887174423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887174423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off up_and_down_counter -c up_and_down_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off up_and_down_counter -c up_and_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887174423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698887174627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698887174627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_and_down_counter_box.bdf 1 1 " "Found 1 design units, including 1 entities, in source file up_and_down_counter_box.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 up_and_down_counter_box " "Found entity 1: up_and_down_counter_box" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887181634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_and_down_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file up_and_down_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 up_and_down_counter " "Found entity 1: up_and_down_counter" {  } { { "up_and_down_counter.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887181635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_filter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digital_filter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digital_filter " "Found entity 1: digital_filter" {  } { { "digital_filter.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/digital_filter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887181636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file state_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 state_output " "Found entity 1: state_output" {  } { { "state_output.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/state_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887181637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_output.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comb_output.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comb_output " "Found entity 1: comb_output" {  } { { "comb_output.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887181637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_out " "Found entity 1: a_out" {  } { { "a_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/a_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887181638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b_out " "Found entity 1: b_out" {  } { { "b_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/b_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887181639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 c_out " "Found entity 1: c_out" {  } { { "c_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/c_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887181640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d_out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d_out " "Found entity 1: d_out" {  } { { "d_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/d_out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887181640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file preup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PREup " "Found entity 1: PREup" {  } { { "PREup.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/PREup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887181641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "predown.bdf 1 1 " "Found 1 design units, including 1 entities, in source file predown.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PREdown " "Found entity 1: PREdown" {  } { { "PREdown.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/PREdown.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887181642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clrup.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clrup.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLRup " "Found entity 1: CLRup" {  } { { "CLRup.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/CLRup.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887181643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clrdown.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clrdown.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLRdown " "Found entity 1: CLRdown" {  } { { "CLRdown.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/CLRdown.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887181644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "up_and_down_counter " "Elaborating entity \"up_and_down_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698887181658 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decod_bcd_box.bdf 1 1 " "Using design file decod_bcd_box.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decod_bcd_box " "Found entity 1: decod_bcd_box" {  } { { "decod_bcd_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/decod_bcd_box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181667 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698887181667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_bcd_box decod_bcd_box:inst2 " "Elaborating entity \"decod_bcd_box\" for hierarchy \"decod_bcd_box:inst2\"" {  } { { "up_and_down_counter.bdf" "inst2" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 248 784 880 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181667 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_barrado.bdf 1 1 " "Using design file output_barrado.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 output_barrado " "Found entity 1: output_barrado" {  } { { "output_barrado.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/output_barrado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698887181673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_barrado decod_bcd_box:inst2\|output_barrado:inst1 " "Elaborating entity \"output_barrado\" for hierarchy \"decod_bcd_box:inst2\|output_barrado:inst1\"" {  } { { "decod_bcd_box.bdf" "inst1" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/decod_bcd_box.bdf" { { 208 752 888 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181673 ""}
{ "Warning" "WSGN_SEARCH_FILE" "barra_maior_que_dez.bdf 1 1 " "Using design file barra_maior_que_dez.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 barra_maior_que_dez " "Found entity 1: barra_maior_que_dez" {  } { { "barra_maior_que_dez.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/barra_maior_que_dez.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698887181679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barra_maior_que_dez decod_bcd_box:inst2\|barra_maior_que_dez:inst10 " "Elaborating entity \"barra_maior_que_dez\" for hierarchy \"decod_bcd_box:inst2\|barra_maior_que_dez:inst10\"" {  } { { "decod_bcd_box.bdf" "inst10" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/decod_bcd_box.bdf" { { 64 416 512 160 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181679 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_box.bdf 1 1 " "Using design file bcd_box.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_box " "Found entity 1: bcd_box" {  } { { "bcd_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/bcd_box.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698887181684 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698887181684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_box decod_bcd_box:inst2\|bcd_box:inst " "Elaborating entity \"bcd_box\" for hierarchy \"decod_bcd_box:inst2\|bcd_box:inst\"" {  } { { "decod_bcd_box.bdf" "inst" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/decod_bcd_box.bdf" { { 224 408 504 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181685 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "bcd_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/bcd_box.bdf" { { 232 288 336 264 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1698887181686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_output comb_output:inst " "Elaborating entity \"comb_output\" for hierarchy \"comb_output:inst\"" {  } { { "up_and_down_counter.bdf" "inst" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 248 640 736 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_out comb_output:inst\|a_out:inst " "Elaborating entity \"a_out\" for hierarchy \"comb_output:inst\|a_out:inst\"" {  } { { "comb_output.bdf" "inst" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { { -32 616 712 96 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_out comb_output:inst\|b_out:inst2 " "Elaborating entity \"b_out\" for hierarchy \"comb_output:inst\|b_out:inst2\"" {  } { { "comb_output.bdf" "inst2" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { { 120 616 712 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181688 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst8 " "Primitive \"NOT\" of instance \"inst8\" not used" {  } { { "b_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/b_out.bdf" { { 352 496 544 384 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1698887181688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "c_out comb_output:inst\|c_out:inst9 " "Elaborating entity \"c_out\" for hierarchy \"comb_output:inst\|c_out:inst9\"" {  } { { "comb_output.bdf" "inst9" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { { 280 616 712 408 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_out comb_output:inst\|d_out:inst10 " "Elaborating entity \"d_out\" for hierarchy \"comb_output:inst\|d_out:inst10\"" {  } { { "comb_output.bdf" "inst10" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/comb_output.bdf" { { 440 616 712 568 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181689 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst8 " "Primitive \"NOT\" of instance \"inst8\" not used" {  } { { "d_out.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/d_out.bdf" { { 368 368 416 400 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1698887181690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_and_down_counter_box up_and_down_counter_box:inst4 " "Elaborating entity \"up_and_down_counter_box\" for hierarchy \"up_and_down_counter_box:inst4\"" {  } { { "up_and_down_counter.bdf" "inst4" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 248 432 584 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181690 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst50 " "Primitive \"NOT\" of instance \"inst50\" not used" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -88 -544 -496 -56 "inst50" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1698887181692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREup up_and_down_counter_box:inst4\|PREup:inst14 " "Elaborating entity \"PREup\" for hierarchy \"up_and_down_counter_box:inst4\|PREup:inst14\"" {  } { { "up_and_down_counter_box.bdf" "inst14" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -368 -560 -448 -272 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PREdown up_and_down_counter_box:inst4\|PREdown:inst1 " "Elaborating entity \"PREdown\" for hierarchy \"up_and_down_counter_box:inst4\|PREdown:inst1\"" {  } { { "up_and_down_counter_box.bdf" "inst1" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 624 -464 -336 720 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLRdown up_and_down_counter_box:inst4\|CLRdown:inst2 " "Elaborating entity \"CLRdown\" for hierarchy \"up_and_down_counter_box:inst4\|CLRdown:inst2\"" {  } { { "up_and_down_counter_box.bdf" "inst2" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 512 -464 -336 608 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLRup up_and_down_counter_box:inst4\|CLRup:inst7 " "Elaborating entity \"CLRup\" for hierarchy \"up_and_down_counter_box:inst4\|CLRup:inst7\"" {  } { { "up_and_down_counter_box.bdf" "inst7" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -256 -560 -448 -160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887181697 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst3 up_and_down_counter_box:inst4\|inst3~_emulated up_and_down_counter_box:inst4\|inst3~1 " "Register \"up_and_down_counter_box:inst4\|inst3\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst3~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst3~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -408 -344 72 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887181968 "|up_and_down_counter|up_and_down_counter_box:inst4|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst5 up_and_down_counter_box:inst4\|inst5~_emulated up_and_down_counter_box:inst4\|inst5~1 " "Register \"up_and_down_counter_box:inst4\|inst5\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst5~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst5~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -184 -120 72 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887181968 "|up_and_down_counter|up_and_down_counter_box:inst4|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst6 up_and_down_counter_box:inst4\|inst6~_emulated up_and_down_counter_box:inst4\|inst6~1 " "Register \"up_and_down_counter_box:inst4\|inst6\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst6~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst6~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -16 48 72 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887181968 "|up_and_down_counter|up_and_down_counter_box:inst4|inst6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst8 up_and_down_counter_box:inst4\|inst8~_emulated up_and_down_counter_box:inst4\|inst8~1 " "Register \"up_and_down_counter_box:inst4\|inst8\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst8~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst8~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 168 232 72 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887181968 "|up_and_down_counter|up_and_down_counter_box:inst4|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst99 up_and_down_counter_box:inst4\|inst99~_emulated up_and_down_counter_box:inst4\|inst99~1 " "Register \"up_and_down_counter_box:inst4\|inst99\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst99~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst99~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -408 -344 304 "inst99" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887181968 "|up_and_down_counter|up_and_down_counter_box:inst4|inst99"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst11 up_and_down_counter_box:inst4\|inst11~_emulated up_and_down_counter_box:inst4\|inst11~1 " "Register \"up_and_down_counter_box:inst4\|inst11\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst11~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst11~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -184 -120 304 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887181968 "|up_and_down_counter|up_and_down_counter_box:inst4|inst11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst12 up_and_down_counter_box:inst4\|inst12~_emulated up_and_down_counter_box:inst4\|inst12~1 " "Register \"up_and_down_counter_box:inst4\|inst12\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst12~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst12~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -16 48 304 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887181968 "|up_and_down_counter|up_and_down_counter_box:inst4|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "up_and_down_counter_box:inst4\|inst13 up_and_down_counter_box:inst4\|inst13~_emulated up_and_down_counter_box:inst4\|inst13~1 " "Register \"up_and_down_counter_box:inst4\|inst13\" is converted into an equivalent circuit using register \"up_and_down_counter_box:inst4\|inst13~_emulated\" and latch \"up_and_down_counter_box:inst4\|inst13~1\"" {  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 168 232 304 "inst13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698887181968 "|up_and_down_counter|up_and_down_counter_box:inst4|inst13"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1698887181968 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d VCC " "Pin \"d\" is stuck at VCC" {  } { { "up_and_down_counter.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 320 920 1096 336 "d" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698887181974 "|up_and_down_counter|d"} { "Warning" "WMLS_MLS_STUCK_PIN" "e VCC " "Pin \"e\" is stuck at VCC" {  } { { "up_and_down_counter.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 336 920 1096 352 "e" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698887181974 "|up_and_down_counter|e"} { "Warning" "WMLS_MLS_STUCK_PIN" "f VCC " "Pin \"f\" is stuck at VCC" {  } { { "up_and_down_counter.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 352 920 1096 368 "f" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698887181974 "|up_and_down_counter|f"} { "Warning" "WMLS_MLS_STUCK_PIN" "g VCC " "Pin \"g\" is stuck at VCC" {  } { { "up_and_down_counter.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 368 920 1096 384 "g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698887181974 "|up_and_down_counter|g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698887181974 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698887182034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698887182346 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698887182346 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698887182363 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698887182363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698887182363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698887182363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698887182372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:06:22 2023 " "Processing ended: Wed Nov 01 22:06:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698887182372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698887182372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698887182372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698887182372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698887183290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698887183295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:06:23 2023 " "Processing started: Wed Nov 01 22:06:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698887183295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698887183295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off up_and_down_counter -c up_and_down_counter " "Command: quartus_fit --read_settings_files=off --write_settings_files=off up_and_down_counter -c up_and_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698887183295 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1698887183350 ""}
{ "Info" "0" "" "Project  = up_and_down_counter" {  } {  } 0 0 "Project  = up_and_down_counter" 0 0 "Fitter" 0 0 1698887183351 ""}
{ "Info" "0" "" "Revision = up_and_down_counter" {  } {  } 0 0 "Revision = up_and_down_counter" 0 0 "Fitter" 0 0 1698887183351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698887183390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698887183390 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "up_and_down_counter EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"up_and_down_counter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698887183393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698887183438 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698887183438 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698887183678 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698887183682 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698887183784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698887183784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698887183784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698887183784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698887183784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698887183784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698887183784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698887183784 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698887183784 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698887183784 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698887183785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698887183785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698887183785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698887183785 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698887183785 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698887183785 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698887183786 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1698887184408 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "up_and_down_counter.sdc " "Synopsys Design Constraints File file not found: 'up_and_down_counter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698887184408 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698887184408 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst4\|inst3~2\|combout " "Node \"inst4\|inst3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst99~2\|datad " "Node \"inst4\|inst99~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst99~2\|combout " "Node \"inst4\|inst99~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst3~2\|datad " "Node \"inst4\|inst3~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""}  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -408 -344 72 "inst3" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -408 -344 304 "inst99" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1698887184409 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst4\|inst5~2\|combout " "Node \"inst4\|inst5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst11~2\|datad " "Node \"inst4\|inst11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst11~2\|combout " "Node \"inst4\|inst11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst5~2\|datad " "Node \"inst4\|inst5~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""}  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -184 -120 72 "inst5" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -184 -120 304 "inst11" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1698887184409 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst4\|inst6~2\|combout " "Node \"inst4\|inst6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst12~2\|datad " "Node \"inst4\|inst12~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst12~2\|combout " "Node \"inst4\|inst12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst6~2\|datad " "Node \"inst4\|inst6~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""}  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -16 48 72 "inst6" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -16 48 304 "inst12" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1698887184409 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst4\|inst8~2\|combout " "Node \"inst4\|inst8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst13~2\|datad " "Node \"inst4\|inst13~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst13~2\|combout " "Node \"inst4\|inst13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst8~2\|datad " "Node \"inst4\|inst8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887184409 ""}  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 168 232 72 "inst8" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 168 232 304 "inst13" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1698887184409 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst11~2\|datac  to: inst4\|inst5~2\|combout " "From: inst4\|inst11~2\|datac  to: inst4\|inst5~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887184410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst12~2\|datac  to: inst4\|inst6~2\|combout " "From: inst4\|inst12~2\|datac  to: inst4\|inst6~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887184410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst3~2\|datac  to: inst4\|inst99~2\|combout " "From: inst4\|inst3~2\|datac  to: inst4\|inst99~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887184410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst5~2\|datac  to: inst4\|inst11~2\|combout " "From: inst4\|inst5~2\|datac  to: inst4\|inst11~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887184410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst6~2\|datac  to: inst4\|inst12~2\|combout " "From: inst4\|inst6~2\|datac  to: inst4\|inst12~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887184410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst99~2\|datac  to: inst4\|inst3~2\|combout " "From: inst4\|inst99~2\|datac  to: inst4\|inst3~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887184410 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1698887184410 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698887184410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698887184410 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698887184411 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698887184565 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698887184566 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698887184566 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698887184566 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698887184566 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698887184566 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698887184566 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698887184566 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698887184566 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698887184567 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698887184567 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698887184581 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698887184582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698887186275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698887186347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698887186373 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698887189905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698887189905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698887190034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X81_Y0 X91_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11" {  } { { "loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X81_Y0 to location X91_Y11"} { { 12 { 0 ""} 81 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698887192031 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698887192031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698887192477 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698887192477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698887192479 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698887192559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698887192564 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698887192723 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698887192723 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698887192872 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698887193254 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/output_files/up_and_down_counter.fit.smsg " "Generated suppressed messages file D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/output_files/up_and_down_counter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698887193486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5682 " "Peak virtual memory: 5682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698887193648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:06:33 2023 " "Processing ended: Wed Nov 01 22:06:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698887193648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698887193648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698887193648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698887193648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698887194494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698887194499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:06:34 2023 " "Processing started: Wed Nov 01 22:06:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698887194499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698887194499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off up_and_down_counter -c up_and_down_counter " "Command: quartus_asm --read_settings_files=off --write_settings_files=off up_and_down_counter -c up_and_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698887194499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698887194666 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698887196528 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698887196601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698887196806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:06:36 2023 " "Processing ended: Wed Nov 01 22:06:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698887196806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698887196806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698887196806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698887196806 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698887197401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698887197743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698887197747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:06:37 2023 " "Processing started: Wed Nov 01 22:06:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698887197747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887197747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta up_and_down_counter -c up_and_down_counter " "Command: quartus_sta up_and_down_counter -c up_and_down_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887197747 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1698887197806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887197927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887197927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887197967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887197967 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198269 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "up_and_down_counter.sdc " "Synopsys Design Constraints File file not found: 'up_and_down_counter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198278 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198279 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name up/down up/down " "create_clock -period 1.000 -name up/down up/down" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698887198279 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698887198279 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198279 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst4\|inst6~2\|combout " "Node \"inst4\|inst6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198279 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst12~2\|datab " "Node \"inst4\|inst12~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198279 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst12~2\|combout " "Node \"inst4\|inst12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198279 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst6~2\|dataa " "Node \"inst4\|inst6~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198279 ""}  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -16 48 72 "inst6" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -16 48 304 "inst12" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198279 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst4\|inst5~2\|combout " "Node \"inst4\|inst5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198279 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst11~2\|dataa " "Node \"inst4\|inst11~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198279 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst11~2\|combout " "Node \"inst4\|inst11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198279 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst5~2\|datab " "Node \"inst4\|inst5~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198279 ""}  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -184 -120 72 "inst5" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -184 -120 304 "inst11" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198279 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst4\|inst3~2\|combout " "Node \"inst4\|inst3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198280 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst99~2\|dataa " "Node \"inst4\|inst99~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198280 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst99~2\|combout " "Node \"inst4\|inst99~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198280 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst3~2\|dataa " "Node \"inst4\|inst3~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198280 ""}  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -408 -344 72 "inst3" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -408 -344 304 "inst99" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198280 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst4\|inst8~2\|combout " "Node \"inst4\|inst8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198280 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst13~2\|datab " "Node \"inst4\|inst13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198280 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst13~2\|combout " "Node \"inst4\|inst13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198280 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst8~2\|datac " "Node \"inst4\|inst8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698887198280 ""}  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 168 232 72 "inst8" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 168 232 304 "inst13" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198280 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst11~2\|datab  to: inst4\|inst5~2\|combout " "From: inst4\|inst11~2\|datab  to: inst4\|inst5~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst12~2\|dataa  to: inst4\|inst6~2\|combout " "From: inst4\|inst12~2\|dataa  to: inst4\|inst6~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst3~2\|datab  to: inst4\|inst99~2\|combout " "From: inst4\|inst3~2\|datab  to: inst4\|inst99~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst5~2\|datac  to: inst4\|inst11~2\|combout " "From: inst4\|inst5~2\|datac  to: inst4\|inst11~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst6~2\|datab  to: inst4\|inst12~2\|combout " "From: inst4\|inst6~2\|datab  to: inst4\|inst12~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst99~2\|datab  to: inst4\|inst3~2\|combout " "From: inst4\|inst99~2\|datab  to: inst4\|inst3~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198280 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198280 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198280 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1698887198280 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1698887198285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1698887198293 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.461 " "Worst-case setup slack is -5.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.461             -59.966 up/down  " "   -5.461             -59.966 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.618              -7.136 clock  " "   -3.618              -7.136 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.276 " "Worst-case hold slack is -1.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.276              -4.099 up/down  " "   -1.276              -4.099 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 clock  " "    0.210               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.843 " "Worst-case recovery slack is -0.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.843              -4.282 up/down  " "   -0.843              -4.282 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.438              -0.781 clock  " "   -0.438              -0.781 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.608 " "Worst-case removal slack is -0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.608              -1.727 up/down  " "   -0.608              -1.727 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 clock  " "    0.099               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.254 up/down  " "   -3.000             -31.254 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 clock  " "   -3.000              -5.570 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198312 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1698887198352 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198366 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198529 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst11~2\|datab  to: inst4\|inst5~2\|combout " "From: inst4\|inst11~2\|datab  to: inst4\|inst5~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst12~2\|dataa  to: inst4\|inst6~2\|combout " "From: inst4\|inst12~2\|dataa  to: inst4\|inst6~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst3~2\|datab  to: inst4\|inst99~2\|combout " "From: inst4\|inst3~2\|datab  to: inst4\|inst99~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst5~2\|datac  to: inst4\|inst11~2\|combout " "From: inst4\|inst5~2\|datac  to: inst4\|inst11~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst6~2\|datab  to: inst4\|inst12~2\|combout " "From: inst4\|inst6~2\|datab  to: inst4\|inst12~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198546 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst99~2\|datab  to: inst4\|inst3~2\|combout " "From: inst4\|inst99~2\|datab  to: inst4\|inst3~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198546 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198546 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1698887198551 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.961 " "Worst-case setup slack is -4.961" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.961             -53.878 up/down  " "   -4.961             -53.878 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.280              -6.473 clock  " "   -3.280              -6.473 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.180 " "Worst-case hold slack is -1.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.180              -3.868 up/down  " "   -1.180              -3.868 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 clock  " "    0.136               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.634 " "Worst-case recovery slack is -0.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.634              -3.010 up/down  " "   -0.634              -3.010 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -0.299 clock  " "   -0.188              -0.299 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.505 " "Worst-case removal slack is -0.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.505              -1.459 up/down  " "   -0.505              -1.459 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.023 clock  " "   -0.023              -0.023 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.832 up/down  " "   -3.000             -27.832 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 clock  " "   -3.000              -5.570 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198571 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1698887198656 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst11~2\|datab  to: inst4\|inst5~2\|combout " "From: inst4\|inst11~2\|datab  to: inst4\|inst5~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst12~2\|dataa  to: inst4\|inst6~2\|combout " "From: inst4\|inst12~2\|dataa  to: inst4\|inst6~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst3~2\|datab  to: inst4\|inst99~2\|combout " "From: inst4\|inst3~2\|datab  to: inst4\|inst99~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst5~2\|datac  to: inst4\|inst11~2\|combout " "From: inst4\|inst5~2\|datac  to: inst4\|inst11~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst6~2\|datab  to: inst4\|inst12~2\|combout " "From: inst4\|inst6~2\|datab  to: inst4\|inst12~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198700 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst99~2\|datab  to: inst4\|inst3~2\|combout " "From: inst4\|inst99~2\|datab  to: inst4\|inst3~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1698887198700 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1698887198702 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.993 " "Worst-case setup slack is -1.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.993             -21.633 up/down  " "   -1.993             -21.633 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.674              -3.122 clock  " "   -1.674              -3.122 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.654 " "Worst-case hold slack is -0.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654              -1.276 up/down  " "   -0.654              -1.276 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clock  " "    0.300               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.717 " "Worst-case recovery slack is -0.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717              -3.798 up/down  " "   -0.717              -3.798 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465              -0.872 clock  " "   -0.465              -0.872 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.300 " "Worst-case removal slack is -0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300              -0.713 up/down  " "   -0.300              -0.713 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 clock  " "    0.136               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.354 up/down  " "   -3.000             -17.354 up/down " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.338 clock  " "   -3.000              -5.338 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698887198725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887198725 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887199027 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887199027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698887199078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:06:39 2023 " "Processing ended: Wed Nov 01 22:06:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698887199078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698887199078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698887199078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887199078 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Quartus Prime Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1698887199706 ""}
