// Seed: 2316155336
module module_0 ();
  logic id_1;
  assign module_2.id_4 = 0;
  wire  id_2;
  logic id_3;
  ;
  logic id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  module_0 modCall_1 ();
  output reg id_3;
  output wire id_2;
  output wire id_1;
  uwire id_5 = -1;
  always id_3 = id_5;
  wire id_6 = {-1};
  final if (1 - 1) $clog2(66);
  ;
  parameter id_7 = 1;
endmodule
module module_2 #(
    parameter id_0 = 32'd87,
    parameter id_5 = 32'd8
) (
    input supply1 _id_0,
    output tri1 id_1,
    output wor id_2,
    output tri0 id_3,
    output uwire id_4,
    input uwire _id_5
);
  assign id_3 = 1;
  logic [7:0][id_0  <<  1 : id_5] id_7;
  wor id_8 = 1 ** id_0;
  module_0 modCall_1 ();
endmodule
