Startpoint: inst_765 (rising edge-triggered flip-flop clocked by clk)
Endpoint: inst_765 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ inst_765/CK (DFFR_X1)
  87.80   87.80 ^ inst_765/QN (DFFR_X1)
   9.69   97.49 v inst_458/ZN (NAND2_X2)
   3.87  101.36 ^ inst_231/ZN (NAND2_X4)
   6.28  107.64 v inst_480/ZN (NAND2_X2)
   4.67  112.31 ^ inst_484/ZN (NAND2_X2)
   0.00  112.31 ^ inst_765/D (DFFR_X1)
         112.31   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ inst_765/CK (DFFR_X1)
   3.17    3.17   library hold time
           3.17   data required time
---------------------------------------------------------
           3.17   data required time
        -112.31   data arrival time
---------------------------------------------------------
         109.14   slack (MET)


