$date
	Sat Oct 31 00:34:29 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 13 ! OUTPUT [12:0] $end
$var reg 7 " INPUT [6:0] $end
$scope module E7 $end
$var wire 7 # INPUT [6:0] $end
$var reg 13 $ OUTPUT [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#1
b1000000001000 !
b1000000001000 $
bx0 "
bx0 #
#4
b100000001000 !
b100000001000 $
b1x1 "
b1x1 #
#7
b1000000001000 !
b1000000001000 $
b0x1 "
b0x1 #
#10
b11x1 "
b11x1 #
#13
b100000001000 !
b100000001000 $
b10x1 "
b10x1 #
#16
b1001000010 !
b1001000010 $
b10xx1 "
b10xx1 #
#19
b1001001100000 !
b1001001100000 $
b11xx1 "
b11xx1 #
#22
b11010000010 !
b11010000010 $
b100xx1 "
b100xx1 #
#25
b11010000100 !
b11010000100 $
b101xx1 "
b101xx1 #
#28
b1011010100000 !
b1011010100000 $
b110xx1 "
b110xx1 #
#31
b1000000111000 !
b1000000111000 $
b111xx1 "
b111xx1 #
#34
b100000001000 !
b100000001000 $
b1000x11 "
b1000x11 #
#37
b1000000001000 !
b1000000001000 $
b1000x01 "
b1000x01 #
#40
b1001x11 "
b1001x11 #
#43
b100000001000 !
b100000001000 $
b1001x01 "
b1001x01 #
#46
b11011000010 !
b11011000010 $
b1010xx1 "
b1010xx1 #
#49
b1011011100000 !
b1011011100000 $
b1011xx1 "
b1011xx1 #
#52
b100000001000 !
b100000001000 $
b1100xx1 "
b1100xx1 #
#55
b1001 !
b1001 $
b1101xx1 "
b1101xx1 #
#58
b11100000010 !
b11100000010 $
b1110xx1 "
b1110xx1 #
#61
b1011100100000 !
b1011100100000 $
b1111xx1 "
b1111xx1 #
#64
b1111111 "
b1111111 #
#67
b1111001 "
b1111001 #
#70
b1111011 "
b1111011 #
#73
b1111101 "
b1111101 #
#76
b11100000010 !
b11100000010 $
b1110001 "
b1110001 #
#79
b1001 !
b1001 $
b1101011 "
b1101011 #
#82
b1000000001000 !
b1000000001000 $
b1000001 "
b1000001 #
#85
b1001 !
b1001 $
b1101011 "
b1101011 #
#88
b1011100100000 !
b1011100100000 $
b1111101 "
b1111101 #
#91
b1000000001000 !
b1000000001000 $
b1000001 "
b1000001 #
#94
