# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 529.5 0.000512 1024 0.45 1590 34304 4.03024 2.22685 87.8819 65.4936 159.78 159.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 529.5 0.000512 1024 0.45 1590 33984 4.03251 2.22042 105.229 65.1585 176.788 176.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 529.5 0.000512 1024 0.45 1590 33920 3.99414 2.22451 109.791 65.5706 181.726 181.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 529.5 0.000512 1024 0.45 1590 33792 4.01558 2.21725 101.395 65.2528 173.028 173.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 529.5 0.000512 1024 0.45 1590 33600 4.02605 2.20237 101.963 64.6877 173.029 173.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 529.5 0.000512 1024 0.45 1590 34048 4.0072 2.21206 105.606 65.2752 177.244 177.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 529.5 0.000512 1024 0.45 1590 33600 4.02118 2.19955 105.911 64.7622 177.034 177.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 529.5 0.000512 1024 0.45 1590 33792 4.00547 2.20736 103.686 64.8811 174.924 175.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 529.5 0.000512 1024 0.45 1590 32256 4.03763 2.18448 98.5708 64.3048 169.24 169.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 529.5 0.000512 1024 0.45 1590 33600 4.0247 2.20576 111.621 64.8612 182.859 182.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 529.5 0.000512 1024 0.45 1590 32768 3.90976 2.16147 120 63.688 189.902 190.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 529.5 0.000512 1024 0.45 1590 34304 4.01818 2.22147 88.2672 65.4558 160.113 160.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 529.5 0.000512 1024 0.45 1590 34240 4.04589 2.22954 89.199 65.5122 161.131 161.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 529.5 0.000512 1024 0.45 1590 34176 4.04557 2.23229 89.5064 65.6266 161.557 161.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 529.5 0.000512 1024 0.45 1590 34048 4.02957 2.21693 89.7105 65.2011 161.301 161.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 529.5 0.000512 1024 0.45 1590 34304 4.03501 2.22582 93.6752 65.5491 165.633 165.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 529.5 0.000512 1024 0.45 1590 33984 4.03466 2.21968 106.226 65.1591 177.785 177.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 529.5 0.000512 1024 0.45 1590 33920 4.04042 2.22326 104.447 65.5779 176.433 176.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 529.5 0.000512 1024 0.45 1590 33792 4.01648 2.21226 110.449 65.1746 181.996 182.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 529.5 0.000512 1024 0.45 1590 33600 4.02512 2.20358 111.349 64.6911 182.411 182.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 529.5 0.000512 1024 0.45 1590 34048 4.00294 2.2135 111.581 65.2217 183.16 183.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 529.5 0.000512 1024 0.45 1590 33600 4.02054 2.20163 109.92 64.7656 181.052 181.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 529.5 0.000512 1024 0.45 1590 33792 4.00723 2.20666 105.137 64.9036 176.395 176.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 529.5 0.000512 1024 0.45 1590 32256 4.03254 2.18528 109.998 64.3021 180.665 180.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 529.5 0.000512 1024 0.45 1590 33600 3.9793 2.20595 120.436 64.8713 191.636 191.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 529.5 0.000512 1024 0.45 1590 32768 3.9527 2.16128 109.505 63.7439 179.505 179.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 529.5 0.000512 1024 0.45 1600 34304 4.0095 2.22435 84.1853 65.5117 156.078 156.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 529.5 0.000512 1024 0.45 1600 34240 4.04643 2.23002 94.6168 65.5085 166.545 166.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 529.5 0.000512 1024 0.45 1600 34176 4.04598 2.2351 89.2684 65.7041 161.399 161.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 529.5 0.000512 1024 0.45 1600 34048 4.02496 2.21456 90.3891 65.2002 161.973 162.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 529.5 0.000512 1024 0.45 1600 34304 4.03024 2.224 90.0546 65.5477 162.001 162.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 529.5 0.000512 1024 0.45 1600 33984 3.98051 2.21904 113.257 65.2203 184.819 184.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 529.5 0.000512 1024 0.45 1600 33408 4.04502 2.21798 79.4351 65.3122 151.159 151.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 529.5 0.000512 1024 0.45 1600 33920 3.99888 2.22634 112.609 65.513 184.491 184.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 529.5 0.000512 1024 0.45 1600 33280 4.08118 2.23565 76.7718 65.6245 148.858 148.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 529.5 0.000512 1024 0.45 1600 33792 4.01574 2.21587 103.829 65.195 175.403 175.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 529.5 0.000512 1024 0.45 1600 32256 4.03386 2.18726 70.5555 64.2961 141.217 141.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 529.5 0.000512 1024 0.45 1600 33600 4.02147 2.20467 105.449 64.6746 176.489 176.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 529.5 0.000512 1024 0.45 1600 33600 4.02893 2.20576 75.6456 64.8716 146.893 147.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 529.5 0.000512 1024 0.45 1600 34048 3.88541 2.21472 128.749 65.2653 200.254 200.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 529.5 0.000512 1024 0.45 1600 34048 4.02189 2.21798 86.9407 65.3624 158.685 158.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 529.5 0.000512 1024 0.45 1600 33600 3.8951 2.2016 124.478 64.717 195.429 195.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 529.5 0.000512 1024 0.45 1600 32640 4.0609 2.20394 84.6316 64.8533 155.896 156.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 529.5 0.000512 1024 0.45 1600 33792 3.95622 2.20547 122.647 64.893 193.844 193.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 529.5 0.000512 1024 0.45 1600 32768 3.95869 2.16269 83.1813 63.7518 153.193 153.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 529.5 0.000512 1024 0.45 1600 32256 4.03626 2.1832 106.634 64.3401 177.338 177.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 529.5 0.000512 1024 0.45 1600 30720 3.9679 2.11872 70.9321 62.538 139.698 139.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 529.5 0.000512 1024 0.45 1600 33600 3.98042 2.20426 116.42 64.8158 187.565 187.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 529.5 0.000512 1024 0.45 1600 32000 4.09235 2.21046 81.7581 65.0985 153.304 153.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 529.5 0.000512 1024 0.45 1608 34048 4.03024 2.22048 84.3864 65.4639 156.242 156.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 529.5 0.000512 1024 0.45 1608 33920 4.06864 2.22736 88.7212 65.5218 160.684 160.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 529.5 0.000512 1024 0.45 1608 34176 4.04048 2.23414 88.624 65.6407 160.683 160.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 529.5 0.000512 1024 0.45 1608 33792 4.0159 2.21491 58.6395 65.189 130.206 130.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 529.5 0.000512 1024 0.45 1608 33600 4.04845 2.21491 99.5645 65.1936 171.166 171.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 529.5 0.000512 1024 0.45 1608 33152 4.05334 2.21587 64.8803 65.2185 136.513 136.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 529.5 0.000512 1024 0.45 1608 33792 4.0657 2.22429 96.5712 65.5508 168.555 168.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 529.5 0.000512 1024 0.45 1608 32768 4.06464 2.20586 62.2299 64.9542 133.601 133.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 529.5 0.000512 1024 0.45 1608 33408 4.06653 2.22003 107.651 65.2193 179.296 179.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 529.5 0.000512 1024 0.45 1608 33408 4.04486 2.21798 77.7134 65.3072 149.426 149.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 529.5 0.000512 1024 0.45 1608 33920 4.0449 2.22611 105.492 65.5077 177.418 177.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 529.5 0.000512 1024 0.45 1608 33280 4.08544 2.23408 73.6455 65.6838 145.793 145.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 529.5 0.000512 1024 0.45 1608 33792 3.97802 2.21546 124.969 65.1949 196.514 196.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 529.5 0.000512 1024 0.45 1608 32256 4.03546 2.18435 80.0164 64.3009 150.683 150.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 529.5 0.000512 1024 0.45 1608 32800 4.0184 2.20138 121.687 64.6812 192.732 192.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 529.5 0.000512 1024 0.45 1608 32000 4.11363 2.2072 83.2881 64.8194 154.57 154.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 529.5 0.000512 1024 0.45 1608 33152 4.00131 2.21578 119.655 65.2663 191.278 191.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 529.5 0.000512 1024 0.45 1608 32256 4.10752 2.21622 79.3557 65.3493 151.173 151.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 529.5 0.000512 1024 0.45 1608 32640 4.07168 2.19638 112.776 64.7178 183.902 184.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 529.5 0.000512 1024 0.45 1608 32640 4.05501 2.20102 79.4005 64.8817 150.681 150.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 529.5 0.000512 1024 0.45 1608 32768 4.06253 2.20659 110.03 64.9385 181.381 181.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 529.5 0.000512 1024 0.45 1608 30720 4.05386 2.16115 72.9141 63.6871 142.959 143.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 529.5 0.000512 1024 0.45 1600 34048 4.03027 2.22208 93.9045 65.4337 165.731 165.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 529.5 0.000512 1024 0.45 1600 33920 4.0608 2.22771 84.95 65.4756 156.857 156.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 529.5 0.000512 1024 0.45 1600 33920 4.04448 2.22733 55.9919 65.5736 127.981 128.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 529.5 0.000512 1024 0.45 1600 34176 4.04154 2.23219 91.9082 65.6938 164.022 164.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 529.5 0.000512 1024 0.45 1600 33792 4.01542 2.21594 60.57 65.2528 132.197 132.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 529.5 0.000512 1024 0.45 1600 33600 4.05146 2.21702 95.2741 65.1368 166.824 166.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 529.5 0.000512 1024 0.45 1600 33152 4.05674 2.21366 62.0952 65.2135 133.724 133.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 529.5 0.000512 1024 0.45 1600 33792 4.06262 2.22445 97.7357 65.5315 169.694 169.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 529.5 0.000512 1024 0.45 1600 32768 4.0655 2.2057 63.854 64.9459 135.211 135.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 529.5 0.000512 1024 0.45 1600 33408 4.06445 2.21814 109.498 65.147 181.074 181.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 529.5 0.000512 1024 0.45 1600 33408 4.04141 2.22208 77.6466 65.2612 149.318 149.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 529.5 0.000512 1024 0.45 1600 33920 4.04694 2.22592 105.842 65.5765 177.837 177.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 529.5 0.000512 1024 0.45 1600 33280 4.08266 2.23466 73.9004 65.6795 146.042 146.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 529.5 0.000512 1024 0.45 1600 33792 3.96336 2.21338 123.401 65.2521 194.975 195.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 529.5 0.000512 1024 0.45 1600 32256 4.03619 2.18672 80.1819 64.3527 150.904 151.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 529.5 0.000512 1024 0.45 1600 32800 4.01974 2.20147 120.201 65.2999 191.861 191.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 529.5 0.000512 1024 0.45 1600 32000 4.10563 2.20746 83.4726 64.8167 154.748 154.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 529.5 0.000512 1024 0.45 1600 33152 4.00349 2.21235 115.5 65.2608 187.117 187.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 529.5 0.000512 1024 0.45 1600 32256 4.10282 2.2161 76.9461 65.4105 148.815 148.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 529.5 0.000512 1024 0.45 1600 32640 4.06214 2.1975 110.987 64.7709 182.158 182.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 529.5 0.000512 1024 0.45 1600 32640 4.05398 2.20554 78.4458 64.8738 149.721 149.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 529.5 0.000512 1024 0.45 1600 32768 4.06557 2.21002 112.484 64.8811 183.786 183.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 529.5 0.000512 1024 0.45 1600 30720 4.05264 2.16269 73.2968 63.692 143.35 143.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 529.5 0.000512 1024 0.45 1600 34048 4.02253 2.22342 82.7378 65.4533 154.575 154.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 529.5 0.000512 1024 0.45 1600 33792 4.06778 2.22618 54.2181 65.4896 126.145 126.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 529.5 0.000512 1024 0.45 1600 34240 4.0519 2.22822 85.9633 65.4649 157.854 157.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 529.5 0.000512 1024 0.45 1600 33920 4.04387 2.22874 56.7881 65.5717 128.776 128.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 529.5 0.000512 1024 0.45 1600 34176 4.04243 2.23587 95.4347 65.6422 167.501 167.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 529.5 0.000512 1024 0.45 1600 33792 4.01414 2.21885 59.3969 65.2024 130.977 131.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 529.5 0.000512 1024 0.45 1600 33600 4.05053 2.21389 88.2649 65.1436 159.815 159.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 529.5 0.000512 1024 0.45 1600 33152 4.05555 2.21411 57.2155 65.2665 128.891 129.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 529.5 0.000512 1024 0.45 1600 33600 4.06934 2.22096 49.1272 65.2872 120.848 120.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 529.5 0.000512 1024 0.45 1600 33792 4.05958 2.22797 90.7649 65.5456 162.742 162.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 529.5 0.000512 1024 0.45 1600 32768 4.06435 2.20522 59.0731 64.9353 130.419 130.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 529.5 0.000512 1024 0.45 1600 32256 4.03382 2.18317 49.0921 64.3544 119.807 119.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 529.5 0.000512 1024 0.45 1600 33984 3.90474 2.21962 124.698 65.1582 196.122 196.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 529.5 0.000512 1024 0.45 1600 33408 4.04429 2.21635 82.2209 65.3072 153.936 154.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 529.5 0.000512 1024 0.45 1600 32832 4.10595 2.22048 68.412 65.4017 140.284 140.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 529.5 0.000512 1024 0.45 1600 33920 3.99098 2.22416 119.533 65.5176 191.407 191.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 529.5 0.000512 1024 0.45 1600 33280 4.07878 2.2343 83.3946 65.6756 155.528 155.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 529.5 0.000512 1024 0.45 1600 32640 4.05242 2.20355 66.3413 64.9237 137.664 137.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 529.5 0.000512 1024 0.45 1600 33792 4.01811 2.21485 110.182 65.2385 181.799 181.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 529.5 0.000512 1024 0.45 1600 32256 4.03514 2.18493 74.2488 64.2967 144.913 145.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 529.5 0.000512 1024 0.45 1600 32256 4.11085 2.22077 66.7093 65.5128 138.697 138.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 529.5 0.000512 1024 0.45 1600 33600 3.98685 2.20013 114.68 64.6637 185.673 185.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 529.5 0.000512 1024 0.45 1600 33600 4.02627 2.20979 79.4327 64.8257 150.64 150.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 529.5 0.000512 1024 0.45 1600 33600 4.05894 2.21245 69.8103 64.9536 141.179 141.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 529.5 0.000512 1024 0.45 1600 33152 4.05514 2.21341 107.294 65.2783 178.987 179.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 529.5 0.000512 1024 0.45 1600 32256 4.10547 2.21594 74.588 65.362 146.419 146.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 529.5 0.000512 1024 0.45 1600 32256 4.11878 2.22413 63.6595 65.5777 135.726 135.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 529.5 0.000512 1024 0.45 1600 33600 4.02515 2.19933 111.95 64.7182 183.041 183.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 529.5 0.000512 1024 0.45 1600 32640 4.05882 2.20381 76.6479 64.9293 147.986 148.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 529.5 0.000512 1024 0.45 1600 31680 3.9343 2.12166 63.7871 62.4561 132.441 132.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 529.5 0.000512 1024 0.45 1600 32768 4.06189 2.20566 105.294 64.9542 176.661 176.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 529.5 0.000512 1024 0.45 1600 30720 4.05344 2.16186 73.5329 63.7001 143.592 143.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 529.5 0.000512 1024 0.45 1600 30720 3.9655 2.11984 62.2468 62.4749 130.954 131.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 529.5 0.000512 1024 0.45 1600 34048 4.02061 2.22368 85.6473 65.4988 157.534 157.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 529.5 0.000512 1024 0.45 1600 33792 4.06349 2.22451 56.578 65.5484 128.559 128.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 529.5 0.000512 1024 0.45 1600 33920 4.06944 2.2257 94.551 65.4679 166.463 166.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 529.5 0.000512 1024 0.45 1600 33920 4.0465 2.22634 63.3223 65.58 135.318 135.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 529.5 0.000512 1024 0.45 1600 32640 4.06682 2.19955 50.8361 64.7093 121.95 122.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 529.5 0.000512 1024 0.45 1600 34176 4.04451 2.23667 90.0989 65.6427 162.166 162.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 529.5 0.000512 1024 0.45 1600 33792 4.01056 2.21562 58.681 65.2421 130.298 130.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 529.5 0.000512 1024 0.45 1600 33408 4.04643 2.21795 48.4615 65.3218 120.19 120.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 529.5 0.000512 1024 0.45 1600 33600 3.99677 2.216 118.216 65.2004 189.77 189.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 529.5 0.000512 1024 0.45 1600 33152 4.05306 2.21184 75.8761 65.2156 147.503 147.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 529.5 0.000512 1024 0.45 1600 33600 4.06896 2.22032 65.8245 65.2881 137.544 137.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 529.5 0.000512 1024 0.45 1600 33792 4.00589 2.22259 114.876 65.5529 186.801 186.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 529.5 0.000512 1024 0.45 1600 32768 4.06544 2.2097 72.2888 64.8981 143.608 143.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 529.5 0.000512 1024 0.45 1600 32256 4.03952 2.18522 58.1765 64.3397 128.887 129.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 529.5 0.000512 1024 0.45 1600 33408 4.06221 2.21843 114.537 65.206 186.174 186.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 529.5 0.000512 1024 0.45 1600 33408 4.04701 2.22003 79.9603 65.3193 151.69 151.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 529.5 0.000512 1024 0.45 1600 32832 4.10221 2.2193 70.2954 65.4005 142.162 142.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 529.5 0.000512 1024 0.45 1600 32256 4.11251 2.22381 62.095 65.4981 134.076 134.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 529.5 0.000512 1024 0.45 1600 33920 3.98803 2.22618 114.612 65.5796 186.544 186.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 529.5 0.000512 1024 0.45 1600 33280 4.07834 2.23574 77.6862 65.6765 149.825 149.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 529.5 0.000512 1024 0.45 1600 32640 4.05939 2.20365 67.4586 64.863 138.731 138.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 529.5 0.000512 1024 0.45 1600 30720 3.95914 2.11606 57.7754 62.4524 126.447 126.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 529.5 0.000512 1024 0.45 1600 33792 4.01658 2.21731 110.211 65.2539 181.842 181.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 529.5 0.000512 1024 0.45 1600 32256 4.03962 2.18726 73.7129 64.3562 144.436 144.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 529.5 0.000512 1024 0.45 1600 32256 4.11763 2.22042 63.7478 65.5172 135.746 135.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 529.5 0.000512 1024 0.45 1600 30720 3.96237 2.12352 56.2664 62.4901 124.988 125.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 529.5 0.000512 1024 0.45 1600 32800 4.06317 2.20112 108.377 64.7339 179.518 179.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 529.5 0.000512 1024 0.45 1600 32000 4.10803 2.2057 78.2688 64.8782 149.608 149.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 529.5 0.000512 1024 0.45 1600 31200 4.16915 2.21389 63.9738 65.0135 135.516 135.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 529.5 0.000512 1024 0.45 1600 32000 4.09872 2.20979 61.7834 65.1499 133.385 133.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 529.5 0.000512 1024 0.45 1632 33536 4.05872 2.22301 94.8595 65.4551 166.743 166.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 529.5 0.000512 1024 0.45 1632 33280 4.08909 2.22387 59.2628 65.5527 131.274 131.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 529.5 0.000512 1024 0.45 1632 33024 4.05866 2.21648 49.2198 65.252 120.893 121.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 529.5 0.000512 1024 0.45 1632 33600 4.08291 2.22854 90.0246 65.4601 161.935 162.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 529.5 0.000512 1024 0.45 1632 33280 4.08195 2.22813 58.7771 65.5156 130.748 130.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 529.5 0.000512 1024 0.45 1632 32640 4.06467 2.19811 48.1825 64.7024 119.292 119.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 529.5 0.000512 1024 0.45 1632 33408 4.02589 2.23478 116.67 65.7068 188.778 188.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 529.5 0.000512 1024 0.45 1632 33024 4.05792 2.21494 74.632 65.1917 146.24 146.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 529.5 0.000512 1024 0.45 1632 32256 4.09779 2.22118 62.3596 65.3203 134.141 134.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 529.5 0.000512 1024 0.45 1632 32256 4.04083 2.18419 53.3618 64.292 124.022 124.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 529.5 0.000512 1024 0.45 1632 33152 4.07603 2.21389 113.819 65.1223 185.376 185.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 529.5 0.000512 1024 0.45 1632 33152 4.05654 2.21594 73.072 65.2637 144.753 144.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 529.5 0.000512 1024 0.45 1632 32256 4.12416 2.22003 59.498 65.3477 131.335 131.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 529.5 0.000512 1024 0.45 1632 32256 4.10624 2.21798 53.1338 65.4262 125.024 125.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 529.5 0.000512 1024 0.45 1632 33280 4.08698 2.22618 107.787 65.555 179.797 179.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 529.5 0.000512 1024 0.45 1632 32768 4.06691 2.20774 70.2729 64.9045 141.6 141.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 529.5 0.000512 1024 0.45 1632 32256 4.04128 2.18291 58.5311 64.3455 129.242 129.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 529.5 0.000512 1024 0.45 1632 30720 4.05539 2.16064 50.255 63.7495 120.365 120.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 529.5 0.000512 1024 0.45 1632 32832 4.0904 2.21946 109.501 65.1622 181.114 181.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 529.5 0.000512 1024 0.45 1632 32256 4.09571 2.21424 76.1756 65.2647 147.895 148.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 529.5 0.000512 1024 0.45 1632 32832 4.1111 2.21645 66.8237 65.36 138.66 138.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 529.5 0.000512 1024 0.45 1632 32256 4.11082 2.22 62.0524 65.5143 134.039 134.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 529.5 0.000512 1024 0.45 1632 33280 4.07066 2.22618 110.775 65.5165 182.732 182.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 529.5 0.000512 1024 0.45 1632 33280 4.0847 2.23437 78.0623 65.6796 150.203 150.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 529.5 0.000512 1024 0.45 1632 32640 4.05702 2.2048 65.7679 64.8546 137.026 137.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 529.5 0.000512 1024 0.45 1632 30720 3.9575 2.1175 57.9366 62.4011 126.557 126.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 529.5 0.000512 1024 0.45 1600 33280 4.06931 2.22208 93.2016 65.4357 165.074 165.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 529.5 0.000512 1024 0.45 1600 33280 4.08758 2.2249 62.2958 65.4879 134.239 134.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 529.5 0.000512 1024 0.45 1600 33024 4.06381 2.21594 51.4407 65.1931 123.06 123.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 529.5 0.000512 1024 0.45 1600 33280 4.09658 2.22822 88.0394 65.4581 159.967 160.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 529.5 0.000512 1024 0.45 1600 33280 4.07405 2.22624 58.0627 65.5768 130.082 130.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 529.5 0.000512 1024 0.45 1600 32640 4.06458 2.19987 47.9688 64.7637 119.143 119.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 529.5 0.000512 1024 0.45 1600 33280 4.08214 2.23712 43.1738 65.6783 115.316 115.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 529.5 0.000512 1024 0.45 1600 33408 4.02326 2.2361 114.761 65.6452 186.808 186.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 529.5 0.000512 1024 0.45 1600 33024 4.05997 2.21456 72.7343 65.1986 144.356 144.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 529.5 0.000512 1024 0.45 1600 32256 4.09734 2.21629 59.8577 65.2649 131.581 131.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 529.5 0.000512 1024 0.45 1600 32256 4.03958 2.18726 52.5028 64.3394 123.215 123.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 529.5 0.000512 1024 0.45 1600 33152 4.07514 2.21594 111.016 65.1865 182.637 182.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 529.5 0.000512 1024 0.45 1600 33152 4.0543 2.21421 71.2241 65.283 142.92 143.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 529.5 0.000512 1024 0.45 1600 32256 4.12797 2.21866 57.6371 65.3498 129.476 129.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 529.5 0.000512 1024 0.45 1600 32256 4.10938 2.21754 51.0276 65.3742 122.874 122.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 529.5 0.000512 1024 0.45 1600 33280 4.08166 2.22384 104.967 65.5498 176.966 177.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 529.5 0.000512 1024 0.45 1600 32768 4.0647 2.20774 69.9663 64.9405 141.317 141.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 529.5 0.000512 1024 0.45 1600 32256 4.04058 2.18522 59.7071 64.2747 130.353 130.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 529.5 0.000512 1024 0.45 1600 30720 4.05709 2.16518 50.1116 63.7492 120.228 120.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 529.5 0.000512 1024 0.45 1600 32832 4.09546 2.21798 112.732 65.2257 184.416 184.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 529.5 0.000512 1024 0.45 1600 32256 4.09446 2.21741 77.6305 65.3081 149.395 149.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 529.5 0.000512 1024 0.45 1600 32832 4.10627 2.21882 68.5372 65.3551 140.364 140.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 529.5 0.000512 1024 0.45 1600 32256 4.11277 2.22058 61.8617 65.4599 133.798 133.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 529.5 0.000512 1024 0.45 1600 28800 4.06118 2.11952 53.712 62.5066 122.544 122.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 529.5 0.000512 1024 0.45 1600 33280 4.07802 2.22637 110.364 65.5603 182.372 182.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 529.5 0.000512 1024 0.45 1600 33280 4.08451 2.23437 79.4785 65.6266 151.565 151.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 529.5 0.000512 1024 0.45 1600 32640 4.05363 2.2057 65.5203 64.8803 136.803 136.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 529.5 0.000512 1024 0.45 1600 30720 3.96051 2.11981 58.7077 62.4164 127.349 127.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 529.5 0.000512 1024 0.45 1600 32000 4.09971 2.21392 61.7145 65.1385 133.31 133.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 529.5 0.000512 1024 0.45 1620 33536 4.05101 2.22003 89.0299 65.5071 160.947 161.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 529.5 0.000512 1024 0.45 1620 33280 4.08803 2.22384 58.3858 65.4866 130.324 130.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 529.5 0.000512 1024 0.45 1620 33024 4.06211 2.2136 48.0782 65.1931 119.689 119.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 529.5 0.000512 1024 0.45 1620 32768 4.06963 2.20774 42.4615 64.938 113.821 113.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 529.5 0.000512 1024 0.45 1620 33600 4.0345 2.22973 116.37 65.4556 188.227 188.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 529.5 0.000512 1024 0.45 1620 33280 4.0761 2.22451 73.8404 65.5792 145.86 145.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 529.5 0.000512 1024 0.45 1620 32640 4.06928 2.19955 60.7799 64.7519 131.948 132.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 529.5 0.000512 1024 0.45 1620 33280 4.0881 2.23197 54.0373 65.61 126.113 126.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 529.5 0.000512 1024 0.45 1620 33792 4.00797 2.23123 112.353 65.7048 184.443 184.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 529.5 0.000512 1024 0.45 1620 33024 4.05946 2.21594 70.7263 65.1941 142.333 142.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 529.5 0.000512 1024 0.45 1620 33408 4.04726 2.21702 59.484 65.3055 131.2 131.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 529.5 0.000512 1024 0.45 1620 32256 4.0407 2.18522 50.9645 64.3521 121.692 121.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 529.5 0.000512 1024 0.45 1620 32640 4.05984 2.20774 46.3321 64.9245 117.665 117.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 529.5 0.000512 1024 0.45 1620 33152 4.07763 2.21184 103.058 65.1461 174.647 174.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 529.5 0.000512 1024 0.45 1620 33152 4.05229 2.21389 68.7641 65.2694 140.447 140.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 529.5 0.000512 1024 0.45 1620 32256 4.13322 2.22035 56.8776 65.3492 128.73 128.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 529.5 0.000512 1024 0.45 1620 32256 4.11146 2.22013 49.6261 65.3584 121.461 121.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 529.5 0.000512 1024 0.45 1620 31360 4.03955 2.15843 44.3682 63.639 114.347 114.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 529.5 0.000512 1024 0.45 1620 33280 4.08618 2.22429 100.958 65.5433 172.958 173.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 529.5 0.000512 1024 0.45 1620 32768 4.0633 2.2063 68.6729 64.882 139.968 140.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 529.5 0.000512 1024 0.45 1620 32256 4.03917 2.18112 56.9792 64.3022 127.644 127.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 529.5 0.000512 1024 0.45 1620 30720 4.0583 2.16432 48.5874 63.7501 118.707 118.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 529.5 0.000512 1024 0.45 1620 30720 3.96496 2.11232 45.5985 62.4632 114.281 114.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 529.5 0.000512 1024 0.45 1600 33536 4.05658 2.22061 86.1772 65.5152 158.113 158.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 529.5 0.000512 1024 0.45 1600 33280 4.08896 2.22448 56.2045 65.5529 128.216 128.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 529.5 0.000512 1024 0.45 1600 33024 4.06374 2.21389 46.5581 65.2456 118.226 118.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 529.5 0.000512 1024 0.45 1600 32768 4.06877 2.20762 41.2615 64.8948 112.573 112.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 529.5 0.000512 1024 0.45 1600 33600 4.0865 2.22656 112.898 65.5197 184.872 184.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 529.5 0.000512 1024 0.45 1600 33280 4.07434 2.22618 70.8892 65.5149 142.849 142.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 529.5 0.000512 1024 0.45 1600 32640 4.06931 2.20138 56.981 64.7613 128.158 128.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 529.5 0.000512 1024 0.45 1600 33280 4.08243 2.23875 52.0759 65.6227 124.166 124.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 529.5 0.000512 1024 0.45 1600 32000 4.1111 2.20573 44.126 64.8678 115.457 115.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 529.5 0.000512 1024 0.45 1600 33792 4.05981 2.23846 108.081 65.6857 180.213 180.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 529.5 0.000512 1024 0.45 1600 33024 4.05382 2.21312 67.5254 65.2523 139.188 139.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 529.5 0.000512 1024 0.45 1600 33408 4.05347 2.21866 56.9605 65.255 128.635 128.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 529.5 0.000512 1024 0.45 1600 32256 4.04282 2.1841 48.8335 64.3538 119.561 119.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 529.5 0.000512 1024 0.45 1600 32640 4.06554 2.2057 42.6138 64.8673 113.891 114.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 529.5 0.000512 1024 0.45 1600 33152 4.0199 2.2153 96.1605 65.1293 167.669 167.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 529.5 0.000512 1024 0.45 1600 33152 4.05638 2.21389 65.0316 65.2706 136.716 136.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 529.5 0.000512 1024 0.45 1600 32256 4.12877 2.21853 53.6833 65.3439 125.515 125.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 529.5 0.000512 1024 0.45 1600 32256 4.10746 2.21648 47.072 65.3691 118.909 119.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 529.5 0.000512 1024 0.45 1600 31360 4.03578 2.15869 41.6222 63.6865 111.647 111.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 529.5 0.000512 1024 0.45 1600 33280 4.08554 2.22525 98.1654 65.549 170.169 170.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 529.5 0.000512 1024 0.45 1600 32768 4.064 2.20774 66.0514 64.9012 137.369 137.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 529.5 0.000512 1024 0.45 1600 32256 4.04128 2.18515 54.4056 64.2941 125.07 125.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 529.5 0.000512 1024 0.45 1600 30720 4.05875 2.16374 47.4177 63.7488 117.536 117.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 529.5 0.000512 1024 0.45 1600 30720 3.95738 2.11523 44.2268 62.4034 112.847 112.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 529.5 0.000512 1024 0.45 1600 30720 3.97235 2.11952 42.2946 62.4913 111.023 111.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 529.5 0.000512 1024 0.45 1664 32768 4.10182 2.23437 86.0544 65.6 158.136 158.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 529.5 0.000512 1024 0.45 1664 32512 4.0937 2.22208 96.5705 65.506 168.537 168.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 529.5 0.000512 1024 0.45 1664 32256 4.13395 2.2247 63.6779 65.5372 135.722 135.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 529.5 0.000512 1024 0.45 1664 32256 4.09258 2.2127 53.914 65.1777 125.542 125.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 529.5 0.000512 1024 0.45 1664 31744 4.10794 2.2057 47.068 64.9455 118.469 118.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 529.5 0.000512 1024 0.45 1664 32000 4.13901 2.236 43.8831 65.624 116.024 116.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 529.5 0.000512 1024 0.45 1664 30720 4.11059 2.1863 39.3352 64.291 110.066 110.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 529.5 0.000512 1024 0.45 1664 32256 4.11168 2.21411 38.8575 65.427 110.752 110.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 529.5 0.000512 1024 0.45 1664 30720 4.05859 2.16307 35.6707 63.6997 105.735 105.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 529.5 0.000512 1024 0.45 1620 32256 4.10403 2.21942 35.1081 65.3603 106.937 107.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 529.5 0.000512 1024 0.45 1600 32256 4.09821 2.21651 34.2573 65.4244 106.138 106.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 529.5 0.000512 1024 0.45 1600 31360 4.0401 2.15811 34.2843 63.6437 104.274 104.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 529.5 0.000512 1024 0.45 1632 31360 4.03866 2.15792 34.2374 63.6965 104.273 104.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 529.5 0.000512 1024 0.45 1600 32768 4.06653 2.2041 39.2961 64.8795 110.592 110.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 529.5 0.000512 1024 0.45 1600 30720 3.97082 2.11968 53.4826 62.6244 122.341 122.456
