# NU7802

## Address
| Address | Name | Description |
| ---- | ------- | ------- |
| 0x00 | PU_CTRL | Power control |
| 0x01 | CTRL1 | Control 1 |
| 0x02 | CTRL2 | Control 2 |
| 0x03 | OCAL1_B2 | CH1 OFFSET | Calibration[23:16] |
| 0x04 | OCAL1_B1 | CH1 OFFSET Calibration[15:8] |
| 0x05 | OCAL1_B0 | CH1 OFFSET Calibration[7:0] |
| 0x06 | GCAL1_B3 | CH1 GAIN Calibration[31:24] |
| 0x07 | GCAL1_B2 | CH1 GAIN Calibration[23:16]
| 0x08 | GCAL1_B1 | CH1 GAIN Calibration[15:8] |
| 0x09 | GCAL1_B0 | CH1 GAIN Calibration[7:0] |
| 0x0A | OCAL2_B2 | CH2 OFFSET Calibration[23:16] |
| 0x0B | OCAL2_B1 | CH2 OFFSET Calibration[15:8] |
| 0x0C | OCAL2_B0 | CH2 OFFSET Calibration[7:0] |
| 0x0D | GCAL2_B3 | CH2 GAIN Calibration[31:24] |
| 0x0E | GCAL2_B2 | CH2 GAIN Calibration[23:16]
| 0x0F | GCAL2_B1 | CH2 GAIN Calibration[15:8] |
| 0x10 | GCAL2_B0 | CH2 GAIN Calibration[7:0]
| 0x11 | I2C Control |  |
| 0x12 | ADCO_B2 | ADC_OUT[23:16] |
| 0x13 | ADCO_B1 | ADC_OUT[15:8] |
| 0x14 | ADCO_B0 | ADC_OUT[7:0] |
| 0x15 | OTP_B1 | OTP[15:8] |
| 0x16 | OTP_B0 | OTP[7:0] |
| 0x1F | | Device Revision Code |

## PUCTRL
| Bit | Name | Description |
| - | - | - |
| 7 | AVDDS | AVDD source select |
|   |   | 1 = Internal LDO |
|   |   | 0 = AVDD pin input |
| 6 | OSCS | System clock source select |
|   |   | 1 = External Crystal |
|   |   | 0 =Internal RC oscillator |
| 5 | CR | Cycle ready |
|   |   | 1 = ADC DATA is ready |
| 4 | CS | Cycle start |
| 3 | PUR | Power up ready |
|   |   | 1 = Power Up ready |
|   |   | 0 =Power down, not ready |
| 2 | PUA | Power up analog circuit |
|   |   | 1 = Power up |
|   |   | 0 = Power down |
| 1 | PUD | Power up digital |
|   |   | 1 = Power up |
|   |   | 0 = Power down |
| 0 | RR | Register reset |
|   |   | 1 = enter reset state |
|   |   | 0 = leave reset state |

## CTRL1
| Bit | Name | Description |
| - | - | - |
| 7 | CRP | Conversion Ready Pin Polarity |
|   |   | 1=CRDY pin is LOW |
|   |   | 0=CRDY pin is High |
| 6 | DRDY_SEL | function of DRDY pin |
|   |   | 1 = DRDY output the Buffered |
|   |   | 0 = DRDY output conversion ready |
| 5:3 | VLDO | LDO Voltage |
|   |   | 111 = 2.4 |
|   |   | 110 = 2.7 |
|   |   | 101 = 3.0 |
|   |   | 100 = 3.3 |
|   |   | 011 = 3.6 |
|   |   | 010 = 3.9 |
|   |   | 001 = 4.2 |
|   |   | 000 = 4.5 |
| 2:0 | GAINS | Gain select |
|   |   | 111 = x128 |
|   |   | 110 = x64 |
|   |   | 101 = x32 |
|   |   | 100 = x16 |
|   |   | 011 =x8 |
|   |   | 010 = x4 |
|   |   | 001 = x2 |
|   |   | 000 = x1 |

## CRTL2
| Bit | Name | Description |
| - | - | - |
| 7 | CHS | Analog input channel |
|   |   | 1 = Ch2 |
|   |   | 0 = Ch1 |
| 6;4 | CRS | Conversion rate |
|   |   | 111 = 320SPS
|   |   | 011 = 80SPS
|   |   | 010 = 40SPS
|   |   | 001 = 20SPS
|   |   | 000 = 10SPS |
| 3 | CAL_ERR | calibration result  |
|   |   | 1 = Error |
|   |   | 0 = No error |
| 2 | CALS | Calibration start |
|   |   | 1 = Start cal |
|   |   | 0 = Normal |
| 1:0 | CALMOD |  |
|   |   | 11 = Gain Calibration System |
|   |   | 10 = Offset Calibration System |
|   |   | 01 = Reserved |
|   |   | 00 = Offset Calibration Internal |

## I2C Control
| Bit | Name | Description |
| - | - | - |
| 7 | CRSD | Pull SDA low when conversion complete |
|  |  | 1 = enable |
|  |  | 0 = disable |
| 6 | FRD | Fast Read ADC |
|  |  | 1 = enable |
|  |  | 0 = disable |
| 5 | SPE | Strong Pull Up |
|  |  | 1 = enable |
|  |  | 0 = disable |
| 4 | WPD | Weak Pull Up |
|  |  | 1 = disable weak pull up |
|  |  | 0 = enable weak pull up |
| 2 | BOPGA | 2.5uA burnout current source |
|  |  | 1 = enable |
|  |  | 0 = disable |
| 1 | TS | temperature sensor |
|  |  | 1 = enable |
|  |  | 0 = disable |
| 0 | BGPCP | bandgap chopper |
|  |  | 1 = Disable chopper |
|  |  | 0 = Enable chopper |

## OTP_B1
| Bit | Name | Description |
| - | - | - |
| 5:4 | REG_CHPS |  |
|  |  | 11 = off|
| 3:2 | ADC_VCM | CHP_CLKSD Delay |
|  |  | 00 = disable |
|  |  | 01 = disable |
|  |  | 10 = extended common mode REFN |
|  |  | 11 = extended common mode REFP |
| 1:0 | REG_CHP | Select delay |

## PGA Registers
| Bit | Name | Description |
| - | - | - |
| 7 | RD_OTP_SEL |  |
|  |  | 1: Read REG15 will read OTP[31:24] |
|  |  | 0: Read REG15 will read ADC Registers |
| 6 | LDOMODE |  |
|  |  | 1: improved stability |
|  |  | 0: improved accuracy |
| 5 | PGAOE | output buffer enable |
|  |  | 1:PGA output buffer enable |
|  |  | 0:PGA output buffer disable |
| 4 | PGABE | PGA bypass |
|  |  | 1:PGA bypass enable |
|  |  | 0:PGA bypass disable |
| 3 | PGAINV |  |
|  |  | 1 = invert |
|  |  | 0 = no invert |
| 2 | - | Reserved |
| 1 | - | Reserved |
| 0 | PGACHPDIS |  |
|  |  | 1: Chopper disabled |
|  |  | 0: Chopper enabled |

## POWER CONTROL Register
| Bit | Name | Description |
| - | - | - |
| 7 | PGA_CAP_EN | Enables PGA output bypass capacitor |
|  |  | 1 = enable |
|  |  | 0 = disable |
| 6:4 | MASTER_BIAS_CURR | Master bias Current |
|  |  | 0 0 0 100% |
|  |  | 0 0 1 90% |
|  |  | 0 1 0 80% |
|  |  | 0 1 1 73% |
|  |  | 1 0 0 67% |
|  |  | 1 0 1 62% |
|  |  | 1 1 0 58% |
|  |  | 1 1 1 54% |
| 3:2 | ADC_CURR | ADC Current |
|  |  | 0 0 100% of master bias |
|  |  | 0 1 75% of master bias |
|  |  | 1 0 50% of master bias |
|  |  | 1 1 25% of master bias |
| 1:0 | PGA_CURR | PGA Current |
|  |  | 0 0 100% of master bias |
|  |  | 0 1 75% of master bias |
|  |  | 1 0 50% of master bias |
|  |  | 1 1 25% of master bias |

