<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMFixupKinds.h' l='43' type='136'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='505' c='_ZNK4llvm13ARMAsmBackend16adjustFixupValueERKNS_11MCAssemblerERKNS_7MCFixupERKNS_7MCValueEmbRNS_9MCContextEPKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='937' c='_ZL20getFixupKindNumBytesj'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='1003' c='_ZL30getFixupKindContainerSizeBytesj'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMFixupKinds.h' l='42'>// 12-bit PC relative relocation for the ADR instruction.</doc>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp' l='782' u='r' c='_ZNK12_GLOBAL__N_116ARMMCCodeEmitter18getAdrLabelOpValueERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMachObjectWriter.cpp' l='88' c='_ZL24getARMFixupKindMachOInfojRjS_'/>
