$date
	Thu Sep 22 11:12:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbanch_detector $end
$scope module detc1 $end
$var wire 1 ! clk $end
$var wire 1 " in $end
$var wire 1 # rst $end
$var wire 4 $ seq [3:0] $end
$var wire 1 % s $end
$var parameter 3 & S0 $end
$var parameter 3 ' S1 $end
$var parameter 3 ( S2 $end
$var parameter 3 ) S3 $end
$var parameter 3 * S4 $end
$var reg 3 + current_state [2:0] $end
$var reg 3 , next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 *
b11 )
b10 (
b1 '
b0 &
$end
#0
$dumpvars
b1 ,
b0 +
0%
b110 $
1#
0"
0!
$end
#1
1!
#2
0!
0#
#3
b1 +
1!
#4
b10 ,
1"
0!
#5
b11 ,
b10 +
1!
#6
0!
#7
b11 +
1!
#8
1%
b100 +
b100 ,
0#
0"
0!
#9
1!
#10
b11 ,
1"
0!
#11
0%
b11 +
1!
#12
b100 ,
0"
0!
#13
1%
b100 +
1!
#14
0!
#15
1!
#16
0!
#17
1!
#18
0!
#19
1!
#20
0!
#21
1!
#22
0!
#23
1!
#24
0!
#25
1!
#26
0!
#27
1!
#28
0!
#29
1!
#30
0!
#31
1!
#32
0!
#33
1!
#34
0!
#35
1!
#36
0!
#37
1!
#38
0!
#39
1!
#40
0#
0!
#41
1!
#42
0!
#43
1!
#44
0!
#45
1!
#46
0!
#47
1!
#48
0!
#49
1!
#50
0!
#51
1!
#52
0!
#53
1!
#54
0!
#55
1!
#56
0!
#57
1!
#58
0!
#59
1!
#60
0!
#61
1!
#62
0!
#63
1!
#64
0!
#65
1!
#66
0!
#67
1!
#68
0!
#69
1!
#70
0!
#71
1!
#72
0#
0!
#73
1!
#74
0!
#75
1!
#76
0!
#77
1!
#78
b11 ,
1"
0!
#79
0%
b11 +
1!
#80
b100 ,
0"
0!
#81
1%
b100 +
1!
#82
0!
#83
1!
#84
b11 ,
1"
0!
#85
0%
b11 +
1!
#86
b100 ,
0"
0!
#87
1%
b100 +
1!
#88
0!
#89
1!
#90
b11 ,
1"
0!
#91
0%
b11 +
1!
#92
b100 ,
0"
0!
#93
1%
b100 +
1!
#94
0!
#95
1!
#96
b11 ,
1"
0!
#97
0%
b11 +
1!
#98
b100 ,
0"
0!
#99
1%
b100 +
1!
#100
0!
#101
1!
