// Seed: 2961249320
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'h0;
  if (1) begin
    assign id_1 = id_4;
  end
  wire id_8;
  xor (id_2, id_9, id_4, id_6, id_8, id_5);
  wire id_9;
  module_0(
      id_5, id_9
  );
endmodule
