{
    "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_add_lpm_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 36.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_add_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_add_lpm_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 3.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_add_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_add_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_add_lpm_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 32,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_add_lpm/no_arch": {
        "test_name": "micro/bm_add_lpm/no_arch",
        "generated_blif": "bm_add_lpm_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_and_log_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 40,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_and_log/k6_N10_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_and_log_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 5.2,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_and_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_and_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_and_log_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 35.2,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_and_log/no_arch": {
        "test_name": "micro/bm_and_log/no_arch",
        "generated_blif": "bm_and_log_generated.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 2.6,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 72.2,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 232,
        "latch": 144,
        "Adder": 184,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 232,
        "Total Node": 565
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 102.7,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3880,
        "latch": 144,
        "generic logic size": 6,
        "Longest Path": 66,
        "Average Path": 5,
        "Estimated LUTs": 3880,
        "Total Node": 4025
    },
    "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_arithmetic_unused_bits/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 56.1,
        "Latch Drivers": 1,
        "Pi": 608,
        "Po": 144,
        "logic element": 496,
        "latch": 144,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 496,
        "Total Node": 645
    },
    "micro/bm_arithmetic_unused_bits/no_arch": {
        "test_name": "micro/bm_arithmetic_unused_bits/no_arch",
        "generated_blif": "bm_arithmetic_unused_bits_generated.blif",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 93.8,
        "Latch Drivers": 1,
        "Pi": 528,
        "Po": 144,
        "logic element": 3880,
        "latch": 144,
        "Longest Path": 66,
        "Average Path": 5,
        "Estimated LUTs": 3880,
        "Total Node": 4025
    },
    "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 43.1,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "micro/bm_base_multiply/k6_N10_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 6.7,
        "exec_time(ms)": 21,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "generic logic size": 6,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "micro/bm_base_multiply/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_base_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 35.5,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 102,
        "latch": 55,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 102,
        "Total Node": 162
    },
    "micro/bm_base_multiply/no_arch": {
        "test_name": "micro/bm_base_multiply/no_arch",
        "generated_blif": "bm_base_multiply_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 21.5,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 787,
        "latch": 55,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 787,
        "Total Node": 843
    },
    "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 36.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag1_log_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 3.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 35.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 36.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_dag1_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 34.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_dag1_log_mod/no_arch": {
        "test_name": "micro/bm_dag1_log_mod/no_arch",
        "generated_blif": "bm_dag1_log_mod_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 8,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 33
    },
    "micro/bm_dag1_log/no_arch": {
        "test_name": "micro/bm_dag1_log/no_arch",
        "generated_blif": "bm_dag1_log_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 0.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 40.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 6,
        "Total Node": 21
    },
    "micro/bm_dag1_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 4.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag1_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 30.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag1_lpm/no_arch": {
        "test_name": "micro/bm_dag1_lpm/no_arch",
        "generated_blif": "bm_dag1_lpm_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 21,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 21,
        "Total Node": 21
    },
    "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 37.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag1_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag1_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag1_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 34.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag1_mod/no_arch": {
        "test_name": "micro/bm_dag1_mod/no_arch",
        "generated_blif": "bm_dag1_mod_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 32.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag2_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag2_log_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 4.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag2_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 33.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 34.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 4.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 31.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_log_mod/no_arch": {
        "test_name": "micro/bm_dag2_log_mod/no_arch",
        "generated_blif": "bm_dag2_log_mod_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_log/no_arch": {
        "test_name": "micro/bm_dag2_log/no_arch",
        "generated_blif": "bm_dag2_log_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 38.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 9,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 4,
        "Total Node": 13
    },
    "micro/bm_dag2_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 3.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_dag2_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 30.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_dag2_lpm/no_arch": {
        "test_name": "micro/bm_dag2_lpm/no_arch",
        "generated_blif": "bm_dag2_lpm_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 13,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 37.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 4.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag2_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 34.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag2_mod/no_arch": {
        "test_name": "micro/bm_dag2_mod/no_arch",
        "generated_blif": "bm_dag2_mod_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 7,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 22
    },
    "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 33.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_log_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 3.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 39.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 43.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 12,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 54
    },
    "micro/bm_dag3_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 4.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 54
    },
    "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 30.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 54
    },
    "micro/bm_dag3_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_log_mod/no_arch",
        "generated_blif": "bm_dag3_log_mod_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 41,
        "latch": 12,
        "Longest Path": 19,
        "Average Path": 6,
        "Estimated LUTs": 41,
        "Total Node": 54
    },
    "micro/bm_dag3_log/no_arch": {
        "test_name": "micro/bm_dag3_log/no_arch",
        "generated_blif": "bm_dag3_log_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 1.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 20,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 20,
        "Total Node": 20
    },
    "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 41,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 21,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 4,
        "Total Node": 25
    },
    "micro/bm_dag3_lpm/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 4.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_dag3_lpm/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 35.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 25,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 48.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 18,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 18,
        "Total Node": 24
    },
    "micro/bm_dag3_lpm_log/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 4.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 24,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 24,
        "Total Node": 24
    },
    "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 34.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 24,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 24,
        "Total Node": 24
    },
    "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 40.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 40,
        "latch": 12,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 40,
        "Total Node": 59
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 5.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 43,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 43,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_log_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 36.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 43,
        "latch": 12,
        "generic logic size": 6,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 43,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_log_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log_mod/no_arch",
        "generated_blif": "bm_dag3_lpm_log_mod_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 43,
        "latch": 12,
        "Longest Path": 20,
        "Average Path": 6,
        "Estimated LUTs": 43,
        "Total Node": 56
    },
    "micro/bm_dag3_lpm_log/no_arch": {
        "test_name": "micro/bm_dag3_lpm_log/no_arch",
        "generated_blif": "bm_dag3_lpm_log_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 24,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 24,
        "Total Node": 24
    },
    "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 40.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 14,
        "latch": 14,
        "Adder": 45,
        "generic logic size": 4,
        "Longest Path": 17,
        "Average Path": 6,
        "Estimated LUTs": 14,
        "Total Node": 74
    },
    "micro/bm_dag3_lpm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 5.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 44,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 44,
        "Total Node": 59
    },
    "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_lpm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 33.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 44,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 44,
        "Total Node": 59
    },
    "micro/bm_dag3_lpm_mod/no_arch": {
        "test_name": "micro/bm_dag3_lpm_mod/no_arch",
        "generated_blif": "bm_dag3_lpm_mod_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 44,
        "latch": 14,
        "Longest Path": 17,
        "Average Path": 7,
        "Estimated LUTs": 44,
        "Total Node": 59
    },
    "micro/bm_dag3_lpm/no_arch": {
        "test_name": "micro/bm_dag3_lpm/no_arch",
        "generated_blif": "bm_dag3_lpm_generated.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 25,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 33.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 29,
        "latch": 14,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 44
    },
    "micro/bm_dag3_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 29,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 44
    },
    "micro/bm_dag3_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag3_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 33.8,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 29,
        "latch": 14,
        "generic logic size": 6,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 44
    },
    "micro/bm_dag3_mod/no_arch": {
        "test_name": "micro/bm_dag3_mod/no_arch",
        "generated_blif": "bm_dag3_mod_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 3,
        "logic element": 29,
        "latch": 14,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 44
    },
    "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 37.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag4_mod/k6_N10_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag4_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_dag4_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 33.5,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_dag4_mod/no_arch": {
        "test_name": "micro/bm_dag4_mod/no_arch",
        "generated_blif": "bm_dag4_mod_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 24,
        "latch": 13,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 38
    },
    "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 35.7,
        "Latch Drivers": 5,
        "Pi": 20,
        "Po": 1,
        "logic element": 62,
        "latch": 5,
        "generic logic size": 4,
        "Longest Path": 21,
        "Average Path": 9,
        "Estimated LUTs": 62,
        "Total Node": 72
    },
    "micro/bm_DL_16_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 5.8,
        "Latch Drivers": 5,
        "Pi": 20,
        "Po": 1,
        "logic element": 62,
        "latch": 5,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 9,
        "Estimated LUTs": 62,
        "Total Node": 72
    },
    "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_16_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 36.1,
        "Latch Drivers": 5,
        "Pi": 20,
        "Po": 1,
        "logic element": 62,
        "latch": 5,
        "generic logic size": 6,
        "Longest Path": 21,
        "Average Path": 9,
        "Estimated LUTs": 62,
        "Total Node": 72
    },
    "micro/bm_DL_16_1_mux/no_arch": {
        "test_name": "micro/bm_DL_16_1_mux/no_arch",
        "generated_blif": "bm_DL_16_1_mux_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.3,
        "Latch Drivers": 5,
        "Pi": 20,
        "Po": 1,
        "logic element": 62,
        "latch": 5,
        "Longest Path": 21,
        "Average Path": 9,
        "Estimated LUTs": 62,
        "Total Node": 72
    },
    "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 34.2,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 3.6,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 29.6,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_1_mux/no_arch": {
        "test_name": "micro/bm_DL_2_1_mux/no_arch",
        "generated_blif": "bm_DL_2_1_mux_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 0.9,
        "Pi": 3,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 38.3,
        "Pi": 3,
        "Po": 4,
        "logic element": 29,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_2_4_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 4.4,
        "Pi": 3,
        "Po": 4,
        "logic element": 29,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_4_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 37.1,
        "Pi": 3,
        "Po": 4,
        "logic element": 29,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_2_4_encoder/no_arch": {
        "test_name": "micro/bm_DL_2_4_encoder/no_arch",
        "generated_blif": "bm_DL_2_4_encoder_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 1.8,
        "Pi": 3,
        "Po": 4,
        "logic element": 29,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 35.4,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 34.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_2_cascaded_flip_flops/no_arch": {
        "test_name": "micro/bm_DL_2_cascaded_flip_flops/no_arch",
        "generated_blif": "bm_DL_2_cascaded_flip_flops_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 38.4,
        "Pi": 5,
        "Po": 16,
        "logic element": 141,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "micro/bm_DL_4_16_encoder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "max_rss(MiB)": 5.6,
        "exec_time(ms)": 6,
        "Pi": 5,
        "Po": 16,
        "logic element": 141,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_16_encoder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 33.1,
        "Pi": 5,
        "Po": 16,
        "logic element": 141,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "micro/bm_DL_4_16_encoder/no_arch": {
        "test_name": "micro/bm_DL_4_16_encoder/no_arch",
        "generated_blif": "bm_DL_4_16_encoder_generated.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 4.5,
        "Pi": 5,
        "Po": 16,
        "logic element": 141,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 141,
        "Total Node": 141
    },
    "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 34.4,
        "Pi": 6,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_4_1_mux/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 3.8,
        "Pi": 6,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_1_mux/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 34.5,
        "Pi": 6,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_4_1_mux/no_arch": {
        "test_name": "micro/bm_DL_4_1_mux/no_arch",
        "generated_blif": "bm_DL_4_1_mux_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 1,
        "Pi": 6,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 35.6,
        "Pi": 8,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 4.2,
        "Pi": 8,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_comparator/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 32.7,
        "Pi": 8,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_4_bit_comparator/no_arch": {
        "test_name": "micro/bm_DL_4_bit_comparator/no_arch",
        "generated_blif": "bm_DL_4_bit_comparator_generated.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 1.8,
        "Pi": 8,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 37.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 13
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 4.1,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 13
    },
    "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_4_bit_shift_register/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 36,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 13
    },
    "micro/bm_DL_4_bit_shift_register/no_arch": {
        "test_name": "micro/bm_DL_4_bit_shift_register/no_arch",
        "generated_blif": "bm_DL_4_bit_shift_register_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 4,
        "logic element": 8,
        "latch": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 13
    },
    "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 44.3,
        "Pi": 11,
        "Po": 4,
        "logic element": 91,
        "Adder": 15,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 7,
        "Estimated LUTs": 91,
        "Total Node": 106
    },
    "micro/bm_DL_74381_ALU/k6_N10_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 6.3,
        "Pi": 11,
        "Po": 4,
        "logic element": 112,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 7,
        "Estimated LUTs": 112,
        "Total Node": 112
    },
    "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_74381_ALU/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 37.4,
        "Pi": 11,
        "Po": 4,
        "logic element": 112,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 7,
        "Estimated LUTs": 112,
        "Total Node": 112
    },
    "micro/bm_DL_74381_ALU/no_arch": {
        "test_name": "micro/bm_DL_74381_ALU/no_arch",
        "generated_blif": "bm_DL_74381_ALU_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.9,
        "Pi": 11,
        "Po": 4,
        "logic element": 112,
        "Longest Path": 12,
        "Average Path": 7,
        "Estimated LUTs": 112,
        "Total Node": 112
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 38.2,
        "Pi": 4,
        "Po": 7,
        "logic element": 78,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 78,
        "Total Node": 78
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 5.8,
        "Pi": 4,
        "Po": 7,
        "logic element": 78,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 78,
        "Total Node": 78
    },
    "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 37.3,
        "Pi": 4,
        "Po": 7,
        "logic element": 78,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 78,
        "Total Node": 78
    },
    "micro/bm_DL_BCD_7_segment_without_x/no_arch": {
        "test_name": "micro/bm_DL_BCD_7_segment_without_x/no_arch",
        "generated_blif": "bm_DL_BCD_7_segment_without_x_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.7,
        "Pi": 4,
        "Po": 7,
        "logic element": 78,
        "Longest Path": 9,
        "Average Path": 7,
        "Estimated LUTs": 78,
        "Total Node": 78
    },
    "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 36.2,
        "Pi": 9,
        "Po": 10,
        "logic element": 25,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 25,
        "Total Node": 42
    },
    "micro/bm_DL_BCD_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 5.1,
        "Pi": 9,
        "Po": 10,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_BCD_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 38.1,
        "Pi": 9,
        "Po": 10,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "micro/bm_DL_BCD_adder/no_arch": {
        "test_name": "micro/bm_DL_BCD_adder/no_arch",
        "generated_blif": "bm_DL_BCD_adder_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2.4,
        "Pi": 9,
        "Po": 10,
        "logic element": 50,
        "Longest Path": 15,
        "Average Path": 6,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 36.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 2,
        "Total Node": 8
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 3.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_behavioural_full_adder/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 35.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_DL_behavioural_full_adder/no_arch": {
        "test_name": "micro/bm_DL_behavioural_full_adder/no_arch",
        "generated_blif": "bm_DL_behavioural_full_adder_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 36.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 29,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/bm_DL_Dff_w_synch_reset/no_arch": {
        "test_name": "micro/bm_DL_Dff_w_synch_reset/no_arch",
        "generated_blif": "bm_DL_Dff_w_synch_reset_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 34.1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/k6_N10_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_D_flipflop/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 31.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_D_flipflop/no_arch": {
        "test_name": "micro/bm_DL_D_flipflop/no_arch",
        "generated_blif": "bm_DL_D_flipflop_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 37.5,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 4,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 5.2,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 36.3,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "generic logic size": 6,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_four_bit_adder_continuous_assign/no_arch": {
        "test_name": "micro/bm_DL_four_bit_adder_continuous_assign/no_arch",
        "generated_blif": "bm_DL_four_bit_adder_continuous_assign_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 2.1,
        "Pi": 9,
        "Po": 5,
        "logic element": 49,
        "Longest Path": 15,
        "Average Path": 7,
        "Estimated LUTs": 49,
        "Total Node": 49
    },
    "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 34.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 32.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff2/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff2/no_arch",
        "generated_blif": "bm_DL_logic_w_Dff2_generated.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 0.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 40.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_logic_w_Dff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 27.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_logic_w_Dff/no_arch": {
        "test_name": "micro/bm_DL_logic_w_Dff/no_arch",
        "generated_blif": "bm_DL_logic_w_Dff_generated.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 36.1,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic2/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 4,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 29.2,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic2/no_arch": {
        "test_name": "micro/bm_DL_structural_logic2/no_arch",
        "generated_blif": "bm_DL_structural_logic2_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 1.2,
        "Pi": 4,
        "Po": 3,
        "logic element": 12,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 36.7,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic/k6_N10_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 3.8,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_DL_structural_logic/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 34.4,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_DL_structural_logic/no_arch": {
        "test_name": "micro/bm_DL_structural_logic/no_arch",
        "generated_blif": "bm_DL_structural_logic_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 0.8,
        "Pi": 3,
        "Po": 1,
        "logic element": 5,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 115.2,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 1948,
        "latch": 427,
        "Adder": 131,
        "generic logic size": 4,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2108,
        "Total Node": 2507
    },
    "micro/bm_expr_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 57.9,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 2198,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2294,
        "Total Node": 2626
    },
    "micro/bm_expr_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_expr_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "max_rss(MiB)": 10.2,
        "exec_time(ms)": 91.5,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 2198,
        "latch": 427,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2294,
        "Total Node": 2626
    },
    "micro/bm_expr_all_mod/no_arch": {
        "test_name": "micro/bm_expr_all_mod/no_arch",
        "generated_blif": "bm_expr_all_mod_generated.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 64.9,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 555,
        "logic element": 2198,
        "latch": 427,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 2198,
        "Total Node": 2626
    },
    "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_functional_test_generated.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 54.1,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 452,
        "latch": 25,
        "Adder": 47,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 4,
        "Estimated LUTs": 486,
        "Total Node": 527
    },
    "micro/bm_functional_test/k6_N10_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_functional_test_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 25.1,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 925,
        "latch": 25,
        "generic logic size": 6,
        "Longest Path": 44,
        "Average Path": 4,
        "Estimated LUTs": 956,
        "Total Node": 951
    },
    "micro/bm_functional_test/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_functional_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_functional_test_generated.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 46.9,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 559,
        "latch": 25,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 44,
        "Average Path": 4,
        "Estimated LUTs": 590,
        "Total Node": 587
    },
    "micro/bm_functional_test/no_arch": {
        "test_name": "micro/bm_functional_test/no_arch",
        "generated_blif": "bm_functional_test_generated.blif",
        "max_rss(MiB)": 6.5,
        "exec_time(ms)": 20,
        "Latch Drivers": 1,
        "Pi": 33,
        "Po": 40,
        "logic element": 925,
        "latch": 25,
        "Longest Path": 44,
        "Average Path": 4,
        "Estimated LUTs": 925,
        "Total Node": 951
    },
    "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_if_collapse_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 31.9,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 42
    },
    "micro/bm_if_collapse/k6_N10_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_if_collapse_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 4.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 42
    },
    "micro/bm_if_collapse/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_collapse/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_if_collapse_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 35.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 42
    },
    "micro/bm_if_collapse/no_arch": {
        "test_name": "micro/bm_if_collapse/no_arch",
        "generated_blif": "bm_if_collapse_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 32,
        "latch": 9,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 42
    },
    "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_if_common_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 37.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 29,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 39
    },
    "micro/bm_if_common/k6_N10_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_if_common_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 29,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 39
    },
    "micro/bm_if_common/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_common/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_if_common_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 30,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 29,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 39
    },
    "micro/bm_if_common/no_arch": {
        "test_name": "micro/bm_if_common/no_arch",
        "generated_blif": "bm_if_common_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 5,
        "logic element": 29,
        "latch": 9,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 39
    },
    "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_if_reset_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 31.7,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_if_reset/k6_N10_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_if_reset_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_if_reset/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_if_reset/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_if_reset_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 33.4,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_if_reset/no_arch": {
        "test_name": "micro/bm_if_reset/no_arch",
        "generated_blif": "bm_if_reset_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 3,
        "logic element": 9,
        "latch": 3,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 13
    },
    "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_all_generated.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 69.1,
        "Pi": 64,
        "Po": 256,
        "logic element": 993,
        "Adder": 99,
        "generic logic size": 4,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1063,
        "Total Node": 1092
    },
    "micro/bm_lpm_all/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_lpm_all_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 32.2,
        "Pi": 64,
        "Po": 256,
        "logic element": 1182,
        "generic logic size": 6,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1224,
        "Total Node": 1182
    },
    "micro/bm_lpm_all/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_all/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_all_generated.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 64.3,
        "Pi": 64,
        "Po": 256,
        "logic element": 1182,
        "generic logic size": 6,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1224,
        "Total Node": 1182
    },
    "micro/bm_lpm_all/no_arch": {
        "test_name": "micro/bm_lpm_all/no_arch",
        "generated_blif": "bm_lpm_all_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 31.2,
        "Pi": 64,
        "Po": 256,
        "logic element": 1182,
        "Longest Path": 39,
        "Average Path": 5,
        "Estimated LUTs": 1182,
        "Total Node": 1182
    },
    "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 42.4,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_lpm_concat/k6_N10_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 10,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_lpm_concat/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_lpm_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "max_rss(MiB)": 6.1,
        "exec_time(ms)": 38.3,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_lpm_concat/no_arch": {
        "test_name": "micro/bm_lpm_concat/no_arch",
        "generated_blif": "bm_lpm_concat_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 7.5,
        "Pi": 48,
        "Po": 228,
        "logic element": 228,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 228,
        "Total Node": 228
    },
    "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 45.1,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "micro/bm_match1_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 8.6,
        "exec_time(ms)": 57.4,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2010,
        "latch": 72,
        "generic logic size": 6,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2010,
        "Total Node": 2083
    },
    "micro/bm_match1_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match1_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 37.4,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 144,
        "latch": 72,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 144,
        "Total Node": 220
    },
    "micro/bm_match1_str_arch/no_arch": {
        "test_name": "micro/bm_match1_str_arch/no_arch",
        "generated_blif": "bm_match1_str_arch_generated.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 53.5,
        "Latch Drivers": 1,
        "Pi": 88,
        "Po": 144,
        "logic element": 2010,
        "latch": 72,
        "Longest Path": 74,
        "Average Path": 6,
        "Estimated LUTs": 2010,
        "Total Node": 2083
    },
    "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 47.8,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 99,
        "latch": 54,
        "Adder": 78,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 99,
        "Total Node": 236
    },
    "micro/bm_match2_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 30,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1188,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 1188,
        "Total Node": 1243
    },
    "micro/bm_match2_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match2_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 7.4,
        "exec_time(ms)": 46.2,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 256,
        "latch": 54,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 25,
        "Average Path": 5,
        "Estimated LUTs": 256,
        "Total Node": 315
    },
    "micro/bm_match2_str_arch/no_arch": {
        "test_name": "micro/bm_match2_str_arch/no_arch",
        "generated_blif": "bm_match2_str_arch_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 25.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 99,
        "logic element": 1188,
        "latch": 54,
        "Longest Path": 32,
        "Average Path": 7,
        "Estimated LUTs": 1188,
        "Total Node": 1243
    },
    "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 49.3,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 50,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 24,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 160
    },
    "micro/bm_match3_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 15.2,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 391,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 446
    },
    "micro/bm_match3_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match3_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 36.6,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 158,
        "latch": 54,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 158,
        "Total Node": 214
    },
    "micro/bm_match3_str_arch/no_arch": {
        "test_name": "micro/bm_match3_str_arch/no_arch",
        "generated_blif": "bm_match3_str_arch_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 12.8,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 391,
        "latch": 54,
        "Longest Path": 58,
        "Average Path": 5,
        "Estimated LUTs": 391,
        "Total Node": 446
    },
    "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 56.8,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 216,
        "latch": 108,
        "Adder": 74,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 216,
        "Total Node": 402
    },
    "micro/bm_match4_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 32,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1036,
        "latch": 108,
        "generic logic size": 6,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 1036,
        "Total Node": 1145
    },
    "micro/bm_match4_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match4_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 44.7,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 358,
        "latch": 108,
        "Multiplier": 3,
        "generic logic size": 6,
        "Longest Path": 42,
        "Average Path": 4,
        "Estimated LUTs": 358,
        "Total Node": 470
    },
    "micro/bm_match4_str_arch/no_arch": {
        "test_name": "micro/bm_match4_str_arch/no_arch",
        "generated_blif": "bm_match4_str_arch_generated.blif",
        "max_rss(MiB)": 6.8,
        "exec_time(ms)": 26.6,
        "Latch Drivers": 1,
        "Pi": 51,
        "Po": 216,
        "logic element": 1036,
        "latch": 108,
        "Longest Path": 49,
        "Average Path": 5,
        "Estimated LUTs": 1036,
        "Total Node": 1145
    },
    "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 7.5,
        "exec_time(ms)": 54.6,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 54,
        "latch": 54,
        "Adder": 106,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 221
    },
    "micro/bm_match5_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 49.1,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1662,
        "latch": 54,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1662,
        "Total Node": 1717
    },
    "micro/bm_match5_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match5_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 42.5,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 264,
        "latch": 54,
        "Multiplier": 6,
        "generic logic size": 6,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 264,
        "Total Node": 325
    },
    "micro/bm_match5_str_arch/no_arch": {
        "test_name": "micro/bm_match5_str_arch/no_arch",
        "generated_blif": "bm_match5_str_arch_generated.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 44.8,
        "Latch Drivers": 1,
        "Pi": 90,
        "Po": 54,
        "logic element": 1662,
        "latch": 54,
        "Longest Path": 34,
        "Average Path": 6,
        "Estimated LUTs": 1662,
        "Total Node": 1717
    },
    "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 45.4,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 54,
        "latch": 36,
        "Adder": 49,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 54,
        "Total Node": 142
    },
    "micro/bm_match6_str_arch/k6_N10_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "max_rss(MiB)": 6.3,
        "exec_time(ms)": 19.9,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 625,
        "latch": 36,
        "generic logic size": 6,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 625,
        "Total Node": 662
    },
    "micro/bm_match6_str_arch/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_match6_str_arch/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 35.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 159,
        "latch": 36,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 23,
        "Average Path": 5,
        "Estimated LUTs": 159,
        "Total Node": 198
    },
    "micro/bm_match6_str_arch/no_arch": {
        "test_name": "micro/bm_match6_str_arch/no_arch",
        "generated_blif": "bm_match6_str_arch_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 14.7,
        "Latch Drivers": 1,
        "Pi": 54,
        "Po": 54,
        "logic element": 625,
        "latch": 36,
        "Longest Path": 30,
        "Average Path": 5,
        "Estimated LUTs": 625,
        "Total Node": 662
    },
    "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_mod_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 36.7,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_mod/k6_N10_40nm": {
        "test_name": "micro/bm_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_mod_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 6.1,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_mod_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 31.9,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_mod/no_arch": {
        "test_name": "micro/bm_mod/no_arch",
        "generated_blif": "bm_mod_generated.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 66,
        "Po": 33,
        "logic element": 66,
        "latch": 33,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 66,
        "Total Node": 100
    },
    "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 29.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_my_D_latch1/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 3.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_my_D_latch1/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 34.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_my_D_latch1/no_arch": {
        "test_name": "micro/bm_my_D_latch1/no_arch",
        "generated_blif": "bm_my_D_latch1_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 35.1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/k6_N10_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 3.7,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_my_D_latch2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 29.3,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_my_D_latch2/no_arch": {
        "test_name": "micro/bm_my_D_latch2/no_arch",
        "generated_blif": "bm_my_D_latch2_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 0.8,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 35.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 139,
        "latch": 9,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 141,
        "Total Node": 149
    },
    "micro/bm_stmt_all_mod/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "max_rss(MiB)": 5.5,
        "exec_time(ms)": 7.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 139,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 139,
        "Total Node": 149
    },
    "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_all_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 34.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 139,
        "latch": 9,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 139,
        "Total Node": 149
    },
    "micro/bm_stmt_all_mod/no_arch": {
        "test_name": "micro/bm_stmt_all_mod/no_arch",
        "generated_blif": "bm_stmt_all_mod_generated.blif",
        "max_rss(MiB)": 5.2,
        "exec_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 25,
        "logic element": 139,
        "latch": 9,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 139,
        "Total Node": 149
    },
    "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 39.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 70,
        "latch": 7,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 70,
        "Total Node": 78
    },
    "micro/bm_stmt_compare_padding/k6_N10_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 5.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 70,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 70,
        "Total Node": 78
    },
    "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_stmt_compare_padding/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 36.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 70,
        "latch": 7,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 70,
        "Total Node": 78
    },
    "micro/bm_stmt_compare_padding/no_arch": {
        "test_name": "micro/bm_stmt_compare_padding/no_arch",
        "generated_blif": "bm_stmt_compare_padding_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 15,
        "logic element": 70,
        "latch": 7,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 70,
        "Total Node": 78
    },
    "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_tester_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 38.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 112,
        "latch": 4,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 114,
        "Total Node": 117
    },
    "micro/bm_tester/k6_N10_40nm": {
        "test_name": "micro/bm_tester/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "bm_tester_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 6.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 112,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 117
    },
    "micro/bm_tester/k6_N10_mem32K_40nm": {
        "test_name": "micro/bm_tester/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "bm_tester_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 32.9,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 112,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 117
    },
    "micro/bm_tester/no_arch": {
        "test_name": "micro/bm_tester/no_arch",
        "generated_blif": "bm_tester_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 112,
        "latch": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 117
    },
    "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "case_generate_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 34.8,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/case_generate/k6_N10_40nm": {
        "test_name": "micro/case_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "case_generate_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 3.9,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/case_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/case_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "case_generate_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 32.3,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/case_generate/no_arch": {
        "test_name": "micro/case_generate/no_arch",
        "generated_blif": "case_generate_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 1.3,
        "Po": 16,
        "logic element": 16,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/ff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ff_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 36.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/ff/k6_N10_40nm": {
        "test_name": "micro/ff/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "ff_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/ff/k6_N10_mem32K_40nm": {
        "test_name": "micro/ff/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "ff_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 35.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/ff/no_arch": {
        "test_name": "micro/ff/no_arch",
        "generated_blif": "ff_generated.blif",
        "max_rss(MiB)": 4.8,
        "exec_time(ms)": 0.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "generate_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 42,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 50,
        "latch": 16,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 5,
        "Estimated LUTs": 50,
        "Total Node": 84
    },
    "micro/generate/k6_N10_40nm": {
        "test_name": "micro/generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "generate_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 6.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 81,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 81,
        "Total Node": 98
    },
    "micro/generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "generate_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 35.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 81,
        "latch": 16,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 81,
        "Total Node": 98
    },
    "micro/generate/no_arch": {
        "test_name": "micro/generate/no_arch",
        "generated_blif": "generate_generated.blif",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 81,
        "latch": 16,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 81,
        "Total Node": 98
    },
    "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "if_generate_generated.blif",
        "max_rss(MiB)": 6,
        "exec_time(ms)": 35.1,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/if_generate/k6_N10_40nm": {
        "test_name": "micro/if_generate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "if_generate_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 4.4,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/if_generate/k6_N10_mem32K_40nm": {
        "test_name": "micro/if_generate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "if_generate_generated.blif",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 35.1,
        "Po": 16,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/if_generate/no_arch": {
        "test_name": "micro/if_generate/no_arch",
        "generated_blif": "if_generate_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 1.4,
        "Po": 16,
        "logic element": 16,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "parameter_2_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 40.2,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 29
    },
    "micro/parameter_2/k6_N10_40nm": {
        "test_name": "micro/parameter_2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "parameter_2_generated.blif",
        "max_rss(MiB)": 5.4,
        "exec_time(ms)": 4.6,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter_2/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "parameter_2_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 37.2,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter_2/no_arch": {
        "test_name": "micro/parameter_2/no_arch",
        "generated_blif": "parameter_2_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 1.6,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "parameter_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 39.6,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 24,
        "Total Node": 29
    },
    "micro/parameter/k6_N10_40nm": {
        "test_name": "micro/parameter/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "parameter_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 4.7,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter/k6_N10_mem32K_40nm": {
        "test_name": "micro/parameter/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "parameter_generated.blif",
        "max_rss(MiB)": 5.9,
        "exec_time(ms)": 35.6,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/parameter/no_arch": {
        "test_name": "micro/parameter/no_arch",
        "generated_blif": "parameter_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 1.6,
        "Pi": 4,
        "Po": 24,
        "logic element": 31,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "micro/param_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "param_override_generated.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 32.2,
        "Pi": 4,
        "Po": 24,
        "logic element": 24,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 35
    },
    "micro/param_override/k6_N10_40nm": {
        "test_name": "micro/param_override/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "generated_blif": "param_override_generated.blif",
        "max_rss(MiB)": 5.3,
        "exec_time(ms)": 3.9,
        "Pi": 4,
        "Po": 24,
        "logic element": 55,
        "generic logic size": 6,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 55,
        "Total Node": 55
    },
    "micro/param_override/k6_N10_mem32K_40nm": {
        "test_name": "micro/param_override/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "generated_blif": "param_override_generated.blif",
        "max_rss(MiB)": 6.9,
        "exec_time(ms)": 37.9,
        "Pi": 4,
        "Po": 24,
        "logic element": 38,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 38,
        "Total Node": 39
    },
    "micro/param_override/no_arch": {
        "test_name": "micro/param_override/no_arch",
        "generated_blif": "param_override_generated.blif",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 1.4,
        "Pi": 4,
        "Po": 24,
        "logic element": 55,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 55,
        "Total Node": 55
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
