// Seed: 4026175794
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  integer id_13;
  wire id_14;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd61,
    parameter id_13 = 32'd18,
    parameter id_18 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    _id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19
);
  output wire id_19;
  input wire _id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire _id_13;
  inout wire _id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_2,
      id_11,
      id_10,
      id_2,
      id_14,
      id_15,
      id_1,
      id_14,
      id_15,
      id_8
  );
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [id_18 : id_13  ==  id_12] id_20;
endmodule
