$comment
	File created using the following command:
		vcd file v_system.msim.vcd -direction
$end
$date
	Sat Feb 17 00:04:57 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module v_system_vhd_vec_tst $end
$var wire 1 ! BN [5] $end
$var wire 1 " BN [4] $end
$var wire 1 # BN [3] $end
$var wire 1 $ BN [2] $end
$var wire 1 % BN [1] $end
$var wire 1 & BN [0] $end
$var wire 1 ' D0 [6] $end
$var wire 1 ( D0 [5] $end
$var wire 1 ) D0 [4] $end
$var wire 1 * D0 [3] $end
$var wire 1 + D0 [2] $end
$var wire 1 , D0 [1] $end
$var wire 1 - D0 [0] $end
$var wire 1 . D1 [6] $end
$var wire 1 / D1 [5] $end
$var wire 1 0 D1 [4] $end
$var wire 1 1 D1 [3] $end
$var wire 1 2 D1 [2] $end
$var wire 1 3 D1 [1] $end
$var wire 1 4 D1 [0] $end
$var wire 1 5 greater $end
$var wire 1 6 lower $end
$var wire 1 7 validate $end

$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var wire 1 ; devoe $end
$var wire 1 < devclrn $end
$var wire 1 = devpor $end
$var wire 1 > ww_devoe $end
$var wire 1 ? ww_devclrn $end
$var wire 1 @ ww_devpor $end
$var wire 1 A ww_BN [5] $end
$var wire 1 B ww_BN [4] $end
$var wire 1 C ww_BN [3] $end
$var wire 1 D ww_BN [2] $end
$var wire 1 E ww_BN [1] $end
$var wire 1 F ww_BN [0] $end
$var wire 1 G ww_validate $end
$var wire 1 H ww_D1 [6] $end
$var wire 1 I ww_D1 [5] $end
$var wire 1 J ww_D1 [4] $end
$var wire 1 K ww_D1 [3] $end
$var wire 1 L ww_D1 [2] $end
$var wire 1 M ww_D1 [1] $end
$var wire 1 N ww_D1 [0] $end
$var wire 1 O ww_D0 [6] $end
$var wire 1 P ww_D0 [5] $end
$var wire 1 Q ww_D0 [4] $end
$var wire 1 R ww_D0 [3] $end
$var wire 1 S ww_D0 [2] $end
$var wire 1 T ww_D0 [1] $end
$var wire 1 U ww_D0 [0] $end
$var wire 1 V ww_greater $end
$var wire 1 W ww_lower $end
$var wire 1 X \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 Y \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 Z \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 [ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 \ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 ] \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 ^ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 _ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 ` \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 a \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 b \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 c \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 d \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 e \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 f \D1[0]~output_o\ $end
$var wire 1 g \D1[1]~output_o\ $end
$var wire 1 h \D1[2]~output_o\ $end
$var wire 1 i \D1[3]~output_o\ $end
$var wire 1 j \D1[4]~output_o\ $end
$var wire 1 k \D1[5]~output_o\ $end
$var wire 1 l \D1[6]~output_o\ $end
$var wire 1 m \D0[0]~output_o\ $end
$var wire 1 n \D0[1]~output_o\ $end
$var wire 1 o \D0[2]~output_o\ $end
$var wire 1 p \D0[3]~output_o\ $end
$var wire 1 q \D0[4]~output_o\ $end
$var wire 1 r \D0[5]~output_o\ $end
$var wire 1 s \D0[6]~output_o\ $end
$var wire 1 t \greater~output_o\ $end
$var wire 1 u \lower~output_o\ $end
$var wire 1 v \BN[4]~input_o\ $end
$var wire 1 w \BN[5]~input_o\ $end
$var wire 1 x \BN[3]~input_o\ $end
$var wire 1 y \u1|Mux0~0_combout\ $end
$var wire 1 z \BN[2]~input_o\ $end
$var wire 1 { \BN[1]~input_o\ $end
$var wire 1 | \u1|Mux2~0_combout\ $end
$var wire 1 } \u1|Mux2~1_combout\ $end
$var wire 1 ~ \u1|Mux2~2_combout\ $end
$var wire 1 !! \validate~input_o\ $end
$var wire 1 "! \u1|Mux1~0_combout\ $end
$var wire 1 #! \u2|Mux6~0_combout\ $end
$var wire 1 $! \u2|Mux5~3_combout\ $end
$var wire 1 %! \u2|Mux5~12_combout\ $end
$var wire 1 &! \u6|and_out_1[2]~4_combout\ $end
$var wire 1 '! \u6|and_out_1[2]~9_combout\ $end
$var wire 1 (! \u2|Mux3~0_combout\ $end
$var wire 1 )! \u2|Mux2~0_combout\ $end
$var wire 1 *! \u2|Mux1~0_combout\ $end
$var wire 1 +! \u2|Mux0~3_combout\ $end
$var wire 1 ,! \u2|Mux0~9_combout\ $end
$var wire 1 -! \u1|Mux3~0_combout\ $end
$var wire 1 .! \u1|Mux3~1_combout\ $end
$var wire 1 /! \u1|Mux3~2_combout\ $end
$var wire 1 0! \u1|Mux5~0_combout\ $end
$var wire 1 1! \u1|Mux5~1_combout\ $end
$var wire 1 2! \u1|Mux5~2_combout\ $end
$var wire 1 3! \BN[0]~input_o\ $end
$var wire 1 4! \u1|Mux4~0_combout\ $end
$var wire 1 5! \u1|Mux4~1_combout\ $end
$var wire 1 6! \u1|Mux4~2_combout\ $end
$var wire 1 7! \u3|Mux6~0_combout\ $end
$var wire 1 8! \u3|Mux6~1_combout\ $end
$var wire 1 9! \u3|Mux5~0_combout\ $end
$var wire 1 :! \u3|Mux5~1_combout\ $end
$var wire 1 ;! \u3|Mux4~0_combout\ $end
$var wire 1 <! \u7|and_out_2[2]~0_combout\ $end
$var wire 1 =! \u3|Mux3~0_combout\ $end
$var wire 1 >! \u3|Mux3~1_combout\ $end
$var wire 1 ?! \u3|Mux2~0_combout\ $end
$var wire 1 @! \u3|Mux2~1_combout\ $end
$var wire 1 A! \u3|Mux1~0_combout\ $end
$var wire 1 B! \u3|Mux1~1_combout\ $end
$var wire 1 C! \u3|Mux0~0_combout\ $end
$var wire 1 D! \u3|Mux0~1_combout\ $end
$var wire 1 E! \u8|and_out_3~0_combout\ $end
$var wire 1 F! \u8|and_out_3~1_combout\ $end
$var wire 1 G! \u5|LessThan1~0_combout\ $end
$var wire 1 H! \u9|and_out_4~0_combout\ $end
$var wire 1 I! \u2|ALT_INV_Mux0~9_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
06
17
08
19
x:
1;
1<
1=
1>
1?
1@
1G
0V
0W
0b
zc
zd
ze
1f
1g
1h
1i
1j
1k
1l
1m
1n
1o
1p
1q
1r
1s
0t
0u
1v
1w
1x
0y
0z
1{
0|
0}
1~
1!!
0"!
1#!
1$!
1%!
1&!
1'!
1(!
1)!
1*!
1+!
0,!
1-!
0.!
1/!
10!
11!
02!
13!
04!
15!
06!
07!
18!
09!
1:!
0;!
1<!
1=!
1>!
1?!
1@!
0A!
1B!
1C!
1D!
1E!
0F!
1G!
0H!
1I!
1!
1"
1#
0$
1%
1&
1.
1/
10
11
12
13
14
1'
1(
1)
1*
1+
1,
1-
1A
1B
1C
0D
1E
1F
1H
1I
1J
1K
1L
1M
1N
1O
1P
1Q
1R
1S
1T
1U
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
$end
#160000
0&
0%
1$
0#
0F
0E
1D
0C
0x
1z
0{
03!
0=!
0?!
0-!
00!
01!
14!
0E!
12!
1;!
0/!
1A!
#200000
07
0G
0!!
0#!
0'!
0(!
0*!
1,!
08!
0:!
0>!
0@!
0D!
1F!
0I!
1t
0s
0q
0p
0n
0m
0k
0i
0h
0f
0l
1V
0O
0Q
0R
0T
0U
0I
0K
0L
0N
0H
15
0-
0,
0*
0)
0'
04
02
01
0/
0.
#320000
1&
0$
0"
1F
0D
0B
0v
0z
13!
0;!
1?!
0$!
0&!
0+!
1-!
04!
1y
1"!
0%!
16!
0g
1=!
0C!
1*!
06!
1@!
0<!
0M
0o
1q
1k
0=!
1C!
1D!
1>!
03
0S
1Q
1I
1p
1s
0D!
0>!
0+
1)
1/
1R
1O
0p
0s
1*
1'
0R
0O
0*
0'
#480000
0&
1%
1#
0!
0F
1E
1C
0A
0w
1x
1{
03!
0?!
1|
1}
1$!
1&!
1+!
0~
0"!
0,!
0-!
02!
05!
0F!
1H!
1I!
1u
0t
0A!
0C!
0)!
0*!
1~
0@!
1l
1W
0V
0q
0k
0j
1#!
1(!
1)!
1*!
1D!
0B!
1H
16
05
0Q
0I
0J
1.
0r
1s
1k
1j
1i
1f
0)
00
0/
0P
1O
1I
1J
1K
1N
0(
1'
14
11
10
1/
#640000
0%
0#
1$
0E
1D
0C
0x
1z
0{
0|
0}
14!
15!
16!
0~
0#!
0(!
0)!
0*!
17!
1=!
1?!
1C!
0k
0j
0i
0f
0D!
1@!
1>!
18!
0I
0J
0K
0N
1m
1p
1q
0s
04
01
00
0/
1U
1R
1Q
0O
1-
1*
1)
0'
#800000
1"
1B
1v
1"!
1'!
1,!
06!
0H!
0I!
0u
1h
07!
0=!
0?!
0C!
1*!
0l
0W
1L
1k
1D!
0@!
0>!
08!
0H
06
12
1I
0.
0m
0p
0q
1s
1/
0U
0R
0Q
1O
0-
0*
0)
1'
#960000
0"
0$
0D
0B
0v
0z
0$!
0&!
0+!
04!
05!
0"!
0'!
0,!
16!
1H!
1I!
1u
0h
17!
1=!
1?!
1C!
0*!
06!
1l
1W
0L
0k
07!
0=!
0?!
0C!
0D!
1@!
1>!
18!
1H
16
02
0I
1.
1m
1p
1q
0s
1D!
0@!
0>!
08!
0/
1U
1R
1Q
0O
0m
0p
0q
1s
1-
1*
1)
0'
0U
0R
0Q
1O
0-
0*
0)
1'
#1080000
17
1G
1!!
1#!
1%!
1'!
1(!
1)!
1*!
18!
1:!
1<!
1>!
1@!
1B!
0H!
0u
1r
1q
1p
1o
1n
1m
1k
1j
1i
1h
1g
1f
0W
1P
1Q
1R
1S
1T
1U
1I
1J
1K
1L
1M
1N
06
1-
1,
1+
1*
1)
1(
14
13
12
11
10
1/
#1120000
1"
1$
1%
1!
1E
1D
1B
1A
1w
1v
1z
1{
1$!
1&!
1+!
10!
11!
16!
0y
1~
1.!
12!
1;!
19!
1C!
02!
0;!
17!
09!
1=!
1?!
#1280000
0"
0!
1#
1&
1F
1C
0B
0A
0w
0v
1x
13!
07!
19!
0=!
0&!
0G!
1|
1}
1/!
00!
01!
06!
1y
0~
0.!
12!
14!
15!
16!
0/!
02!
09!
0?!
1~
19!
1?!
#1400000
07
0G
0!!
0%!
0'!
08!
0<!
0>!
0B!
0D!
0s
0r
0p
0o
0m
0h
0g
0O
0P
0R
0S
0U
0L
0M
0-
0+
0*
0(
0'
03
02
#1440000
1"
0#
0&
0$
0F
0D
0C
1B
1v
0x
0z
03!
17!
09!
1=!
0+!
1-!
04!
1G!
0}
1,!
11!
06!
0I!
07!
0=!
0?!
0C!
1/!
0,!
1>!
0:!
18!
0l
1I!
1m
0n
1p
1C!
1D!
0@!
0>!
08!
0H
1l
1U
0T
1R
0.
0m
0p
0q
1s
0D!
1H
1-
0,
1*
0U
0R
0Q
1O
1.
0s
0-
0*
0)
1'
0O
0'
#1600000
