

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                  257 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    1 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    1 # Seperate_Write_Queue_Enable
-dram_write_queue_size           128:108:32 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap siz59a283382b8bd4d15cbe5d195e122ec6  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
e 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x55dfa6378ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb66c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb650..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb668..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb64c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb700..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb708..

GPGPU-Sim PTX: cudaLaunch for 0x0x55dfa6378ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 12845
gpu_sim_insn = 12710760
gpu_ipc =     989.5493
gpu_tot_sim_cycle = 12845
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     989.5493
gpu_tot_issued_cta = 47
gpu_occupancy = 12.4804% 
gpu_tot_occupancy = 12.4804% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4240
partiton_level_parallism_total  =       2.4240
partiton_level_parallism_util =       3.1505
partiton_level_parallism_util_total  =       3.1505
L2_BW  =      93.0808 GB/Sec
L2_BW_total  =      93.0808 GB/Sec
gpu_total_sim_rate=270441

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1604, Miss = 1604, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1076, Miss = 1076, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 820, Miss = 820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 37940
	L1D_total_cache_misses = 37940
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16887
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 36366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574

Total_core_cache_fail_stats:
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 29778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 29562
gpgpu_n_mem_write_global = 1574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29778
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6479	W0_Idle:444078	W0_Scoreboard:1446654	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:109053	WS1:109053	WS2:109053	WS3:108502	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 236496 {8:29562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 62960 {40:1574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1182480 {40:29562,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12592 {8:1574,}
maxmflatency = 400 
max_icnt2mem_latency = 101 
maxmrqlatency = 44 
max_icnt2sh_latency = 47 
averagemflatency = 229 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:2066 	2689 	1806 	1002 	804 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22100 	9036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	28029 	2517 	590 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27157 	2843 	753 	346 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     10820      9215      1484      1566      2292      2594      3822      3802      6178      5869      7385      7367      7520      8120      9304      9472 
dram[1]:     10830     10480      1505      1580      2286      2598      3812      3800      5960      6181      7287      7367      7510      8132      9305      9445 
dram[2]:     10772     10840      1498      1586      2305      2607      3879      3904      6084      6082      7401      7448      7512      7045      9308      9538 
dram[3]:     10774      9222      1507      1570      2290      2609      3886      3917      6087      6088      7407      7429      7515      7052      9311      9521 
dram[4]:     10775     10643      1491      1559      1930      2611      3805      3911      5945      5883      7280      7440      7891      8112      9719      9829 
dram[5]:     10773     10660      1489      1561      2289      2619      3894      3808      5940      5858      7414      7361      7895      8108      9336      9815 
dram[6]:     10725     10483      1497      1553      2652      2602      3815      3798      5960      5873      7191      7373      7902      8122      9723      9514 
dram[7]:     10721     10499      1487      1566      1926      2595      3802      3794      5945      5864      7285      6968      7518      8118      9312      9809 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 32.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8448/144 = 58.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        80        80        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8448
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        633       641       555       502       474       434       486       432       459       475       428       439       439       446       432       441
dram[1]:        699       617       487       577       423       481       427       471       471       457       453       423       437       430       447       424
dram[2]:        681       613       499       538       458       466       480       493       497       425       450       438       431       448       433       439
dram[3]:        701       659       532       473       511       438       462       478       429       479       439       447       432       444       437       422
dram[4]:        661       610       537       516       501       458       449       467       425       455       427       440       443       446       431       426
dram[5]:        655       639       499       516       447       484       479       469       472       444       445       446       435       436       430       453
dram[6]:        685       640       510       548       444       509       431       479       476       444       446       434       441       432       436       427
dram[7]:        667       651       545       488       486       449       491       450       443       479       429       448       418       433       429       451
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        368       387       348       360       338       327       340       332       334       344       339       329       347       342       329       332
dram[1]:        370       388       349       356       337       342       340       338       335       340       347       332       339       340       336       335
dram[2]:        354       364       351       356       350       335       335       344       350       341       335       340       330       335       334       332
dram[3]:        354       354       361       361       363       337       331       351       335       343       338       340       334       332       327       335
dram[4]:        344       379       346       358       352       339       329       344       333       330       336       338       343       357       329       336
dram[5]:        352       389       356       359       361       345       336       337       335       350       339       341       334       336       334       342
dram[6]:        373       392       371       364       338       336       335       334       336       340       332       332       341       336       329       335
dram[7]:        356       400       357       383       343       339       344       336       342       338       330       344       329       337       336       337
dram[8]:        234       252       217       198       192       206       200       194       194       190       193       192       192       189       197       193
dram[9]:        253       263       221       203       189       199       200       195       191       190       195       192       191       189       194       194
dram[10]:        252       246       206       202       195       196       191       191       207       196       192       207       192       190       193       205
dram[11]:        235       216       212       209       196       198       194       194       198       192       193       192       192       190       193       194
dram[12]:        256       241       241       207       195       197       192       197       213       199       189       189       196       195       193       193
dram[13]:        273       248       212       201       194       196       199       194       214       198       188       188       191       194       194       194
dram[14]:        246       223       211       214       192       195       193       192       208       195       192       187       190       191       192       194
dram[15]:        265       227       210       199       188       194       194       192       203       195       188       189       193       197       192       193
dram[16]:        267       237       204       245       199       207       191       189       190       192       195       193       207       194       196       195
dram[17]:        251       229       205       253       195       215       190       191       191       199       194       194       193       194       196       201
dram[18]:        232       259       202       220       202       223       191       192       192       195       193       192       213       196       199       205
dram[19]:        252       265       195       254       200       206       190       193       191       197       193       193       198       193       199       216
dram[20]:        245       228       197       197       193       208       191       189       192       198       201       192       219       198       187       191
dram[21]:        217       258       196       211       193       199       189       190       193       192       196       195       209       198       195       193
dram[22]:        238       262       202       218       194       196       191       189       191       193       195       191       207       191       197       191
dram[23]:        234       229       204       245       191       202       190       190       192       197       195       191       193       195       198       198
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=8023 n_act=18 n_pre=2 n_ref_event=94419066481312 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=3166 dram_eff=0.3335
bk0: 64a 9024i bk1: 96a 8984i bk2: 64a 9040i bk3: 64a 9035i bk4: 64a 9039i bk5: 64a 9040i bk6: 64a 9039i bk7: 64a 9034i bk8: 64a 9034i bk9: 64a 9032i bk10: 64a 9044i bk11: 64a 9042i bk12: 64a 9044i bk13: 64a 9036i bk14: 64a 9038i bk15: 64a 9042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096042
Bank_Level_Parallism_Col = 0.673481
Bank_Level_Parallism_Ready = 1.035985
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116069 
total_CMD = 9098 
util_bw = 1056 
Wasted_Col = 815 
Wasted_Row = 24 
Idle = 7203 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 650 
rwq = 0 
CCDLc_limit_alone = 650 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 8023 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 94419066481312 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002198 
CoL_Bus_Util = 0.116069 
Either_Row_CoL_Bus_Util = 0.118158 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.000930 
queue_avg = 0.291273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.291273
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=8023 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=3184 dram_eff=0.3317
bk0: 64a 9015i bk1: 96a 8986i bk2: 64a 9038i bk3: 64a 9030i bk4: 64a 9037i bk5: 64a 9029i bk6: 64a 9038i bk7: 64a 9033i bk8: 64a 9035i bk9: 64a 9029i bk10: 64a 9038i bk11: 64a 9046i bk12: 64a 9039i bk13: 64a 9038i bk14: 64a 9039i bk15: 64a 9038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.109015
Bank_Level_Parallism_Col = 0.983632
Bank_Level_Parallism_Ready = 1.037879
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116069 
total_CMD = 9098 
util_bw = 1056 
Wasted_Col = 828 
Wasted_Row = 24 
Idle = 7190 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 652 
rwq = 0 
CCDLc_limit_alone = 652 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 8023 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002198 
CoL_Bus_Util = 0.116069 
Either_Row_CoL_Bus_Util = 0.118158 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.000930 
queue_avg = 0.357881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.357881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=8024 n_act=18 n_pre=2 n_ref_event=23712 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=3062 dram_eff=0.3449
bk0: 64a 9017i bk1: 96a 8979i bk2: 64a 9027i bk3: 64a 9023i bk4: 64a 9035i bk5: 64a 9029i bk6: 64a 9035i bk7: 64a 9031i bk8: 64a 9038i bk9: 64a 9037i bk10: 64a 9039i bk11: 64a 9039i bk12: 64a 9046i bk13: 64a 9030i bk14: 64a 9042i bk15: 64a 9039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148845
Bank_Level_Parallism_Col = 1.148656
Bank_Level_Parallism_Ready = 1.050189
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148656 

BW Util details:
bwutil = 0.116069 
total_CMD = 9098 
util_bw = 1056 
Wasted_Col = 781 
Wasted_Row = 24 
Idle = 7237 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 615 
rwq = 0 
CCDLc_limit_alone = 615 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 8024 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 23712 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002198 
CoL_Bus_Util = 0.116069 
Either_Row_CoL_Bus_Util = 0.118048 
Issued_on_Two_Bus_Simul_Util = 0.000220 
issued_two_Eff = 0.001862 
queue_avg = 0.405913 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.405913
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=8025 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=3203 dram_eff=0.3297
bk0: 64a 9009i bk1: 96a 8981i bk2: 64a 9048i bk3: 64a 9037i bk4: 64a 9045i bk5: 64a 9036i bk6: 64a 9045i bk7: 64a 9037i bk8: 64a 9038i bk9: 64a 9032i bk10: 64a 9039i bk11: 64a 9032i bk12: 64a 9039i bk13: 64a 9040i bk14: 64a 9045i bk15: 64a 9045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.113137
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.047348
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116069 
total_CMD = 9098 
util_bw = 1056 
Wasted_Col = 785 
Wasted_Row = 24 
Idle = 7233 

BW Util Bottlenecks: 
RCDc_limit = 191 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 624 
rwq = 0 
CCDLc_limit_alone = 624 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 8025 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002198 
CoL_Bus_Util = 0.116069 
Either_Row_CoL_Bus_Util = 0.117938 
Issued_on_Two_Bus_Simul_Util = 0.000330 
issued_two_Eff = 0.002796 
queue_avg = 0.336008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.336008
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=8023 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=3229 dram_eff=0.327
bk0: 64a 9018i bk1: 96a 8985i bk2: 64a 9047i bk3: 64a 9029i bk4: 64a 9035i bk5: 64a 9033i bk6: 64a 9038i bk7: 64a 9036i bk8: 64a 9040i bk9: 64a 9033i bk10: 64a 9044i bk11: 64a 9036i bk12: 64a 9043i bk13: 64a 9030i bk14: 64a 9051i bk15: 64a 9043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112714
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.044508
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116069 
total_CMD = 9098 
util_bw = 1056 
Wasted_Col = 792 
Wasted_Row = 24 
Idle = 7226 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 606 
rwq = 0 
CCDLc_limit_alone = 606 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 8023 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002198 
CoL_Bus_Util = 0.116069 
Either_Row_CoL_Bus_Util = 0.118158 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.000930 
queue_avg = 0.378655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.378655
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=8023 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=3259 dram_eff=0.324
bk0: 64a 9021i bk1: 96a 8979i bk2: 64a 9044i bk3: 64a 9044i bk4: 64a 9031i bk5: 64a 9033i bk6: 64a 9032i bk7: 64a 9033i bk8: 64a 9046i bk9: 64a 9035i bk10: 64a 9042i bk11: 64a 9038i bk12: 64a 9034i bk13: 64a 9028i bk14: 64a 9041i bk15: 64a 9033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.100104
Bank_Level_Parallism_Col = 1.101171
Bank_Level_Parallism_Ready = 1.040720
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101171 

BW Util details:
bwutil = 0.116069 
total_CMD = 9098 
util_bw = 1056 
Wasted_Col = 838 
Wasted_Row = 24 
Idle = 7180 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 656 
rwq = 0 
CCDLc_limit_alone = 656 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 8023 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002198 
CoL_Bus_Util = 0.116069 
Either_Row_CoL_Bus_Util = 0.118158 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.000930 
queue_avg = 0.369642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.369642
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=8024 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=3178 dram_eff=0.3323
bk0: 64a 9011i bk1: 96a 8986i bk2: 64a 9034i bk3: 64a 9030i bk4: 64a 9037i bk5: 64a 9037i bk6: 64a 9040i bk7: 64a 9035i bk8: 64a 9048i bk9: 64a 9038i bk10: 64a 9036i bk11: 64a 9030i bk12: 64a 9036i bk13: 64a 9037i bk14: 64a 9035i bk15: 64a 9034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134296
Bank_Level_Parallism_Col = 1.136140
Bank_Level_Parallism_Ready = 1.054924
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136140 

BW Util details:
bwutil = 0.116069 
total_CMD = 9098 
util_bw = 1056 
Wasted_Col = 789 
Wasted_Row = 24 
Idle = 7229 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 606 
rwq = 0 
CCDLc_limit_alone = 606 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 8024 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002198 
CoL_Bus_Util = 0.116069 
Either_Row_CoL_Bus_Util = 0.118048 
Issued_on_Two_Bus_Simul_Util = 0.000220 
issued_two_Eff = 0.001862 
queue_avg = 0.343592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.343592
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=8023 n_act=18 n_pre=2 n_ref_event=0 n_req=1056 n_rd=1056 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1161
n_activity=3288 dram_eff=0.3212
bk0: 64a 9015i bk1: 96a 8988i bk2: 64a 9032i bk3: 64a 9026i bk4: 64a 9043i bk5: 64a 9039i bk6: 64a 9039i bk7: 64a 9032i bk8: 64a 9043i bk9: 64a 9042i bk10: 64a 9036i bk11: 64a 9037i bk12: 64a 9043i bk13: 64a 9037i bk14: 64a 9044i bk15: 64a 9039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982955
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111762
Bank_Level_Parallism_Col = 1.111292
Bank_Level_Parallism_Ready = 1.046402
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111292 

BW Util details:
bwutil = 0.116069 
total_CMD = 9098 
util_bw = 1056 
Wasted_Col = 802 
Wasted_Row = 21 
Idle = 7219 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 628 
rwq = 0 
CCDLc_limit_alone = 628 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 8023 
Read = 1056 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1056 
total_req = 1056 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1056 
Row_Bus_Util =  0.002198 
CoL_Bus_Util = 0.116069 
Either_Row_CoL_Bus_Util = 0.118158 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.000930 
queue_avg = 0.341723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.341723
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9098 n_nop=9098 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 9098i bk1: 0a 9098i bk2: 0a 9098i bk3: 0a 9098i bk4: 0a 9098i bk5: 0a 9098i bk6: 0a 9098i bk7: 0a 9098i bk8: 0a 9098i bk9: 0a 9098i bk10: 0a 9098i bk11: 0a 9098i bk12: 0a 9098i bk13: 0a 9098i bk14: 0a 9098i bk15: 0a 9098i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9098 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9098 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9098 
n_nop = 9098 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1068, Miss = 656, Miss_rate = 0.614, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[1]: Access = 858, Miss = 512, Miss_rate = 0.597, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[2]: Access = 1081, Miss = 654, Miss_rate = 0.605, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[3]: Access = 856, Miss = 512, Miss_rate = 0.598, Pending_hits = 32, Reservation_fails = 0
L2_cache_bank[4]: Access = 1063, Miss = 655, Miss_rate = 0.616, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[5]: Access = 885, Miss = 512, Miss_rate = 0.579, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1073, Miss = 655, Miss_rate = 0.610, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[7]: Access = 870, Miss = 512, Miss_rate = 0.589, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[8]: Access = 1061, Miss = 654, Miss_rate = 0.616, Pending_hits = 47, Reservation_fails = 0
L2_cache_bank[9]: Access = 854, Miss = 512, Miss_rate = 0.600, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[10]: Access = 1059, Miss = 655, Miss_rate = 0.619, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[11]: Access = 870, Miss = 512, Miss_rate = 0.589, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[12]: Access = 1072, Miss = 654, Miss_rate = 0.610, Pending_hits = 39, Reservation_fails = 0
L2_cache_bank[13]: Access = 878, Miss = 512, Miss_rate = 0.583, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[14]: Access = 1064, Miss = 654, Miss_rate = 0.615, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[15]: Access = 880, Miss = 512, Miss_rate = 0.582, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[16]: Access = 575, Miss = 70, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 449, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 560, Miss = 61, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 438, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 568, Miss = 72, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 436, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 565, Miss = 82, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 438, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 579, Miss = 61, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 444, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 576, Miss = 61, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 449, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 578, Miss = 60, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 438, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 585, Miss = 60, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 421, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 515, Miss = 20, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 446, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 497, Miss = 20, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 451, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 497, Miss = 21, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 417, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 515, Miss = 20, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 429, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 517, Miss = 20, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 445, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 502, Miss = 20, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 435, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 509, Miss = 21, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 434, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 508, Miss = 20, Miss_rate = 0.039, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 428, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 31136
L2_total_cache_misses = 10022
L2_total_cache_miss_rate = 0.3219
L2_total_cache_pending_hits = 729
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20385
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6336
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29562
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1574
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=31136
icnt_total_pkts_simt_to_mem=31136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 31136
Req_Network_cycles = 12845
Req_Network_injected_packets_per_cycle =       2.4240 
Req_Network_conflicts_per_cycle =       0.5656
Req_Network_conflicts_per_cycle_util =       0.7351
Req_Bank_Level_Parallism =       3.1505
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2143
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0505

Reply_Network_injected_packets_num = 31136
Reply_Network_cycles = 12845
Reply_Network_injected_packets_per_cycle =        2.4240
Reply_Network_conflicts_per_cycle =        0.7214
Reply_Network_conflicts_per_cycle_util =       0.9085
Reply_Bank_Level_Parallism =       3.0528
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0437
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0606
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 47 sec (47 sec)
gpgpu_simulation_rate = 270441 (inst/sec)
gpgpu_simulation_rate = 273 (cycle/sec)
gpgpu_silicon_slowdown = 4395604x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb66c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb650..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb668..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb64c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb700..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb708..

GPGPU-Sim PTX: cudaLaunch for 0x0x55dfa6378ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 12999
gpu_sim_insn = 12710760
gpu_ipc =     977.8260
gpu_tot_sim_cycle = 25844
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     983.6527
gpu_tot_issued_cta = 94
gpu_occupancy = 12.4815% 
gpu_tot_occupancy = 12.4809% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3953
partiton_level_parallism_total  =       2.4095
partiton_level_parallism_util =       3.1674
partiton_level_parallism_util_total  =       3.1589
L2_BW  =      91.9780 GB/Sec
L2_BW_total  =      92.5261 GB/Sec
gpu_total_sim_rate=276320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1896, Miss = 1896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2424, Miss = 2424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1896, Miss = 1896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1640, Miss = 1640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 75880
	L1D_total_cache_misses = 75880
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 33690
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 72732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148

Total_core_cache_fail_stats:
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 59556
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 59124
gpgpu_n_mem_write_global = 3148
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 59556
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12994	W0_Idle:899345	W0_Scoreboard:2911035	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:218106	WS1:218106	WS2:218106	WS3:217004	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 472992 {8:59124,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 125920 {40:3148,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2364960 {40:59124,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 25184 {8:3148,}
maxmflatency = 414 
max_icnt2mem_latency = 128 
maxmrqlatency = 64 
max_icnt2sh_latency = 47 
averagemflatency = 230 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:4017 	5244 	3561 	1836 	1606 	987 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43656 	18616 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	55403 	5681 	1186 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	55334 	5287 	1158 	456 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        48        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11136     11391      9354      9451      2292      2594      3822      3802      6178      5869      7385      7367      7520      8120      9304      9472 
dram[1]:     11156     11854      9333      9473      2286      2598      3812      3800      5960      6181      7287      7367      7510      8132      9305      9445 
dram[2]:     11149     11863      8986      9457      2305      2607      3879      3904      6084      6082      7401      7448      7512      7045      9308      9538 
dram[3]:     11128     11865      9343      8878      2290      2609      3886      3917      6087      6088      7407      7429      7515      7052      9311      9521 
dram[4]:     11212     10643      9446      9462      1930      2611      3805      3911      5945      5883      7280      7440      7891      8112      9719      9829 
dram[5]:     11178     10660      9449      9448      2289      2619      3894      3808      5940      5858      7414      7361      7895      8108      9336      9815 
dram[6]:     11134     10483      9008      9458      2652      2602      3815      3798      5960      5873      7191      7373      7902      8122      9723      9514 
dram[7]:     11224     10499      9015      9470      1926      2595      3802      3794      5945      5864      7285      6968      7518      8118      9312      9809 
dram[8]:       445       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       458       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       435       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       442       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       466       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       444       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       537       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       433       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       454       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       466       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       457       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 22.000000 28.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 21.600000 28.500000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 21.600000 28.750000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 21.600000 28.750000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 21.600000 35.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 21.799999 35.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 21.600000 35.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 21.600000 35.333332 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 17252/340 = 50.741177
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       158       170       144       136       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       156       170       144       136       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       156       171       144       136       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       156       171       144       136       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       156       170       144       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       157       170       144       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[6]:       156       170       144       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[7]:       156       170       144       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 17252
min_bank_accesses = 0!
chip skew: 2144/4 = 536.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        647       617       510       477       481       442       484       449       463       469       432       447       437       441       427       441
dram[1]:        677       611       487       535       435       504       451       484       470       463       456       434       434       430       447       424
dram[2]:        674       595       488       536       463       475       458       482       499       434       452       433       441       438       439       437
dram[3]:        682       615       530       480       504       457       478       473       427       489       435       449       432       444       433       434
dram[4]:        668       591       507       525       504       457       465       474       439       473       432       459       432       439       433       430
dram[5]:        654       606       483       517       468       485       469       476       481       448       462       436       435       434       438       441
dram[6]:        674       610       504       553       448       492       440       486       466       447       452       436       440       429       443       426
dram[7]:        665       617       497       500       499       450       483       441       452       474       432       451       427       442       431       447
dram[8]:       6867      9111    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       8961      7736    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       7080      8789    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       6173      6107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       9069      7983    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       9610      7817    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       9692      9031    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       9272      8827    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      15155     13830    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      13797     14296    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      14478     10285    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      14995     13439    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      14780     15025    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      15278     14125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:      10045     13920    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      14019     14652    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        368       387       376       360       360       354       344       347       356       345       359       345       347       347       353       354
dram[1]:        396       414       393       380       357       353       349       361       353       352       347       350       350       357       351       344
dram[2]:        373       375       359       391       355       354       344       344       350       355       350       355       345       365       352       368
dram[3]:        366       384       397       366       363       344       352       359       360       356       349       346       347       354       349       344
dram[4]:        403       379       376       379       356       357       356       365       345       349       368       344       351       357       351       345
dram[5]:        391       389       374       380       361       364       347       351       362       350       357       354       348       359       347       350
dram[6]:        394       396       373       394       366       356       358       351       370       355       344       353       368       352       349       353
dram[7]:        374       400       390       394       369       356       346       352       374       346       350       358       373       377       350       353
dram[8]:        362       335       237       214       193       220       204       194       202       201       193       192       192       195       197       195
dram[9]:        350       333       221       212       190       213       203       195       207       216       195       192       191       192       194       195
dram[10]:        358       341       223       212       202       198       203       192       208       213       196       207       192       190       193       205
dram[11]:        346       341       212       227       196       212       199       194       204       212       194       196       194       194       193       195
dram[12]:        336       403       241       207       202       197       197       197       213       199       201       189       196       202       194       193
dram[13]:        340       341       225       201       206       196       199       196       214       200       197       192       198       194       194       197
dram[14]:        360       372       211       214       205       195       201       195       208       200       194       192       200       192       193       194
dram[15]:        365       335       210       214       209       194       201       205       203       199       193       189       212       197       192       203
dram[16]:        353       327       220       245       199       207       196       204       194       197       199       193       207       194       196       195
dram[17]:        327       327       212       253       195       215       214       202       212       217       199       205       193       194       196       201
dram[18]:        342       328       208       228       202       223       191       193       194       195       202       202       213       196       199       205
dram[19]:        407       327       219       254       200       214       195       193       194       197       202       195       198       193       199       216
dram[20]:        327       327       214       228       193       208       191       193       195       201       215       209       219       198       192       191
dram[21]:        358       327       219       225       194       210       191       191       194       199       217       205       209       198       195       193
dram[22]:        383       329       218       225       199       206       191       191       192       193       216       209       207       193       197       191
dram[23]:        341       330       219       245       191       211       197       197       197       198       213       204       194       195       198       198
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=16105 n_act=39 n_pre=23 n_ref_event=94419066481312 n_req=2144 n_rd=2144 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1171
n_activity=6493 dram_eff=0.3302
bk0: 110a 18117i bk1: 114a 18128i bk2: 192a 18094i bk3: 192a 18093i bk4: 128a 18170i bk5: 128a 18170i bk6: 128a 18175i bk7: 128a 18165i bk8: 128a 18167i bk9: 128a 18161i bk10: 128a 18188i bk11: 128a 18170i bk12: 128a 18182i bk13: 128a 18173i bk14: 128a 18178i bk15: 128a 18175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981810
Row_Buffer_Locality_read = 0.981810
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139758
Bank_Level_Parallism_Col = 0.673481
Bank_Level_Parallism_Ready = 1.046642
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117126 
total_CMD = 18305 
util_bw = 2144 
Wasted_Col = 1607 
Wasted_Row = 213 
Idle = 14341 

BW Util Bottlenecks: 
RCDc_limit = 422 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1235 
rwq = 0 
CCDLc_limit_alone = 1235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 16105 
Read = 2144 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 94419066481312 
n_req = 2144 
total_req = 2144 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2144 
Row_Bus_Util =  0.003387 
CoL_Bus_Util = 0.117126 
Either_Row_CoL_Bus_Util = 0.120186 
Issued_on_Two_Bus_Simul_Util = 0.000328 
issued_two_Eff = 0.002727 
queue_avg = 0.426495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.426495
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=16107 n_act=39 n_pre=23 n_ref_event=0 n_req=2142 n_rd=2142 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.117
n_activity=6460 dram_eff=0.3316
bk0: 108a 18114i bk1: 114a 18130i bk2: 192a 18093i bk3: 192a 18083i bk4: 128a 18171i bk5: 128a 18148i bk6: 128a 18173i bk7: 128a 18162i bk8: 128a 18167i bk9: 128a 18159i bk10: 128a 18188i bk11: 128a 18180i bk12: 128a 18174i bk13: 128a 18168i bk14: 128a 18176i bk15: 128a 18164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981793
Row_Buffer_Locality_read = 0.981793
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.147879
Bank_Level_Parallism_Col = 0.983632
Bank_Level_Parallism_Ready = 1.046219
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117017 
total_CMD = 18305 
util_bw = 2142 
Wasted_Col = 1630 
Wasted_Row = 211 
Idle = 14322 

BW Util Bottlenecks: 
RCDc_limit = 411 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1270 
rwq = 0 
CCDLc_limit_alone = 1270 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 16107 
Read = 2142 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 2142 
total_req = 2142 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2142 
Row_Bus_Util =  0.003387 
CoL_Bus_Util = 0.117017 
Either_Row_CoL_Bus_Util = 0.120076 
Issued_on_Two_Bus_Simul_Util = 0.000328 
issued_two_Eff = 0.002730 
queue_avg = 0.550888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.550888
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=16104 n_act=39 n_pre=23 n_ref_event=23712 n_req=2143 n_rd=2143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1171
n_activity=6191 dram_eff=0.3461
bk0: 108a 18115i bk1: 115a 18122i bk2: 192a 18084i bk3: 192a 18064i bk4: 128a 18165i bk5: 128a 18158i bk6: 128a 18163i bk7: 128a 18164i bk8: 128a 18171i bk9: 128a 18168i bk10: 128a 18181i bk11: 128a 18178i bk12: 128a 18179i bk13: 128a 18167i bk14: 128a 18172i bk15: 128a 18167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981801
Row_Buffer_Locality_read = 0.981801
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.188081
Bank_Level_Parallism_Col = 1.175261
Bank_Level_Parallism_Ready = 1.048997
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.175261 

BW Util details:
bwutil = 0.117072 
total_CMD = 18305 
util_bw = 2143 
Wasted_Col = 1533 
Wasted_Row = 200 
Idle = 14429 

BW Util Bottlenecks: 
RCDc_limit = 414 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1197 
rwq = 0 
CCDLc_limit_alone = 1197 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 16104 
Read = 2143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 23712 
n_req = 2143 
total_req = 2143 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2143 
Row_Bus_Util =  0.003387 
CoL_Bus_Util = 0.117072 
Either_Row_CoL_Bus_Util = 0.120240 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.001817 
queue_avg = 0.513903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.513903
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=16107 n_act=39 n_pre=23 n_ref_event=0 n_req=2143 n_rd=2143 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1171
n_activity=6453 dram_eff=0.3321
bk0: 108a 18103i bk1: 115a 18123i bk2: 192a 18107i bk3: 192a 18099i bk4: 128a 18178i bk5: 128a 18156i bk6: 128a 18167i bk7: 128a 18164i bk8: 128a 18176i bk9: 128a 18165i bk10: 128a 18172i bk11: 128a 18157i bk12: 128a 18169i bk13: 128a 18176i bk14: 128a 18179i bk15: 128a 18176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981801
Row_Buffer_Locality_read = 0.981801
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.158993
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.050397
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.117072 
total_CMD = 18305 
util_bw = 2143 
Wasted_Col = 1573 
Wasted_Row = 215 
Idle = 14374 

BW Util Bottlenecks: 
RCDc_limit = 410 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1247 
rwq = 0 
CCDLc_limit_alone = 1247 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 16107 
Read = 2143 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 2143 
total_req = 2143 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 2143 
Row_Bus_Util =  0.003387 
CoL_Bus_Util = 0.117072 
Either_Row_CoL_Bus_Util = 0.120076 
Issued_on_Two_Bus_Simul_Util = 0.000382 
issued_two_Eff = 0.003185 
queue_avg = 0.502595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.502595
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=16116 n_act=38 n_pre=22 n_ref_event=0 n_req=2134 n_rd=2134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=6713 dram_eff=0.3179
bk0: 108a 18120i bk1: 106a 18161i bk2: 192a 18105i bk3: 192a 18082i bk4: 128a 18161i bk5: 128a 18165i bk6: 128a 18172i bk7: 128a 18172i bk8: 128a 18166i bk9: 128a 18166i bk10: 128a 18187i bk11: 128a 18175i bk12: 128a 18178i bk13: 128a 18167i bk14: 128a 18192i bk15: 128a 18168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982193
Row_Buffer_Locality_read = 0.982193
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127424
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.040300
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116580 
total_CMD = 18305 
util_bw = 2134 
Wasted_Col = 1621 
Wasted_Row = 216 
Idle = 14334 

BW Util Bottlenecks: 
RCDc_limit = 414 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1250 
rwq = 0 
CCDLc_limit_alone = 1250 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 16116 
Read = 2134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2134 
total_req = 2134 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2134 
Row_Bus_Util =  0.003278 
CoL_Bus_Util = 0.116580 
Either_Row_CoL_Bus_Util = 0.119585 
Issued_on_Two_Bus_Simul_Util = 0.000273 
issued_two_Eff = 0.002284 
queue_avg = 0.499973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.499973
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=16113 n_act=38 n_pre=22 n_ref_event=0 n_req=2135 n_rd=2135 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=6530 dram_eff=0.327
bk0: 109a 18120i bk1: 106a 18156i bk2: 192a 18100i bk3: 192a 18102i bk4: 128a 18163i bk5: 128a 18155i bk6: 128a 18163i bk7: 128a 18161i bk8: 128a 18182i bk9: 128a 18167i bk10: 128a 18169i bk11: 128a 18161i bk12: 128a 18158i bk13: 128a 18161i bk14: 128a 18178i bk15: 128a 18166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982201
Row_Buffer_Locality_read = 0.982201
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.148008
Bank_Level_Parallism_Col = 1.139678
Bank_Level_Parallism_Ready = 1.059016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139678 

BW Util details:
bwutil = 0.116635 
total_CMD = 18305 
util_bw = 2135 
Wasted_Col = 1627 
Wasted_Row = 204 
Idle = 14339 

BW Util Bottlenecks: 
RCDc_limit = 401 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1264 
rwq = 0 
CCDLc_limit_alone = 1264 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 16113 
Read = 2135 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2135 
total_req = 2135 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2135 
Row_Bus_Util =  0.003278 
CoL_Bus_Util = 0.116635 
Either_Row_CoL_Bus_Util = 0.119749 
Issued_on_Two_Bus_Simul_Util = 0.000164 
issued_two_Eff = 0.001369 
queue_avg = 0.510298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.510298
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=16117 n_act=38 n_pre=22 n_ref_event=0 n_req=2134 n_rd=2134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=6479 dram_eff=0.3294
bk0: 108a 18111i bk1: 106a 18161i bk2: 192a 18087i bk3: 192a 18094i bk4: 128a 18178i bk5: 128a 18175i bk6: 128a 18174i bk7: 128a 18165i bk8: 128a 18177i bk9: 128a 18171i bk10: 128a 18170i bk11: 128a 18159i bk12: 128a 18173i bk13: 128a 18158i bk14: 128a 18173i bk15: 128a 18169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982193
Row_Buffer_Locality_read = 0.982193
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.167097
Bank_Level_Parallism_Col = 1.154795
Bank_Level_Parallism_Ready = 1.054827
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150685 

BW Util details:
bwutil = 0.116580 
total_CMD = 18305 
util_bw = 2134 
Wasted_Col = 1547 
Wasted_Row = 191 
Idle = 14433 

BW Util Bottlenecks: 
RCDc_limit = 395 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1207 
rwq = 0 
CCDLc_limit_alone = 1207 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 16117 
Read = 2134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2134 
total_req = 2134 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2134 
Row_Bus_Util =  0.003278 
CoL_Bus_Util = 0.116580 
Either_Row_CoL_Bus_Util = 0.119530 
Issued_on_Two_Bus_Simul_Util = 0.000328 
issued_two_Eff = 0.002742 
queue_avg = 0.481781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.481781
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=16118 n_act=38 n_pre=22 n_ref_event=0 n_req=2134 n_rd=2134 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=6524 dram_eff=0.3271
bk0: 108a 18117i bk1: 106a 18163i bk2: 192a 18085i bk3: 192a 18096i bk4: 128a 18180i bk5: 128a 18170i bk6: 128a 18168i bk7: 128a 18159i bk8: 128a 18170i bk9: 128a 18168i bk10: 128a 18162i bk11: 128a 18164i bk12: 128a 18177i bk13: 128a 18160i bk14: 128a 18175i bk15: 128a 18166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982193
Row_Buffer_Locality_read = 0.982193
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169763
Bank_Level_Parallism_Col = 1.157045
Bank_Level_Parallism_Ready = 1.048735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154309 

BW Util details:
bwutil = 0.116580 
total_CMD = 18305 
util_bw = 2134 
Wasted_Col = 1552 
Wasted_Row = 190 
Idle = 14429 

BW Util Bottlenecks: 
RCDc_limit = 388 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1219 
rwq = 0 
CCDLc_limit_alone = 1219 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 16118 
Read = 2134 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 22 
n_ref = 0 
n_req = 2134 
total_req = 2134 

Dual Bus Interface Util: 
issued_total_row = 60 
issued_total_col = 2134 
Row_Bus_Util =  0.003278 
CoL_Bus_Util = 0.116580 
Either_Row_CoL_Bus_Util = 0.119476 
Issued_on_Two_Bus_Simul_Util = 0.000382 
issued_two_Eff = 0.003201 
queue_avg = 0.504999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.504999
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18289 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=71 dram_eff=0.1972
bk0: 8a 18291i bk1: 6a 18289i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.354839
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354839 

BW Util details:
bwutil = 0.000765 
total_CMD = 18305 
util_bw = 14 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 18273 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18289 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000765 
Either_Row_CoL_Bus_Util = 0.000874 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0021852
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18291 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007102
n_activity=59 dram_eff=0.2203
bk0: 6a 18289i bk1: 7a 18287i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.175000
Bank_Level_Parallism_Col = 1.153846
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153846 

BW Util details:
bwutil = 0.000710 
total_CMD = 18305 
util_bw = 13 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 18265 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18291 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000710 
Either_Row_CoL_Bus_Util = 0.000765 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.071429 
queue_avg = 0.003278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00327779
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18289 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007648
n_activity=66 dram_eff=0.2121
bk0: 8a 18288i bk1: 6a 18290i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533333
Bank_Level_Parallism_Col = 1.517241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517241 

BW Util details:
bwutil = 0.000765 
total_CMD = 18305 
util_bw = 14 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 18275 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18289 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000765 
Either_Row_CoL_Bus_Util = 0.000874 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00333242
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18285 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009833
n_activity=56 dram_eff=0.3214
bk0: 9a 18288i bk1: 9a 18286i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542857
Bank_Level_Parallism_Col = 1.470588
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470588 

BW Util details:
bwutil = 0.000983 
total_CMD = 18305 
util_bw = 18 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 18270 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18285 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000983 
Either_Row_CoL_Bus_Util = 0.001093 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00147501
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18290 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007102
n_activity=79 dram_eff=0.1646
bk0: 6a 18287i bk1: 7a 18291i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.448276
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448276 

BW Util details:
bwutil = 0.000710 
total_CMD = 18305 
util_bw = 13 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 18275 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18290 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000710 
Either_Row_CoL_Bus_Util = 0.000819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00262223
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18290 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007102
n_activity=53 dram_eff=0.2453
bk0: 6a 18292i bk1: 7a 18288i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.303030
Bank_Level_Parallism_Col = 1.281250
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281250 

BW Util details:
bwutil = 0.000710 
total_CMD = 18305 
util_bw = 13 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 18272 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18290 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000710 
Either_Row_CoL_Bus_Util = 0.000819 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00114723
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18291 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006556
n_activity=77 dram_eff=0.1558
bk0: 6a 18290i bk1: 6a 18290i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.400000
Bank_Level_Parallism_Col = 1.379310
Bank_Level_Parallism_Ready = 1.166667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.379310 

BW Util details:
bwutil = 0.000656 
total_CMD = 18305 
util_bw = 12 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 18275 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18291 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000656 
Either_Row_CoL_Bus_Util = 0.000765 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00174816
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18291 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006556
n_activity=72 dram_eff=0.1667
bk0: 6a 18291i bk1: 6a 18288i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.000656 
total_CMD = 18305 
util_bw = 12 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 18278 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18291 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000656 
Either_Row_CoL_Bus_Util = 0.000765 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00158427
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18299 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002185
n_activity=64 dram_eff=0.0625
bk0: 2a 18293i bk1: 2a 18292i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000219 
total_CMD = 18305 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 18276 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18299 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000546299
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18299 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002185
n_activity=47 dram_eff=0.08511
bk0: 2a 18292i bk1: 2a 18292i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000219 
total_CMD = 18305 
util_bw = 4 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 18283 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18299 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000710188
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18298 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002731
n_activity=43 dram_eff=0.1163
bk0: 2a 18291i bk1: 3a 18292i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000273 
total_CMD = 18305 
util_bw = 5 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 18287 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18298 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00016389
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18299 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002185
n_activity=80 dram_eff=0.05
bk0: 2a 18293i bk1: 2a 18292i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000219 
total_CMD = 18305 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 18276 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18299 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000546299
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18299 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002185
n_activity=43 dram_eff=0.09302
bk0: 2a 18292i bk1: 2a 18292i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.666667
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000219 
total_CMD = 18305 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 18287 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18299 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000655559
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18299 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002185
n_activity=64 dram_eff=0.0625
bk0: 2a 18293i bk1: 2a 18292i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000219 
total_CMD = 18305 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 18276 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18299 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00021852
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18299 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002731
n_activity=74 dram_eff=0.06757
bk0: 3a 18293i bk1: 2a 18293i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.074074
Bank_Level_Parallism_Col = 1.038462
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038462 

BW Util details:
bwutil = 0.000273 
total_CMD = 18305 
util_bw = 5 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 18278 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18299 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000273 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.166667 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18305 n_nop=18299 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002185
n_activity=50 dram_eff=0.08
bk0: 2a 18292i bk1: 2a 18292i bk2: 0a 18305i bk3: 0a 18305i bk4: 0a 18305i bk5: 0a 18305i bk6: 0a 18305i bk7: 0a 18305i bk8: 0a 18305i bk9: 0a 18305i bk10: 0a 18305i bk11: 0a 18305i bk12: 0a 18305i bk13: 0a 18305i bk14: 0a 18305i bk15: 0a 18305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.166667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166667 

BW Util details:
bwutil = 0.000219 
total_CMD = 18305 
util_bw = 4 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 18280 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18305 
n_nop = 18299 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000109 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00021852

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2125, Miss = 1232, Miss_rate = 0.580, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[1]: Access = 1732, Miss = 1024, Miss_rate = 0.591, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[2]: Access = 2136, Miss = 1228, Miss_rate = 0.575, Pending_hits = 88, Reservation_fails = 0
L2_cache_bank[3]: Access = 1749, Miss = 1024, Miss_rate = 0.585, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[4]: Access = 2141, Miss = 1230, Miss_rate = 0.574, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[5]: Access = 1750, Miss = 1024, Miss_rate = 0.585, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[6]: Access = 2148, Miss = 1230, Miss_rate = 0.573, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[7]: Access = 1739, Miss = 1024, Miss_rate = 0.589, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[8]: Access = 2113, Miss = 1220, Miss_rate = 0.577, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[9]: Access = 1749, Miss = 1024, Miss_rate = 0.585, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[10]: Access = 2114, Miss = 1222, Miss_rate = 0.578, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[11]: Access = 1755, Miss = 1024, Miss_rate = 0.583, Pending_hits = 116, Reservation_fails = 0
L2_cache_bank[12]: Access = 2141, Miss = 1220, Miss_rate = 0.570, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[13]: Access = 1746, Miss = 1024, Miss_rate = 0.586, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[14]: Access = 2117, Miss = 1220, Miss_rate = 0.576, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[15]: Access = 1744, Miss = 1024, Miss_rate = 0.587, Pending_hits = 81, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 84, Miss_rate = 0.075, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 876, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1107, Miss = 74, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 877, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1119, Miss = 86, Miss_rate = 0.077, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 879, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1120, Miss = 100, Miss_rate = 0.089, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 891, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1138, Miss = 74, Miss_rate = 0.065, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 880, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1131, Miss = 74, Miss_rate = 0.065, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 875, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1128, Miss = 72, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 885, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1122, Miss = 72, Miss_rate = 0.064, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 866, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1048, Miss = 24, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 884, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1028, Miss = 24, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 868, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1025, Miss = 26, Miss_rate = 0.025, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[37]: Access = 867, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1036, Miss = 24, Miss_rate = 0.023, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 858, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1048, Miss = 24, Miss_rate = 0.023, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 875, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1031, Miss = 24, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 868, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1029, Miss = 26, Miss_rate = 0.025, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[45]: Access = 871, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1044, Miss = 24, Miss_rate = 0.023, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 873, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 62272
L2_total_cache_misses = 18826
L2_total_cache_miss_rate = 0.3023
L2_total_cache_pending_hits = 1560
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13020
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3148
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=62272
icnt_total_pkts_simt_to_mem=62272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 62272
Req_Network_cycles = 25844
Req_Network_injected_packets_per_cycle =       2.4095 
Req_Network_conflicts_per_cycle =       0.6001
Req_Network_conflicts_per_cycle_util =       0.7868
Req_Bank_Level_Parallism =       3.1589
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2245
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0502

Reply_Network_injected_packets_num = 62272
Reply_Network_cycles = 25844
Reply_Network_injected_packets_per_cycle =        2.4095
Reply_Network_conflicts_per_cycle =        0.6319
Reply_Network_conflicts_per_cycle_util =       0.7954
Reply_Bank_Level_Parallism =       3.0331
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0346
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0602
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 32 sec (92 sec)
gpgpu_simulation_rate = 276320 (inst/sec)
gpgpu_simulation_rate = 280 (cycle/sec)
gpgpu_silicon_slowdown = 4285714x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb66c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb650..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb668..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb64c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb700..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb708..

GPGPU-Sim PTX: cudaLaunch for 0x0x55dfa6378ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 12887
gpu_sim_insn = 12710760
gpu_ipc =     986.3242
gpu_tot_sim_cycle = 38731
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     984.5416
gpu_tot_issued_cta = 141
gpu_occupancy = 12.4804% 
gpu_tot_occupancy = 12.4807% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4161
partiton_level_parallism_total  =       2.4117
partiton_level_parallism_util =       3.1074
partiton_level_parallism_util_total  =       3.1416
L2_BW  =      92.7774 GB/Sec
L2_BW_total  =      92.6097 GB/Sec
gpu_total_sim_rate=276320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2716, Miss = 2716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2716, Miss = 2716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 3244, Miss = 3244, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2716, Miss = 2716, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2460, Miss = 2460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 113820
	L1D_total_cache_misses = 113820
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 50578
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722

Total_core_cache_fail_stats:
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 89334
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 88686
gpgpu_n_mem_write_global = 4722
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 89334
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19489	W0_Idle:1354812	W0_Scoreboard:4360892	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:327159	WS1:327159	WS2:327159	WS3:325506	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 709488 {8:88686,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 188880 {40:4722,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3547440 {40:88686,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37776 {8:4722,}
maxmflatency = 480 
max_icnt2mem_latency = 128 
maxmrqlatency = 68 
max_icnt2sh_latency = 47 
averagemflatency = 230 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:6006 	7841 	5216 	2740 	2197 	1732 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	65693 	27715 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	82703 	8560 	2142 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	83071 	7926 	1714 	657 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11136     11391      9354      9451      2292      2594      3822      3802      6178      5869      7385      7367      7520      8120      9304      9472 
dram[1]:     11156     11854      9333      9473      2286      2598      3812      3800      5960      6181      7287      7367      7510      8132      9305      9445 
dram[2]:     11149     11863      8986      9457      2305      2607      3879      3904      6084      6082      7401      7448      7512      7045      9308      9538 
dram[3]:     11128     11865      9343      8878      2290      2609      3886      3917      6087      6088      7407      7429      7515      7052      9311      9521 
dram[4]:     11212     10779      9446      9462      1930      2611      3805      3911      5945      5883      7280      7440      7891      8112      9719      9829 
dram[5]:     11178     10779      9449      9448      2289      2619      3894      3808      5940      5858      7414      7361      7895      8108      9336      9815 
dram[6]:     11134     10773      9008      9458      2652      2602      3815      3798      5960      5873      7191      7373      7902      8122      9723      9514 
dram[7]:     11224     11105      9015      9470      1926      2595      3802      3794      5945      5864      7285      6968      7518      8118      9312      9809 
dram[8]:       445       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       458       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       435       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       442       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       466       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       444       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       537       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       433       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       454       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       466       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       457       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 30.333334 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 30.000000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 30.000000 40.599998 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 30.000000 40.599998 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 30.000000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 31.500000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 30.000000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 30.000000 40.400002 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 25740/472 = 54.533897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       222       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[1]:       220       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[2]:       220       235       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[3]:       220       235       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[4]:       220       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[5]:       221       234       224       224       192       192       192       192       192       192       192       192       192       192       192       192 
dram[6]:       220       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[7]:       220       234       224       216       192       192       192       192       192       192       192       192       192       192       192       192 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 25740
min_bank_accesses = 0!
chip skew: 3207/4 = 801.75
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        668       635       497       479       487       451       491       447       458       470       428       460       436       444       428       442
dram[1]:        708       619       484       533       439       496       452       487       471       456       466       427       438       429       451       427
dram[2]:        693       617       499       516       477       477       460       482       493       440       463       441       437       436       441       433
dram[3]:        702       635       511       486       488       461       481       478       436       486       438       459       431       441       430       434
dram[4]:        688       613       486       521       487       457       470       465       437       468       437       461       432       441       434       435
dram[5]:        684       621       484       509       473       489       466       486       473       445       459       439       444       434       435       437
dram[6]:        700       628       493       537       460       500       452       487       464       457       464       438       441       425       445       428
dram[7]:        682       646       490       508       498       456       489       452       455       477       432       457       422       443       430       448
dram[8]:      10101     13238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      13149     11224    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      10634     12922    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       9124      8971    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      13494     11529    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      14098     11474    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      14264     13165    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      13964     12839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      23554     20678    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      20633     21886    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      21043     15265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      22150     20001    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      22670     22510    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      22532     21525    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:      14377     20840    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      21074     21145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        368       387       417       434       360       354       384       347       359       354       359       345       352       359       359       354
dram[1]:        396       414       423       428       357       353       350       361       360       364       357       354       354       357       351       352
dram[2]:        373       375       406       429       359       371       362       352       350       356       350       355       345       365       352       368
dram[3]:        366       384       417       423       363       355       352       359       360       356       355       356       349       354       349       371
dram[4]:        403       379       402       457       356       357       356       365       348       362       368       367       360       357       352       352
dram[5]:        391       389       392       452       361       364       348       353       362       355       357       354       349       359       354       350
dram[6]:        394       396       411       449       366       356       358       362       370       357       353       358       368       355       358       355
dram[7]:        375       400       420       480       369       358       346       376       374       349       350       358       373       377       350       353
dram[8]:        362       335       237       214       198       220       204       202       202       202       193       192       192       195       197       195
dram[9]:        350       333       221       212       199       213       205       195       207       216       195       197       191       202       194       195
dram[10]:        358       341       223       212       202       201       205       192       208       213       196       207       192       198       193       205
dram[11]:        346       341       212       227       199       212       204       201       204       212       208       197       194       194       193       195
dram[12]:        336       403       241       213       202       197       197       206       213       199       201       194       196       202       194       193
dram[13]:        340       341       225       201       215       196       201       198       214       203       198       195       198       194       194       197
dram[14]:        360       372       211       214       205       195       201       205       208       200       198       194       200       194       193       194
dram[15]:        365       335       210       214       209       194       203       205       203       199       200       193       212       197       192       203
dram[16]:        353       327       262       273       207       210       203       213       194       200       203       197       207       197       196       195
dram[17]:        327       327       246       273       209       215       214       222       212       217       202       205       206       198       196       201
dram[18]:        342       328       246       256       202       223       191       215       194       195       202       205       213       196       199       205
dram[19]:        407       327       246       256       216       214       195       216       194       198       202       202       201       193       199       216
dram[20]:        327       327       289       258       198       208       192       213       195       201       215       209       219       201       192       195
dram[21]:        358       327       258       258       196       210       191       191       194       199       217       205       209       199       199       196
dram[22]:        383       329       287       225       204       213       191       191       192       198       216       209       207       201       197       196
dram[23]:        341       330       288       245       209       222       197       197       197       198       213       204       198       202       198       198
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=24149 n_act=55 n_pre=39 n_ref_event=94419066481312 n_req=3200 n_rd=3200 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=9678 dram_eff=0.3306
bk0: 182a 27157i bk1: 202a 27150i bk2: 256a 27149i bk3: 256a 27145i bk4: 192a 27220i bk5: 192a 27230i bk6: 192a 27225i bk7: 192a 27216i bk8: 192a 27226i bk9: 192a 27213i bk10: 192a 27250i bk11: 192a 27226i bk12: 192a 27235i bk13: 192a 27226i bk14: 192a 27235i bk15: 192a 27228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982813
Row_Buffer_Locality_read = 0.982813
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143891
Bank_Level_Parallism_Col = 0.673481
Bank_Level_Parallism_Ready = 1.043437
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116648 
total_CMD = 27433 
util_bw = 3200 
Wasted_Col = 2375 
Wasted_Row = 367 
Idle = 21491 

BW Util Bottlenecks: 
RCDc_limit = 592 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1857 
rwq = 0 
CCDLc_limit_alone = 1857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 24149 
Read = 3200 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 94419066481312 
n_req = 3200 
total_req = 3200 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3200 
Row_Bus_Util =  0.003427 
CoL_Bus_Util = 0.116648 
Either_Row_CoL_Bus_Util = 0.119710 
Issued_on_Two_Bus_Simul_Util = 0.000365 
issued_two_Eff = 0.003045 
queue_avg = 0.461123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.461123
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=24152 n_act=55 n_pre=39 n_ref_event=0 n_req=3198 n_rd=3198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=9550 dram_eff=0.3349
bk0: 180a 27161i bk1: 202a 27154i bk2: 256a 27150i bk3: 256a 27131i bk4: 192a 27224i bk5: 192a 27202i bk6: 192a 27227i bk7: 192a 27215i bk8: 192a 27224i bk9: 192a 27213i bk10: 192a 27245i bk11: 192a 27232i bk12: 192a 27237i bk13: 192a 27223i bk14: 192a 27236i bk15: 192a 27220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982802
Row_Buffer_Locality_read = 0.982802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163092
Bank_Level_Parallism_Col = 0.983632
Bank_Level_Parallism_Ready = 1.044403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116575 
total_CMD = 27433 
util_bw = 3198 
Wasted_Col = 2346 
Wasted_Row = 330 
Idle = 21559 

BW Util Bottlenecks: 
RCDc_limit = 584 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1843 
rwq = 0 
CCDLc_limit_alone = 1843 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 24152 
Read = 3198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3198 
total_req = 3198 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3198 
Row_Bus_Util =  0.003427 
CoL_Bus_Util = 0.116575 
Either_Row_CoL_Bus_Util = 0.119600 
Issued_on_Two_Bus_Simul_Util = 0.000401 
issued_two_Eff = 0.003353 
queue_avg = 0.520942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.520942
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=24146 n_act=55 n_pre=39 n_ref_event=23712 n_req=3199 n_rd=3199 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=9503 dram_eff=0.3366
bk0: 180a 27174i bk1: 203a 27154i bk2: 256a 27147i bk3: 256a 27123i bk4: 192a 27219i bk5: 192a 27211i bk6: 192a 27225i bk7: 192a 27208i bk8: 192a 27221i bk9: 192a 27216i bk10: 192a 27244i bk11: 192a 27237i bk12: 192a 27240i bk13: 192a 27226i bk14: 192a 27233i bk15: 192a 27227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982807
Row_Buffer_Locality_read = 0.982807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168751
Bank_Level_Parallism_Col = 1.160184
Bank_Level_Parallism_Ready = 1.047827
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.160184 

BW Util details:
bwutil = 0.116611 
total_CMD = 27433 
util_bw = 3199 
Wasted_Col = 2270 
Wasted_Row = 368 
Idle = 21596 

BW Util Bottlenecks: 
RCDc_limit = 582 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1782 
rwq = 0 
CCDLc_limit_alone = 1782 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 24146 
Read = 3199 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 23712 
n_req = 3199 
total_req = 3199 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3199 
Row_Bus_Util =  0.003427 
CoL_Bus_Util = 0.116611 
Either_Row_CoL_Bus_Util = 0.119819 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.001825 
queue_avg = 0.484453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.484453
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=24151 n_act=55 n_pre=39 n_ref_event=0 n_req=3199 n_rd=3199 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=9703 dram_eff=0.3297
bk0: 180a 27153i bk1: 203a 27158i bk2: 256a 27164i bk3: 256a 27154i bk4: 192a 27233i bk5: 192a 27207i bk6: 192a 27226i bk7: 192a 27216i bk8: 192a 27235i bk9: 192a 27215i bk10: 192a 27234i bk11: 192a 27210i bk12: 192a 27225i bk13: 192a 27229i bk14: 192a 27240i bk15: 192a 27227i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982807
Row_Buffer_Locality_read = 0.982807
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151541
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.047827
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116611 
total_CMD = 27433 
util_bw = 3199 
Wasted_Col = 2327 
Wasted_Row = 380 
Idle = 21527 

BW Util Bottlenecks: 
RCDc_limit = 590 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1827 
rwq = 0 
CCDLc_limit_alone = 1827 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 24151 
Read = 3199 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3199 
total_req = 3199 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3199 
Row_Bus_Util =  0.003427 
CoL_Bus_Util = 0.116611 
Either_Row_CoL_Bus_Util = 0.119637 
Issued_on_Two_Bus_Simul_Util = 0.000401 
issued_two_Eff = 0.003352 
queue_avg = 0.487260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.48726
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=24149 n_act=55 n_pre=39 n_ref_event=0 n_req=3198 n_rd=3198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=9956 dram_eff=0.3212
bk0: 180a 27169i bk1: 202a 27154i bk2: 256a 27164i bk3: 256a 27133i bk4: 192a 27215i bk5: 192a 27215i bk6: 192a 27227i bk7: 192a 27223i bk8: 192a 27228i bk9: 192a 27218i bk10: 192a 27245i bk11: 192a 27228i bk12: 192a 27235i bk13: 192a 27224i bk14: 192a 27257i bk15: 192a 27225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982802
Row_Buffer_Locality_read = 0.982802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.133333
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.040650
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116575 
total_CMD = 27433 
util_bw = 3198 
Wasted_Col = 2400 
Wasted_Row = 372 
Idle = 21463 

BW Util Bottlenecks: 
RCDc_limit = 597 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1857 
rwq = 0 
CCDLc_limit_alone = 1857 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 24149 
Read = 3198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3198 
total_req = 3198 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3198 
Row_Bus_Util =  0.003427 
CoL_Bus_Util = 0.116575 
Either_Row_CoL_Bus_Util = 0.119710 
Issued_on_Two_Bus_Simul_Util = 0.000292 
issued_two_Eff = 0.002436 
queue_avg = 0.541829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.541829
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=24136 n_act=55 n_pre=39 n_ref_event=0 n_req=3207 n_rd=3207 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1169
n_activity=9845 dram_eff=0.3257
bk0: 189a 27160i bk1: 202a 27146i bk2: 256a 27156i bk3: 256a 27152i bk4: 192a 27219i bk5: 192a 27193i bk6: 192a 27219i bk7: 192a 27215i bk8: 192a 27239i bk9: 192a 27220i bk10: 192a 27223i bk11: 192a 27211i bk12: 192a 27216i bk13: 192a 27212i bk14: 192a 27240i bk15: 192a 27222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982850
Row_Buffer_Locality_read = 0.982850
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152894
Bank_Level_Parallism_Col = 1.146148
Bank_Level_Parallism_Ready = 1.056439
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.146148 

BW Util details:
bwutil = 0.116903 
total_CMD = 27433 
util_bw = 3207 
Wasted_Col = 2395 
Wasted_Row = 376 
Idle = 21455 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1868 
rwq = 0 
CCDLc_limit_alone = 1868 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 24136 
Read = 3207 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3207 
total_req = 3207 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3207 
Row_Bus_Util =  0.003427 
CoL_Bus_Util = 0.116903 
Either_Row_CoL_Bus_Util = 0.120184 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.001213 
queue_avg = 0.548609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.548609
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=24151 n_act=55 n_pre=39 n_ref_event=0 n_req=3198 n_rd=3198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=9765 dram_eff=0.3275
bk0: 180a 27160i bk1: 202a 27155i bk2: 256a 27146i bk3: 256a 27149i bk4: 192a 27235i bk5: 192a 27222i bk6: 192a 27234i bk7: 192a 27214i bk8: 192a 27236i bk9: 192a 27229i bk10: 192a 27231i bk11: 192a 27213i bk12: 192a 27230i bk13: 192a 27208i bk14: 192a 27236i bk15: 192a 27222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982802
Row_Buffer_Locality_read = 0.982802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163618
Bank_Level_Parallism_Col = 1.151660
Bank_Level_Parallism_Ready = 1.049719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.148909 

BW Util details:
bwutil = 0.116575 
total_CMD = 27433 
util_bw = 3198 
Wasted_Col = 2298 
Wasted_Row = 353 
Idle = 21584 

BW Util Bottlenecks: 
RCDc_limit = 570 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1799 
rwq = 0 
CCDLc_limit_alone = 1799 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 24151 
Read = 3198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3198 
total_req = 3198 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3198 
Row_Bus_Util =  0.003427 
CoL_Bus_Util = 0.116575 
Either_Row_CoL_Bus_Util = 0.119637 
Issued_on_Two_Bus_Simul_Util = 0.000365 
issued_two_Eff = 0.003047 
queue_avg = 0.547078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.547078
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=24151 n_act=55 n_pre=39 n_ref_event=0 n_req=3198 n_rd=3198 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1166
n_activity=9754 dram_eff=0.3279
bk0: 180a 27165i bk1: 202a 27156i bk2: 256a 27147i bk3: 256a 27147i bk4: 192a 27234i bk5: 192a 27217i bk6: 192a 27230i bk7: 192a 27206i bk8: 192a 27221i bk9: 192a 27222i bk10: 192a 27229i bk11: 192a 27223i bk12: 192a 27241i bk13: 192a 27207i bk14: 192a 27234i bk15: 192a 27222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982802
Row_Buffer_Locality_read = 0.982802
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168664
Bank_Level_Parallism_Col = 1.153663
Bank_Level_Parallism_Ready = 1.055034
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.151832 

BW Util details:
bwutil = 0.116575 
total_CMD = 27433 
util_bw = 3198 
Wasted_Col = 2305 
Wasted_Row = 337 
Idle = 21593 

BW Util Bottlenecks: 
RCDc_limit = 568 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1812 
rwq = 0 
CCDLc_limit_alone = 1812 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 24151 
Read = 3198 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 55 
n_pre = 39 
n_ref = 0 
n_req = 3198 
total_req = 3198 

Dual Bus Interface Util: 
issued_total_row = 94 
issued_total_col = 3198 
Row_Bus_Util =  0.003427 
CoL_Bus_Util = 0.116575 
Either_Row_CoL_Bus_Util = 0.119637 
Issued_on_Two_Bus_Simul_Util = 0.000365 
issued_two_Eff = 0.003047 
queue_avg = 0.551416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.551416
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27417 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005103
n_activity=71 dram_eff=0.1972
bk0: 8a 27419i bk1: 6a 27417i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.354839
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354839 

BW Util details:
bwutil = 0.000510 
total_CMD = 27433 
util_bw = 14 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 27401 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27417 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0014581
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27419 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004739
n_activity=59 dram_eff=0.2203
bk0: 6a 27417i bk1: 7a 27415i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.175000
Bank_Level_Parallism_Col = 1.153846
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153846 

BW Util details:
bwutil = 0.000474 
total_CMD = 27433 
util_bw = 13 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 27393 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27419 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000474 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.071429 
queue_avg = 0.002187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00218715
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27417 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005103
n_activity=66 dram_eff=0.2121
bk0: 8a 27416i bk1: 6a 27418i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533333
Bank_Level_Parallism_Col = 1.517241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517241 

BW Util details:
bwutil = 0.000510 
total_CMD = 27433 
util_bw = 14 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 27403 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27417 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000510 
Either_Row_CoL_Bus_Util = 0.000583 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0022236
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27413 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006561
n_activity=56 dram_eff=0.3214
bk0: 9a 27416i bk1: 9a 27414i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542857
Bank_Level_Parallism_Col = 1.470588
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470588 

BW Util details:
bwutil = 0.000656 
total_CMD = 27433 
util_bw = 18 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 27398 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27413 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000656 
Either_Row_CoL_Bus_Util = 0.000729 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000984216
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27418 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004739
n_activity=79 dram_eff=0.1646
bk0: 6a 27415i bk1: 7a 27419i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.448276
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448276 

BW Util details:
bwutil = 0.000474 
total_CMD = 27433 
util_bw = 13 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 27403 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27418 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000474 
Either_Row_CoL_Bus_Util = 0.000547 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00174972
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27418 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004739
n_activity=53 dram_eff=0.2453
bk0: 6a 27420i bk1: 7a 27416i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.303030
Bank_Level_Parallism_Col = 1.281250
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281250 

BW Util details:
bwutil = 0.000474 
total_CMD = 27433 
util_bw = 13 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 27400 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27418 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000474 
Either_Row_CoL_Bus_Util = 0.000547 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000765501
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27419 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004374
n_activity=77 dram_eff=0.1558
bk0: 6a 27418i bk1: 6a 27418i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.400000
Bank_Level_Parallism_Col = 1.379310
Bank_Level_Parallism_Ready = 1.166667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.379310 

BW Util details:
bwutil = 0.000437 
total_CMD = 27433 
util_bw = 12 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 27403 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27419 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00116648
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27419 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004374
n_activity=72 dram_eff=0.1667
bk0: 6a 27419i bk1: 6a 27416i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.000437 
total_CMD = 27433 
util_bw = 12 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 27406 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27419 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000437 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00105712
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27427 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001458
n_activity=64 dram_eff=0.0625
bk0: 2a 27421i bk1: 2a 27420i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 27433 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 27404 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27427 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000364524
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27427 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001458
n_activity=47 dram_eff=0.08511
bk0: 2a 27420i bk1: 2a 27420i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000146 
total_CMD = 27433 
util_bw = 4 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 27411 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27427 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000473882
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27426 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001823
n_activity=43 dram_eff=0.1163
bk0: 2a 27419i bk1: 3a 27420i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000182 
total_CMD = 27433 
util_bw = 5 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 27415 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27426 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000255 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000109357
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27427 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001458
n_activity=80 dram_eff=0.05
bk0: 2a 27421i bk1: 2a 27420i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 27433 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 27404 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27427 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000364524
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27427 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001458
n_activity=43 dram_eff=0.09302
bk0: 2a 27420i bk1: 2a 27420i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.666667
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000146 
total_CMD = 27433 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 27415 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27427 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000437429
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27427 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001458
n_activity=64 dram_eff=0.0625
bk0: 2a 27421i bk1: 2a 27420i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 27433 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 27404 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27427 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00014581
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27427 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001823
n_activity=74 dram_eff=0.06757
bk0: 3a 27421i bk1: 2a 27421i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.074074
Bank_Level_Parallism_Col = 1.038462
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038462 

BW Util details:
bwutil = 0.000182 
total_CMD = 27433 
util_bw = 5 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 27406 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27427 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000182 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.166667 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27433 n_nop=27427 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001458
n_activity=50 dram_eff=0.08
bk0: 2a 27420i bk1: 2a 27420i bk2: 0a 27433i bk3: 0a 27433i bk4: 0a 27433i bk5: 0a 27433i bk6: 0a 27433i bk7: 0a 27433i bk8: 0a 27433i bk9: 0a 27433i bk10: 0a 27433i bk11: 0a 27433i bk12: 0a 27433i bk13: 0a 27433i bk14: 0a 27433i bk15: 0a 27433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.166667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166667 

BW Util details:
bwutil = 0.000146 
total_CMD = 27433 
util_bw = 4 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 27408 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27433 
n_nop = 27427 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000073 
CoL_Bus_Util = 0.000146 
Either_Row_CoL_Bus_Util = 0.000219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00014581

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3170, Miss = 1776, Miss_rate = 0.560, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[1]: Access = 2606, Miss = 1536, Miss_rate = 0.589, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[2]: Access = 3207, Miss = 1772, Miss_rate = 0.553, Pending_hits = 122, Reservation_fails = 0
L2_cache_bank[3]: Access = 2615, Miss = 1536, Miss_rate = 0.587, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 3199, Miss = 1774, Miss_rate = 0.555, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[5]: Access = 2644, Miss = 1536, Miss_rate = 0.581, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[6]: Access = 3197, Miss = 1774, Miss_rate = 0.555, Pending_hits = 119, Reservation_fails = 0
L2_cache_bank[7]: Access = 2623, Miss = 1536, Miss_rate = 0.586, Pending_hits = 173, Reservation_fails = 0
L2_cache_bank[8]: Access = 3167, Miss = 1772, Miss_rate = 0.560, Pending_hits = 134, Reservation_fails = 0
L2_cache_bank[9]: Access = 2607, Miss = 1536, Miss_rate = 0.589, Pending_hits = 111, Reservation_fails = 0
L2_cache_bank[10]: Access = 3188, Miss = 1782, Miss_rate = 0.559, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[11]: Access = 2639, Miss = 1536, Miss_rate = 0.582, Pending_hits = 156, Reservation_fails = 0
L2_cache_bank[12]: Access = 3203, Miss = 1772, Miss_rate = 0.553, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[13]: Access = 2653, Miss = 1536, Miss_rate = 0.579, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[14]: Access = 3181, Miss = 1772, Miss_rate = 0.557, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[15]: Access = 2634, Miss = 1536, Miss_rate = 0.583, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[16]: Access = 1671, Miss = 84, Miss_rate = 0.050, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1323, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1634, Miss = 74, Miss_rate = 0.045, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 1323, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1681, Miss = 86, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 1308, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1683, Miss = 100, Miss_rate = 0.059, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 1325, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1686, Miss = 74, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1308, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1686, Miss = 74, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 1324, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1680, Miss = 72, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 1329, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1679, Miss = 72, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 1298, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1587, Miss = 24, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1316, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1548, Miss = 24, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1313, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1540, Miss = 26, Miss_rate = 0.017, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[37]: Access = 1301, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1545, Miss = 24, Miss_rate = 0.016, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 1306, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1595, Miss = 24, Miss_rate = 0.015, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 1331, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1555, Miss = 24, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 1302, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1540, Miss = 26, Miss_rate = 0.017, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[45]: Access = 1305, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1557, Miss = 24, Miss_rate = 0.015, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 1296, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 93408
L2_total_cache_misses = 27314
L2_total_cache_miss_rate = 0.2924
L2_total_cache_pending_hits = 2213
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60733
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19386
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 88686
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4722
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=93408
icnt_total_pkts_simt_to_mem=93408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 93408
Req_Network_cycles = 38731
Req_Network_injected_packets_per_cycle =       2.4117 
Req_Network_conflicts_per_cycle =       0.6313
Req_Network_conflicts_per_cycle_util =       0.8223
Req_Bank_Level_Parallism =       3.1416
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2406
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0502

Reply_Network_injected_packets_num = 93408
Reply_Network_cycles = 38731
Reply_Network_injected_packets_per_cycle =        2.4117
Reply_Network_conflicts_per_cycle =        0.6316
Reply_Network_conflicts_per_cycle_util =       0.7937
Reply_Bank_Level_Parallism =       3.0306
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0339
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0603
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 18 sec (138 sec)
gpgpu_simulation_rate = 276320 (inst/sec)
gpgpu_simulation_rate = 280 (cycle/sec)
gpgpu_silicon_slowdown = 4285714x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb66c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb650..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb668..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb64c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb700..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb708..

GPGPU-Sim PTX: cudaLaunch for 0x0x55dfa6378ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 12827
gpu_sim_insn = 12710760
gpu_ipc =     990.9379
gpu_tot_sim_cycle = 51558
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     986.1329
gpu_tot_issued_cta = 188
gpu_occupancy = 12.4820% 
gpu_tot_occupancy = 12.4811% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4274
partiton_level_parallism_total  =       2.4156
partiton_level_parallism_util =       3.2941
partiton_level_parallism_util_total  =       3.1784
L2_BW  =      93.2114 GB/Sec
L2_BW_total  =      92.7594 GB/Sec
gpu_total_sim_rate=276320

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4064, Miss = 4064, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4100, Miss = 4100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 3536, Miss = 3536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 3280, Miss = 3280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 151760
	L1D_total_cache_misses = 151760
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 67480
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 145464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296

Total_core_cache_fail_stats:
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 119112
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118248
gpgpu_n_mem_write_global = 6296
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 119112
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25985	W0_Idle:1805451	W0_Scoreboard:5812864	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:436212	WS1:436212	WS2:436212	WS3:434008	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 945984 {8:118248,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 251840 {40:6296,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4729920 {40:118248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 50368 {8:6296,}
maxmflatency = 480 
max_icnt2mem_latency = 136 
maxmrqlatency = 70 
max_icnt2sh_latency = 47 
averagemflatency = 230 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:7863 	10352 	7028 	3740 	2802 	2428 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	87586 	36958 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	110454 	11128 	2918 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	110949 	10636 	2194 	725 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11136     11391      9354      9451      6375      6624      9173      9493      6178      5869      7385      7367      7520      8120      9304      9472 
dram[1]:     11156     11854      9333      9473      6365      6485      9290      9443      5960      6181      7287      7367      7510      8132      9305      9445 
dram[2]:     11149     11863      8986      9457      6364      6001      9296      9465      6084      6082      7401      7448      7512      7045      9308      9538 
dram[3]:     11128     11865      9343      8878      5816      6646      9500      9433      6087      6088      7407      7429      7515      7052      9311      9521 
dram[4]:     11212     10779      9446      9462      5777      6011      9295      9534      5945      5883      7280      7440      7891      8112      9719      9829 
dram[5]:     11178     10779      9449      9448      5776      6021      9286      9371      5940      5858      7414      7361      7895      8108      9336      9815 
dram[6]:     11134     10773      9008      9458      5778      6495      9195      9001      5960      5873      7191      7373      7902      8122      9723      9514 
dram[7]:     11224     11105      9015      9470      5772      6037      9182      9493      5945      5864      7285      6968      7518      8118      9312      9809 
dram[8]:       445       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       458       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       435       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       442       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       466       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       444       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       537       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       433       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       454       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       466       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       457       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 36.666668 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 36.666668 47.000000 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 36.666668 47.000000 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 36.666668 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 59.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 36.833332 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 59.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 36.666668 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 36.666668 46.799999 64.000000 64.000000 64.000000 64.000000 60.799999 60.799999 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34228/600 = 57.046665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       286       298       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[1]:       284       298       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[2]:       284       299       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[3]:       284       299       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[4]:       284       298       304       296       256       256       256       256       256       256       256       256       256       256       256       256 
dram[5]:       285       298       304       296       256       256       256       256       256       256       256       256       256       256       256       256 
dram[6]:       284       298       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[7]:       284       298       304       304       256       256       256       256       256       256       256       256       256       256       256       256 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 34228
min_bank_accesses = 0!
chip skew: 4264/4 = 1066.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        695       649       482       473       483       466       488       446       458       471       444       463       432       446       428       444
dram[1]:        716       642       484       515       445       489       457       487       466       461       463       436       442       427       446       425
dram[2]:        711       635       487       487       485       474       460       474       488       444       474       443       438       436       442       434
dram[3]:        720       646       492       479       482       468       474       478       444       482       439       460       433       441       432       436
dram[4]:        709       627       481       511       481       465       466       464       445       472       442       466       431       442       435       435
dram[5]:        701       644       476       497       477       478       468       482       477       448       465       447       446       431       435       437
dram[6]:        711       653       486       507       470       493       452       489       464       460       460       440       440       427       448       425
dram[7]:        703       658       470       489       488       461       488       455       460       473       437       458       423       444       432       451
dram[8]:      12472     16524    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      16421     13870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      13242     16007    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      11369     11226    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      16647     14262    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      17544     14165    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      17950     16117    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      17192     15875    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      33367     30844    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      31152     31479    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      31887     22259    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      32695     30329    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      32820     33080    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      33597     31126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:      21635     30785    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      31258     32152    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        368       387       417       434       360       379       384       349       359       354       359       360       352       359       359       357
dram[1]:        396       414       423       428       357       353       356       361       360       364       357       360       355       357       351       352
dram[2]:        373       375       406       429       359       371       362       355       353       356       385       356       350       365       352       368
dram[3]:        366       384       417       423       363       355       352       359       360       356       355       356       356       357       349       371
dram[4]:        403       379       402       457       356       357       359       371       357       362       368       367       360       357       352       352
dram[5]:        391       389       392       452       361       364       350       361       362       358       357       354       354       359       354       360
dram[6]:        394       396       411       449       366       356       358       363       370       357       353       358       368       366       360       355
dram[7]:        375       400       420       480       377       358       355       376       374       353       355       358       373       377       372       354
dram[8]:        362       335       237       214       202       220       205       204       202       202       193       192       192       195       197       195
dram[9]:        350       333       221       212       206       213       205       197       207       216       195       197       191       202       194       195
dram[10]:        358       341       223       212       202       210       205       198       208       213       196       207       192       198       193       205
dram[11]:        346       341       212       227       199       212       209       201       204       212       208       197       194       194       193       195
dram[12]:        336       403       241       218       212       214       205       206       213       199       201       194       196       202       194       193
dram[13]:        340       341       225       211       215       203       201       198       214       203       198       195       198       194       194       197
dram[14]:        360       372       211       214       209       199       202       205       208       200       198       194       200       194       193       194
dram[15]:        365       335       210       229       209       198       204       205       203       206       200       193       212       197       192       203
dram[16]:        353       327       262       273       207       210       203       213       194       200       203       197       207       203       196       195
dram[17]:        327       327       246       273       209       215       214       222       212       217       202       205       206       200       196       201
dram[18]:        342       328       246       256       203       223       198       215       194       199       202       205       213       202       199       205
dram[19]:        407       327       246       256       216       219       198       216       195       198       202       202       201       201       199       216
dram[20]:        327       327       289       258       202       208       192       213       215       201       215       209       219       201       192       195
dram[21]:        358       327       258       258       198       210       191       191       201       216       217       205       209       199       199       196
dram[22]:        383       329       287       225       216       213       191       191       195       198       216       209       207       201       197       196
dram[23]:        341       330       288       245       209       222       197       197       197       206       213       204       198       202       198       198
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=32139 n_act=71 n_pre=55 n_ref_event=94419066481312 n_req=4264 n_rd=4264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1168
n_activity=12829 dram_eff=0.3324
bk0: 222a 36208i bk1: 234a 36203i bk2: 256a 36235i bk3: 256a 36231i bk4: 320a 36157i bk5: 320a 36162i bk6: 304a 36175i bk7: 304a 36165i bk8: 256a 36239i bk9: 256a 36222i bk10: 256a 36259i bk11: 256a 36234i bk12: 256a 36240i bk13: 256a 36233i bk14: 256a 36246i bk15: 256a 36239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983349
Row_Buffer_Locality_read = 0.983349
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144291
Bank_Level_Parallism_Col = 0.673481
Bank_Level_Parallism_Ready = 1.043386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116761 
total_CMD = 36519 
util_bw = 4264 
Wasted_Col = 3175 
Wasted_Row = 531 
Idle = 28549 

BW Util Bottlenecks: 
RCDc_limit = 762 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2503 
rwq = 0 
CCDLc_limit_alone = 2503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 32139 
Read = 4264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 94419066481312 
n_req = 4264 
total_req = 4264 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4264 
Row_Bus_Util =  0.003450 
CoL_Bus_Util = 0.116761 
Either_Row_CoL_Bus_Util = 0.119938 
Issued_on_Two_Bus_Simul_Util = 0.000274 
issued_two_Eff = 0.002283 
queue_avg = 0.496262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.496262
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=32143 n_act=71 n_pre=55 n_ref_event=0 n_req=4262 n_rd=4262 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=12598 dram_eff=0.3383
bk0: 220a 36208i bk1: 234a 36211i bk2: 256a 36236i bk3: 256a 36217i bk4: 320a 36162i bk5: 320a 36118i bk6: 304a 36179i bk7: 304a 36153i bk8: 256a 36237i bk9: 256a 36223i bk10: 256a 36247i bk11: 256a 36244i bk12: 256a 36261i bk13: 256a 36233i bk14: 256a 36251i bk15: 256a 36230i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983341
Row_Buffer_Locality_read = 0.983341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.165775
Bank_Level_Parallism_Col = 0.983632
Bank_Level_Parallism_Ready = 1.047865
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116706 
total_CMD = 36519 
util_bw = 4262 
Wasted_Col = 3116 
Wasted_Row = 476 
Idle = 28665 

BW Util Bottlenecks: 
RCDc_limit = 755 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2473 
rwq = 0 
CCDLc_limit_alone = 2473 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 32143 
Read = 4262 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4262 
total_req = 4262 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4262 
Row_Bus_Util =  0.003450 
CoL_Bus_Util = 0.116706 
Either_Row_CoL_Bus_Util = 0.119828 
Issued_on_Two_Bus_Simul_Util = 0.000329 
issued_two_Eff = 0.002742 
queue_avg = 0.513787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.513787
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=32138 n_act=71 n_pre=55 n_ref_event=23712 n_req=4263 n_rd=4263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=12568 dram_eff=0.3392
bk0: 220a 36233i bk1: 235a 36214i bk2: 256a 36233i bk3: 256a 36209i bk4: 320a 36155i bk5: 320a 36144i bk6: 304a 36174i bk7: 304a 36153i bk8: 256a 36236i bk9: 256a 36222i bk10: 256a 36256i bk11: 256a 36251i bk12: 256a 36254i bk13: 256a 36237i bk14: 256a 36242i bk15: 256a 36238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983345
Row_Buffer_Locality_read = 0.983345
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.167670
Bank_Level_Parallism_Col = 1.155151
Bank_Level_Parallism_Ready = 1.048088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154186 

BW Util details:
bwutil = 0.116734 
total_CMD = 36519 
util_bw = 4263 
Wasted_Col = 3043 
Wasted_Row = 501 
Idle = 28712 

BW Util Bottlenecks: 
RCDc_limit = 757 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2412 
rwq = 0 
CCDLc_limit_alone = 2412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 32138 
Read = 4263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 23712 
n_req = 4263 
total_req = 4263 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4263 
Row_Bus_Util =  0.003450 
CoL_Bus_Util = 0.116734 
Either_Row_CoL_Bus_Util = 0.119965 
Issued_on_Two_Bus_Simul_Util = 0.000219 
issued_two_Eff = 0.001826 
queue_avg = 0.502533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.502533
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=32145 n_act=71 n_pre=55 n_ref_event=0 n_req=4263 n_rd=4263 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=12815 dram_eff=0.3327
bk0: 220a 36207i bk1: 235a 36209i bk2: 256a 36250i bk3: 256a 36240i bk4: 320a 36178i bk5: 320a 36130i bk6: 304a 36179i bk7: 304a 36158i bk8: 256a 36258i bk9: 256a 36229i bk10: 256a 36250i bk11: 256a 36214i bk12: 256a 36240i bk13: 256a 36228i bk14: 256a 36251i bk15: 256a 36234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983345
Row_Buffer_Locality_read = 0.983345
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.159878
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.053483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116734 
total_CMD = 36519 
util_bw = 4263 
Wasted_Col = 3064 
Wasted_Row = 529 
Idle = 28663 

BW Util Bottlenecks: 
RCDc_limit = 760 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2420 
rwq = 0 
CCDLc_limit_alone = 2420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 32145 
Read = 4263 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4263 
total_req = 4263 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4263 
Row_Bus_Util =  0.003450 
CoL_Bus_Util = 0.116734 
Either_Row_CoL_Bus_Util = 0.119773 
Issued_on_Two_Bus_Simul_Util = 0.000411 
issued_two_Eff = 0.003429 
queue_avg = 0.494537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.494537
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=32148 n_act=71 n_pre=55 n_ref_event=0 n_req=4254 n_rd=4254 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1165
n_activity=12901 dram_eff=0.3297
bk0: 220a 36216i bk1: 234a 36210i bk2: 256a 36250i bk3: 256a 36219i bk4: 320a 36156i bk5: 320a 36135i bk6: 304a 36190i bk7: 296a 36189i bk8: 256a 36241i bk9: 256a 36230i bk10: 256a 36252i bk11: 256a 36231i bk12: 256a 36252i bk13: 256a 36229i bk14: 256a 36266i bk15: 256a 36229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983310
Row_Buffer_Locality_read = 0.983310
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141867
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.042548
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.116487 
total_CMD = 36519 
util_bw = 4254 
Wasted_Col = 3150 
Wasted_Row = 533 
Idle = 28582 

BW Util Bottlenecks: 
RCDc_limit = 777 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2439 
rwq = 0 
CCDLc_limit_alone = 2439 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 32148 
Read = 4254 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4254 
total_req = 4254 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4254 
Row_Bus_Util =  0.003450 
CoL_Bus_Util = 0.116487 
Either_Row_CoL_Bus_Util = 0.119691 
Issued_on_Two_Bus_Simul_Util = 0.000246 
issued_two_Eff = 0.002059 
queue_avg = 0.554862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.554862
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=32142 n_act=71 n_pre=55 n_ref_event=0 n_req=4255 n_rd=4255 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1165
n_activity=12896 dram_eff=0.3299
bk0: 221a 36224i bk1: 234a 36212i bk2: 256a 36242i bk3: 256a 36238i bk4: 320a 36156i bk5: 320a 36110i bk6: 304a 36167i bk7: 296a 36174i bk8: 256a 36263i bk9: 256a 36228i bk10: 256a 36231i bk11: 256a 36218i bk12: 256a 36231i bk13: 256a 36205i bk14: 256a 36247i bk15: 256a 36222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983314
Row_Buffer_Locality_read = 0.983314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.151899
Bank_Level_Parallism_Col = 1.145859
Bank_Level_Parallism_Ready = 1.057814
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.141928 

BW Util details:
bwutil = 0.116515 
total_CMD = 36519 
util_bw = 4255 
Wasted_Col = 3182 
Wasted_Row = 542 
Idle = 28540 

BW Util Bottlenecks: 
RCDc_limit = 758 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2501 
rwq = 0 
CCDLc_limit_alone = 2501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 32142 
Read = 4255 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4255 
total_req = 4255 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4255 
Row_Bus_Util =  0.003450 
CoL_Bus_Util = 0.116515 
Either_Row_CoL_Bus_Util = 0.119855 
Issued_on_Two_Bus_Simul_Util = 0.000110 
issued_two_Eff = 0.000914 
queue_avg = 0.548591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.548591
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=32143 n_act=71 n_pre=55 n_ref_event=0 n_req=4262 n_rd=4262 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=12873 dram_eff=0.3311
bk0: 220a 36214i bk1: 234a 36212i bk2: 256a 36232i bk3: 256a 36235i bk4: 320a 36169i bk5: 320a 36151i bk6: 304a 36192i bk7: 304a 36160i bk8: 256a 36254i bk9: 256a 36243i bk10: 256a 36243i bk11: 256a 36229i bk12: 256a 36244i bk13: 256a 36190i bk14: 256a 36258i bk15: 256a 36234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983341
Row_Buffer_Locality_read = 0.983341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.162814
Bank_Level_Parallism_Col = 1.150949
Bank_Level_Parallism_Ready = 1.053027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144487 

BW Util details:
bwutil = 0.116706 
total_CMD = 36519 
util_bw = 4262 
Wasted_Col = 3068 
Wasted_Row = 501 
Idle = 28688 

BW Util Bottlenecks: 
RCDc_limit = 743 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2424 
rwq = 0 
CCDLc_limit_alone = 2424 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 32143 
Read = 4262 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4262 
total_req = 4262 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4262 
Row_Bus_Util =  0.003450 
CoL_Bus_Util = 0.116706 
Either_Row_CoL_Bus_Util = 0.119828 
Issued_on_Two_Bus_Simul_Util = 0.000329 
issued_two_Eff = 0.002742 
queue_avg = 0.542047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.542047
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=32147 n_act=71 n_pre=55 n_ref_event=0 n_req=4262 n_rd=4262 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1167
n_activity=12838 dram_eff=0.332
bk0: 220a 36214i bk1: 234a 36215i bk2: 256a 36233i bk3: 256a 36233i bk4: 320a 36169i bk5: 320a 36148i bk6: 304a 36188i bk7: 304a 36149i bk8: 256a 36235i bk9: 256a 36238i bk10: 256a 36249i bk11: 256a 36231i bk12: 256a 36254i bk13: 256a 36203i bk14: 256a 36250i bk15: 256a 36233i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983341
Row_Buffer_Locality_read = 0.983341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.171847
Bank_Level_Parallism_Col = 1.157401
Bank_Level_Parallism_Ready = 1.055608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.152021 

BW Util details:
bwutil = 0.116706 
total_CMD = 36519 
util_bw = 4262 
Wasted_Col = 3042 
Wasted_Row = 482 
Idle = 28733 

BW Util Bottlenecks: 
RCDc_limit = 740 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2407 
rwq = 0 
CCDLc_limit_alone = 2407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 32147 
Read = 4262 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 71 
n_pre = 55 
n_ref = 0 
n_req = 4262 
total_req = 4262 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 4262 
Row_Bus_Util =  0.003450 
CoL_Bus_Util = 0.116706 
Either_Row_CoL_Bus_Util = 0.119718 
Issued_on_Two_Bus_Simul_Util = 0.000438 
issued_two_Eff = 0.003660 
queue_avg = 0.572551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.572551
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36503 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003834
n_activity=71 dram_eff=0.1972
bk0: 8a 36505i bk1: 6a 36503i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.354839
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354839 

BW Util details:
bwutil = 0.000383 
total_CMD = 36519 
util_bw = 14 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 36487 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36503 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000383 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00109532
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36505 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000356
n_activity=59 dram_eff=0.2203
bk0: 6a 36503i bk1: 7a 36501i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.175000
Bank_Level_Parallism_Col = 1.153846
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153846 

BW Util details:
bwutil = 0.000356 
total_CMD = 36519 
util_bw = 13 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 36479 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36505 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000356 
Either_Row_CoL_Bus_Util = 0.000383 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.071429 
queue_avg = 0.001643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00164298
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36503 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003834
n_activity=66 dram_eff=0.2121
bk0: 8a 36502i bk1: 6a 36504i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533333
Bank_Level_Parallism_Col = 1.517241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517241 

BW Util details:
bwutil = 0.000383 
total_CMD = 36519 
util_bw = 14 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 36489 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36503 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000383 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00167036
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36499 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004929
n_activity=56 dram_eff=0.3214
bk0: 9a 36502i bk1: 9a 36500i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542857
Bank_Level_Parallism_Col = 1.470588
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470588 

BW Util details:
bwutil = 0.000493 
total_CMD = 36519 
util_bw = 18 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 36484 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36499 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000493 
Either_Row_CoL_Bus_Util = 0.000548 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000739341
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36504 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000356
n_activity=79 dram_eff=0.1646
bk0: 6a 36501i bk1: 7a 36505i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.448276
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448276 

BW Util details:
bwutil = 0.000356 
total_CMD = 36519 
util_bw = 13 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 36489 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36504 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000356 
Either_Row_CoL_Bus_Util = 0.000411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00131438
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36504 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000356
n_activity=53 dram_eff=0.2453
bk0: 6a 36506i bk1: 7a 36502i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.303030
Bank_Level_Parallism_Col = 1.281250
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281250 

BW Util details:
bwutil = 0.000356 
total_CMD = 36519 
util_bw = 13 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 36486 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36504 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000356 
Either_Row_CoL_Bus_Util = 0.000411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000575043
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36505 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003286
n_activity=77 dram_eff=0.1558
bk0: 6a 36504i bk1: 6a 36504i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.400000
Bank_Level_Parallism_Col = 1.379310
Bank_Level_Parallism_Ready = 1.166667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.379310 

BW Util details:
bwutil = 0.000329 
total_CMD = 36519 
util_bw = 12 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 36489 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36505 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000876256
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36505 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003286
n_activity=72 dram_eff=0.1667
bk0: 6a 36505i bk1: 6a 36502i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.000329 
total_CMD = 36519 
util_bw = 12 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 36492 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36505 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000329 
Either_Row_CoL_Bus_Util = 0.000383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000794107
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36513 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001095
n_activity=64 dram_eff=0.0625
bk0: 2a 36507i bk1: 2a 36506i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000110 
total_CMD = 36519 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 36490 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36513 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00027383
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36513 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001095
n_activity=47 dram_eff=0.08511
bk0: 2a 36506i bk1: 2a 36506i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000110 
total_CMD = 36519 
util_bw = 4 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 36497 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36513 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000355979
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36512 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001369
n_activity=43 dram_eff=0.1163
bk0: 2a 36505i bk1: 3a 36506i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000137 
total_CMD = 36519 
util_bw = 5 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 36501 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36512 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.2149e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36513 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001095
n_activity=80 dram_eff=0.05
bk0: 2a 36507i bk1: 2a 36506i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000110 
total_CMD = 36519 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 36490 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36513 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00027383
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36513 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001095
n_activity=43 dram_eff=0.09302
bk0: 2a 36506i bk1: 2a 36506i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.666667
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000110 
total_CMD = 36519 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 36501 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36513 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000328596
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36513 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001095
n_activity=64 dram_eff=0.0625
bk0: 2a 36507i bk1: 2a 36506i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000110 
total_CMD = 36519 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 36490 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36513 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000109532
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36513 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001369
n_activity=74 dram_eff=0.06757
bk0: 3a 36507i bk1: 2a 36507i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.074074
Bank_Level_Parallism_Col = 1.038462
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038462 

BW Util details:
bwutil = 0.000137 
total_CMD = 36519 
util_bw = 5 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 36492 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36513 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000137 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.166667 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36513 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001095
n_activity=50 dram_eff=0.08
bk0: 2a 36506i bk1: 2a 36506i bk2: 0a 36519i bk3: 0a 36519i bk4: 0a 36519i bk5: 0a 36519i bk6: 0a 36519i bk7: 0a 36519i bk8: 0a 36519i bk9: 0a 36519i bk10: 0a 36519i bk11: 0a 36519i bk12: 0a 36519i bk13: 0a 36519i bk14: 0a 36519i bk15: 0a 36519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.166667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166667 

BW Util details:
bwutil = 0.000110 
total_CMD = 36519 
util_bw = 4 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 36494 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36519 
n_nop = 36513 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000110 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000109532

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4234, Miss = 2328, Miss_rate = 0.550, Pending_hits = 132, Reservation_fails = 0
L2_cache_bank[1]: Access = 3502, Miss = 2048, Miss_rate = 0.585, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[2]: Access = 4267, Miss = 2324, Miss_rate = 0.545, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[3]: Access = 3491, Miss = 2048, Miss_rate = 0.587, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[4]: Access = 4255, Miss = 2326, Miss_rate = 0.547, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[5]: Access = 3519, Miss = 2048, Miss_rate = 0.582, Pending_hits = 214, Reservation_fails = 0
L2_cache_bank[6]: Access = 4253, Miss = 2326, Miss_rate = 0.547, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[7]: Access = 3503, Miss = 2048, Miss_rate = 0.585, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[8]: Access = 4227, Miss = 2316, Miss_rate = 0.548, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[9]: Access = 3487, Miss = 2048, Miss_rate = 0.587, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[10]: Access = 4226, Miss = 2318, Miss_rate = 0.549, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 3533, Miss = 2048, Miss_rate = 0.580, Pending_hits = 213, Reservation_fails = 0
L2_cache_bank[12]: Access = 4258, Miss = 2324, Miss_rate = 0.546, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[13]: Access = 3535, Miss = 2048, Miss_rate = 0.579, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[14]: Access = 4231, Miss = 2324, Miss_rate = 0.549, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[15]: Access = 3510, Miss = 2048, Miss_rate = 0.583, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[16]: Access = 2203, Miss = 84, Miss_rate = 0.038, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 1753, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2168, Miss = 74, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 1779, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2207, Miss = 86, Miss_rate = 0.039, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 1742, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2215, Miss = 100, Miss_rate = 0.045, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 1776, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2212, Miss = 74, Miss_rate = 0.033, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1753, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2211, Miss = 74, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 1764, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2216, Miss = 72, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 1784, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2207, Miss = 72, Miss_rate = 0.033, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 1727, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2119, Miss = 24, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1768, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2077, Miss = 24, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1740, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2096, Miss = 26, Miss_rate = 0.012, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[37]: Access = 1746, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2092, Miss = 24, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 1746, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2132, Miss = 24, Miss_rate = 0.011, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 1758, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2088, Miss = 24, Miss_rate = 0.011, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 1750, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2082, Miss = 26, Miss_rate = 0.012, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[45]: Access = 1744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2107, Miss = 24, Miss_rate = 0.011, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 1751, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 124544
L2_total_cache_misses = 35802
L2_total_cache_miss_rate = 0.2875
L2_total_cache_pending_hits = 2837
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 81183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 25752
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4722
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=124544
icnt_total_pkts_simt_to_mem=124544
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 124544
Req_Network_cycles = 51558
Req_Network_injected_packets_per_cycle =       2.4156 
Req_Network_conflicts_per_cycle =       0.6388
Req_Network_conflicts_per_cycle_util =       0.8405
Req_Bank_Level_Parallism =       3.1784
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2417
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0503

Reply_Network_injected_packets_num = 124544
Reply_Network_cycles = 51558
Reply_Network_injected_packets_per_cycle =        2.4156
Reply_Network_conflicts_per_cycle =        0.6159
Reply_Network_conflicts_per_cycle_util =       0.7787
Reply_Bank_Level_Parallism =       3.0540
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0323
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0604
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 4 sec (184 sec)
gpgpu_simulation_rate = 276320 (inst/sec)
gpgpu_simulation_rate = 280 (cycle/sec)
gpgpu_silicon_slowdown = 4285714x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb66c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb660..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb658..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1befb650..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb668..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb64c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb700..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1befb708..

GPGPU-Sim PTX: cudaLaunch for 0x0x55dfa6378ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 12167
gpu_sim_insn = 12070574
gpu_ipc =     992.0748
gpu_tot_sim_cycle = 63725
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     987.2674
gpu_tot_issued_cta = 235
gpu_occupancy = 12.4824% 
gpu_tot_occupancy = 12.4813% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4217
partiton_level_parallism_total  =       2.4168
partiton_level_parallism_util =       3.2365
partiton_level_parallism_util_total  =       3.1893
L2_BW  =      92.9938 GB/Sec
L2_BW_total  =      92.8042 GB/Sec
gpu_total_sim_rate=277152

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4852, Miss = 4852, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4172, Miss = 4172, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4849, Miss = 4849, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4321, Miss = 4321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4700, Miss = 4700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 4324, Miss = 4324, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 4849, Miss = 4849, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 4888, Miss = 4888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 4885, Miss = 4885, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 4736, Miss = 4736, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 4321, Miss = 4321, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 4819, Miss = 4819, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 4850, Miss = 4850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 4552, Miss = 4552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 4850, Miss = 4850, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 4856, Miss = 4856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 4725, Miss = 4725, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 3916, Miss = 3916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 4065, Miss = 4065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 4068, Miss = 4068, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 4065, Miss = 4065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 3916, Miss = 3916, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 4065, Miss = 4065, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 186105
	L1D_total_cache_misses = 186105
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.051
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81830
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 178270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835

Total_core_cache_fail_stats:
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 145750
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 146174
gpgpu_n_mem_write_global = 7835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 145750
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32443	W0_Idle:2216116	W0_Scoreboard:7167661	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:539504	WS1:539504	WS2:539504	WS3:536776	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1169392 {8:146174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 313400 {40:7835,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5846960 {40:146174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 62680 {8:7835,}
maxmflatency = 480 
max_icnt2mem_latency = 136 
maxmrqlatency = 70 
max_icnt2sh_latency = 47 
averagemflatency = 229 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 2 
mrq_lat_table:9526 	12583 	8595 	4560 	3426 	3144 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108957 	45052 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	136245 	14261 	3459 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	137555 	13191 	2467 	756 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	102 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     11136     11391      9354      9451      6375      6624      9173      9493      6178      5869      7385      7367      7520      8120      9304      9472 
dram[1]:     11156     11854      9333      9473      6365      6485      9290      9443      5960      6181      7287      7367      7510      8132      9305      9445 
dram[2]:     11149     11863      8986      9457      6364      6001      9296      9465      6084      6082      7401      7448      7512      7045      9308      9538 
dram[3]:     11128     11865      9343      8878      5816      6646      9500      9433      6087      6088      7407      7429      7515      7052      9311      9521 
dram[4]:     11212     10779      9446      9462      5777      6011      9295      9534      5945      5883      7280      7440      7891      8112      9719      9829 
dram[5]:     11178     10779      9449      9448      5776      6021      9286      9371      5940      5858      7414      7361      7895      8108      9336      9815 
dram[6]:     11134     10773      9008      9458      5778      6495      9195      9001      5960      5873      7191      7373      7902      8122      9723      9514 
dram[7]:     11224     11105      9015      9470      5772      6037      9182      9493      5945      5864      7285      6968      7518      8118      9312      9809 
dram[8]:       445       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       458       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       434       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       435       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       442       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       433       434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       466       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       433       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       444       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       537       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       433       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       454       433         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       466       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       457       442         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 40.857143 49.666668 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 40.571430 49.666668 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 40.571430 49.833332 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 40.571430 49.833332 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 40.571430 49.666668 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 40.714287 49.666668 64.000000 64.000000 64.000000 64.000000 54.666668 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 40.571430 49.666668 64.000000 64.000000 64.000000 64.000000 54.333332 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 40.571430 49.666668 64.000000 64.000000 64.000000 64.000000 64.000000 56.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  9.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 41850/727 = 57.565338
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       350       362       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[1]:       348       362       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[2]:       348       363       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[3]:       348       363       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[4]:       348       362       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[5]:       349       362       336       328       320       320       320       320       320       320       320       320       320       320       320       320 
dram[6]:       348       362       336       326       320       320       320       320       320       320       320       320       320       320       320       320 
dram[7]:       348       362       336       320       320       320       320       320       320       320       320       320       320       320       320       320 
dram[8]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         9         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         6         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         3         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 41850
min_bank_accesses = 0!
chip skew: 5216/4 = 1304.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        707       652       491       485       486       468       488       443       458       466       446       460       434       451       428       442
dram[1]:        716       647       499       527       450       493       457       490       465       461       462       437       443       429       443       427
dram[2]:        711       645       500       505       484       476       459       476       488       441       473       440       445       434       441       434
dram[3]:        723       648       507       492       488       472       480       472       445       484       441       464       430       443       428       436
dram[4]:        712       633       498       517       486       471       469       462       440       477       437       465       430       445       433       437
dram[5]:        708       646       485       511       473       481       468       484       479       441       466       442       447       429       439       437
dram[6]:        711       652       498       523       474       500       458       497       464       458       457       440       441       428       446       426
dram[7]:        704       660       486       504       490       466       491       458       459       472       442       459       426       444       431       449
dram[8]:      14757     19461    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      19464     16261    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      15837     18944    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      13486     13637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      19935     16879    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      20904     16521    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      21246     18989    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:      20487     18825    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:      43984     40739    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:      41240     42372    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:      41606     29145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:      43062     40016    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:      44055     43976    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:      43807     42146    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:      28787     41899    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:      41992     42533    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        368       387       417       434       360       383       384       375       359       354       359       360       376       359       359       357
dram[1]:        396       414       423       428       357       368       372       361       360       364       362       360       355       362       352       352
dram[2]:        373       375       406       429       359       371       362       355       354       356       385       356       350       365       352       368
dram[3]:        366       384       417       423       363       393       356       359       360       356       355       356       356       357       349       371
dram[4]:        403       379       402       457       359       390       377       371       357       362       368       367       360       359       352       352
dram[5]:        391       389       392       452       361       386       369       361       362       358       357       356       354       359       354       360
dram[6]:        394       396       411       449       381       358       391       376       370       357       353       358       368       366       360       355
dram[7]:        375       400       420       480       377       369       375       386       374       358       355       358       373       377       372       354
dram[8]:        362       335       237       214       207       220       205       204       202       202       193       193       193       195       197       195
dram[9]:        350       333       221       212       206       216       205       197       207       216       195       197       195       202       194       195
dram[10]:        358       341       231       212       204       210       205       198       208       213       196       207       194       198       193       205
dram[11]:        346       341       226       227       203       212       209       201       204       212       208       197       197       194       193       195
dram[12]:        336       403       241       218       212       214       205       206       213       199       201       194       196       202       194       193
dram[13]:        340       341       232       216       215       203       201       198       214       203       198       195       198       194       194       197
dram[14]:        360       372       223       214       213       210       202       205       208       200       198       195       200       194       193       194
dram[15]:        365       335       230       229       210       208       204       205       203       206       200       193       212       197       192       203
dram[16]:        353       327       262       273       207       210       203       218       196       200       203       197       207       203       204       195
dram[17]:        327       327       246       273       209       215       214       222       212       217       202       205       206       200       200       201
dram[18]:        342       328       246       256       203       223       198       215       198       199       202       205       213       202       205       205
dram[19]:        407       327       246       256       216       219       198       216       195       198       202       202       201       201       199       216
dram[20]:        327       327       289       258       202       208       192       213       215       201       215       209       219       201       200       201
dram[21]:        358       327       258       258       202       210       192       192       201       216       217       205       209       199       199       196
dram[22]:        383       329       287       225       216       213       192       193       196       202       216       209       207       201       201       202
dram[23]:        341       330       288       245       209       222       197       197       197       206       213       204       198       202       199       203
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=39776 n_act=87 n_pre=71 n_ref_event=94419066481312 n_req=5216 n_rd=5216 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1156
n_activity=15688 dram_eff=0.3325
bk0: 286a 44749i bk1: 298a 44736i bk2: 320a 44777i bk3: 320a 44769i bk4: 384a 44707i bk5: 384a 44706i bk6: 328a 44755i bk7: 336a 44735i bk8: 320a 44780i bk9: 320a 44770i bk10: 320a 44810i bk11: 320a 44781i bk12: 320a 44784i bk13: 320a 44771i bk14: 320a 44797i bk15: 320a 44790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983321
Row_Buffer_Locality_read = 0.983321
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.145211
Bank_Level_Parallism_Col = 0.673481
Bank_Level_Parallism_Ready = 1.043520
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115559 
total_CMD = 45137 
util_bw = 5216 
Wasted_Col = 3867 
Wasted_Row = 689 
Idle = 35365 

BW Util Bottlenecks: 
RCDc_limit = 930 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3041 
rwq = 0 
CCDLc_limit_alone = 3041 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 39776 
Read = 5216 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 94419066481312 
n_req = 5216 
total_req = 5216 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5216 
Row_Bus_Util =  0.003500 
CoL_Bus_Util = 0.115559 
Either_Row_CoL_Bus_Util = 0.118772 
Issued_on_Two_Bus_Simul_Util = 0.000288 
issued_two_Eff = 0.002425 
queue_avg = 0.517536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.517536
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=39780 n_act=87 n_pre=71 n_ref_event=0 n_req=5214 n_rd=5214 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1155
n_activity=15660 dram_eff=0.333
bk0: 284a 44750i bk1: 298a 44745i bk2: 320a 44774i bk3: 320a 44761i bk4: 384a 44710i bk5: 384a 44662i bk6: 328a 44755i bk7: 336a 44726i bk8: 320a 44783i bk9: 320a 44764i bk10: 320a 44802i bk11: 320a 44784i bk12: 320a 44813i bk13: 320a 44780i bk14: 320a 44789i bk15: 320a 44772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983314
Row_Buffer_Locality_read = 0.983314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.156086
Bank_Level_Parallism_Col = 0.983632
Bank_Level_Parallism_Ready = 1.046222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115515 
total_CMD = 45137 
util_bw = 5214 
Wasted_Col = 3861 
Wasted_Row = 644 
Idle = 35418 

BW Util Bottlenecks: 
RCDc_limit = 934 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3047 
rwq = 0 
CCDLc_limit_alone = 3047 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 39780 
Read = 5214 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5214 
total_req = 5214 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5214 
Row_Bus_Util =  0.003500 
CoL_Bus_Util = 0.115515 
Either_Row_CoL_Bus_Util = 0.118683 
Issued_on_Two_Bus_Simul_Util = 0.000332 
issued_two_Eff = 0.002800 
queue_avg = 0.517026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.517026
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=39775 n_act=87 n_pre=71 n_ref_event=23712 n_req=5215 n_rd=5215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1155
n_activity=15382 dram_eff=0.339
bk0: 284a 44780i bk1: 299a 44757i bk2: 320a 44773i bk3: 320a 44750i bk4: 384a 44704i bk5: 384a 44690i bk6: 328a 44755i bk7: 336a 44727i bk8: 320a 44775i bk9: 320a 44762i bk10: 320a 44798i bk11: 320a 44789i bk12: 320a 44806i bk13: 320a 44780i bk14: 320a 44782i bk15: 320a 44778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983317
Row_Buffer_Locality_read = 0.983317
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169695
Bank_Level_Parallism_Col = 1.156832
Bank_Level_Parallism_Ready = 1.047172
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.156042 

BW Util details:
bwutil = 0.115537 
total_CMD = 45137 
util_bw = 5215 
Wasted_Col = 3715 
Wasted_Row = 646 
Idle = 35561 

BW Util Bottlenecks: 
RCDc_limit = 921 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2941 
rwq = 0 
CCDLc_limit_alone = 2941 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 39775 
Read = 5215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 23712 
n_req = 5215 
total_req = 5215 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5215 
Row_Bus_Util =  0.003500 
CoL_Bus_Util = 0.115537 
Either_Row_CoL_Bus_Util = 0.118794 
Issued_on_Two_Bus_Simul_Util = 0.000244 
issued_two_Eff = 0.002051 
queue_avg = 0.480847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.480847
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=39783 n_act=87 n_pre=71 n_ref_event=0 n_req=5215 n_rd=5215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1155
n_activity=15522 dram_eff=0.336
bk0: 284a 44754i bk1: 299a 44740i bk2: 320a 44784i bk3: 320a 44784i bk4: 384a 44724i bk5: 384a 44682i bk6: 328a 44765i bk7: 336a 44730i bk8: 320a 44796i bk9: 320a 44772i bk10: 320a 44798i bk11: 320a 44758i bk12: 320a 44786i bk13: 320a 44770i bk14: 320a 44794i bk15: 320a 44781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983317
Row_Buffer_Locality_read = 0.983317
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163945
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.051965
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115537 
total_CMD = 45137 
util_bw = 5215 
Wasted_Col = 3735 
Wasted_Row = 663 
Idle = 35524 

BW Util Bottlenecks: 
RCDc_limit = 920 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2956 
rwq = 0 
CCDLc_limit_alone = 2956 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 39783 
Read = 5215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5215 
total_req = 5215 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5215 
Row_Bus_Util =  0.003500 
CoL_Bus_Util = 0.115537 
Either_Row_CoL_Bus_Util = 0.118617 
Issued_on_Two_Bus_Simul_Util = 0.000421 
issued_two_Eff = 0.003549 
queue_avg = 0.511022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.511022
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=39781 n_act=87 n_pre=71 n_ref_event=0 n_req=5214 n_rd=5214 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1155
n_activity=15695 dram_eff=0.3322
bk0: 284a 44757i bk1: 298a 44745i bk2: 320a 44788i bk3: 320a 44748i bk4: 384a 44701i bk5: 384a 44675i bk6: 328a 44770i bk7: 336a 44753i bk8: 320a 44791i bk9: 320a 44773i bk10: 320a 44799i bk11: 320a 44783i bk12: 320a 44808i bk13: 320a 44780i bk14: 320a 44810i bk15: 320a 44765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983314
Row_Buffer_Locality_read = 0.983314
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142740
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.043345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.115515 
total_CMD = 45137 
util_bw = 5214 
Wasted_Col = 3883 
Wasted_Row = 669 
Idle = 35371 

BW Util Bottlenecks: 
RCDc_limit = 949 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3016 
rwq = 0 
CCDLc_limit_alone = 3016 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 39781 
Read = 5214 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5214 
total_req = 5214 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5214 
Row_Bus_Util =  0.003500 
CoL_Bus_Util = 0.115515 
Either_Row_CoL_Bus_Util = 0.118661 
Issued_on_Two_Bus_Simul_Util = 0.000354 
issued_two_Eff = 0.002987 
queue_avg = 0.565611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.565611
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=39776 n_act=87 n_pre=71 n_ref_event=0 n_req=5215 n_rd=5215 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1155
n_activity=15702 dram_eff=0.3321
bk0: 285a 44767i bk1: 298a 44743i bk2: 320a 44781i bk3: 320a 44776i bk4: 384a 44696i bk5: 384a 44655i bk6: 328a 44746i bk7: 336a 44737i bk8: 320a 44813i bk9: 320a 44773i bk10: 320a 44777i bk11: 320a 44754i bk12: 320a 44779i bk13: 320a 44750i bk14: 320a 44788i bk15: 320a 44767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983317
Row_Buffer_Locality_read = 0.983317
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.154396
Bank_Level_Parallism_Col = 1.144262
Bank_Level_Parallism_Ready = 1.055225
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.141058 

BW Util details:
bwutil = 0.115537 
total_CMD = 45137 
util_bw = 5215 
Wasted_Col = 3908 
Wasted_Row = 670 
Idle = 35344 

BW Util Bottlenecks: 
RCDc_limit = 915 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3098 
rwq = 0 
CCDLc_limit_alone = 3098 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 39776 
Read = 5215 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5215 
total_req = 5215 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5215 
Row_Bus_Util =  0.003500 
CoL_Bus_Util = 0.115537 
Either_Row_CoL_Bus_Util = 0.118772 
Issued_on_Two_Bus_Simul_Util = 0.000266 
issued_two_Eff = 0.002238 
queue_avg = 0.561845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.561845
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=39779 n_act=87 n_pre=71 n_ref_event=0 n_req=5212 n_rd=5212 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1155
n_activity=15798 dram_eff=0.3299
bk0: 284a 44758i bk1: 298a 44752i bk2: 320a 44774i bk3: 320a 44782i bk4: 384a 44717i bk5: 384a 44693i bk6: 326a 44771i bk7: 336a 44732i bk8: 320a 44804i bk9: 320a 44786i bk10: 320a 44787i bk11: 320a 44771i bk12: 320a 44793i bk13: 320a 44735i bk14: 320a 44801i bk15: 320a 44779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983308
Row_Buffer_Locality_read = 0.983308
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152870
Bank_Level_Parallism_Col = 1.142171
Bank_Level_Parallism_Ready = 1.048542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136922 

BW Util details:
bwutil = 0.115471 
total_CMD = 45137 
util_bw = 5212 
Wasted_Col = 3812 
Wasted_Row = 664 
Idle = 35449 

BW Util Bottlenecks: 
RCDc_limit = 915 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3009 
rwq = 0 
CCDLc_limit_alone = 3009 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 39779 
Read = 5212 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 87 
n_pre = 71 
n_ref = 0 
n_req = 5212 
total_req = 5212 

Dual Bus Interface Util: 
issued_total_row = 158 
issued_total_col = 5212 
Row_Bus_Util =  0.003500 
CoL_Bus_Util = 0.115471 
Either_Row_CoL_Bus_Util = 0.118705 
Issued_on_Two_Bus_Simul_Util = 0.000266 
issued_two_Eff = 0.002240 
queue_avg = 0.561158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.561158
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=39794 n_act=86 n_pre=70 n_ref_event=0 n_req=5206 n_rd=5206 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.1153
n_activity=15720 dram_eff=0.3312
bk0: 284a 44759i bk1: 298a 44749i bk2: 320a 44768i bk3: 320a 44762i bk4: 384a 44712i bk5: 384a 44698i bk6: 320a 44793i bk7: 336a 44723i bk8: 320a 44779i bk9: 320a 44788i bk10: 320a 44792i bk11: 320a 44768i bk12: 320a 44797i bk13: 320a 44745i bk14: 320a 44798i bk15: 320a 44777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983481
Row_Buffer_Locality_read = 0.983481
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.163807
Bank_Level_Parallism_Col = 1.150611
Bank_Level_Parallism_Ready = 1.051479
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.146237 

BW Util details:
bwutil = 0.115338 
total_CMD = 45137 
util_bw = 5206 
Wasted_Col = 3778 
Wasted_Row = 631 
Idle = 35522 

BW Util Bottlenecks: 
RCDc_limit = 906 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2988 
rwq = 0 
CCDLc_limit_alone = 2988 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 39794 
Read = 5206 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 86 
n_pre = 70 
n_ref = 0 
n_req = 5206 
total_req = 5206 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 5206 
Row_Bus_Util =  0.003456 
CoL_Bus_Util = 0.115338 
Either_Row_CoL_Bus_Util = 0.118373 
Issued_on_Two_Bus_Simul_Util = 0.000421 
issued_two_Eff = 0.003556 
queue_avg = 0.578350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.57835
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45121 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003102
n_activity=71 dram_eff=0.1972
bk0: 8a 45123i bk1: 6a 45121i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.375000
Bank_Level_Parallism_Col = 1.354839
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.354839 

BW Util details:
bwutil = 0.000310 
total_CMD = 45137 
util_bw = 14 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 45105 

BW Util Bottlenecks: 
RCDc_limit = 19 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45121 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000310 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000886191
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45123 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000288
n_activity=59 dram_eff=0.2203
bk0: 6a 45121i bk1: 7a 45119i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.175000
Bank_Level_Parallism_Col = 1.153846
Bank_Level_Parallism_Ready = 1.153846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.153846 

BW Util details:
bwutil = 0.000288 
total_CMD = 45137 
util_bw = 13 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 45097 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45123 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000310 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.071429 
queue_avg = 0.001329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00132929
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45121 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003102
n_activity=66 dram_eff=0.2121
bk0: 8a 45120i bk1: 6a 45122i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.533333
Bank_Level_Parallism_Col = 1.517241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.517241 

BW Util details:
bwutil = 0.000310 
total_CMD = 45137 
util_bw = 14 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 45107 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45121 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000310 
Either_Row_CoL_Bus_Util = 0.000354 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00135144
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45117 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003988
n_activity=56 dram_eff=0.3214
bk0: 9a 45120i bk1: 9a 45118i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542857
Bank_Level_Parallism_Col = 1.470588
Bank_Level_Parallism_Ready = 1.111111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.470588 

BW Util details:
bwutil = 0.000399 
total_CMD = 45137 
util_bw = 18 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 45102 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45117 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000399 
Either_Row_CoL_Bus_Util = 0.000443 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000598179
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45122 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000288
n_activity=79 dram_eff=0.1646
bk0: 6a 45119i bk1: 7a 45123i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.500000
Bank_Level_Parallism_Col = 1.448276
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.448276 

BW Util details:
bwutil = 0.000288 
total_CMD = 45137 
util_bw = 13 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 45107 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45122 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00106343
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45122 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000288
n_activity=53 dram_eff=0.2453
bk0: 6a 45124i bk1: 7a 45120i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.303030
Bank_Level_Parallism_Col = 1.281250
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.281250 

BW Util details:
bwutil = 0.000288 
total_CMD = 45137 
util_bw = 13 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 45104 

BW Util Bottlenecks: 
RCDc_limit = 21 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45122 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000288 
Either_Row_CoL_Bus_Util = 0.000332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00046525
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45123 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002659
n_activity=77 dram_eff=0.1558
bk0: 6a 45122i bk1: 6a 45122i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.400000
Bank_Level_Parallism_Col = 1.379310
Bank_Level_Parallism_Ready = 1.166667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.379310 

BW Util details:
bwutil = 0.000266 
total_CMD = 45137 
util_bw = 12 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 45107 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45123 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000708953
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45123 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002659
n_activity=72 dram_eff=0.1667
bk0: 6a 45123i bk1: 6a 45120i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.592593
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.000266 
total_CMD = 45137 
util_bw = 12 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 45110 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45123 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000642488
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45131 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.862e-05
n_activity=64 dram_eff=0.0625
bk0: 2a 45125i bk1: 2a 45124i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000089 
total_CMD = 45137 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 45108 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45131 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000221548
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45131 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.862e-05
n_activity=47 dram_eff=0.08511
bk0: 2a 45124i bk1: 2a 45124i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.363636
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000089 
total_CMD = 45137 
util_bw = 4 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 45115 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45131 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000288012
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45130 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001108
n_activity=43 dram_eff=0.1163
bk0: 2a 45123i bk1: 3a 45124i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000111 
total_CMD = 45137 
util_bw = 5 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 45119 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45130 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000155 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.64643e-05
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45131 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.862e-05
n_activity=80 dram_eff=0.05
bk0: 2a 45125i bk1: 2a 45124i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000089 
total_CMD = 45137 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 45108 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45131 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000221548
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45131 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.862e-05
n_activity=43 dram_eff=0.09302
bk0: 2a 45124i bk1: 2a 45124i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.666667
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000089 
total_CMD = 45137 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 45119 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45131 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000265857
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45131 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.862e-05
n_activity=64 dram_eff=0.0625
bk0: 2a 45125i bk1: 2a 45124i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000089 
total_CMD = 45137 
util_bw = 4 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 45108 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45131 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.86191e-05
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45131 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001108
n_activity=74 dram_eff=0.06757
bk0: 3a 45125i bk1: 2a 45125i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.074074
Bank_Level_Parallism_Col = 1.038462
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038462 

BW Util details:
bwutil = 0.000111 
total_CMD = 45137 
util_bw = 5 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 45110 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45131 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.166667 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45137 n_nop=45131 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.862e-05
n_activity=50 dram_eff=0.08
bk0: 2a 45124i bk1: 2a 45124i bk2: 0a 45137i bk3: 0a 45137i bk4: 0a 45137i bk5: 0a 45137i bk6: 0a 45137i bk7: 0a 45137i bk8: 0a 45137i bk9: 0a 45137i bk10: 0a 45137i bk11: 0a 45137i bk12: 0a 45137i bk13: 0a 45137i bk14: 0a 45137i bk15: 0a 45137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.166667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166667 

BW Util details:
bwutil = 0.000089 
total_CMD = 45137 
util_bw = 4 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 45112 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 45137 
n_nop = 45131 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.000089 
Either_Row_CoL_Bus_Util = 0.000133 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.86191e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5164, Miss = 2768, Miss_rate = 0.536, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[1]: Access = 4348, Miss = 2560, Miss_rate = 0.589, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[2]: Access = 5195, Miss = 2764, Miss_rate = 0.532, Pending_hits = 178, Reservation_fails = 0
L2_cache_bank[3]: Access = 4361, Miss = 2560, Miss_rate = 0.587, Pending_hits = 248, Reservation_fails = 0
L2_cache_bank[4]: Access = 5192, Miss = 2766, Miss_rate = 0.533, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[5]: Access = 4398, Miss = 2560, Miss_rate = 0.582, Pending_hits = 260, Reservation_fails = 0
L2_cache_bank[6]: Access = 5168, Miss = 2766, Miss_rate = 0.535, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[7]: Access = 4394, Miss = 2560, Miss_rate = 0.583, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[8]: Access = 5160, Miss = 2764, Miss_rate = 0.536, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[9]: Access = 4349, Miss = 2560, Miss_rate = 0.589, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[10]: Access = 5168, Miss = 2766, Miss_rate = 0.535, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[11]: Access = 4392, Miss = 2560, Miss_rate = 0.583, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[12]: Access = 5183, Miss = 2762, Miss_rate = 0.533, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[13]: Access = 4421, Miss = 2560, Miss_rate = 0.579, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[14]: Access = 5150, Miss = 2756, Miss_rate = 0.535, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[15]: Access = 4385, Miss = 2560, Miss_rate = 0.584, Pending_hits = 230, Reservation_fails = 0
L2_cache_bank[16]: Access = 2712, Miss = 84, Miss_rate = 0.031, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 2208, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2662, Miss = 74, Miss_rate = 0.028, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 2219, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2717, Miss = 86, Miss_rate = 0.032, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 2176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2747, Miss = 100, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 2204, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2728, Miss = 74, Miss_rate = 0.027, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 2202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2712, Miss = 74, Miss_rate = 0.027, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[27]: Access = 2213, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2718, Miss = 72, Miss_rate = 0.026, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[29]: Access = 2210, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2712, Miss = 72, Miss_rate = 0.027, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 2166, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 2606, Miss = 24, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 2211, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 2569, Miss = 24, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 2181, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 2589, Miss = 26, Miss_rate = 0.010, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[37]: Access = 2184, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 2590, Miss = 24, Miss_rate = 0.009, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[39]: Access = 2177, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 2633, Miss = 24, Miss_rate = 0.009, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[41]: Access = 2212, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 2580, Miss = 24, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[43]: Access = 2202, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 2580, Miss = 26, Miss_rate = 0.010, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[45]: Access = 2173, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 2608, Miss = 24, Miss_rate = 0.009, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[47]: Access = 2180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 154009
L2_total_cache_misses = 43424
L2_total_cache_miss_rate = 0.2820
L2_total_cache_pending_hits = 3378
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100946
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31468
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6261
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1261
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 146174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7835
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=154009
icnt_total_pkts_simt_to_mem=154009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 154009
Req_Network_cycles = 63725
Req_Network_injected_packets_per_cycle =       2.4168 
Req_Network_conflicts_per_cycle =       0.6364
Req_Network_conflicts_per_cycle_util =       0.8399
Req_Bank_Level_Parallism =       3.1893
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2400
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0503

Reply_Network_injected_packets_num = 154009
Reply_Network_cycles = 63725
Reply_Network_injected_packets_per_cycle =        2.4168
Reply_Network_conflicts_per_cycle =        0.5990
Reply_Network_conflicts_per_cycle_util =       0.7601
Reply_Bank_Level_Parallism =       3.0669
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0307
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0604
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 47 sec (227 sec)
gpgpu_simulation_rate = 277152 (inst/sec)
gpgpu_simulation_rate = 280 (cycle/sec)
gpgpu_silicon_slowdown = 4285714x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
