Time resolution is 1 ps
$finish called at time : 50 ns : File "D:/VeriLogProjects/CLA4B/CLA4B.srcs/sim_1/new/tb_cla_4bit.v" Line 54
