#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jun 16 15:52:01 2017
# Process ID: 11440
# Current directory: C:/Users/rhino/Desktop/Final_Exam/Final_Exam.runs/synth_1
# Command line: vivado.exe -log Driverless_Final.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Driverless_Final.tcl
# Log file: C:/Users/rhino/Desktop/Final_Exam/Final_Exam.runs/synth_1/Driverless_Final.vds
# Journal file: C:/Users/rhino/Desktop/Final_Exam/Final_Exam.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Driverless_Final.tcl -notrace
Command: synth_design -top Driverless_Final -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 306.941 ; gain = 80.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Driverless_Final' [C:/Users/rhino/Desktop/Final_Exam/Final_Exam.srcs/sources_1/new/Driverless_Final.vhd:14]
INFO: [Synth 8-3491] module 'clock_slowdown' declared at 'F:/project_2/project_2.srcs/sources_1/new/clock_slowdown.vhd:5' bound to instance 'CK' of component 'clock_slowdown' [C:/Users/rhino/Desktop/Final_Exam/Final_Exam.srcs/sources_1/new/Driverless_Final.vhd:41]
INFO: [Synth 8-638] synthesizing module 'clock_slowdown' [F:/project_2/project_2.srcs/sources_1/new/clock_slowdown.vhd:15]
WARNING: [Synth 8-6014] Unused sequential element result_reg was removed.  [F:/project_2/project_2.srcs/sources_1/new/clock_slowdown.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'clock_slowdown' (1#1) [F:/project_2/project_2.srcs/sources_1/new/clock_slowdown.vhd:15]
INFO: [Synth 8-3491] module 'JK_Flip_Flop_clear' declared at 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/JK_Flip_Flop_clear.vhd:4' bound to instance 'JK0' of component 'JK_Flip_Flop_clear' [C:/Users/rhino/Desktop/Final_Exam/Final_Exam.srcs/sources_1/new/Driverless_Final.vhd:52]
INFO: [Synth 8-638] synthesizing module 'JK_Flip_Flop_clear' [C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/JK_Flip_Flop_clear.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/JK_Flip_Flop_clear.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'JK_Flip_Flop_clear' (2#1) [C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/JK_Flip_Flop_clear.vhd:12]
INFO: [Synth 8-3491] module 'JK_Flip_Flop_clear' declared at 'C:/Users/rhino/Desktop/Piano_Project/Piano_Project.srcs/sources_1/new/JK_Flip_Flop_clear.vhd:4' bound to instance 'JK1' of component 'JK_Flip_Flop_clear' [C:/Users/rhino/Desktop/Final_Exam/Final_Exam.srcs/sources_1/new/Driverless_Final.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Driverless_Final' (3#1) [C:/Users/rhino/Desktop/Final_Exam/Final_Exam.srcs/sources_1/new/Driverless_Final.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 346.016 ; gain = 119.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 346.016 ; gain = 119.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rhino/Desktop/Final_Exam/Final_Exam.srcs/constrs_1/new/Ex5.xdc]
Finished Parsing XDC File [C:/Users/rhino/Desktop/Final_Exam/Final_Exam.srcs/constrs_1/new/Ex5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rhino/Desktop/Final_Exam/Final_Exam.srcs/constrs_1/new/Ex5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Driverless_Final_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Driverless_Final_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 647.371 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [F:/project_2/project_2.srcs/sources_1/new/clock_slowdown.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module JK_Flip_Flop_clear 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CK/temp_reg was removed.  [F:/project_2/project_2.srcs/sources_1/new/clock_slowdown.vhd:25]
WARNING: [Synth 8-3332] Sequential element (CK/temp_reg[26]) is unused and will be removed from module Driverless_Final.
WARNING: [Synth 8-3332] Sequential element (CK/temp_reg[27]) is unused and will be removed from module Driverless_Final.
WARNING: [Synth 8-3332] Sequential element (CK/temp_reg[28]) is unused and will be removed from module Driverless_Final.
WARNING: [Synth 8-3332] Sequential element (CK/temp_reg[29]) is unused and will be removed from module Driverless_Final.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (CK/temp_reg[26]) is unused and will be removed from module Driverless_Final.
WARNING: [Synth 8-3332] Sequential element (CK/temp_reg[27]) is unused and will be removed from module Driverless_Final.
WARNING: [Synth 8-3332] Sequential element (CK/temp_reg[28]) is unused and will be removed from module Driverless_Final.
WARNING: [Synth 8-3332] Sequential element (CK/temp_reg[29]) is unused and will be removed from module Driverless_Final.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    28|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |     1|
|7     |FDCE   |     2|
|8     |FDRE   |    26|
|9     |IBUF   |     4|
|10    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |    78|
|2     |  CK     |clock_slowdown       |    59|
|3     |  JK0    |JK_Flip_Flop_clear   |     4|
|4     |  JK1    |JK_Flip_Flop_clear_0 |     2|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 647.371 ; gain = 420.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 647.371 ; gain = 119.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 647.371 ; gain = 420.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 647.371 ; gain = 424.941
INFO: [Common 17-1381] The checkpoint 'C:/Users/rhino/Desktop/Final_Exam/Final_Exam.runs/synth_1/Driverless_Final.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 647.371 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 15:52:34 2017...
