Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 14:49:07 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_double_div7_timing_summary_routed.rpt -pb operator_double_div7_timing_summary_routed.pb -rpx operator_double_div7_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_double_div7
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.773      -15.962                     20                  165        0.120        0.000                      0                  165        2.100        0.000                       0                   132  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.773      -15.962                     20                  165        0.120        0.000                      0                  165        2.100        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           20  Failing Endpoints,  Worst Slack       -1.773ns,  Total Violation      -15.962ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.773ns  (required time - arrival time)
  Source:                 tmp_1_reg_804_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.958ns (14.217%)  route 5.781ns (85.783%))
  Logic Levels:           13  (LUT3=1 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.672     0.672    ap_clk
    SLICE_X15Y130        FDRE                                         r  tmp_1_reg_804_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y130        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_804_reg[0]_replica_1/Q
                         net (fo=13, routed)          0.456     1.397    tmp_1_reg_804_repN_1
    SLICE_X17Y130        LUT3 (Prop_lut3_I1_O)        0.053     1.450 r  ap_return[30]_INST_0_i_4/O
                         net (fo=4, routed)           0.689     2.138    r_in_V[0]
    SLICE_X13Y130        LUT6 (Prop_lut6_I2_O)        0.053     2.191 r  ap_return[29]_INST_0_i_2/O
                         net (fo=6, routed)           0.376     2.568    grp_lut_div7_chunk_fu_151_ap_return_1[1]
    SLICE_X12Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.621 r  ap_return[26]_INST_0_i_2/O
                         net (fo=7, routed)           0.430     3.050    grp_lut_div7_chunk_fu_158_ap_return_1[1]
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.053     3.103 r  ap_return[23]_INST_0_i_4/O
                         net (fo=7, routed)           0.467     3.571    grp_lut_div7_chunk_fu_164_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     3.624 r  ap_return[20]_INST_0_i_4/O
                         net (fo=7, routed)           0.538     4.162    grp_lut_div7_chunk_fu_170_ap_return_1[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.053     4.215 r  ap_return[17]_INST_0_i_4/O
                         net (fo=7, routed)           0.433     4.647    grp_lut_div7_chunk_fu_176_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     4.700 r  ap_return[14]_INST_0_i_4/O
                         net (fo=7, routed)           0.491     5.191    grp_lut_div7_chunk_fu_182_ap_return_1[0]
    SLICE_X15Y127        LUT6 (Prop_lut6_I2_O)        0.053     5.244 r  ap_return[11]_INST_0_i_4/O
                         net (fo=7, routed)           0.289     5.533    grp_lut_div7_chunk_fu_188_ap_return_1[0]
    SLICE_X13Y128        LUT6 (Prop_lut6_I2_O)        0.053     5.586 r  ap_return[8]_INST_0_i_2/O
                         net (fo=7, routed)           0.592     6.178    grp_lut_div7_chunk_fu_194_ap_return_1[1]
    SLICE_X13Y126        LUT6 (Prop_lut6_I1_O)        0.053     6.231 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.340     6.571    call_ret4_14_i_i_lut_div7_chunk_fu_200_ap_return_1[1]
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.053     6.624 r  ap_return[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.540     7.164    call_ret4_15_i_i_lut_div7_chunk_fu_206_ap_return_1[2]
    SLICE_X13Y123        LUT6 (Prop_lut6_I0_O)        0.053     7.217 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.141     7.358    call_ret4_16_i_i_lut_div7_chunk_fu_212_ap_return_0[0]
    SLICE_X13Y123        LUT6 (Prop_lut6_I1_O)        0.053     7.411 r  p_Repl2_s_reg_142[0]_i_1/O
                         net (fo=1, routed)           0.000     7.411    p_Repl2_s_reg_142[0]_i_1_n_0
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_142_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.638     5.638    ap_clk
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_142_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X13Y123        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_142_reg[0]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                 -1.773    

Slack (VIOLATED) :        -1.758ns  (required time - arrival time)
  Source:                 tmp_1_reg_804_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 0.958ns (14.250%)  route 5.765ns (85.750%))
  Logic Levels:           13  (LUT3=2 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.672     0.672    ap_clk
    SLICE_X15Y130        FDRE                                         r  tmp_1_reg_804_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y130        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_804_reg[0]_replica_1/Q
                         net (fo=13, routed)          0.456     1.397    tmp_1_reg_804_repN_1
    SLICE_X17Y130        LUT3 (Prop_lut3_I1_O)        0.053     1.450 r  ap_return[30]_INST_0_i_4/O
                         net (fo=4, routed)           0.689     2.138    r_in_V[0]
    SLICE_X13Y130        LUT6 (Prop_lut6_I2_O)        0.053     2.191 r  ap_return[29]_INST_0_i_2/O
                         net (fo=6, routed)           0.376     2.568    grp_lut_div7_chunk_fu_151_ap_return_1[1]
    SLICE_X12Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.621 r  ap_return[26]_INST_0_i_2/O
                         net (fo=7, routed)           0.430     3.050    grp_lut_div7_chunk_fu_158_ap_return_1[1]
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.053     3.103 r  ap_return[23]_INST_0_i_4/O
                         net (fo=7, routed)           0.467     3.571    grp_lut_div7_chunk_fu_164_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     3.624 r  ap_return[20]_INST_0_i_4/O
                         net (fo=7, routed)           0.538     4.162    grp_lut_div7_chunk_fu_170_ap_return_1[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.053     4.215 r  ap_return[17]_INST_0_i_4/O
                         net (fo=7, routed)           0.433     4.647    grp_lut_div7_chunk_fu_176_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     4.700 r  ap_return[14]_INST_0_i_4/O
                         net (fo=7, routed)           0.491     5.191    grp_lut_div7_chunk_fu_182_ap_return_1[0]
    SLICE_X15Y127        LUT6 (Prop_lut6_I2_O)        0.053     5.244 r  ap_return[11]_INST_0_i_4/O
                         net (fo=7, routed)           0.289     5.533    grp_lut_div7_chunk_fu_188_ap_return_1[0]
    SLICE_X13Y128        LUT6 (Prop_lut6_I2_O)        0.053     5.586 r  ap_return[8]_INST_0_i_2/O
                         net (fo=7, routed)           0.592     6.178    grp_lut_div7_chunk_fu_194_ap_return_1[1]
    SLICE_X13Y126        LUT6 (Prop_lut6_I1_O)        0.053     6.231 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.400     6.631    call_ret4_14_i_i_lut_div7_chunk_fu_200_ap_return_1[1]
    SLICE_X12Y125        LUT6 (Prop_lut6_I1_O)        0.053     6.684 r  ap_return[2]_INST_0_i_2/O
                         net (fo=3, routed)           0.476     7.160    call_ret4_15_i_i_lut_div7_chunk_fu_206_ap_return_1[1]
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.053     7.213 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.128     7.342    ap_return[2]
    SLICE_X13Y124        LUT3 (Prop_lut3_I1_O)        0.053     7.395 r  p_Repl2_s_reg_142[2]_i_1/O
                         net (fo=1, routed)           0.000     7.395    p_Repl2_s_reg_142[2]_i_1_n_0
    SLICE_X13Y124        FDRE                                         r  p_Repl2_s_reg_142_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.638     5.638    ap_clk
    SLICE_X13Y124        FDRE                                         r  p_Repl2_s_reg_142_reg[2]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X13Y124        FDRE (Setup_fdre_C_D)        0.034     5.637    p_Repl2_s_reg_142_reg[2]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 -1.758    

Slack (VIOLATED) :        -1.652ns  (required time - arrival time)
  Source:                 tmp_1_reg_804_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.958ns (14.395%)  route 5.697ns (85.605%))
  Logic Levels:           13  (LUT3=1 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.672     0.672    ap_clk
    SLICE_X15Y130        FDRE                                         r  tmp_1_reg_804_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y130        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_804_reg[0]_replica_1/Q
                         net (fo=13, routed)          0.456     1.397    tmp_1_reg_804_repN_1
    SLICE_X17Y130        LUT3 (Prop_lut3_I1_O)        0.053     1.450 r  ap_return[30]_INST_0_i_4/O
                         net (fo=4, routed)           0.689     2.138    r_in_V[0]
    SLICE_X13Y130        LUT6 (Prop_lut6_I2_O)        0.053     2.191 r  ap_return[29]_INST_0_i_2/O
                         net (fo=6, routed)           0.376     2.568    grp_lut_div7_chunk_fu_151_ap_return_1[1]
    SLICE_X12Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.621 r  ap_return[26]_INST_0_i_2/O
                         net (fo=7, routed)           0.430     3.050    grp_lut_div7_chunk_fu_158_ap_return_1[1]
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.053     3.103 r  ap_return[23]_INST_0_i_4/O
                         net (fo=7, routed)           0.467     3.571    grp_lut_div7_chunk_fu_164_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     3.624 r  ap_return[20]_INST_0_i_4/O
                         net (fo=7, routed)           0.538     4.162    grp_lut_div7_chunk_fu_170_ap_return_1[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.053     4.215 r  ap_return[17]_INST_0_i_4/O
                         net (fo=7, routed)           0.433     4.647    grp_lut_div7_chunk_fu_176_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     4.700 r  ap_return[14]_INST_0_i_4/O
                         net (fo=7, routed)           0.491     5.191    grp_lut_div7_chunk_fu_182_ap_return_1[0]
    SLICE_X15Y127        LUT6 (Prop_lut6_I2_O)        0.053     5.244 r  ap_return[11]_INST_0_i_4/O
                         net (fo=7, routed)           0.289     5.533    grp_lut_div7_chunk_fu_188_ap_return_1[0]
    SLICE_X13Y128        LUT6 (Prop_lut6_I2_O)        0.053     5.586 r  ap_return[8]_INST_0_i_2/O
                         net (fo=7, routed)           0.592     6.178    grp_lut_div7_chunk_fu_194_ap_return_1[1]
    SLICE_X13Y126        LUT6 (Prop_lut6_I1_O)        0.053     6.231 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.340     6.571    call_ret4_14_i_i_lut_div7_chunk_fu_200_ap_return_1[1]
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.053     6.624 r  ap_return[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.450     7.074    call_ret4_15_i_i_lut_div7_chunk_fu_206_ap_return_1[2]
    SLICE_X12Y124        LUT5 (Prop_lut5_I0_O)        0.053     7.127 r  ap_return[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.147     7.274    call_ret4_16_i_i_lut_div7_chunk_fu_212_ap_return_0[1]
    SLICE_X12Y124        LUT6 (Prop_lut6_I1_O)        0.053     7.327 r  p_Repl2_s_reg_142[1]_i_1/O
                         net (fo=1, routed)           0.000     7.327    p_Repl2_s_reg_142[1]_i_1_n_0
    SLICE_X12Y124        FDRE                                         r  p_Repl2_s_reg_142_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.638     5.638    ap_clk
    SLICE_X12Y124        FDRE                                         r  p_Repl2_s_reg_142_reg[1]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X12Y124        FDRE (Setup_fdre_C_D)        0.072     5.675    p_Repl2_s_reg_142_reg[1]
  -------------------------------------------------------------------
                         required time                          5.675    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                 -1.652    

Slack (VIOLATED) :        -1.446ns  (required time - arrival time)
  Source:                 tmp_1_reg_804_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.411ns  (logic 0.905ns (14.116%)  route 5.506ns (85.884%))
  Logic Levels:           12  (LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.672     0.672    ap_clk
    SLICE_X15Y130        FDRE                                         r  tmp_1_reg_804_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y130        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_804_reg[0]_replica_1/Q
                         net (fo=13, routed)          0.456     1.397    tmp_1_reg_804_repN_1
    SLICE_X17Y130        LUT3 (Prop_lut3_I1_O)        0.053     1.450 r  ap_return[30]_INST_0_i_4/O
                         net (fo=4, routed)           0.689     2.138    r_in_V[0]
    SLICE_X13Y130        LUT6 (Prop_lut6_I2_O)        0.053     2.191 r  ap_return[29]_INST_0_i_2/O
                         net (fo=6, routed)           0.376     2.568    grp_lut_div7_chunk_fu_151_ap_return_1[1]
    SLICE_X12Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.621 r  ap_return[26]_INST_0_i_2/O
                         net (fo=7, routed)           0.430     3.050    grp_lut_div7_chunk_fu_158_ap_return_1[1]
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.053     3.103 r  ap_return[23]_INST_0_i_4/O
                         net (fo=7, routed)           0.467     3.571    grp_lut_div7_chunk_fu_164_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     3.624 r  ap_return[20]_INST_0_i_4/O
                         net (fo=7, routed)           0.538     4.162    grp_lut_div7_chunk_fu_170_ap_return_1[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.053     4.215 r  ap_return[17]_INST_0_i_4/O
                         net (fo=7, routed)           0.433     4.647    grp_lut_div7_chunk_fu_176_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     4.700 r  ap_return[14]_INST_0_i_4/O
                         net (fo=7, routed)           0.491     5.191    grp_lut_div7_chunk_fu_182_ap_return_1[0]
    SLICE_X15Y127        LUT6 (Prop_lut6_I2_O)        0.053     5.244 r  ap_return[11]_INST_0_i_4/O
                         net (fo=7, routed)           0.289     5.533    grp_lut_div7_chunk_fu_188_ap_return_1[0]
    SLICE_X13Y128        LUT6 (Prop_lut6_I2_O)        0.053     5.586 r  ap_return[8]_INST_0_i_2/O
                         net (fo=7, routed)           0.592     6.178    grp_lut_div7_chunk_fu_194_ap_return_1[1]
    SLICE_X13Y126        LUT6 (Prop_lut6_I1_O)        0.053     6.231 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.507     6.738    call_ret4_14_i_i_lut_div7_chunk_fu_200_ap_return_1[1]
    SLICE_X12Y126        LUT5 (Prop_lut5_I1_O)        0.053     6.791 r  ap_return[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.239     7.030    call_ret4_15_i_i_lut_div7_chunk_fu_206_ap_return_0[1]
    SLICE_X15Y126        LUT6 (Prop_lut6_I0_O)        0.053     7.083 r  p_Repl2_s_reg_142[4]_i_1/O
                         net (fo=1, routed)           0.000     7.083    p_Repl2_s_reg_142[4]_i_1_n_0
    SLICE_X15Y126        FDRE                                         r  p_Repl2_s_reg_142_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.638     5.638    ap_clk
    SLICE_X15Y126        FDRE                                         r  p_Repl2_s_reg_142_reg[4]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X15Y126        FDRE (Setup_fdre_C_D)        0.034     5.637    p_Repl2_s_reg_142_reg[4]
  -------------------------------------------------------------------
                         required time                          5.637    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                 -1.446    

Slack (VIOLATED) :        -1.249ns  (required time - arrival time)
  Source:                 tmp_1_reg_804_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 0.905ns (14.473%)  route 5.348ns (85.527%))
  Logic Levels:           12  (LUT3=1 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.672     0.672    ap_clk
    SLICE_X15Y130        FDRE                                         r  tmp_1_reg_804_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y130        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_804_reg[0]_replica_1/Q
                         net (fo=13, routed)          0.456     1.397    tmp_1_reg_804_repN_1
    SLICE_X17Y130        LUT3 (Prop_lut3_I1_O)        0.053     1.450 r  ap_return[30]_INST_0_i_4/O
                         net (fo=4, routed)           0.689     2.138    r_in_V[0]
    SLICE_X13Y130        LUT6 (Prop_lut6_I2_O)        0.053     2.191 r  ap_return[29]_INST_0_i_2/O
                         net (fo=6, routed)           0.376     2.568    grp_lut_div7_chunk_fu_151_ap_return_1[1]
    SLICE_X12Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.621 r  ap_return[26]_INST_0_i_2/O
                         net (fo=7, routed)           0.430     3.050    grp_lut_div7_chunk_fu_158_ap_return_1[1]
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.053     3.103 r  ap_return[23]_INST_0_i_4/O
                         net (fo=7, routed)           0.467     3.571    grp_lut_div7_chunk_fu_164_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     3.624 r  ap_return[20]_INST_0_i_4/O
                         net (fo=7, routed)           0.538     4.162    grp_lut_div7_chunk_fu_170_ap_return_1[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.053     4.215 r  ap_return[17]_INST_0_i_4/O
                         net (fo=7, routed)           0.433     4.647    grp_lut_div7_chunk_fu_176_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     4.700 r  ap_return[14]_INST_0_i_4/O
                         net (fo=7, routed)           0.491     5.191    grp_lut_div7_chunk_fu_182_ap_return_1[0]
    SLICE_X15Y127        LUT6 (Prop_lut6_I2_O)        0.053     5.244 r  ap_return[11]_INST_0_i_4/O
                         net (fo=7, routed)           0.289     5.533    grp_lut_div7_chunk_fu_188_ap_return_1[0]
    SLICE_X13Y128        LUT6 (Prop_lut6_I2_O)        0.053     5.586 r  ap_return[8]_INST_0_i_2/O
                         net (fo=7, routed)           0.654     6.240    grp_lut_div7_chunk_fu_194_ap_return_1[1]
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.053     6.293 r  ap_return[5]_INST_0_i_3/O
                         net (fo=6, routed)           0.380     6.673    call_ret4_14_i_i_lut_div7_chunk_fu_200_ap_return_1[0]
    SLICE_X12Y125        LUT6 (Prop_lut6_I2_O)        0.053     6.726 r  ap_return[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.146     6.872    call_ret4_15_i_i_lut_div7_chunk_fu_206_ap_return_0[0]
    SLICE_X12Y125        LUT6 (Prop_lut6_I0_O)        0.053     6.925 r  p_Repl2_s_reg_142[3]_i_1/O
                         net (fo=1, routed)           0.000     6.925    p_Repl2_s_reg_142[3]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  p_Repl2_s_reg_142_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.638     5.638    ap_clk
    SLICE_X12Y125        FDRE                                         r  p_Repl2_s_reg_142_reg[3]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X12Y125        FDRE (Setup_fdre_C_D)        0.073     5.676    p_Repl2_s_reg_142_reg[3]
  -------------------------------------------------------------------
                         required time                          5.676    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                 -1.249    

Slack (VIOLATED) :        -1.183ns  (required time - arrival time)
  Source:                 tmp_1_reg_804_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.905ns (14.718%)  route 5.244ns (85.282%))
  Logic Levels:           12  (LUT3=2 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.672     0.672    ap_clk
    SLICE_X15Y130        FDRE                                         r  tmp_1_reg_804_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y130        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_804_reg[0]_replica_1/Q
                         net (fo=13, routed)          0.456     1.397    tmp_1_reg_804_repN_1
    SLICE_X17Y130        LUT3 (Prop_lut3_I1_O)        0.053     1.450 r  ap_return[30]_INST_0_i_4/O
                         net (fo=4, routed)           0.689     2.138    r_in_V[0]
    SLICE_X13Y130        LUT6 (Prop_lut6_I2_O)        0.053     2.191 r  ap_return[29]_INST_0_i_2/O
                         net (fo=6, routed)           0.376     2.568    grp_lut_div7_chunk_fu_151_ap_return_1[1]
    SLICE_X12Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.621 r  ap_return[26]_INST_0_i_2/O
                         net (fo=7, routed)           0.430     3.050    grp_lut_div7_chunk_fu_158_ap_return_1[1]
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.053     3.103 r  ap_return[23]_INST_0_i_4/O
                         net (fo=7, routed)           0.467     3.571    grp_lut_div7_chunk_fu_164_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     3.624 r  ap_return[20]_INST_0_i_4/O
                         net (fo=7, routed)           0.538     4.162    grp_lut_div7_chunk_fu_170_ap_return_1[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.053     4.215 r  ap_return[17]_INST_0_i_4/O
                         net (fo=7, routed)           0.433     4.647    grp_lut_div7_chunk_fu_176_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     4.700 r  ap_return[14]_INST_0_i_4/O
                         net (fo=7, routed)           0.491     5.191    grp_lut_div7_chunk_fu_182_ap_return_1[0]
    SLICE_X15Y127        LUT6 (Prop_lut6_I2_O)        0.053     5.244 r  ap_return[11]_INST_0_i_4/O
                         net (fo=7, routed)           0.335     5.579    grp_lut_div7_chunk_fu_188_ap_return_1[0]
    SLICE_X15Y126        LUT6 (Prop_lut6_I2_O)        0.053     5.632 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.334     5.966    grp_lut_div7_chunk_fu_194_ap_return_1[0]
    SLICE_X13Y127        LUT6 (Prop_lut6_I2_O)        0.053     6.019 r  ap_return[5]_INST_0_i_1/O
                         net (fo=6, routed)           0.569     6.588    call_ret4_14_i_i_lut_div7_chunk_fu_200_ap_return_1[2]
    SLICE_X13Y126        LUT6 (Prop_lut6_I0_O)        0.053     6.641 r  ap_return[5]_INST_0/O
                         net (fo=1, routed)           0.127     6.768    ap_return[5]
    SLICE_X13Y126        LUT3 (Prop_lut3_I1_O)        0.053     6.821 r  p_Repl2_s_reg_142[5]_i_1/O
                         net (fo=1, routed)           0.000     6.821    p_Repl2_s_reg_142[5]_i_1_n_0
    SLICE_X13Y126        FDRE                                         r  p_Repl2_s_reg_142_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.638     5.638    ap_clk
    SLICE_X13Y126        FDRE                                         r  p_Repl2_s_reg_142_reg[5]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X13Y126        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_142_reg[5]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                 -1.183    

Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 tmp_1_reg_804_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.852ns (14.375%)  route 5.075ns (85.625%))
  Logic Levels:           11  (LUT3=2 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.672     0.672    ap_clk
    SLICE_X15Y130        FDRE                                         r  tmp_1_reg_804_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y130        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_804_reg[0]_replica_1/Q
                         net (fo=13, routed)          0.456     1.397    tmp_1_reg_804_repN_1
    SLICE_X17Y130        LUT3 (Prop_lut3_I1_O)        0.053     1.450 r  ap_return[30]_INST_0_i_4/O
                         net (fo=4, routed)           0.689     2.138    r_in_V[0]
    SLICE_X13Y130        LUT6 (Prop_lut6_I2_O)        0.053     2.191 r  ap_return[29]_INST_0_i_2/O
                         net (fo=6, routed)           0.376     2.568    grp_lut_div7_chunk_fu_151_ap_return_1[1]
    SLICE_X12Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.621 r  ap_return[26]_INST_0_i_2/O
                         net (fo=7, routed)           0.430     3.050    grp_lut_div7_chunk_fu_158_ap_return_1[1]
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.053     3.103 r  ap_return[23]_INST_0_i_4/O
                         net (fo=7, routed)           0.467     3.571    grp_lut_div7_chunk_fu_164_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     3.624 r  ap_return[20]_INST_0_i_4/O
                         net (fo=7, routed)           0.538     4.162    grp_lut_div7_chunk_fu_170_ap_return_1[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.053     4.215 r  ap_return[17]_INST_0_i_4/O
                         net (fo=7, routed)           0.433     4.647    grp_lut_div7_chunk_fu_176_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     4.700 r  ap_return[14]_INST_0_i_4/O
                         net (fo=7, routed)           0.491     5.191    grp_lut_div7_chunk_fu_182_ap_return_1[0]
    SLICE_X15Y127        LUT6 (Prop_lut6_I2_O)        0.053     5.244 r  ap_return[11]_INST_0_i_4/O
                         net (fo=7, routed)           0.289     5.533    grp_lut_div7_chunk_fu_188_ap_return_1[0]
    SLICE_X13Y128        LUT6 (Prop_lut6_I2_O)        0.053     5.586 r  ap_return[8]_INST_0_i_2/O
                         net (fo=7, routed)           0.499     6.086    grp_lut_div7_chunk_fu_194_ap_return_1[1]
    SLICE_X13Y127        LUT6 (Prop_lut6_I1_O)        0.053     6.139 r  ap_return[8]_INST_0/O
                         net (fo=1, routed)           0.407     6.546    ap_return[8]
    SLICE_X13Y127        LUT3 (Prop_lut3_I1_O)        0.053     6.599 r  p_Repl2_s_reg_142[8]_i_1/O
                         net (fo=1, routed)           0.000     6.599    p_Repl2_s_reg_142[8]_i_1_n_0
    SLICE_X13Y127        FDRE                                         r  p_Repl2_s_reg_142_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.638     5.638    ap_clk
    SLICE_X13Y127        FDRE                                         r  p_Repl2_s_reg_142_reg[8]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X13Y127        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_142_reg[8]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.795ns  (required time - arrival time)
  Source:                 tmp_1_reg_804_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.852ns (14.694%)  route 4.946ns (85.306%))
  Logic Levels:           11  (LUT3=1 LUT6=10)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.672     0.672    ap_clk
    SLICE_X15Y130        FDRE                                         r  tmp_1_reg_804_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y130        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_804_reg[0]_replica_1/Q
                         net (fo=13, routed)          0.456     1.397    tmp_1_reg_804_repN_1
    SLICE_X17Y130        LUT3 (Prop_lut3_I1_O)        0.053     1.450 r  ap_return[30]_INST_0_i_4/O
                         net (fo=4, routed)           0.689     2.138    r_in_V[0]
    SLICE_X13Y130        LUT6 (Prop_lut6_I2_O)        0.053     2.191 r  ap_return[29]_INST_0_i_2/O
                         net (fo=6, routed)           0.376     2.568    grp_lut_div7_chunk_fu_151_ap_return_1[1]
    SLICE_X12Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.621 r  ap_return[26]_INST_0_i_2/O
                         net (fo=7, routed)           0.430     3.050    grp_lut_div7_chunk_fu_158_ap_return_1[1]
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.053     3.103 r  ap_return[23]_INST_0_i_4/O
                         net (fo=7, routed)           0.467     3.571    grp_lut_div7_chunk_fu_164_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     3.624 r  ap_return[20]_INST_0_i_4/O
                         net (fo=7, routed)           0.538     4.162    grp_lut_div7_chunk_fu_170_ap_return_1[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.053     4.215 r  ap_return[17]_INST_0_i_4/O
                         net (fo=7, routed)           0.433     4.647    grp_lut_div7_chunk_fu_176_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     4.700 r  ap_return[14]_INST_0_i_4/O
                         net (fo=7, routed)           0.491     5.191    grp_lut_div7_chunk_fu_182_ap_return_1[0]
    SLICE_X15Y127        LUT6 (Prop_lut6_I2_O)        0.053     5.244 r  ap_return[11]_INST_0_i_4/O
                         net (fo=7, routed)           0.289     5.533    grp_lut_div7_chunk_fu_188_ap_return_1[0]
    SLICE_X13Y128        LUT6 (Prop_lut6_I2_O)        0.053     5.586 r  ap_return[8]_INST_0_i_2/O
                         net (fo=7, routed)           0.631     6.218    grp_lut_div7_chunk_fu_194_ap_return_1[1]
    SLICE_X12Y126        LUT6 (Prop_lut6_I1_O)        0.053     6.271 r  ap_return[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.147     6.417    call_ret4_14_i_i_lut_div7_chunk_fu_200_ap_return_0[0]
    SLICE_X12Y126        LUT6 (Prop_lut6_I0_O)        0.053     6.470 r  p_Repl2_s_reg_142[6]_i_1/O
                         net (fo=1, routed)           0.000     6.470    p_Repl2_s_reg_142[6]_i_1_n_0
    SLICE_X12Y126        FDRE                                         r  p_Repl2_s_reg_142_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.638     5.638    ap_clk
    SLICE_X12Y126        FDRE                                         r  p_Repl2_s_reg_142_reg[6]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X12Y126        FDRE (Setup_fdre_C_D)        0.072     5.675    p_Repl2_s_reg_142_reg[6]
  -------------------------------------------------------------------
                         required time                          5.675    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                 -0.795    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 tmp_1_reg_804_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 0.852ns (15.006%)  route 4.826ns (84.994%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.672     0.672    ap_clk
    SLICE_X15Y130        FDRE                                         r  tmp_1_reg_804_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y130        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_804_reg[0]_replica_1/Q
                         net (fo=13, routed)          0.456     1.397    tmp_1_reg_804_repN_1
    SLICE_X17Y130        LUT3 (Prop_lut3_I1_O)        0.053     1.450 r  ap_return[30]_INST_0_i_4/O
                         net (fo=4, routed)           0.689     2.138    r_in_V[0]
    SLICE_X13Y130        LUT6 (Prop_lut6_I2_O)        0.053     2.191 r  ap_return[29]_INST_0_i_2/O
                         net (fo=6, routed)           0.376     2.568    grp_lut_div7_chunk_fu_151_ap_return_1[1]
    SLICE_X12Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.621 r  ap_return[26]_INST_0_i_2/O
                         net (fo=7, routed)           0.430     3.050    grp_lut_div7_chunk_fu_158_ap_return_1[1]
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.053     3.103 r  ap_return[23]_INST_0_i_4/O
                         net (fo=7, routed)           0.467     3.571    grp_lut_div7_chunk_fu_164_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     3.624 r  ap_return[20]_INST_0_i_4/O
                         net (fo=7, routed)           0.538     4.162    grp_lut_div7_chunk_fu_170_ap_return_1[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.053     4.215 r  ap_return[17]_INST_0_i_4/O
                         net (fo=7, routed)           0.433     4.647    grp_lut_div7_chunk_fu_176_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     4.700 r  ap_return[14]_INST_0_i_4/O
                         net (fo=7, routed)           0.491     5.191    grp_lut_div7_chunk_fu_182_ap_return_1[0]
    SLICE_X15Y127        LUT6 (Prop_lut6_I2_O)        0.053     5.244 r  ap_return[11]_INST_0_i_4/O
                         net (fo=7, routed)           0.335     5.579    grp_lut_div7_chunk_fu_188_ap_return_1[0]
    SLICE_X15Y126        LUT6 (Prop_lut6_I2_O)        0.053     5.632 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.474     6.106    grp_lut_div7_chunk_fu_194_ap_return_1[0]
    SLICE_X13Y128        LUT5 (Prop_lut5_I2_O)        0.053     6.159 r  ap_return[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.138     6.297    call_ret4_14_i_i_lut_div7_chunk_fu_200_ap_return_0[1]
    SLICE_X13Y128        LUT6 (Prop_lut6_I0_O)        0.053     6.350 r  p_Repl2_s_reg_142[7]_i_1/O
                         net (fo=1, routed)           0.000     6.350    p_Repl2_s_reg_142[7]_i_1_n_0
    SLICE_X13Y128        FDRE                                         r  p_Repl2_s_reg_142_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.638     5.638    ap_clk
    SLICE_X13Y128        FDRE                                         r  p_Repl2_s_reg_142_reg[7]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X13Y128        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_142_reg[7]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.632ns  (required time - arrival time)
  Source:                 tmp_1_reg_804_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q_chunk_V_ret2_6_i_i_reg_838_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 0.746ns (13.493%)  route 4.783ns (86.507%))
  Logic Levels:           9  (LUT3=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.672     0.672    ap_clk
    SLICE_X15Y130        FDRE                                         r  tmp_1_reg_804_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y130        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_804_reg[0]_replica_1/Q
                         net (fo=13, routed)          0.456     1.397    tmp_1_reg_804_repN_1
    SLICE_X17Y130        LUT3 (Prop_lut3_I1_O)        0.053     1.450 r  ap_return[30]_INST_0_i_4/O
                         net (fo=4, routed)           0.689     2.138    r_in_V[0]
    SLICE_X13Y130        LUT6 (Prop_lut6_I2_O)        0.053     2.191 r  ap_return[29]_INST_0_i_2/O
                         net (fo=6, routed)           0.376     2.568    grp_lut_div7_chunk_fu_151_ap_return_1[1]
    SLICE_X12Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.621 r  ap_return[26]_INST_0_i_2/O
                         net (fo=7, routed)           0.430     3.050    grp_lut_div7_chunk_fu_158_ap_return_1[1]
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.053     3.103 r  ap_return[23]_INST_0_i_4/O
                         net (fo=7, routed)           0.467     3.571    grp_lut_div7_chunk_fu_164_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     3.624 r  ap_return[20]_INST_0_i_4/O
                         net (fo=7, routed)           0.538     4.162    grp_lut_div7_chunk_fu_170_ap_return_1[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.053     4.215 r  ap_return[17]_INST_0_i_4/O
                         net (fo=7, routed)           0.433     4.647    grp_lut_div7_chunk_fu_176_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     4.700 r  ap_return[14]_INST_0_i_4/O
                         net (fo=7, routed)           0.285     4.986    grp_lut_div7_chunk_fu_182_ap_return_1[0]
    SLICE_X12Y127        LUT6 (Prop_lut6_I2_O)        0.053     5.039 r  ap_return[11]_INST_0_i_1/O
                         net (fo=7, routed)           0.735     5.774    grp_lut_div7_chunk_fu_188_ap_return_1[2]
    SLICE_X12Y128        LUT6 (Prop_lut6_I0_O)        0.053     5.827 r  ap_return[9]_INST_0_i_1/O
                         net (fo=3, routed)           0.374     6.201    grp_lut_div7_chunk_fu_194_ap_return_0[0]
    SLICE_X17Y128        FDRE                                         r  q_chunk_V_ret2_6_i_i_reg_838_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.638     5.638    ap_clk
    SLICE_X17Y128        FDRE                                         r  q_chunk_V_ret2_6_i_i_reg_838_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X17Y128        FDRE (Setup_fdre_C_D)       -0.034     5.569    q_chunk_V_ret2_6_i_i_reg_838_reg[0]
  -------------------------------------------------------------------
                         required time                          5.569    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                 -0.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 q_chunk_V_ret2_2_i_i_reg_818_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.771%)  route 0.094ns (42.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.283     0.283    ap_clk
    SLICE_X9Y122         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_818_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_ret2_2_i_i_reg_818_reg[0]/Q
                         net (fo=2, routed)           0.094     0.477    q_chunk_V_ret2_2_i_i_reg_818[0]
    SLICE_X8Y122         LUT6 (Prop_lut6_I1_O)        0.028     0.505 r  p_Repl2_s_reg_142[45]_i_1/O
                         net (fo=1, routed)           0.000     0.505    p_Repl2_s_reg_142[45]_i_1_n_0
    SLICE_X8Y122         FDRE                                         r  p_Repl2_s_reg_142_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.298     0.298    ap_clk
    SLICE_X8Y122         FDRE                                         r  p_Repl2_s_reg_142_reg[45]/C
                         clock pessimism              0.000     0.298    
    SLICE_X8Y122         FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_142_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 q_chunk_V_ret2_1_i_i_reg_813_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.771%)  route 0.094ns (42.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.283     0.283    ap_clk
    SLICE_X17Y125        FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_813_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_ret2_1_i_i_reg_813_reg[2]/Q
                         net (fo=2, routed)           0.094     0.477    q_chunk_V_ret2_1_i_i_reg_813[2]
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.028     0.505 r  p_Repl2_s_reg_142[50]_i_1/O
                         net (fo=1, routed)           0.000     0.505    p_Repl2_s_reg_142[50]_i_1_n_0
    SLICE_X16Y125        FDRE                                         r  p_Repl2_s_reg_142_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.298     0.298    ap_clk
    SLICE_X16Y125        FDRE                                         r  p_Repl2_s_reg_142_reg[50]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y125        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_142_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 q_chunk_V_ret2_4_i_i_reg_828_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.427%)  route 0.107ns (45.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.283     0.283    ap_clk
    SLICE_X9Y122         FDRE                                         r  q_chunk_V_ret2_4_i_i_reg_828_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_ret2_4_i_i_reg_828_reg[0]/Q
                         net (fo=2, routed)           0.107     0.490    q_chunk_V_ret2_4_i_i_reg_828[0]
    SLICE_X8Y121         LUT6 (Prop_lut6_I1_O)        0.028     0.518 r  p_Repl2_s_reg_142[39]_i_1/O
                         net (fo=1, routed)           0.000     0.518    p_Repl2_s_reg_142[39]_i_1_n_0
    SLICE_X8Y121         FDRE                                         r  p_Repl2_s_reg_142_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.298     0.298    ap_clk
    SLICE_X8Y121         FDRE                                         r  p_Repl2_s_reg_142_reg[39]/C
                         clock pessimism              0.000     0.298    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_142_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 q_chunk_V_ret2_2_i_i_reg_818_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.124%)  route 0.133ns (50.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.283     0.283    ap_clk
    SLICE_X17Y125        FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_818_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_ret2_2_i_i_reg_818_reg[2]/Q
                         net (fo=2, routed)           0.133     0.516    q_chunk_V_ret2_2_i_i_reg_818[2]
    SLICE_X16Y125        LUT6 (Prop_lut6_I1_O)        0.028     0.544 r  p_Repl2_s_reg_142[47]_i_1/O
                         net (fo=1, routed)           0.000     0.544    p_Repl2_s_reg_142[47]_i_1_n_0
    SLICE_X16Y125        FDRE                                         r  p_Repl2_s_reg_142_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.298     0.298    ap_clk
    SLICE_X16Y125        FDRE                                         r  p_Repl2_s_reg_142_reg[47]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y125        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_142_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 q_chunk_V_ret2_4_i_i_reg_828_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.284%)  route 0.108ns (45.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.283     0.283    ap_clk
    SLICE_X9Y122         FDRE                                         r  q_chunk_V_ret2_4_i_i_reg_828_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_ret2_4_i_i_reg_828_reg[1]/Q
                         net (fo=2, routed)           0.108     0.491    q_chunk_V_ret2_4_i_i_reg_828[1]
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.028     0.519 r  p_Repl2_s_reg_142[40]_i_1/O
                         net (fo=1, routed)           0.000     0.519    p_Repl2_s_reg_142[40]_i_1_n_0
    SLICE_X11Y122        FDRE                                         r  p_Repl2_s_reg_142_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.298     0.298    ap_clk
    SLICE_X11Y122        FDRE                                         r  p_Repl2_s_reg_142_reg[40]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y122        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_142_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_142_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.165%)  route 0.119ns (44.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.283     0.283    ap_clk
    SLICE_X8Y129         FDRE                                         r  p_Repl2_s_reg_142_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_142_reg[34]/Q
                         net (fo=2, routed)           0.119     0.520    p_Repl2_s_reg_142[34]
    SLICE_X8Y129         LUT6 (Prop_lut6_I4_O)        0.028     0.548 r  p_Repl2_s_reg_142[34]_i_1/O
                         net (fo=1, routed)           0.000     0.548    p_Repl2_s_reg_142[34]_i_1_n_0
    SLICE_X8Y129         FDRE                                         r  p_Repl2_s_reg_142_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.298     0.298    ap_clk
    SLICE_X8Y129         FDRE                                         r  p_Repl2_s_reg_142_reg[34]/C
                         clock pessimism              0.000     0.298    
    SLICE_X8Y129         FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_142_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_142_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.532%)  route 0.116ns (47.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.283     0.283    ap_clk
    SLICE_X11Y123        FDRE                                         r  p_Repl2_s_reg_142_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_142_reg[44]/Q
                         net (fo=2, routed)           0.116     0.499    p_Repl2_s_reg_142[44]
    SLICE_X11Y123        LUT6 (Prop_lut6_I4_O)        0.028     0.527 r  p_Repl2_s_reg_142[44]_i_1/O
                         net (fo=1, routed)           0.000     0.527    p_Repl2_s_reg_142[44]_i_1_n_0
    SLICE_X11Y123        FDRE                                         r  p_Repl2_s_reg_142_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.298     0.298    ap_clk
    SLICE_X11Y123        FDRE                                         r  p_Repl2_s_reg_142_reg[44]/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y123        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_142_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_142_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.532%)  route 0.116ns (47.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.283     0.283    ap_clk
    SLICE_X9Y123         FDRE                                         r  p_Repl2_s_reg_142_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_142_reg[51]/Q
                         net (fo=2, routed)           0.116     0.499    p_Repl2_s_reg_142[51]
    SLICE_X9Y123         LUT6 (Prop_lut6_I4_O)        0.028     0.527 r  p_Repl2_s_reg_142[51]_i_1/O
                         net (fo=1, routed)           0.000     0.527    p_Repl2_s_reg_142[51]_i_1_n_0
    SLICE_X9Y123         FDRE                                         r  p_Repl2_s_reg_142_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.298     0.298    ap_clk
    SLICE_X9Y123         FDRE                                         r  p_Repl2_s_reg_142_reg[51]/C
                         clock pessimism              0.000     0.298    
    SLICE_X9Y123         FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_142_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.527    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 q_chunk_V_ret2_3_i_i_reg_823_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.146ns (52.484%)  route 0.132ns (47.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.283     0.283    ap_clk
    SLICE_X10Y124        FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_823_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y124        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  q_chunk_V_ret2_3_i_i_reg_823_reg[1]/Q
                         net (fo=2, routed)           0.132     0.533    q_chunk_V_ret2_3_i_i_reg_823[1]
    SLICE_X10Y123        LUT6 (Prop_lut6_I1_O)        0.028     0.561 r  p_Repl2_s_reg_142[43]_i_1/O
                         net (fo=1, routed)           0.000     0.561    p_Repl2_s_reg_142[43]_i_1_n_0
    SLICE_X10Y123        FDRE                                         r  p_Repl2_s_reg_142_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.298     0.298    ap_clk
    SLICE_X10Y123        FDRE                                         r  p_Repl2_s_reg_142_reg[43]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y123        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_142_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_142_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.887%)  route 0.147ns (50.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.283     0.283    ap_clk
    SLICE_X8Y121         FDRE                                         r  p_Repl2_s_reg_142_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_142_reg[46]/Q
                         net (fo=2, routed)           0.147     0.548    p_Repl2_s_reg_142[46]
    SLICE_X8Y121         LUT6 (Prop_lut6_I4_O)        0.028     0.576 r  p_Repl2_s_reg_142[46]_i_1/O
                         net (fo=1, routed)           0.000     0.576    p_Repl2_s_reg_142[46]_i_1_n_0
    SLICE_X8Y121         FDRE                                         r  p_Repl2_s_reg_142_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.298     0.298    ap_clk
    SLICE_X8Y121         FDRE                                         r  p_Repl2_s_reg_142_reg[46]/C
                         clock pessimism              0.000     0.298    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_142_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X20Y141  p_Repl2_1_reg_808_reg[6]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X20Y140  p_Repl2_1_reg_808_reg[7]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X20Y140  p_Repl2_1_reg_808_reg[8]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X20Y140  p_Repl2_1_reg_808_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X11Y129  p_Repl2_s_reg_142_reg[32]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X17Y130  r_V_ret3_6_i_i_reg_843_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         5.000       4.250      SLICE_X15Y129  r_V_ret3_6_i_i_reg_843_reg[2]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X20Y140  p_Repl2_1_reg_808_reg[1]/C
Min Period        n/a     FDSE/C   n/a            0.700         5.000       4.300      SLICE_X17Y131  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X15Y131  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X20Y141  p_Repl2_1_reg_808_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X20Y141  p_Repl2_1_reg_808_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X20Y140  p_Repl2_1_reg_808_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X20Y140  p_Repl2_1_reg_808_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X20Y140  p_Repl2_1_reg_808_reg[8]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X20Y140  p_Repl2_1_reg_808_reg[8]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X20Y140  p_Repl2_1_reg_808_reg[9]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X20Y140  p_Repl2_1_reg_808_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X11Y129  p_Repl2_s_reg_142_reg[32]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.500       2.100      SLICE_X11Y129  p_Repl2_s_reg_142_reg[32]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X17Y131  ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X17Y131  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X15Y131  ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X15Y131  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X20Y141  p_Repl2_1_reg_808_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X20Y141  p_Repl2_1_reg_808_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X20Y141  p_Repl2_1_reg_808_reg[5]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X20Y141  p_Repl2_1_reg_808_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X20Y141  p_Repl2_1_reg_808_reg[6]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X20Y141  p_Repl2_1_reg_808_reg[6]/C



