Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 30 10:56:35 2024
| Host         : Peng0v0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.449        0.000                      0                 2409        0.205        0.000                      0                 2409        1.100        0.000                       0                  1199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysclk_p              {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_p                                                                                                                                                                1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        8.449        0.000                      0                 2409        0.205        0.000                      0                 2409        9.600        0.000                       0                  1195  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 CPU/REGs/regfile_reg[30][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/REGs/regfile_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.363ns  (logic 1.136ns (9.997%)  route 10.227ns (90.003%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.285    -2.291    CPU/REGs/clk_out1
    SLICE_X38Y193        FDRE                                         r  CPU/REGs/regfile_reg[30][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.032 r  CPU/REGs/regfile_reg[30][6]/Q
                         net (fo=2, routed)           0.652    -1.381    CPU/REGs/regs[30]_1[6]
    SLICE_X38Y190        LUT6 (Prop_lut6_I3_O)        0.043    -1.338 f  CPU/REGs/mem_addr_o0_carry__0_i_29/O
                         net (fo=1, routed)           0.000    -1.338    CPU/REGs/mem_addr_o0_carry__0_i_29_n_0
    SLICE_X38Y190        MUXF7 (Prop_muxf7_I0_O)      0.101    -1.237 f  CPU/REGs/mem_addr_o0_carry__0_i_13/O
                         net (fo=1, routed)           0.561    -0.676    CPU/REGs/mem_addr_o0_carry__0_i_13_n_0
    SLICE_X38Y191        LUT6 (Prop_lut6_I3_O)        0.123    -0.553 r  CPU/REGs/mem_addr_o0_carry__0_i_2/O
                         net (fo=5, routed)           0.708     0.155    CPU/REGs/reg_1[6]
    SLICE_X43Y178        LUT3 (Prop_lut3_I0_O)        0.043     0.198 r  CPU/REGs/mem_addr_o0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.198    CPU/ALU/RAM_word_extension1_i_12__2_0[2]
    SLICE_X43Y178        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.393 r  CPU/ALU/mem_addr_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.393    CPU/ALU/mem_addr_o0_carry__0_n_0
    SLICE_X43Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.446 r  CPU/ALU/mem_addr_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.446    CPU/ALU/mem_addr_o0_carry__1_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     0.557 r  CPU/ALU/mem_addr_o0_carry__2/O[2]
                         net (fo=44, routed)          3.968     4.525    Block_RAM/RAM_word_extension1/mem_addr_o0[0]
    SLICE_X25Y79         LUT5 (Prop_lut5_I1_O)        0.122     4.647 r  Block_RAM/RAM_word_extension1/regfile[31][0]_i_6/O
                         net (fo=1, routed)           0.763     5.410    CPU/ALU/regfile_reg[31][0]_0
    SLICE_X25Y94         LUT6 (Prop_lut6_I1_O)        0.043     5.453 r  CPU/ALU/regfile[31][0]_i_4/O
                         net (fo=2, routed)           2.362     7.814    CPU/ALU/regfile[31][0]_i_4_n_0
    SLICE_X41Y170        LUT4 (Prop_lut4_I2_O)        0.043     7.857 r  CPU/ALU/regfile[31][0]_i_1/O
                         net (fo=31, routed)          1.214     9.072    CPU/REGs/regfile_reg[31][31]_0[0]
    SLICE_X52Y185        FDRE                                         r  CPU/REGs/regfile_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.087    18.205    CPU/REGs/clk_out1
    SLICE_X52Y185        FDRE                                         r  CPU/REGs/regfile_reg[14][0]/C
                         clock pessimism             -0.609    17.597    
                         clock uncertainty           -0.074    17.523    
    SLICE_X52Y185        FDRE (Setup_fdre_C_D)       -0.002    17.521    CPU/REGs/regfile_reg[14][0]
  -------------------------------------------------------------------
                         required time                         17.521    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                  8.449    

Slack (MET) :             8.482ns  (required time - arrival time)
  Source:                 CPU/REGs/regfile_reg[30][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/REGs/regfile_reg[9][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.323ns  (logic 1.172ns (10.350%)  route 10.151ns (89.650%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 18.206 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.285    -2.291    CPU/REGs/clk_out1
    SLICE_X38Y193        FDRE                                         r  CPU/REGs/regfile_reg[30][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.032 r  CPU/REGs/regfile_reg[30][6]/Q
                         net (fo=2, routed)           0.652    -1.381    CPU/REGs/regs[30]_1[6]
    SLICE_X38Y190        LUT6 (Prop_lut6_I3_O)        0.043    -1.338 f  CPU/REGs/mem_addr_o0_carry__0_i_29/O
                         net (fo=1, routed)           0.000    -1.338    CPU/REGs/mem_addr_o0_carry__0_i_29_n_0
    SLICE_X38Y190        MUXF7 (Prop_muxf7_I0_O)      0.101    -1.237 f  CPU/REGs/mem_addr_o0_carry__0_i_13/O
                         net (fo=1, routed)           0.561    -0.676    CPU/REGs/mem_addr_o0_carry__0_i_13_n_0
    SLICE_X38Y191        LUT6 (Prop_lut6_I3_O)        0.123    -0.553 r  CPU/REGs/mem_addr_o0_carry__0_i_2/O
                         net (fo=5, routed)           0.708     0.155    CPU/REGs/reg_1[6]
    SLICE_X43Y178        LUT3 (Prop_lut3_I0_O)        0.043     0.198 r  CPU/REGs/mem_addr_o0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.198    CPU/ALU/RAM_word_extension1_i_12__2_0[2]
    SLICE_X43Y178        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.393 r  CPU/ALU/mem_addr_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.393    CPU/ALU/mem_addr_o0_carry__0_n_0
    SLICE_X43Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.446 r  CPU/ALU/mem_addr_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.446    CPU/ALU/mem_addr_o0_carry__1_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     0.595 r  CPU/ALU/mem_addr_o0_carry__2/O[3]
                         net (fo=44, routed)          3.858     4.453    Block_RAM/RAM_word_extension1/mem_addr_o0[1]
    SLICE_X26Y77         LUT5 (Prop_lut5_I2_O)        0.120     4.573 r  Block_RAM/RAM_word_extension1/regfile[31][2]_i_6/O
                         net (fo=1, routed)           0.729     5.302    CPU/ALU/regfile_reg[31][2]_0
    SLICE_X26Y93         LUT6 (Prop_lut6_I1_O)        0.043     5.345 r  CPU/ALU/regfile[31][2]_i_4/O
                         net (fo=2, routed)           2.362     7.707    CPU/ALU/regfile[31][2]_i_4_n_0
    SLICE_X40Y168        LUT4 (Prop_lut4_I2_O)        0.043     7.750 r  CPU/ALU/regfile[31][2]_i_1/O
                         net (fo=31, routed)          1.282     9.032    CPU/REGs/regfile_reg[31][31]_0[2]
    SLICE_X52Y187        FDRE                                         r  CPU/REGs/regfile_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.088    18.206    CPU/REGs/clk_out1
    SLICE_X52Y187        FDRE                                         r  CPU/REGs/regfile_reg[9][2]/C
                         clock pessimism             -0.609    17.598    
                         clock uncertainty           -0.074    17.524    
    SLICE_X52Y187        FDRE (Setup_fdre_C_D)       -0.010    17.514    CPU/REGs/regfile_reg[9][2]
  -------------------------------------------------------------------
                         required time                         17.514    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  8.482    

Slack (MET) :             8.530ns  (required time - arrival time)
  Source:                 CPU/REGs/regfile_reg[30][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/REGs/regfile_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.263ns  (logic 1.136ns (10.086%)  route 10.127ns (89.914%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 18.206 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.285    -2.291    CPU/REGs/clk_out1
    SLICE_X38Y193        FDRE                                         r  CPU/REGs/regfile_reg[30][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.032 r  CPU/REGs/regfile_reg[30][6]/Q
                         net (fo=2, routed)           0.652    -1.381    CPU/REGs/regs[30]_1[6]
    SLICE_X38Y190        LUT6 (Prop_lut6_I3_O)        0.043    -1.338 f  CPU/REGs/mem_addr_o0_carry__0_i_29/O
                         net (fo=1, routed)           0.000    -1.338    CPU/REGs/mem_addr_o0_carry__0_i_29_n_0
    SLICE_X38Y190        MUXF7 (Prop_muxf7_I0_O)      0.101    -1.237 f  CPU/REGs/mem_addr_o0_carry__0_i_13/O
                         net (fo=1, routed)           0.561    -0.676    CPU/REGs/mem_addr_o0_carry__0_i_13_n_0
    SLICE_X38Y191        LUT6 (Prop_lut6_I3_O)        0.123    -0.553 r  CPU/REGs/mem_addr_o0_carry__0_i_2/O
                         net (fo=5, routed)           0.708     0.155    CPU/REGs/reg_1[6]
    SLICE_X43Y178        LUT3 (Prop_lut3_I0_O)        0.043     0.198 r  CPU/REGs/mem_addr_o0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.198    CPU/ALU/RAM_word_extension1_i_12__2_0[2]
    SLICE_X43Y178        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.393 r  CPU/ALU/mem_addr_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.393    CPU/ALU/mem_addr_o0_carry__0_n_0
    SLICE_X43Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.446 r  CPU/ALU/mem_addr_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.446    CPU/ALU/mem_addr_o0_carry__1_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     0.557 r  CPU/ALU/mem_addr_o0_carry__2/O[2]
                         net (fo=44, routed)          3.968     4.525    Block_RAM/RAM_word_extension1/mem_addr_o0[0]
    SLICE_X25Y79         LUT5 (Prop_lut5_I1_O)        0.122     4.647 r  Block_RAM/RAM_word_extension1/regfile[31][0]_i_6/O
                         net (fo=1, routed)           0.763     5.410    CPU/ALU/regfile_reg[31][0]_0
    SLICE_X25Y94         LUT6 (Prop_lut6_I1_O)        0.043     5.453 r  CPU/ALU/regfile[31][0]_i_4/O
                         net (fo=2, routed)           2.362     7.814    CPU/ALU/regfile[31][0]_i_4_n_0
    SLICE_X41Y170        LUT4 (Prop_lut4_I2_O)        0.043     7.857 r  CPU/ALU/regfile[31][0]_i_1/O
                         net (fo=31, routed)          1.114     8.972    CPU/REGs/regfile_reg[31][31]_0[0]
    SLICE_X53Y186        FDRE                                         r  CPU/REGs/regfile_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.088    18.206    CPU/REGs/clk_out1
    SLICE_X53Y186        FDRE                                         r  CPU/REGs/regfile_reg[6][0]/C
                         clock pessimism             -0.609    17.598    
                         clock uncertainty           -0.074    17.524    
    SLICE_X53Y186        FDRE (Setup_fdre_C_D)       -0.022    17.502    CPU/REGs/regfile_reg[6][0]
  -------------------------------------------------------------------
                         required time                         17.502    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  8.530    

Slack (MET) :             8.539ns  (required time - arrival time)
  Source:                 CPU/REGs/regfile_reg[30][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/REGs/regfile_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.253ns  (logic 1.136ns (10.095%)  route 10.117ns (89.905%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.285    -2.291    CPU/REGs/clk_out1
    SLICE_X38Y193        FDRE                                         r  CPU/REGs/regfile_reg[30][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.032 r  CPU/REGs/regfile_reg[30][6]/Q
                         net (fo=2, routed)           0.652    -1.381    CPU/REGs/regs[30]_1[6]
    SLICE_X38Y190        LUT6 (Prop_lut6_I3_O)        0.043    -1.338 f  CPU/REGs/mem_addr_o0_carry__0_i_29/O
                         net (fo=1, routed)           0.000    -1.338    CPU/REGs/mem_addr_o0_carry__0_i_29_n_0
    SLICE_X38Y190        MUXF7 (Prop_muxf7_I0_O)      0.101    -1.237 f  CPU/REGs/mem_addr_o0_carry__0_i_13/O
                         net (fo=1, routed)           0.561    -0.676    CPU/REGs/mem_addr_o0_carry__0_i_13_n_0
    SLICE_X38Y191        LUT6 (Prop_lut6_I3_O)        0.123    -0.553 r  CPU/REGs/mem_addr_o0_carry__0_i_2/O
                         net (fo=5, routed)           0.708     0.155    CPU/REGs/reg_1[6]
    SLICE_X43Y178        LUT3 (Prop_lut3_I0_O)        0.043     0.198 r  CPU/REGs/mem_addr_o0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.198    CPU/ALU/RAM_word_extension1_i_12__2_0[2]
    SLICE_X43Y178        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.393 r  CPU/ALU/mem_addr_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.393    CPU/ALU/mem_addr_o0_carry__0_n_0
    SLICE_X43Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.446 r  CPU/ALU/mem_addr_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.446    CPU/ALU/mem_addr_o0_carry__1_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     0.557 r  CPU/ALU/mem_addr_o0_carry__2/O[2]
                         net (fo=44, routed)          3.968     4.525    Block_RAM/RAM_word_extension1/mem_addr_o0[0]
    SLICE_X25Y79         LUT5 (Prop_lut5_I1_O)        0.122     4.647 r  Block_RAM/RAM_word_extension1/regfile[31][0]_i_6/O
                         net (fo=1, routed)           0.763     5.410    CPU/ALU/regfile_reg[31][0]_0
    SLICE_X25Y94         LUT6 (Prop_lut6_I1_O)        0.043     5.453 r  CPU/ALU/regfile[31][0]_i_4/O
                         net (fo=2, routed)           2.362     7.814    CPU/ALU/regfile[31][0]_i_4_n_0
    SLICE_X41Y170        LUT4 (Prop_lut4_I2_O)        0.043     7.857 r  CPU/ALU/regfile[31][0]_i_1/O
                         net (fo=31, routed)          1.104     8.961    CPU/REGs/regfile_reg[31][31]_0[0]
    SLICE_X53Y185        FDRE                                         r  CPU/REGs/regfile_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.087    18.205    CPU/REGs/clk_out1
    SLICE_X53Y185        FDRE                                         r  CPU/REGs/regfile_reg[7][0]/C
                         clock pessimism             -0.609    17.597    
                         clock uncertainty           -0.074    17.523    
    SLICE_X53Y185        FDRE (Setup_fdre_C_D)       -0.022    17.501    CPU/REGs/regfile_reg[7][0]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  8.539    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 CPU/REGs/regfile_reg[30][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/REGs/regfile_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.349ns  (logic 1.235ns (10.882%)  route 10.114ns (89.118%))
  Logic Levels:           10  (CARRY4=3 LUT3=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.588ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.285    -2.291    CPU/REGs/clk_out1
    SLICE_X38Y193        FDRE                                         r  CPU/REGs/regfile_reg[30][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.032 r  CPU/REGs/regfile_reg[30][6]/Q
                         net (fo=2, routed)           0.652    -1.381    CPU/REGs/regs[30]_1[6]
    SLICE_X38Y190        LUT6 (Prop_lut6_I3_O)        0.043    -1.338 f  CPU/REGs/mem_addr_o0_carry__0_i_29/O
                         net (fo=1, routed)           0.000    -1.338    CPU/REGs/mem_addr_o0_carry__0_i_29_n_0
    SLICE_X38Y190        MUXF7 (Prop_muxf7_I0_O)      0.101    -1.237 f  CPU/REGs/mem_addr_o0_carry__0_i_13/O
                         net (fo=1, routed)           0.561    -0.676    CPU/REGs/mem_addr_o0_carry__0_i_13_n_0
    SLICE_X38Y191        LUT6 (Prop_lut6_I3_O)        0.123    -0.553 r  CPU/REGs/mem_addr_o0_carry__0_i_2/O
                         net (fo=5, routed)           0.708     0.155    CPU/REGs/reg_1[6]
    SLICE_X43Y178        LUT3 (Prop_lut3_I0_O)        0.043     0.198 r  CPU/REGs/mem_addr_o0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.198    CPU/ALU/RAM_word_extension1_i_12__2_0[2]
    SLICE_X43Y178        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.393 r  CPU/ALU/mem_addr_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.393    CPU/ALU/mem_addr_o0_carry__0_n_0
    SLICE_X43Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.446 r  CPU/ALU/mem_addr_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.446    CPU/ALU/mem_addr_o0_carry__1_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     0.557 r  CPU/ALU/mem_addr_o0_carry__2/O[2]
                         net (fo=44, routed)          1.123     1.680    CPU/ALU/mem_addr_o0_carry__2_i_7[0]
    SLICE_X37Y167        LUT3 (Prop_lut3_I1_O)        0.128     1.808 f  CPU/ALU/RAM_word_extension2_i_2/O
                         net (fo=55, routed)          3.086     4.893    CPU/ALU/RAM_word_extension1_i_27__2_1
    SLICE_X27Y94         LUT6 (Prop_lut6_I4_O)        0.136     5.029 r  CPU/ALU/regfile[31][1]_i_4/O
                         net (fo=2, routed)           2.293     7.322    CPU/ALU/regfile[31][1]_i_4_n_0
    SLICE_X39Y170        LUT4 (Prop_lut4_I2_O)        0.043     7.365 r  CPU/ALU/regfile[31][1]_i_1/O
                         net (fo=31, routed)          1.692     9.057    CPU/REGs/regfile_reg[31][31]_0[1]
    SLICE_X38Y197        FDRE                                         r  CPU/REGs/regfile_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.154    18.272    CPU/REGs/clk_out1
    SLICE_X38Y197        FDRE                                         r  CPU/REGs/regfile_reg[3][1]/C
                         clock pessimism             -0.588    17.685    
                         clock uncertainty           -0.074    17.611    
    SLICE_X38Y197        FDRE (Setup_fdre_C_D)       -0.002    17.609    CPU/REGs/regfile_reg[3][1]
  -------------------------------------------------------------------
                         required time                         17.609    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  8.552    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 CPU/REGs/regfile_reg[30][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/REGs/regfile_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 1.136ns (10.089%)  route 10.124ns (89.911%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.285    -2.291    CPU/REGs/clk_out1
    SLICE_X38Y193        FDRE                                         r  CPU/REGs/regfile_reg[30][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.032 r  CPU/REGs/regfile_reg[30][6]/Q
                         net (fo=2, routed)           0.652    -1.381    CPU/REGs/regs[30]_1[6]
    SLICE_X38Y190        LUT6 (Prop_lut6_I3_O)        0.043    -1.338 f  CPU/REGs/mem_addr_o0_carry__0_i_29/O
                         net (fo=1, routed)           0.000    -1.338    CPU/REGs/mem_addr_o0_carry__0_i_29_n_0
    SLICE_X38Y190        MUXF7 (Prop_muxf7_I0_O)      0.101    -1.237 f  CPU/REGs/mem_addr_o0_carry__0_i_13/O
                         net (fo=1, routed)           0.561    -0.676    CPU/REGs/mem_addr_o0_carry__0_i_13_n_0
    SLICE_X38Y191        LUT6 (Prop_lut6_I3_O)        0.123    -0.553 r  CPU/REGs/mem_addr_o0_carry__0_i_2/O
                         net (fo=5, routed)           0.708     0.155    CPU/REGs/reg_1[6]
    SLICE_X43Y178        LUT3 (Prop_lut3_I0_O)        0.043     0.198 r  CPU/REGs/mem_addr_o0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.198    CPU/ALU/RAM_word_extension1_i_12__2_0[2]
    SLICE_X43Y178        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.393 r  CPU/ALU/mem_addr_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.393    CPU/ALU/mem_addr_o0_carry__0_n_0
    SLICE_X43Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.446 r  CPU/ALU/mem_addr_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.446    CPU/ALU/mem_addr_o0_carry__1_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     0.557 r  CPU/ALU/mem_addr_o0_carry__2/O[2]
                         net (fo=44, routed)          3.968     4.525    Block_RAM/RAM_word_extension1/mem_addr_o0[0]
    SLICE_X25Y79         LUT5 (Prop_lut5_I1_O)        0.122     4.647 r  Block_RAM/RAM_word_extension1/regfile[31][0]_i_6/O
                         net (fo=1, routed)           0.763     5.410    CPU/ALU/regfile_reg[31][0]_0
    SLICE_X25Y94         LUT6 (Prop_lut6_I1_O)        0.043     5.453 r  CPU/ALU/regfile[31][0]_i_4/O
                         net (fo=2, routed)           2.362     7.814    CPU/ALU/regfile[31][0]_i_4_n_0
    SLICE_X41Y170        LUT4 (Prop_lut4_I2_O)        0.043     7.857 r  CPU/ALU/regfile[31][0]_i_1/O
                         net (fo=31, routed)          1.111     8.968    CPU/REGs/regfile_reg[31][31]_0[0]
    SLICE_X54Y186        FDRE                                         r  CPU/REGs/regfile_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.087    18.205    CPU/REGs/clk_out1
    SLICE_X54Y186        FDRE                                         r  CPU/REGs/regfile_reg[15][0]/C
                         clock pessimism             -0.609    17.597    
                         clock uncertainty           -0.074    17.523    
    SLICE_X54Y186        FDRE (Setup_fdre_C_D)       -0.002    17.521    CPU/REGs/regfile_reg[15][0]
  -------------------------------------------------------------------
                         required time                         17.521    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  8.553    

Slack (MET) :             8.608ns  (required time - arrival time)
  Source:                 CPU/REGs/regfile_reg[30][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/REGs/regfile_reg[19][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.185ns  (logic 1.136ns (10.157%)  route 10.049ns (89.843%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.795ns = ( 18.205 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.285    -2.291    CPU/REGs/clk_out1
    SLICE_X38Y193        FDRE                                         r  CPU/REGs/regfile_reg[30][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.032 r  CPU/REGs/regfile_reg[30][6]/Q
                         net (fo=2, routed)           0.652    -1.381    CPU/REGs/regs[30]_1[6]
    SLICE_X38Y190        LUT6 (Prop_lut6_I3_O)        0.043    -1.338 f  CPU/REGs/mem_addr_o0_carry__0_i_29/O
                         net (fo=1, routed)           0.000    -1.338    CPU/REGs/mem_addr_o0_carry__0_i_29_n_0
    SLICE_X38Y190        MUXF7 (Prop_muxf7_I0_O)      0.101    -1.237 f  CPU/REGs/mem_addr_o0_carry__0_i_13/O
                         net (fo=1, routed)           0.561    -0.676    CPU/REGs/mem_addr_o0_carry__0_i_13_n_0
    SLICE_X38Y191        LUT6 (Prop_lut6_I3_O)        0.123    -0.553 r  CPU/REGs/mem_addr_o0_carry__0_i_2/O
                         net (fo=5, routed)           0.708     0.155    CPU/REGs/reg_1[6]
    SLICE_X43Y178        LUT3 (Prop_lut3_I0_O)        0.043     0.198 r  CPU/REGs/mem_addr_o0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.198    CPU/ALU/RAM_word_extension1_i_12__2_0[2]
    SLICE_X43Y178        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.393 r  CPU/ALU/mem_addr_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.393    CPU/ALU/mem_addr_o0_carry__0_n_0
    SLICE_X43Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.446 r  CPU/ALU/mem_addr_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.446    CPU/ALU/mem_addr_o0_carry__1_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     0.557 r  CPU/ALU/mem_addr_o0_carry__2/O[2]
                         net (fo=44, routed)          3.968     4.525    Block_RAM/RAM_word_extension1/mem_addr_o0[0]
    SLICE_X25Y79         LUT5 (Prop_lut5_I1_O)        0.122     4.647 r  Block_RAM/RAM_word_extension1/regfile[31][0]_i_6/O
                         net (fo=1, routed)           0.763     5.410    CPU/ALU/regfile_reg[31][0]_0
    SLICE_X25Y94         LUT6 (Prop_lut6_I1_O)        0.043     5.453 r  CPU/ALU/regfile[31][0]_i_4/O
                         net (fo=2, routed)           2.362     7.814    CPU/ALU/regfile[31][0]_i_4_n_0
    SLICE_X41Y170        LUT4 (Prop_lut4_I2_O)        0.043     7.857 r  CPU/ALU/regfile[31][0]_i_1/O
                         net (fo=31, routed)          1.036     8.893    CPU/REGs/regfile_reg[31][31]_0[0]
    SLICE_X51Y187        FDRE                                         r  CPU/REGs/regfile_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.087    18.205    CPU/REGs/clk_out1
    SLICE_X51Y187        FDRE                                         r  CPU/REGs/regfile_reg[19][0]/C
                         clock pessimism             -0.609    17.597    
                         clock uncertainty           -0.074    17.523    
    SLICE_X51Y187        FDRE (Setup_fdre_C_D)       -0.022    17.501    CPU/REGs/regfile_reg[19][0]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  8.608    

Slack (MET) :             8.611ns  (required time - arrival time)
  Source:                 CPU/REGs/regfile_reg[30][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/REGs/regfile_reg[6][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.183ns  (logic 1.172ns (10.480%)  route 10.011ns (89.520%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 18.207 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.285    -2.291    CPU/REGs/clk_out1
    SLICE_X38Y193        FDRE                                         r  CPU/REGs/regfile_reg[30][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.032 r  CPU/REGs/regfile_reg[30][6]/Q
                         net (fo=2, routed)           0.652    -1.381    CPU/REGs/regs[30]_1[6]
    SLICE_X38Y190        LUT6 (Prop_lut6_I3_O)        0.043    -1.338 f  CPU/REGs/mem_addr_o0_carry__0_i_29/O
                         net (fo=1, routed)           0.000    -1.338    CPU/REGs/mem_addr_o0_carry__0_i_29_n_0
    SLICE_X38Y190        MUXF7 (Prop_muxf7_I0_O)      0.101    -1.237 f  CPU/REGs/mem_addr_o0_carry__0_i_13/O
                         net (fo=1, routed)           0.561    -0.676    CPU/REGs/mem_addr_o0_carry__0_i_13_n_0
    SLICE_X38Y191        LUT6 (Prop_lut6_I3_O)        0.123    -0.553 r  CPU/REGs/mem_addr_o0_carry__0_i_2/O
                         net (fo=5, routed)           0.708     0.155    CPU/REGs/reg_1[6]
    SLICE_X43Y178        LUT3 (Prop_lut3_I0_O)        0.043     0.198 r  CPU/REGs/mem_addr_o0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.198    CPU/ALU/RAM_word_extension1_i_12__2_0[2]
    SLICE_X43Y178        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.393 r  CPU/ALU/mem_addr_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.393    CPU/ALU/mem_addr_o0_carry__0_n_0
    SLICE_X43Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.446 r  CPU/ALU/mem_addr_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.446    CPU/ALU/mem_addr_o0_carry__1_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     0.595 r  CPU/ALU/mem_addr_o0_carry__2/O[3]
                         net (fo=44, routed)          3.858     4.453    Block_RAM/RAM_word_extension1/mem_addr_o0[1]
    SLICE_X26Y77         LUT5 (Prop_lut5_I2_O)        0.120     4.573 r  Block_RAM/RAM_word_extension1/regfile[31][2]_i_6/O
                         net (fo=1, routed)           0.729     5.302    CPU/ALU/regfile_reg[31][2]_0
    SLICE_X26Y93         LUT6 (Prop_lut6_I1_O)        0.043     5.345 r  CPU/ALU/regfile[31][2]_i_4/O
                         net (fo=2, routed)           2.362     7.707    CPU/ALU/regfile[31][2]_i_4_n_0
    SLICE_X40Y168        LUT4 (Prop_lut4_I2_O)        0.043     7.750 r  CPU/ALU/regfile[31][2]_i_1/O
                         net (fo=31, routed)          1.142     8.892    CPU/REGs/regfile_reg[31][31]_0[2]
    SLICE_X53Y189        FDRE                                         r  CPU/REGs/regfile_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.089    18.207    CPU/REGs/clk_out1
    SLICE_X53Y189        FDRE                                         r  CPU/REGs/regfile_reg[6][2]/C
                         clock pessimism             -0.609    17.599    
                         clock uncertainty           -0.074    17.525    
    SLICE_X53Y189        FDRE (Setup_fdre_C_D)       -0.022    17.503    CPU/REGs/regfile_reg[6][2]
  -------------------------------------------------------------------
                         required time                         17.503    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  8.611    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 CPU/REGs/regfile_reg[30][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/REGs/regfile_reg[30][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.201ns  (logic 1.136ns (10.142%)  route 10.065ns (89.858%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 18.206 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.285    -2.291    CPU/REGs/clk_out1
    SLICE_X38Y193        FDRE                                         r  CPU/REGs/regfile_reg[30][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.032 r  CPU/REGs/regfile_reg[30][6]/Q
                         net (fo=2, routed)           0.652    -1.381    CPU/REGs/regs[30]_1[6]
    SLICE_X38Y190        LUT6 (Prop_lut6_I3_O)        0.043    -1.338 f  CPU/REGs/mem_addr_o0_carry__0_i_29/O
                         net (fo=1, routed)           0.000    -1.338    CPU/REGs/mem_addr_o0_carry__0_i_29_n_0
    SLICE_X38Y190        MUXF7 (Prop_muxf7_I0_O)      0.101    -1.237 f  CPU/REGs/mem_addr_o0_carry__0_i_13/O
                         net (fo=1, routed)           0.561    -0.676    CPU/REGs/mem_addr_o0_carry__0_i_13_n_0
    SLICE_X38Y191        LUT6 (Prop_lut6_I3_O)        0.123    -0.553 r  CPU/REGs/mem_addr_o0_carry__0_i_2/O
                         net (fo=5, routed)           0.708     0.155    CPU/REGs/reg_1[6]
    SLICE_X43Y178        LUT3 (Prop_lut3_I0_O)        0.043     0.198 r  CPU/REGs/mem_addr_o0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.198    CPU/ALU/RAM_word_extension1_i_12__2_0[2]
    SLICE_X43Y178        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.393 r  CPU/ALU/mem_addr_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.393    CPU/ALU/mem_addr_o0_carry__0_n_0
    SLICE_X43Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.446 r  CPU/ALU/mem_addr_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.446    CPU/ALU/mem_addr_o0_carry__1_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     0.557 r  CPU/ALU/mem_addr_o0_carry__2/O[2]
                         net (fo=44, routed)          3.968     4.525    Block_RAM/RAM_word_extension1/mem_addr_o0[0]
    SLICE_X25Y79         LUT5 (Prop_lut5_I1_O)        0.122     4.647 r  Block_RAM/RAM_word_extension1/regfile[31][0]_i_6/O
                         net (fo=1, routed)           0.763     5.410    CPU/ALU/regfile_reg[31][0]_0
    SLICE_X25Y94         LUT6 (Prop_lut6_I1_O)        0.043     5.453 r  CPU/ALU/regfile[31][0]_i_4/O
                         net (fo=2, routed)           2.362     7.814    CPU/ALU/regfile[31][0]_i_4_n_0
    SLICE_X41Y170        LUT4 (Prop_lut4_I2_O)        0.043     7.857 r  CPU/ALU/regfile[31][0]_i_1/O
                         net (fo=31, routed)          1.053     8.910    CPU/REGs/regfile_reg[31][31]_0[0]
    SLICE_X50Y189        FDRE                                         r  CPU/REGs/regfile_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.088    18.206    CPU/REGs/clk_out1
    SLICE_X50Y189        FDRE                                         r  CPU/REGs/regfile_reg[30][0]/C
                         clock pessimism             -0.609    17.598    
                         clock uncertainty           -0.074    17.524    
    SLICE_X50Y189        FDRE (Setup_fdre_C_D)       -0.002    17.522    CPU/REGs/regfile_reg[30][0]
  -------------------------------------------------------------------
                         required time                         17.522    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 CPU/REGs/regfile_reg[30][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/REGs/regfile_reg[25][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.181ns  (logic 1.136ns (10.160%)  route 10.045ns (89.840%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.794ns = ( 18.206 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.291ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.285    -2.291    CPU/REGs/clk_out1
    SLICE_X38Y193        FDRE                                         r  CPU/REGs/regfile_reg[30][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193        FDRE (Prop_fdre_C_Q)         0.259    -2.032 r  CPU/REGs/regfile_reg[30][6]/Q
                         net (fo=2, routed)           0.652    -1.381    CPU/REGs/regs[30]_1[6]
    SLICE_X38Y190        LUT6 (Prop_lut6_I3_O)        0.043    -1.338 f  CPU/REGs/mem_addr_o0_carry__0_i_29/O
                         net (fo=1, routed)           0.000    -1.338    CPU/REGs/mem_addr_o0_carry__0_i_29_n_0
    SLICE_X38Y190        MUXF7 (Prop_muxf7_I0_O)      0.101    -1.237 f  CPU/REGs/mem_addr_o0_carry__0_i_13/O
                         net (fo=1, routed)           0.561    -0.676    CPU/REGs/mem_addr_o0_carry__0_i_13_n_0
    SLICE_X38Y191        LUT6 (Prop_lut6_I3_O)        0.123    -0.553 r  CPU/REGs/mem_addr_o0_carry__0_i_2/O
                         net (fo=5, routed)           0.708     0.155    CPU/REGs/reg_1[6]
    SLICE_X43Y178        LUT3 (Prop_lut3_I0_O)        0.043     0.198 r  CPU/REGs/mem_addr_o0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     0.198    CPU/ALU/RAM_word_extension1_i_12__2_0[2]
    SLICE_X43Y178        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.393 r  CPU/ALU/mem_addr_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.393    CPU/ALU/mem_addr_o0_carry__0_n_0
    SLICE_X43Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.446 r  CPU/ALU/mem_addr_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.446    CPU/ALU/mem_addr_o0_carry__1_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     0.557 r  CPU/ALU/mem_addr_o0_carry__2/O[2]
                         net (fo=44, routed)          3.968     4.525    Block_RAM/RAM_word_extension1/mem_addr_o0[0]
    SLICE_X25Y79         LUT5 (Prop_lut5_I1_O)        0.122     4.647 r  Block_RAM/RAM_word_extension1/regfile[31][0]_i_6/O
                         net (fo=1, routed)           0.763     5.410    CPU/ALU/regfile_reg[31][0]_0
    SLICE_X25Y94         LUT6 (Prop_lut6_I1_O)        0.043     5.453 r  CPU/ALU/regfile[31][0]_i_4/O
                         net (fo=2, routed)           2.362     7.814    CPU/ALU/regfile[31][0]_i_4_n_0
    SLICE_X41Y170        LUT4 (Prop_lut4_I2_O)        0.043     7.857 r  CPU/ALU/regfile[31][0]_i_1/O
                         net (fo=31, routed)          1.032     8.890    CPU/REGs/regfile_reg[31][31]_0[0]
    SLICE_X53Y187        FDRE                                         r  CPU/REGs/regfile_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.789    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    15.030 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    17.035    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.118 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        1.088    18.206    CPU/REGs/clk_out1
    SLICE_X53Y187        FDRE                                         r  CPU/REGs/regfile_reg[25][0]/C
                         clock pessimism             -0.609    17.598    
                         clock uncertainty           -0.074    17.524    
    SLICE_X53Y187        FDRE (Setup_fdre_C_D)       -0.022    17.502    CPU/REGs/regfile_reg[25][0]
  -------------------------------------------------------------------
                         required time                         17.502    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  8.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.559ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.637    -0.546    Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y77         FDRE                                         r  Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.118    -0.428 r  Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.146    -0.281    Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y77         LUT3 (Prop_lut3_I2_O)        0.028    -0.253 r  Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y77         FDRE                                         r  Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.874    -0.559    Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y77         FDRE                                         r  Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.014    -0.546    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.087    -0.459    Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DIS/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.574    -0.609    DIS/clk_out1
    SLICE_X38Y166        FDRE                                         r  DIS/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y166        FDRE (Prop_fdre_C_Q)         0.118    -0.491 r  DIS/count_reg[6]/Q
                         net (fo=1, routed)           0.107    -0.384    DIS/count_reg_n_0_[6]
    SLICE_X38Y166        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.309 r  DIS/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.309    DIS/count_reg[4]_i_1_n_5
    SLICE_X38Y166        FDRE                                         r  DIS/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.772    -0.661    DIS/clk_out1
    SLICE_X38Y166        FDRE                                         r  DIS/count_reg[6]/C
                         clock pessimism              0.053    -0.609    
    SLICE_X38Y166        FDRE (Hold_fdre_C_D)         0.092    -0.517    DIS/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DIS/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.573    -0.610    DIS/clk_out1
    SLICE_X38Y167        FDRE                                         r  DIS/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y167        FDRE (Prop_fdre_C_Q)         0.118    -0.492 r  DIS/count_reg[10]/Q
                         net (fo=1, routed)           0.107    -0.385    DIS/count_reg_n_0_[10]
    SLICE_X38Y167        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.310 r  DIS/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.310    DIS/count_reg[8]_i_1_n_5
    SLICE_X38Y167        FDRE                                         r  DIS/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.771    -0.662    DIS/clk_out1
    SLICE_X38Y167        FDRE                                         r  DIS/count_reg[10]/C
                         clock pessimism              0.053    -0.610    
    SLICE_X38Y167        FDRE (Hold_fdre_C_D)         0.092    -0.518    DIS/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DIS/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DIS/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.193ns (64.346%)  route 0.107ns (35.654%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.572    -0.611    DIS/clk_out1
    SLICE_X38Y168        FDRE                                         r  DIS/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y168        FDRE (Prop_fdre_C_Q)         0.118    -0.493 r  DIS/count_reg[14]/Q
                         net (fo=1, routed)           0.107    -0.386    DIS/count_reg_n_0_[14]
    SLICE_X38Y168        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075    -0.311 r  DIS/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.311    DIS/count_reg[12]_i_1_n_5
    SLICE_X38Y168        FDRE                                         r  DIS/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.770    -0.663    DIS/clk_out1
    SLICE_X38Y168        FDRE                                         r  DIS/count_reg[14]/C
                         clock pessimism              0.053    -0.611    
    SLICE_X38Y168        FDRE (Hold_fdre_C_D)         0.092    -0.519    DIS/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Block_RAM/RAM_word_extension2/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_RAM/RAM_word_extension2/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.146ns (48.760%)  route 0.153ns (51.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.637    -0.546    Block_RAM/RAM_word_extension2/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y132         FDRE                                         r  Block_RAM/RAM_word_extension2/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.118    -0.428 r  Block_RAM/RAM_word_extension2/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.153    -0.274    Block_RAM/RAM_word_extension2/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X8Y132         LUT3 (Prop_lut3_I2_O)        0.028    -0.246 r  Block_RAM/RAM_word_extension2/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    Block_RAM/RAM_word_extension2/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X8Y132         FDRE                                         r  Block_RAM/RAM_word_extension2/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.856    -0.577    Block_RAM/RAM_word_extension2/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y132         FDRE                                         r  Block_RAM/RAM_word_extension2/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.032    -0.546    
    SLICE_X8Y132         FDRE (Hold_fdre_C_D)         0.087    -0.459    Block_RAM/RAM_word_extension2/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Block_RAM/RAM_word_extension3/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_RAM/RAM_word_extension3/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.559%)  route 0.153ns (54.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.579    -0.604    Block_RAM/RAM_word_extension3/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X39Y155        FDRE                                         r  Block_RAM/RAM_word_extension3/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y155        FDRE (Prop_fdre_C_Q)         0.100    -0.504 r  Block_RAM/RAM_word_extension3/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.153    -0.351    Block_RAM/RAM_word_extension3/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X39Y155        LUT3 (Prop_lut3_I2_O)        0.028    -0.323 r  Block_RAM/RAM_word_extension3/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    Block_RAM/RAM_word_extension3/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X39Y155        FDRE                                         r  Block_RAM/RAM_word_extension3/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.779    -0.654    Block_RAM/RAM_word_extension3/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X39Y155        FDRE                                         r  Block_RAM/RAM_word_extension3/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.051    -0.604    
    SLICE_X39Y155        FDRE (Hold_fdre_C_D)         0.060    -0.544    Block_RAM/RAM_word_extension3/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Block_RAM/RAM_word_extension3/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_RAM/RAM_word_extension3/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.173ns (54.520%)  route 0.144ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.644    -0.539    Block_RAM/RAM_word_extension3/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y147        FDRE                                         r  Block_RAM/RAM_word_extension3/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y147        FDRE (Prop_fdre_C_Q)         0.107    -0.432 r  Block_RAM/RAM_word_extension3/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=9, routed)           0.144    -0.287    Block_RAM/RAM_word_extension3/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X12Y147        LUT3 (Prop_lut3_I2_O)        0.066    -0.221 r  Block_RAM/RAM_word_extension3/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    Block_RAM/RAM_word_extension3/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0
    SLICE_X12Y147        FDRE                                         r  Block_RAM/RAM_word_extension3/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.864    -0.569    Block_RAM/RAM_word_extension3/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y147        FDRE                                         r  Block_RAM/RAM_word_extension3/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.031    -0.539    
    SLICE_X12Y147        FDRE (Hold_fdre_C_D)         0.096    -0.443    Block_RAM/RAM_word_extension3/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Block_RAM/RAM_word_extension4/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_RAM/RAM_word_extension4/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.452%)  route 0.154ns (54.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.578    -0.605    Block_RAM/RAM_word_extension4/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X23Y172        FDRE                                         r  Block_RAM/RAM_word_extension4/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDRE (Prop_fdre_C_Q)         0.100    -0.505 r  Block_RAM/RAM_word_extension4/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.154    -0.351    Block_RAM/RAM_word_extension4/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.028    -0.323 r  Block_RAM/RAM_word_extension4/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    Block_RAM/RAM_word_extension4/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X23Y172        FDRE                                         r  Block_RAM/RAM_word_extension4/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.776    -0.657    Block_RAM/RAM_word_extension4/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X23Y172        FDRE                                         r  Block_RAM/RAM_word_extension4/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.053    -0.605    
    SLICE_X23Y172        FDRE (Hold_fdre_C_D)         0.060    -0.545    Block_RAM/RAM_word_extension4/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Block_RAM/RAM_word_extension4/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_RAM/RAM_word_extension4/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.146ns (47.256%)  route 0.163ns (52.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.539    -0.644    Block_RAM/RAM_word_extension4/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y183        FDRE                                         r  Block_RAM/RAM_word_extension4/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y183        FDRE (Prop_fdre_C_Q)         0.118    -0.526 r  Block_RAM/RAM_word_extension4/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.163    -0.363    Block_RAM/RAM_word_extension4/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X50Y183        LUT3 (Prop_lut3_I2_O)        0.028    -0.335 r  Block_RAM/RAM_word_extension4/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    Block_RAM/RAM_word_extension4/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X50Y183        FDRE                                         r  Block_RAM/RAM_word_extension4/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.736    -0.697    Block_RAM/RAM_word_extension4/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X50Y183        FDRE                                         r  Block_RAM/RAM_word_extension4/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.054    -0.644    
    SLICE_X50Y183        FDRE (Hold_fdre_C_D)         0.087    -0.557    Block_RAM/RAM_word_extension4/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.146ns (47.209%)  route 0.163ns (52.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.626    -0.557    Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y113        FDRE                                         r  Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.118    -0.439 r  Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=9, routed)           0.163    -0.275    Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X42Y113        LUT3 (Prop_lut3_I2_O)        0.028    -0.247 r  Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0
    SLICE_X42Y113        FDRE                                         r  Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  instance_name/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  instance_name/inst/clkout1_buf/O
                         net (fo=1193, routed)        0.844    -0.589    Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y113        FDRE                                         r  Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.033    -0.557    
    SLICE_X42Y113        FDRE (Hold_fdre_C_D)         0.087    -0.470    Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y17     Block_RAM/RAM_word_extension1/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y17     Block_RAM/RAM_word_extension1/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y16     Block_RAM/RAM_word_extension1/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB36_X1Y16     Block_RAM/RAM_word_extension1/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X2Y14     Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB36_X2Y14     Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X2Y23     Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB36_X2Y23     Block_RAM/RAM_word_extension2/RAM_word_extension3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X0Y23     Block_RAM/RAM_word_extension2/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         20.000      18.161     RAMB36_X0Y23     Block_RAM/RAM_word_extension2/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X50Y77     Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X50Y77     Block_RAM/RAM_word_extension1/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X39Y155    Block_RAM/RAM_word_extension3/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X51Y142    Block_RAM/RAM_word_extension3/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X47Y192    CPU/REGs/regfile_reg[10][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X47Y192    CPU/REGs/regfile_reg[10][30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X47Y179    CPU/REGs/regfile_reg[10][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X46Y188    CPU/REGs/regfile_reg[12][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X42Y185    CPU/REGs/regfile_reg[13][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         10.000      9.600      SLICE_X42Y185    CPU/REGs/regfile_reg[13][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X9Y93      Block_RAM/RAM_word_extension1/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X9Y93      Block_RAM/RAM_word_extension1/RAM_word_extension1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X39Y126    Block_RAM/RAM_word_extension2/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X39Y126    Block_RAM/RAM_word_extension2/RAM_word_extension2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X22Y186    Block_RAM/RAM_word_extension4/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X22Y186    Block_RAM/RAM_word_extension4/RAM_word_extension4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X53Y180    CPU/REGs/regfile_reg[7][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X45Y181    CPU/REGs/regfile_reg[7][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X45Y181    CPU/REGs/regfile_reg[7][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         10.000      9.650      SLICE_X45Y181    CPU/REGs/regfile_reg[7][16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT



