// Seed: 1420948356
module module_0;
  logic id_0;
  wand  id_2;
  assign id_0 = 1;
  reg id_3;
  always @(posedge id_2[1'h0])
    if (1) begin
      id_3 <= id_3;
      id_3 <= 1;
    end else begin
      if (id_0) id_1 = id_3;
    end
endmodule
