digraph "CFG for '_Z12inter_kerneliPfiS_iS_' function" {
	label="CFG for '_Z12inter_kerneliPfiS_iS_' function";

	Node0x53717e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr inbounds i8, i8 addrspace(4)* %9, i64 12\l  %11 = bitcast i8 addrspace(4)* %10 to i32 addrspace(4)*\l  %12 = load i32, i32 addrspace(4)* %11, align 4, !tbaa !4\l  %13 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 4, !range !13, !invariant.load\l... !14\l  %16 = zext i16 %15 to i32\l  %17 = udiv i32 %12, %16\l  %18 = mul i32 %17, %16\l  %19 = icmp ugt i32 %12, %18\l  %20 = zext i1 %19 to i32\l  %21 = add i32 %17, %20\l  %22 = mul i32 %21, %8\l  %23 = add i32 %22, %7\l  %24 = mul i32 %23, %16\l  %25 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %26 = add i32 %24, %25\l  %27 = add nsw i32 %2, %0\l  %28 = mul nsw i32 %27, %4\l  %29 = icmp slt i32 %26, %28\l  br i1 %29, label %30, label %52\l|{<s0>T|<s1>F}}"];
	Node0x53717e0:s0 -> Node0x5374110;
	Node0x53717e0:s1 -> Node0x53741a0;
	Node0x5374110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%30:\l30:                                               \l  %31 = freeze i32 %26\l  %32 = freeze i32 %27\l  %33 = sdiv i32 %31, %32\l  %34 = mul i32 %33, %32\l  %35 = sub i32 %31, %34\l  %36 = icmp slt i32 %35, %0\l  br i1 %36, label %37, label %40\l|{<s0>T|<s1>F}}"];
	Node0x5374110:s0 -> Node0x5373760;
	Node0x5374110:s1 -> Node0x5374780;
	Node0x5373760 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%37:\l37:                                               \l  %38 = mul nsw i32 %33, %0\l  %39 = add nsw i32 %38, %35\l  br label %44\l}"];
	Node0x5373760 -> Node0x53749e0;
	Node0x5374780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%40:\l40:                                               \l  %41 = mul nsw i32 %33, %2\l  %42 = sub i32 %35, %0\l  %43 = add i32 %42, %41\l  br label %44\l}"];
	Node0x5374780 -> Node0x53749e0;
	Node0x53749e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%44:\l44:                                               \l  %45 = phi i32 [ %39, %37 ], [ %43, %40 ]\l  %46 = phi float addrspace(1)* [ %1, %37 ], [ %3, %40 ]\l  %47 = sext i32 %45 to i64\l  %48 = getelementptr inbounds float, float addrspace(1)* %46, i64 %47\l  %49 = load float, float addrspace(1)* %48, align 4, !tbaa !16\l  %50 = sext i32 %26 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %5, i64 %50\l  store float %49, float addrspace(1)* %51, align 4, !tbaa !16\l  br label %52\l}"];
	Node0x53749e0 -> Node0x53741a0;
	Node0x53741a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  ret void\l}"];
}
