@Article{Cortex-A15-NVIDEA,
  author = 	 {NVIDIA},
  title = 	 {{NVIDIA} {Tegra} 4 Family {CPU} Architecture},
  journal = 	 {Whitepaper},
  year = 	 {2013},
  note = 	 {https://www.nvidia.com/docs/IO//116757/NVIDIA/ \_Quad\_a15\_whitepaper\_FINALv2.pdf},
}

@InProceedings{Iwahara-SACSIS2010,
  author = 	 {岩原佑磨 and 安藤秀樹},
  title = 	 {リオーダ・バッファのハードウェア量と消費エネルギーの削減},
  booktitle = {2010年先進的計算基盤システムシンポジウムSACSIS},
  year = 	 {2010年5月},
  pages = 	 {37-44},
  OPTmonth = 	 {},
}

@book{Weste2010,
  author =	 {N. H. E. Weste and D. M. Harris},
  title = 	 {{CMOS VLSI} Design: A Circuits and Systems Perspective},
  edition = 4,
  publisher = 	 {Addition Wesley},
  year = 	 {2010}
}

@TechReport{CACTI-1,
  author = 	 {S. J. E. Wilton and N. P. Jouppi},
  title = 	 {An Enhanced Access and Cycle Time Model for On-Chip Caches},
  institution =  {Digital Equipment Corporation, The Western Research Laboratory},
  year = 	 {1994},
}

@InProceedings{Khan2010,
  author = 	 {S. Khan and S. Hamdioui},
  title = 	 {Temperature Dependence of {NBTI} Induced Delay},
  booktitle = {Proceedings of the 2010 IEEE 16th International On-Line Testing Symposium},
  year = 	 {2010},
  pages = 	 {15-20},
  month = 	 {July},
}

@InProceedings{Monsieur2001,
  author = 	 {F. Monsieur and E. Vincent and D. Roy and S. Bruyre and G. Pananakakis and G. Ghibaudo},
  title = 	 {Time to Breakdown and Voltage to Breakdown Modeling for Ultra-thin Oxides ({Tox$<$32\AA})},
  booktitle = {Proceedings of the 2001 IEEE International Integrated Reliability Workshop},
  year = 	 {2001},
  pages = 	 {20-25},
  month = 	 {October},
}

@Article{Black1969,
  author = 	 {J.R. Black},
  title = 	 {Electromigration--A Brief Survey and Some Recent Results},
  journal = 	 {IEEE Transactions on Electron Devices},
  year = 	 {1969},
  volume = 	 {ED-16},
  number = 	 {4},
  pages = 	 {338-347},
  month = 	 {April},
}

@Article{Viswanath2000,
  author = 	 {R. Viswanath and V. Wakharkar and A. Watwe and V. Lebonheur},
  title = 	 {Thermal Performance Challenges from Silicon to Systems},
  journal = 	 {Intel Technology Journal},
  year = 	 {2000},
  volume = 	 {4},
  number = 	 {3},
  pages = 	 {1-16},
  month = 	 {August},
}

@InProceedings{li-swopp2018,
  author = 	 {李虹希 and 塩谷亮太 and 安藤秀樹},
  title = 	 {{SRAM}の電力/遅延シミュレータ{CACTI}へのシングルエンド方式の対応},
  booktitle = {情報処理学会研究報告},
  year = 	 {2018年8月},
  volume = 	 {2018-ARC-???},
  number = 	 {??},
  OPTpages = 	 {},
  OPTmonth = 	 {},
}

@InProceedings{Pille-Power7-SRAM2000,
  author = 	 {J. Pille and D. Wendel and O. Wagner and R. Sautter and W. Penth and T. Froehnel and S. Buettner and O. Torreiter and M. Eckert and J. Paredes and D. Hrusecky and D. Ray M. Canada},
  title = 	 {A {32kB 2R/1W L1} data cache in 45nm {SOI} technology for the {POWER7} processor},
  booktitle = {Digest of Technical Papers, 2010 IEEE International Solid-State Circuits Conference},
  year = 	 {2000},
  pages = 	 {344-345},
  month = 	 {February},
}

@Misc{cacti,
  howpublished = {http://www.hpl.hp.com/research/cacti/},
}

@Misc{MOSIS-SCMOS,
  howpublished = {https://www.mosis.com/files/scmos/scmos.pdf},
}

@Misc{Agehara-thesis2019,
  author = 	 {揚原怜},
  title = 	 {分離リオーダ・バッファにおける電力削減の回路レベルの評価},
  howpublished = {電気電子・情報工学科, 卒業論文},
  year = 	 {2019年3月},
}

@InProceedings{Li-BVF2017,
  author = 	 {A. Li and W. Zhao and S. L. Song},
  title = 	 {{BVF}: enabling significant on-chip power savings via bit-value-favor for throughput processors},
  booktitle = {Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture},
  year = 	 {2017},
  pages = 	 {532-545},
  month = 	 {October},
}

@Misc{Alpha-manual2002,
  author = 	 {Compaq},
  title = 	 {Alpha Architecture Reference Manual, Fourth Edition},
  month = 	 {January},
  year = 	 {2002},
}

@Misc{simplescalar-readme-def,
  OPTkey = 	 {},
  author = 	 {T. Austin},
  title = 	 {SimpleScalar DEF File Format Overview},
  howpublished = {http://www.simplescalar.com/docs/README-def.txt},
  OPTmonth = 	 {},
  year = 	 {2003},
  OPTnote = 	 {},
  OPTannote = 	 {}
}

@techreport{palacharla96,
author =         "S. Palacharla and N. P. Jouppi and J. E. Smith",
title =          "Quantifying the Complexity of Superscalar Processors",
institution =    {University Wisconsin},
number =         "CS-TR-1996-1328",
year =           "1996",
month =	         {November}
}

@Article{Pagiamtzis-CAMsurvey2006,
  author = 	 {K. Pagiamtzis and A. Sheikholeslami},
  title = 	 {Content-Addressable Memory ({CAM}) Circuits and Architectures: A Tutorial and Survey},
  journal = 	 {IEEE Journal of Solid-State Circuits},
  year = 	 {2006},
  volume = 	 {41},
  number = 	 {3},
  pages = 	 {712-727},
  month = 	 {March},
}

@InProceedings{Yamaguchi-ICCD2011,
  author = 	 {K. Yamaguchi and Y. Kora and H. Ando},
  title = 	 {Evaluation of Issue Queue Delay: Banking Tag RAM and Identifying Correct Critical Path},
  OPTcrossref =  {},
  OPTkey = 	 {},
  booktitle = {Proceedings of the 29th International Conference on Computer Design},
  year = 	 {2011},
  pages = 	 {313-319},
  month = 	 {October},
}

@Article{Yamaguchi-IEICE2012,
  author = 	 {K. Yamaguchi and Y. Kora and H. Ando},
  title = 	 {Delay Evaluation of Issue Queue in Superscalar Processors with Banking Tag RAM and Correct Critical Path Identification},
  journal = 	 {IEICE Transactions on Information and Systems},
  year = 	 {2012},
  volume = 	 {E95-D},
  number = 	 {9},
  pages = 	 {2235-2246},
  month = 	 {September},
}

@Article{Abella:survey2003,
  author = 	 {J. Abella and R. Canal and A. Gonzalez},
  title = 	 {Power- and Complexity-aware Issue Queue Designs},
  journal = 	 {IEEE Micro},
  year = 	 {2003},
  volume = 	 {23, Issue 5},
  number = 	 {5},
  OPTpages = 	 {},
  month = 	 {September-October},
}

@InProceedings{ernst2002,
  author = 	 {D. Ernst and T. Austin},
  title = 	 {Efficient Dynamic Scheduling Through Tag Ellimination},
  booktitle =	 {Proceedings of the 29th Annual International Symposium on Computer Architecture},
  pages =	 {37-46},
  year =	 {2002},
  month =	 {May}
}

@inproceedings{folegnani2001,
  author = {D. Folegnani and A. Gonz\'alez},
  title = {Energy-effective issue logic},
  booktitle = {Proceedings of the 28th Annual International Symposium on Computer Architecture},
  pages = {230-239},
  month = {June},
  year = {2001}
}

@inproceedings{ponomarev2001,
  author = {D. Ponomarev and G. Kucuk and K. Ghose},
  title = {Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources},
  booktitle = {Proceedings of the 34th Annual International Symposium on Microarchitecture},
  pages = {90-101},
  month = {December},
  year = {2001}
}

@InProceedings{michaud2001,
  author = 	 {P. Michaud and A. Seznec},
  title = 	 {Data-flow Prescheduling for Large Instruction Windows in Out-of-order Processors},
  booktitle =	 {Proceedings of the 7th International Symposium on High-Performance Computer Architecture},
  pages =	 {27-36},
  year =	 2001,
  month =	 {January}
}

@InProceedings{raasch2002,
  author = 	 {S. E. Raasch and N. L. Binkert and S. K. Reinhardt},
  title = 	 {A Scalable Instruction Queue Design Using Dependence Chains},
  booktitle =	 {Proceedings of the 29th Annual International Symposium on Computer Architecture},
  pages =	 {318-329},
  year =	 2002,
  month =	 {May}
}

@InProceedings{Palacharla1997,
  author = 	 {S. Palacharla and N. P. Jouppi and J. E. Smith},
  title = 	 {Complexity-effective superscalar processors},
  booktitle = 	 {Proceedings of the 24th Annual International Symposium on Computer Architecture},
  year = 	 1997,
  month =	 {June},
  pages =	 {206-218},
}

@InProceedings{Alpha21464,
  author = {R. P. Preston and R. W. Badeau and D. W. Bailey and S. L. Bell and L. L. Biro and W. J. Bowhill and D. E.  Dever and S. Felix and R. Gammack and V. Germini and M. K. Gowan and P. Gronowski and D. B. Jackson and S. Mehta and S. V. Morton and J. D. Pickholtz and M. H. Reilly and M. J. Smith},
  title = {Design of an 8-wide Superscalar {RISC} Microprocessor with Simultaneous Multithreading},
  booktitle = {2002 IEEE International Solid-State Circuits Conference, Digest of Technical Papers},
  year = {2002},
  pages = {334-472},
  month = {February},
}

@InProceedings{AMD-Bulldozer,
  author = {M. Golden and S. Arekapudi and J. Vinh},
  title = {40-Entry Unified Out-of-Order Scheduler and Integer Execution Unit for the {AMD} {Bulldozer} x86-64 Core},
  booktitle = {2011 IEEE International Solid-State Circuits Conference, Digest of Technical Papers},
  year = {2011},
  pages = {80-82},
  month = {February},
}

@Article{IBM-Power8,
  author = 	 {B. Sinharoy and J. A. Van Norstrand and R. J. Eickemeyer and H. Q. Le and J. Leenstra and D. Q. Nguyen and B. Konigsburg and K. Ward and M. D. Brown and J. E. Moreira and D. Levitan and S. Tung and D. Hrusecky and J. W. Bishop and M. Gschwind and M. Boersma and M. Kroener and M. Kaltenbacha and T. Karkhanis and K. M. Fernsler},
  title = 	 {{IBM POWER8} Processor Core Microarchitecture},
  journal = 	 {IBM Journal of Research and Development},
  year = 	 {2015},
  volume = 	 {59, issue 1},
  OPTnumber = 	 {},
  pages = 	 {2:1 - 2:21},
  month = 	 {January - February},
}

@Inproceedings{Kora2013,
  author =	 {Y. Kora and K. Yamaguchi and H. Ando},
  title = 	 {{MLP}-aware Dynamic Instruction Window Resizing for Adaptively Exploiting Both {ILP} and {MLP}},
  booktitle = {Proceedings of the 46th Annual International Symposium on Microarchitecture},
  pages = {37-48},
  year = 	 {2013},
  month = {December}
}

@inproceedings{Ando2019,
author = {Ando, Hideki},
title = {{SWQUE}: A Mode Switching Issue Queue with Priority-correcting Circular Queue},
booktitle = {Proceedings of the 52nd Annual International Symposium on Microarchitecture},
pages = {506--518},
year = {2019},
month = {October}
}

@ARTICLE{CAM-survay,  
author={K. {Pagiamtzis} and A. {Sheikholeslami}},  
journal={IEEE Journal of Solid-State Circuits},  
title={Content-addressable memory (CAM) circuits and architectures: a tutorial and survey},   
year={2006},  
volume={41},  
number={3},  
pages={712-727}
}
  
@inproceedings{Sembrant2015,
author = {Sembrant, Andreas and Carlson, Trevor and Hagersten, Erik and Black-Shaffer, David and Perais, Arthur and Seznec, Andr\'{e} and Michaud, Pierre},
title = {{Long Term Parking} ({LTP}): Criticality-aware Resource Allocation in {OOO} Processors},
year = {2015},
month = {December},
booktitle = {Proceedings of the 48th International Symposium on Microarchitecture},
pages = {334--346},
}

@inproceedings{Jimenez2001,
  author={D. A. {Jim\'{e}nez} and C. {Lin}},
  booktitle={Proceedings of Seventh International Symposium on High-Performance Computer Architecture}, 
  title={Dynamic Branch Prediction with Perceptrons}, 
  year={2001},
  month={January},
  pages={197-206},
}

@INPROCEEDINGS{Motomura1990paper,
  author={M. {Motomura} and J. {Toyoura} and K. {Hirata} and H. {Ooka} and H. {Yamada} and T. {Enomoto}},
  booktitle={Proceedings of 1990 37th IEEE International Conference on Solid-State Circuits},   
  title={A 1.2-million Transistor, 33 {MHz}, 20-bit Dictionary Search Processor with a 160 kb {CAM}},   
  pages={90-91},
}
@ARTICLE{Motomura1990journal,  
  author={M. {Motomura} and J. {Toyoura} and K. {Hirata} and H. {Ooka} and H. {Yamada} and T. {Enomoto}},  
  journal={IEEE Journal of Solid-State Circuits},   
  title={A 1.2-million Transistor, 33-{MHz}, 20-b Dictionary Search Processor ({DISP}) {ULSI} with a 160-kb {CAM}},   
  year={1990},  
  volume={25},  
  number={5},  
  pages={1158-1165},
}

@ARTICLE{Farrell1998,  
  author={J. A. {Farrell} and T. C. {Fischer}},  
  journal={IEEE Journal of Solid-State Circuits},   
  title={Issue Logic for a 600-{MHz} Out-of-order Execution Microprocessor},   
  year={1998},  
  volume={33},  
  number={5},  
  pages={707-712},
}

@inproceedings{Stark2000,
 author = {J. Stark and M. D. Brown and Y. N. Patt},
 title = {On pipelining dynamic instruction scheduling logic},
 booktitle = {Proceedings of the 33rd Annual International Symposium on Microarchitecture},
 year = {2000},
 month = {December},
 pages = {57--66},
}

@inproceedings{goshima2001,
  author = {M. Goshima and K. Nishino and T. Kitamura and Y. Nakashima and S. Tomita and S. Mori},
  title = {A high-speed dynamic instruction scheduling scheme for superscalar processors},
  booktitle = {Proceedings of the 34th Annual International Symposium on Microarchitecture},
  pages = {225--236},
  month = {December},
  year = {2001}
}

@InProceedings{Lebeck2002,
  author = 	 {A. R. Lebeck and J. Koppanalil and T. Li and J. Patwardhan and E. Rotenberg},
  title = 	 {A Large, Fast Instruction Window for Tolerating Cache Misses},
  booktitle =	 {Proceedings of the 29th Annual International Symposium on Computer Architecture},
  pages =	 {59--70},
  year =	 2002,
  month =	 {May}
}

@InProceedings{Kim2003,
  author = 	 {I. Kim and M. H. Lipasti},
  title = 	 {Macro-op Scheduling: Relaxing Scheduling Loop Constraints},
  booktitle = {Proceedings of the 36th Annual International Symposium on Microarchitecture },
  pages = 	 {277-289},
  year = 	 {2003},
  month = 	 {December},
}

@InProceedings{Gibson2010,
  author = 	 {D. Gibson and D. A. Wood},
  title = 	 {Forwardflow: A scalable core for power-constrained {CMPs}},
  booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
  pages = 	 {14-25},
  year = 	 {2010},
  month = 	 {June},
}

@ARTICLE{H.Homayoun2011,
author={H. Homayoun and A. Sasan and J. Gaudiot and A. Veidenbaum},
title={Reducing Power in All Major {CAM} and {SRAM}-Based Processor Units via Centralized, Dynamic Resource Size Management},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
year={2011},
volume={19},
number={11},
pages={2081-2094},
month={Nov},
}

@inproceedingsjpn{kobayashi-thesis,
  author = 	 {小林誠弥，塩谷亮太，安藤秀樹},
  title = 	 {発行キューにおけるタグの2段階比較による消費エネルギー削減},
  booktitle = {2013年先進的計算基盤システムシンポジウムSACSIS},
  year = 	 {2013年5月},
  pages = 	 {2-9},
}

@Misc{matsuda-thesis,
  author = 	 {松田康誉},
  title = 	 {ランダム発行キューにおけるタグの2段階比較による電力削減},
  howpublished = {名古屋大学大学院工学研究科博士課程(前期課程), 修士学位論文},
  OPTmonth = 	 {},
  year = 	 {2020年3月},
}

@InProceedings{sassone2007,
  author = 	 {P. G. Sassone and J. {Rupley II} and E. Brekelbaum and G. H. Loh and B. Black},
  title = 	 {Matrix scheduler reloaded},
  booktitle =	 {Proceedings of the 34th Annual International Symposium on Computer Architecture},
  pages =	 {335--346},
  year =	 2007,
  month =	 {June}
}

@InProceedings{Butler1992,
  author = 	 {M. Butler and Y. Patt},
  title = 	 {An Investigation of the Performance of Various Dynamic Scheduling Techniques},
  booktitle = {Proceedings of the 25th Annual International Symposium on Microarchitecture},
  year = 	 {1992},
  pages = 	 {1-9},
  month = 	 {December},
}

@misc{SimpleScalar,
  howpublished = {http://www.simplescalar.com/},
}

@misc{model2012,
  howpublished = {http://ptm.asu.edu/}
}

@misc{itrs2012,
  author = {International Technology Roadmap for Semiconductors},
  howpublished = {http://www.itrs2.net/},
}

@inproceedingsjpn{Mark1983,
  author = 	 {M. A. Horowitz},
  title = 	 {Timing Models for {MOS} Circuits},
  booktitle = {Technical Report SEL83-003, Integrated Circuits Laboratory, Stanford University},
  year = 	 {1983},
}
