0.7
2020.2
Nov 18 2020
09:47:47
D:/work_FPGA/20240520_UART/20240520_UART.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/work_FPGA/20240520_UART/20240520_UART.srcs/sim_1/new/tb_uart.v,1716183729,verilog,,,,tb_uart,,,,,,,,
D:/work_FPGA/20240520_UART/20240520_UART.srcs/sources_1/new/uart.v,1716183529,verilog,,D:/work_FPGA/20240520_UART/20240520_UART.srcs/sim_1/new/tb_uart.v,,baudrate_generator;re;tr;uart,,,,,,,,
