
TWI.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001996  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000026  00800060  00001996  00001a2a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  00800086  00800086  00001a50  2**0
                  ALLOC
  3 .stab         000012b4  00000000  00000000  00001a50  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000e48  00000000  00000000  00002d04  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00003b4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00003c8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00003dfc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00005a45  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00006930  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000076e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00007840  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00007acd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000829b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 32 09 	jmp	0x1264	; 0x1264 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e9       	ldi	r30, 0x96	; 150
      68:	f9 e1       	ldi	r31, 0x19	; 25
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 38       	cpi	r26, 0x86	; 134
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a6 e8       	ldi	r26, 0x86	; 134
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a7 39       	cpi	r26, 0x97	; 151
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 d6 0b 	call	0x17ac	; 0x17ac <main>
      8a:	0c 94 c9 0c 	jmp	0x1992	; 0x1992 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 92 0c 	jmp	0x1924	; 0x1924 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 ae 0c 	jmp	0x195c	; 0x195c <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 9e 0c 	jmp	0x193c	; 0x193c <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 ba 0c 	jmp	0x1974	; 0x1974 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 9e 0c 	jmp	0x193c	; 0x193c <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 ba 0c 	jmp	0x1974	; 0x1974 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 92 0c 	jmp	0x1924	; 0x1924 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 ae 0c 	jmp	0x195c	; 0x195c <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 9e 0c 	jmp	0x193c	; 0x193c <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 ba 0c 	jmp	0x1974	; 0x1974 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 9e 0c 	jmp	0x193c	; 0x193c <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 ba 0c 	jmp	0x1974	; 0x1974 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 9e 0c 	jmp	0x193c	; 0x193c <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 ba 0c 	jmp	0x1974	; 0x1974 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 a2 0c 	jmp	0x1944	; 0x1944 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 be 0c 	jmp	0x197c	; 0x197c <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <DIO_void_set_port_dir>:


/* implementing the driver functions  */
/* set Portx Direction Function       */

void DIO_void_set_port_dir(u8 copy_u8_portID, u8 port_copy_dir){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <DIO_void_set_port_dir+0x6>
     b4c:	cd b7       	in	r28, 0x3d	; 61
     b4e:	de b7       	in	r29, 0x3e	; 62
     b50:	89 83       	std	Y+1, r24	; 0x01
     b52:	6a 83       	std	Y+2, r22	; 0x02
	 *  Also general rule INPUT --> 0 // OUTPUT --> 1
	 *
	 *
	 */

	*(DIO_DDRx[copy_u8_portID]) = port_copy_dir;
     b54:	89 81       	ldd	r24, Y+1	; 0x01
     b56:	88 2f       	mov	r24, r24
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	88 0f       	add	r24, r24
     b5c:	99 1f       	adc	r25, r25
     b5e:	fc 01       	movw	r30, r24
     b60:	e0 59       	subi	r30, 0x90	; 144
     b62:	ff 4f       	sbci	r31, 0xFF	; 255
     b64:	01 90       	ld	r0, Z+
     b66:	f0 81       	ld	r31, Z
     b68:	e0 2d       	mov	r30, r0
     b6a:	8a 81       	ldd	r24, Y+2	; 0x02
     b6c:	80 83       	st	Z, r24

}
     b6e:	0f 90       	pop	r0
     b70:	0f 90       	pop	r0
     b72:	cf 91       	pop	r28
     b74:	df 91       	pop	r29
     b76:	08 95       	ret

00000b78 <DIO_void_set_pin_dir>:

void DIO_void_set_pin_dir(u8 copy_u8_portID, u8 copy_u8_pinID, u8 pin_copy_dir){
     b78:	df 93       	push	r29
     b7a:	cf 93       	push	r28
     b7c:	00 d0       	rcall	.+0      	; 0xb7e <DIO_void_set_pin_dir+0x6>
     b7e:	0f 92       	push	r0
     b80:	cd b7       	in	r28, 0x3d	; 61
     b82:	de b7       	in	r29, 0x3e	; 62
     b84:	89 83       	std	Y+1, r24	; 0x01
     b86:	6a 83       	std	Y+2, r22	; 0x02
     b88:	4b 83       	std	Y+3, r20	; 0x03
	 *  pin_copy_dir using the predefined macro INPUT //OUTPUT
	 *
	 *
	 */

	assign_Bit(*(DIO_DDRx[copy_u8_portID]),copy_u8_pinID,pin_copy_dir);
     b8a:	8b 81       	ldd	r24, Y+3	; 0x03
     b8c:	81 30       	cpi	r24, 0x01	; 1
     b8e:	29 f5       	brne	.+74     	; 0xbda <DIO_void_set_pin_dir+0x62>
     b90:	89 81       	ldd	r24, Y+1	; 0x01
     b92:	88 2f       	mov	r24, r24
     b94:	90 e0       	ldi	r25, 0x00	; 0
     b96:	88 0f       	add	r24, r24
     b98:	99 1f       	adc	r25, r25
     b9a:	fc 01       	movw	r30, r24
     b9c:	e0 59       	subi	r30, 0x90	; 144
     b9e:	ff 4f       	sbci	r31, 0xFF	; 255
     ba0:	a0 81       	ld	r26, Z
     ba2:	b1 81       	ldd	r27, Z+1	; 0x01
     ba4:	89 81       	ldd	r24, Y+1	; 0x01
     ba6:	88 2f       	mov	r24, r24
     ba8:	90 e0       	ldi	r25, 0x00	; 0
     baa:	88 0f       	add	r24, r24
     bac:	99 1f       	adc	r25, r25
     bae:	fc 01       	movw	r30, r24
     bb0:	e0 59       	subi	r30, 0x90	; 144
     bb2:	ff 4f       	sbci	r31, 0xFF	; 255
     bb4:	01 90       	ld	r0, Z+
     bb6:	f0 81       	ld	r31, Z
     bb8:	e0 2d       	mov	r30, r0
     bba:	80 81       	ld	r24, Z
     bbc:	48 2f       	mov	r20, r24
     bbe:	8a 81       	ldd	r24, Y+2	; 0x02
     bc0:	28 2f       	mov	r18, r24
     bc2:	30 e0       	ldi	r19, 0x00	; 0
     bc4:	81 e0       	ldi	r24, 0x01	; 1
     bc6:	90 e0       	ldi	r25, 0x00	; 0
     bc8:	02 2e       	mov	r0, r18
     bca:	02 c0       	rjmp	.+4      	; 0xbd0 <DIO_void_set_pin_dir+0x58>
     bcc:	88 0f       	add	r24, r24
     bce:	99 1f       	adc	r25, r25
     bd0:	0a 94       	dec	r0
     bd2:	e2 f7       	brpl	.-8      	; 0xbcc <DIO_void_set_pin_dir+0x54>
     bd4:	84 2b       	or	r24, r20
     bd6:	8c 93       	st	X, r24
     bd8:	25 c0       	rjmp	.+74     	; 0xc24 <DIO_void_set_pin_dir+0xac>
     bda:	89 81       	ldd	r24, Y+1	; 0x01
     bdc:	88 2f       	mov	r24, r24
     bde:	90 e0       	ldi	r25, 0x00	; 0
     be0:	88 0f       	add	r24, r24
     be2:	99 1f       	adc	r25, r25
     be4:	fc 01       	movw	r30, r24
     be6:	e0 59       	subi	r30, 0x90	; 144
     be8:	ff 4f       	sbci	r31, 0xFF	; 255
     bea:	a0 81       	ld	r26, Z
     bec:	b1 81       	ldd	r27, Z+1	; 0x01
     bee:	89 81       	ldd	r24, Y+1	; 0x01
     bf0:	88 2f       	mov	r24, r24
     bf2:	90 e0       	ldi	r25, 0x00	; 0
     bf4:	88 0f       	add	r24, r24
     bf6:	99 1f       	adc	r25, r25
     bf8:	fc 01       	movw	r30, r24
     bfa:	e0 59       	subi	r30, 0x90	; 144
     bfc:	ff 4f       	sbci	r31, 0xFF	; 255
     bfe:	01 90       	ld	r0, Z+
     c00:	f0 81       	ld	r31, Z
     c02:	e0 2d       	mov	r30, r0
     c04:	80 81       	ld	r24, Z
     c06:	48 2f       	mov	r20, r24
     c08:	8a 81       	ldd	r24, Y+2	; 0x02
     c0a:	28 2f       	mov	r18, r24
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	81 e0       	ldi	r24, 0x01	; 1
     c10:	90 e0       	ldi	r25, 0x00	; 0
     c12:	02 2e       	mov	r0, r18
     c14:	02 c0       	rjmp	.+4      	; 0xc1a <DIO_void_set_pin_dir+0xa2>
     c16:	88 0f       	add	r24, r24
     c18:	99 1f       	adc	r25, r25
     c1a:	0a 94       	dec	r0
     c1c:	e2 f7       	brpl	.-8      	; 0xc16 <DIO_void_set_pin_dir+0x9e>
     c1e:	80 95       	com	r24
     c20:	84 23       	and	r24, r20
     c22:	8c 93       	st	X, r24

}
     c24:	0f 90       	pop	r0
     c26:	0f 90       	pop	r0
     c28:	0f 90       	pop	r0
     c2a:	cf 91       	pop	r28
     c2c:	df 91       	pop	r29
     c2e:	08 95       	ret

00000c30 <DIO_void_port_pullup>:

void DIO_void_port_pullup(u8 copy_u8_portID){
     c30:	df 93       	push	r29
     c32:	cf 93       	push	r28
     c34:	0f 92       	push	r0
     c36:	cd b7       	in	r28, 0x3d	; 61
     c38:	de b7       	in	r29, 0x3e	; 62
     c3a:	89 83       	std	Y+1, r24	; 0x01
	 *  so that is what the function does
	 *  using the pullup for any button prevents the floating effect
	 *
	 *
	 */
	*(DIO_DDRx[copy_u8_portID]) = INPUT;
     c3c:	89 81       	ldd	r24, Y+1	; 0x01
     c3e:	88 2f       	mov	r24, r24
     c40:	90 e0       	ldi	r25, 0x00	; 0
     c42:	88 0f       	add	r24, r24
     c44:	99 1f       	adc	r25, r25
     c46:	fc 01       	movw	r30, r24
     c48:	e0 59       	subi	r30, 0x90	; 144
     c4a:	ff 4f       	sbci	r31, 0xFF	; 255
     c4c:	01 90       	ld	r0, Z+
     c4e:	f0 81       	ld	r31, Z
     c50:	e0 2d       	mov	r30, r0
     c52:	10 82       	st	Z, r1
	*(DIO_PORTx[copy_u8_portID]) = PORT_MAX;
     c54:	89 81       	ldd	r24, Y+1	; 0x01
     c56:	88 2f       	mov	r24, r24
     c58:	90 e0       	ldi	r25, 0x00	; 0
     c5a:	88 0f       	add	r24, r24
     c5c:	99 1f       	adc	r25, r25
     c5e:	fc 01       	movw	r30, r24
     c60:	e8 58       	subi	r30, 0x88	; 136
     c62:	ff 4f       	sbci	r31, 0xFF	; 255
     c64:	01 90       	ld	r0, Z+
     c66:	f0 81       	ld	r31, Z
     c68:	e0 2d       	mov	r30, r0
     c6a:	8f ef       	ldi	r24, 0xFF	; 255
     c6c:	80 83       	st	Z, r24
}
     c6e:	0f 90       	pop	r0
     c70:	cf 91       	pop	r28
     c72:	df 91       	pop	r29
     c74:	08 95       	ret

00000c76 <DIO_void_pin_pullup>:

void DIO_void_pin_pullup(u8 copy_u8_portID, u8 copy_u8_pinID){
     c76:	df 93       	push	r29
     c78:	cf 93       	push	r28
     c7a:	00 d0       	rcall	.+0      	; 0xc7c <DIO_void_pin_pullup+0x6>
     c7c:	cd b7       	in	r28, 0x3d	; 61
     c7e:	de b7       	in	r29, 0x3e	; 62
     c80:	89 83       	std	Y+1, r24	; 0x01
     c82:	6a 83       	std	Y+2, r22	; 0x02
	/*  the function works as the one that set pullup for the whole port
	 *
	 *
	 */

	clear_Bit(*(DIO_DDRx[copy_u8_portID]),copy_u8_pinID);
     c84:	89 81       	ldd	r24, Y+1	; 0x01
     c86:	88 2f       	mov	r24, r24
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	88 0f       	add	r24, r24
     c8c:	99 1f       	adc	r25, r25
     c8e:	fc 01       	movw	r30, r24
     c90:	e0 59       	subi	r30, 0x90	; 144
     c92:	ff 4f       	sbci	r31, 0xFF	; 255
     c94:	a0 81       	ld	r26, Z
     c96:	b1 81       	ldd	r27, Z+1	; 0x01
     c98:	89 81       	ldd	r24, Y+1	; 0x01
     c9a:	88 2f       	mov	r24, r24
     c9c:	90 e0       	ldi	r25, 0x00	; 0
     c9e:	88 0f       	add	r24, r24
     ca0:	99 1f       	adc	r25, r25
     ca2:	fc 01       	movw	r30, r24
     ca4:	e0 59       	subi	r30, 0x90	; 144
     ca6:	ff 4f       	sbci	r31, 0xFF	; 255
     ca8:	01 90       	ld	r0, Z+
     caa:	f0 81       	ld	r31, Z
     cac:	e0 2d       	mov	r30, r0
     cae:	80 81       	ld	r24, Z
     cb0:	48 2f       	mov	r20, r24
     cb2:	8a 81       	ldd	r24, Y+2	; 0x02
     cb4:	28 2f       	mov	r18, r24
     cb6:	30 e0       	ldi	r19, 0x00	; 0
     cb8:	81 e0       	ldi	r24, 0x01	; 1
     cba:	90 e0       	ldi	r25, 0x00	; 0
     cbc:	02 c0       	rjmp	.+4      	; 0xcc2 <DIO_void_pin_pullup+0x4c>
     cbe:	88 0f       	add	r24, r24
     cc0:	99 1f       	adc	r25, r25
     cc2:	2a 95       	dec	r18
     cc4:	e2 f7       	brpl	.-8      	; 0xcbe <DIO_void_pin_pullup+0x48>
     cc6:	80 95       	com	r24
     cc8:	84 23       	and	r24, r20
     cca:	8c 93       	st	X, r24
	set_Bit(*(DIO_PORTx[copy_u8_portID]),copy_u8_pinID);
     ccc:	89 81       	ldd	r24, Y+1	; 0x01
     cce:	88 2f       	mov	r24, r24
     cd0:	90 e0       	ldi	r25, 0x00	; 0
     cd2:	88 0f       	add	r24, r24
     cd4:	99 1f       	adc	r25, r25
     cd6:	fc 01       	movw	r30, r24
     cd8:	e8 58       	subi	r30, 0x88	; 136
     cda:	ff 4f       	sbci	r31, 0xFF	; 255
     cdc:	a0 81       	ld	r26, Z
     cde:	b1 81       	ldd	r27, Z+1	; 0x01
     ce0:	89 81       	ldd	r24, Y+1	; 0x01
     ce2:	88 2f       	mov	r24, r24
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	88 0f       	add	r24, r24
     ce8:	99 1f       	adc	r25, r25
     cea:	fc 01       	movw	r30, r24
     cec:	e8 58       	subi	r30, 0x88	; 136
     cee:	ff 4f       	sbci	r31, 0xFF	; 255
     cf0:	01 90       	ld	r0, Z+
     cf2:	f0 81       	ld	r31, Z
     cf4:	e0 2d       	mov	r30, r0
     cf6:	80 81       	ld	r24, Z
     cf8:	48 2f       	mov	r20, r24
     cfa:	8a 81       	ldd	r24, Y+2	; 0x02
     cfc:	28 2f       	mov	r18, r24
     cfe:	30 e0       	ldi	r19, 0x00	; 0
     d00:	81 e0       	ldi	r24, 0x01	; 1
     d02:	90 e0       	ldi	r25, 0x00	; 0
     d04:	02 2e       	mov	r0, r18
     d06:	02 c0       	rjmp	.+4      	; 0xd0c <DIO_void_pin_pullup+0x96>
     d08:	88 0f       	add	r24, r24
     d0a:	99 1f       	adc	r25, r25
     d0c:	0a 94       	dec	r0
     d0e:	e2 f7       	brpl	.-8      	; 0xd08 <DIO_void_pin_pullup+0x92>
     d10:	84 2b       	or	r24, r20
     d12:	8c 93       	st	X, r24

}
     d14:	0f 90       	pop	r0
     d16:	0f 90       	pop	r0
     d18:	cf 91       	pop	r28
     d1a:	df 91       	pop	r29
     d1c:	08 95       	ret

00000d1e <DIO_void_set_port>:

void DIO_void_set_port(u8 copy_u8_portID){
     d1e:	df 93       	push	r29
     d20:	cf 93       	push	r28
     d22:	0f 92       	push	r0
     d24:	cd b7       	in	r28, 0x3d	; 61
     d26:	de b7       	in	r29, 0x3e	; 62
     d28:	89 83       	std	Y+1, r24	; 0x01
	 *
	 */



	*(DIO_PORTx[copy_u8_portID]) = PORT_MAX;
     d2a:	89 81       	ldd	r24, Y+1	; 0x01
     d2c:	88 2f       	mov	r24, r24
     d2e:	90 e0       	ldi	r25, 0x00	; 0
     d30:	88 0f       	add	r24, r24
     d32:	99 1f       	adc	r25, r25
     d34:	fc 01       	movw	r30, r24
     d36:	e8 58       	subi	r30, 0x88	; 136
     d38:	ff 4f       	sbci	r31, 0xFF	; 255
     d3a:	01 90       	ld	r0, Z+
     d3c:	f0 81       	ld	r31, Z
     d3e:	e0 2d       	mov	r30, r0
     d40:	8f ef       	ldi	r24, 0xFF	; 255
     d42:	80 83       	st	Z, r24

}
     d44:	0f 90       	pop	r0
     d46:	cf 91       	pop	r28
     d48:	df 91       	pop	r29
     d4a:	08 95       	ret

00000d4c <DIO_void_clear_port>:

void DIO_void_clear_port(u8 copy_u8_portID){
     d4c:	df 93       	push	r29
     d4e:	cf 93       	push	r28
     d50:	0f 92       	push	r0
     d52:	cd b7       	in	r28, 0x3d	; 61
     d54:	de b7       	in	r29, 0x3e	; 62
     d56:	89 83       	std	Y+1, r24	; 0x01
	 *
	 *
	 */


	*(DIO_PORTx[copy_u8_portID]) = LOW;
     d58:	89 81       	ldd	r24, Y+1	; 0x01
     d5a:	88 2f       	mov	r24, r24
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	88 0f       	add	r24, r24
     d60:	99 1f       	adc	r25, r25
     d62:	fc 01       	movw	r30, r24
     d64:	e8 58       	subi	r30, 0x88	; 136
     d66:	ff 4f       	sbci	r31, 0xFF	; 255
     d68:	01 90       	ld	r0, Z+
     d6a:	f0 81       	ld	r31, Z
     d6c:	e0 2d       	mov	r30, r0
     d6e:	10 82       	st	Z, r1

}
     d70:	0f 90       	pop	r0
     d72:	cf 91       	pop	r28
     d74:	df 91       	pop	r29
     d76:	08 95       	ret

00000d78 <DIO_void_assign_port>:

void DIO_void_assign_port(u8 copy_u8_portID, u8 copy_value){
     d78:	df 93       	push	r29
     d7a:	cf 93       	push	r28
     d7c:	00 d0       	rcall	.+0      	; 0xd7e <DIO_void_assign_port+0x6>
     d7e:	cd b7       	in	r28, 0x3d	; 61
     d80:	de b7       	in	r29, 0x3e	; 62
     d82:	89 83       	std	Y+1, r24	; 0x01
     d84:	6a 83       	std	Y+2, r22	; 0x02
	 *
	 */



	*(DIO_PORTx[copy_u8_portID]) = copy_value;
     d86:	89 81       	ldd	r24, Y+1	; 0x01
     d88:	88 2f       	mov	r24, r24
     d8a:	90 e0       	ldi	r25, 0x00	; 0
     d8c:	88 0f       	add	r24, r24
     d8e:	99 1f       	adc	r25, r25
     d90:	fc 01       	movw	r30, r24
     d92:	e8 58       	subi	r30, 0x88	; 136
     d94:	ff 4f       	sbci	r31, 0xFF	; 255
     d96:	01 90       	ld	r0, Z+
     d98:	f0 81       	ld	r31, Z
     d9a:	e0 2d       	mov	r30, r0
     d9c:	8a 81       	ldd	r24, Y+2	; 0x02
     d9e:	80 83       	st	Z, r24

}
     da0:	0f 90       	pop	r0
     da2:	0f 90       	pop	r0
     da4:	cf 91       	pop	r28
     da6:	df 91       	pop	r29
     da8:	08 95       	ret

00000daa <DIO_void_toggle_port>:

void DIO_void_toggle_port(u8 copy_u8_portID){
     daa:	df 93       	push	r29
     dac:	cf 93       	push	r28
     dae:	0f 92       	push	r0
     db0:	cd b7       	in	r28, 0x3d	; 61
     db2:	de b7       	in	r29, 0x3e	; 62
     db4:	89 83       	std	Y+1, r24	; 0x01
	 *
	 *
	 */


	*(DIO_PORTx[copy_u8_portID]) ^= PORT_MAX;
     db6:	89 81       	ldd	r24, Y+1	; 0x01
     db8:	88 2f       	mov	r24, r24
     dba:	90 e0       	ldi	r25, 0x00	; 0
     dbc:	88 0f       	add	r24, r24
     dbe:	99 1f       	adc	r25, r25
     dc0:	fc 01       	movw	r30, r24
     dc2:	e8 58       	subi	r30, 0x88	; 136
     dc4:	ff 4f       	sbci	r31, 0xFF	; 255
     dc6:	a0 81       	ld	r26, Z
     dc8:	b1 81       	ldd	r27, Z+1	; 0x01
     dca:	89 81       	ldd	r24, Y+1	; 0x01
     dcc:	88 2f       	mov	r24, r24
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	88 0f       	add	r24, r24
     dd2:	99 1f       	adc	r25, r25
     dd4:	fc 01       	movw	r30, r24
     dd6:	e8 58       	subi	r30, 0x88	; 136
     dd8:	ff 4f       	sbci	r31, 0xFF	; 255
     dda:	01 90       	ld	r0, Z+
     ddc:	f0 81       	ld	r31, Z
     dde:	e0 2d       	mov	r30, r0
     de0:	80 81       	ld	r24, Z
     de2:	80 95       	com	r24
     de4:	8c 93       	st	X, r24
}
     de6:	0f 90       	pop	r0
     de8:	cf 91       	pop	r28
     dea:	df 91       	pop	r29
     dec:	08 95       	ret

00000dee <DIO_void_set_pin>:

void DIO_void_set_pin(u8 copy_u8_portID , u8 copy_u8_pinID){
     dee:	df 93       	push	r29
     df0:	cf 93       	push	r28
     df2:	00 d0       	rcall	.+0      	; 0xdf4 <DIO_void_set_pin+0x6>
     df4:	cd b7       	in	r28, 0x3d	; 61
     df6:	de b7       	in	r29, 0x3e	; 62
     df8:	89 83       	std	Y+1, r24	; 0x01
     dfa:	6a 83       	std	Y+2, r22	; 0x02
	 *
	 *
	 */


	set_Bit(*(DIO_PORTx[copy_u8_portID]),copy_u8_pinID);
     dfc:	89 81       	ldd	r24, Y+1	; 0x01
     dfe:	88 2f       	mov	r24, r24
     e00:	90 e0       	ldi	r25, 0x00	; 0
     e02:	88 0f       	add	r24, r24
     e04:	99 1f       	adc	r25, r25
     e06:	fc 01       	movw	r30, r24
     e08:	e8 58       	subi	r30, 0x88	; 136
     e0a:	ff 4f       	sbci	r31, 0xFF	; 255
     e0c:	a0 81       	ld	r26, Z
     e0e:	b1 81       	ldd	r27, Z+1	; 0x01
     e10:	89 81       	ldd	r24, Y+1	; 0x01
     e12:	88 2f       	mov	r24, r24
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	88 0f       	add	r24, r24
     e18:	99 1f       	adc	r25, r25
     e1a:	fc 01       	movw	r30, r24
     e1c:	e8 58       	subi	r30, 0x88	; 136
     e1e:	ff 4f       	sbci	r31, 0xFF	; 255
     e20:	01 90       	ld	r0, Z+
     e22:	f0 81       	ld	r31, Z
     e24:	e0 2d       	mov	r30, r0
     e26:	80 81       	ld	r24, Z
     e28:	48 2f       	mov	r20, r24
     e2a:	8a 81       	ldd	r24, Y+2	; 0x02
     e2c:	28 2f       	mov	r18, r24
     e2e:	30 e0       	ldi	r19, 0x00	; 0
     e30:	81 e0       	ldi	r24, 0x01	; 1
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	02 2e       	mov	r0, r18
     e36:	02 c0       	rjmp	.+4      	; 0xe3c <DIO_void_set_pin+0x4e>
     e38:	88 0f       	add	r24, r24
     e3a:	99 1f       	adc	r25, r25
     e3c:	0a 94       	dec	r0
     e3e:	e2 f7       	brpl	.-8      	; 0xe38 <DIO_void_set_pin+0x4a>
     e40:	84 2b       	or	r24, r20
     e42:	8c 93       	st	X, r24
}
     e44:	0f 90       	pop	r0
     e46:	0f 90       	pop	r0
     e48:	cf 91       	pop	r28
     e4a:	df 91       	pop	r29
     e4c:	08 95       	ret

00000e4e <DIO_void_clear_pin>:

void DIO_void_clear_pin(u8 copy_u8_portID , u8 copy_u8_pinID){
     e4e:	df 93       	push	r29
     e50:	cf 93       	push	r28
     e52:	00 d0       	rcall	.+0      	; 0xe54 <DIO_void_clear_pin+0x6>
     e54:	cd b7       	in	r28, 0x3d	; 61
     e56:	de b7       	in	r29, 0x3e	; 62
     e58:	89 83       	std	Y+1, r24	; 0x01
     e5a:	6a 83       	std	Y+2, r22	; 0x02
	 *
	 *
	 */


	clear_Bit(*(DIO_PORTx[copy_u8_portID]),copy_u8_pinID);
     e5c:	89 81       	ldd	r24, Y+1	; 0x01
     e5e:	88 2f       	mov	r24, r24
     e60:	90 e0       	ldi	r25, 0x00	; 0
     e62:	88 0f       	add	r24, r24
     e64:	99 1f       	adc	r25, r25
     e66:	fc 01       	movw	r30, r24
     e68:	e8 58       	subi	r30, 0x88	; 136
     e6a:	ff 4f       	sbci	r31, 0xFF	; 255
     e6c:	a0 81       	ld	r26, Z
     e6e:	b1 81       	ldd	r27, Z+1	; 0x01
     e70:	89 81       	ldd	r24, Y+1	; 0x01
     e72:	88 2f       	mov	r24, r24
     e74:	90 e0       	ldi	r25, 0x00	; 0
     e76:	88 0f       	add	r24, r24
     e78:	99 1f       	adc	r25, r25
     e7a:	fc 01       	movw	r30, r24
     e7c:	e8 58       	subi	r30, 0x88	; 136
     e7e:	ff 4f       	sbci	r31, 0xFF	; 255
     e80:	01 90       	ld	r0, Z+
     e82:	f0 81       	ld	r31, Z
     e84:	e0 2d       	mov	r30, r0
     e86:	80 81       	ld	r24, Z
     e88:	48 2f       	mov	r20, r24
     e8a:	8a 81       	ldd	r24, Y+2	; 0x02
     e8c:	28 2f       	mov	r18, r24
     e8e:	30 e0       	ldi	r19, 0x00	; 0
     e90:	81 e0       	ldi	r24, 0x01	; 1
     e92:	90 e0       	ldi	r25, 0x00	; 0
     e94:	02 2e       	mov	r0, r18
     e96:	02 c0       	rjmp	.+4      	; 0xe9c <DIO_void_clear_pin+0x4e>
     e98:	88 0f       	add	r24, r24
     e9a:	99 1f       	adc	r25, r25
     e9c:	0a 94       	dec	r0
     e9e:	e2 f7       	brpl	.-8      	; 0xe98 <DIO_void_clear_pin+0x4a>
     ea0:	80 95       	com	r24
     ea2:	84 23       	and	r24, r20
     ea4:	8c 93       	st	X, r24
}
     ea6:	0f 90       	pop	r0
     ea8:	0f 90       	pop	r0
     eaa:	cf 91       	pop	r28
     eac:	df 91       	pop	r29
     eae:	08 95       	ret

00000eb0 <DIO_void_assign_pin>:

void DIO_void_assign_pin(u8 copy_u8_portID,u8 copy_u8_pinID ,u8 copy_value){
     eb0:	df 93       	push	r29
     eb2:	cf 93       	push	r28
     eb4:	00 d0       	rcall	.+0      	; 0xeb6 <DIO_void_assign_pin+0x6>
     eb6:	0f 92       	push	r0
     eb8:	cd b7       	in	r28, 0x3d	; 61
     eba:	de b7       	in	r29, 0x3e	; 62
     ebc:	89 83       	std	Y+1, r24	; 0x01
     ebe:	6a 83       	std	Y+2, r22	; 0x02
     ec0:	4b 83       	std	Y+3, r20	; 0x03
	 *
	 */



	assign_Bit(*(DIO_PORTx[copy_u8_portID]),copy_u8_pinID,copy_value);
     ec2:	8b 81       	ldd	r24, Y+3	; 0x03
     ec4:	81 30       	cpi	r24, 0x01	; 1
     ec6:	29 f5       	brne	.+74     	; 0xf12 <DIO_void_assign_pin+0x62>
     ec8:	89 81       	ldd	r24, Y+1	; 0x01
     eca:	88 2f       	mov	r24, r24
     ecc:	90 e0       	ldi	r25, 0x00	; 0
     ece:	88 0f       	add	r24, r24
     ed0:	99 1f       	adc	r25, r25
     ed2:	fc 01       	movw	r30, r24
     ed4:	e8 58       	subi	r30, 0x88	; 136
     ed6:	ff 4f       	sbci	r31, 0xFF	; 255
     ed8:	a0 81       	ld	r26, Z
     eda:	b1 81       	ldd	r27, Z+1	; 0x01
     edc:	89 81       	ldd	r24, Y+1	; 0x01
     ede:	88 2f       	mov	r24, r24
     ee0:	90 e0       	ldi	r25, 0x00	; 0
     ee2:	88 0f       	add	r24, r24
     ee4:	99 1f       	adc	r25, r25
     ee6:	fc 01       	movw	r30, r24
     ee8:	e8 58       	subi	r30, 0x88	; 136
     eea:	ff 4f       	sbci	r31, 0xFF	; 255
     eec:	01 90       	ld	r0, Z+
     eee:	f0 81       	ld	r31, Z
     ef0:	e0 2d       	mov	r30, r0
     ef2:	80 81       	ld	r24, Z
     ef4:	48 2f       	mov	r20, r24
     ef6:	8a 81       	ldd	r24, Y+2	; 0x02
     ef8:	28 2f       	mov	r18, r24
     efa:	30 e0       	ldi	r19, 0x00	; 0
     efc:	81 e0       	ldi	r24, 0x01	; 1
     efe:	90 e0       	ldi	r25, 0x00	; 0
     f00:	02 2e       	mov	r0, r18
     f02:	02 c0       	rjmp	.+4      	; 0xf08 <DIO_void_assign_pin+0x58>
     f04:	88 0f       	add	r24, r24
     f06:	99 1f       	adc	r25, r25
     f08:	0a 94       	dec	r0
     f0a:	e2 f7       	brpl	.-8      	; 0xf04 <DIO_void_assign_pin+0x54>
     f0c:	84 2b       	or	r24, r20
     f0e:	8c 93       	st	X, r24
     f10:	25 c0       	rjmp	.+74     	; 0xf5c <DIO_void_assign_pin+0xac>
     f12:	89 81       	ldd	r24, Y+1	; 0x01
     f14:	88 2f       	mov	r24, r24
     f16:	90 e0       	ldi	r25, 0x00	; 0
     f18:	88 0f       	add	r24, r24
     f1a:	99 1f       	adc	r25, r25
     f1c:	fc 01       	movw	r30, r24
     f1e:	e8 58       	subi	r30, 0x88	; 136
     f20:	ff 4f       	sbci	r31, 0xFF	; 255
     f22:	a0 81       	ld	r26, Z
     f24:	b1 81       	ldd	r27, Z+1	; 0x01
     f26:	89 81       	ldd	r24, Y+1	; 0x01
     f28:	88 2f       	mov	r24, r24
     f2a:	90 e0       	ldi	r25, 0x00	; 0
     f2c:	88 0f       	add	r24, r24
     f2e:	99 1f       	adc	r25, r25
     f30:	fc 01       	movw	r30, r24
     f32:	e8 58       	subi	r30, 0x88	; 136
     f34:	ff 4f       	sbci	r31, 0xFF	; 255
     f36:	01 90       	ld	r0, Z+
     f38:	f0 81       	ld	r31, Z
     f3a:	e0 2d       	mov	r30, r0
     f3c:	80 81       	ld	r24, Z
     f3e:	48 2f       	mov	r20, r24
     f40:	8a 81       	ldd	r24, Y+2	; 0x02
     f42:	28 2f       	mov	r18, r24
     f44:	30 e0       	ldi	r19, 0x00	; 0
     f46:	81 e0       	ldi	r24, 0x01	; 1
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	02 2e       	mov	r0, r18
     f4c:	02 c0       	rjmp	.+4      	; 0xf52 <DIO_void_assign_pin+0xa2>
     f4e:	88 0f       	add	r24, r24
     f50:	99 1f       	adc	r25, r25
     f52:	0a 94       	dec	r0
     f54:	e2 f7       	brpl	.-8      	; 0xf4e <DIO_void_assign_pin+0x9e>
     f56:	80 95       	com	r24
     f58:	84 23       	and	r24, r20
     f5a:	8c 93       	st	X, r24
}
     f5c:	0f 90       	pop	r0
     f5e:	0f 90       	pop	r0
     f60:	0f 90       	pop	r0
     f62:	cf 91       	pop	r28
     f64:	df 91       	pop	r29
     f66:	08 95       	ret

00000f68 <DIO_void_toggle_pin>:

void DIO_void_toggle_pin(u8 copy_u8_portID , u8 copy_u8_pinID){
     f68:	df 93       	push	r29
     f6a:	cf 93       	push	r28
     f6c:	00 d0       	rcall	.+0      	; 0xf6e <DIO_void_toggle_pin+0x6>
     f6e:	cd b7       	in	r28, 0x3d	; 61
     f70:	de b7       	in	r29, 0x3e	; 62
     f72:	89 83       	std	Y+1, r24	; 0x01
     f74:	6a 83       	std	Y+2, r22	; 0x02
	 *
	 *
	 */


	toggle_Bit(*(DIO_PORTx[copy_u8_portID]),copy_u8_pinID);
     f76:	89 81       	ldd	r24, Y+1	; 0x01
     f78:	88 2f       	mov	r24, r24
     f7a:	90 e0       	ldi	r25, 0x00	; 0
     f7c:	88 0f       	add	r24, r24
     f7e:	99 1f       	adc	r25, r25
     f80:	fc 01       	movw	r30, r24
     f82:	e8 58       	subi	r30, 0x88	; 136
     f84:	ff 4f       	sbci	r31, 0xFF	; 255
     f86:	a0 81       	ld	r26, Z
     f88:	b1 81       	ldd	r27, Z+1	; 0x01
     f8a:	89 81       	ldd	r24, Y+1	; 0x01
     f8c:	88 2f       	mov	r24, r24
     f8e:	90 e0       	ldi	r25, 0x00	; 0
     f90:	88 0f       	add	r24, r24
     f92:	99 1f       	adc	r25, r25
     f94:	fc 01       	movw	r30, r24
     f96:	e8 58       	subi	r30, 0x88	; 136
     f98:	ff 4f       	sbci	r31, 0xFF	; 255
     f9a:	01 90       	ld	r0, Z+
     f9c:	f0 81       	ld	r31, Z
     f9e:	e0 2d       	mov	r30, r0
     fa0:	80 81       	ld	r24, Z
     fa2:	48 2f       	mov	r20, r24
     fa4:	8a 81       	ldd	r24, Y+2	; 0x02
     fa6:	28 2f       	mov	r18, r24
     fa8:	30 e0       	ldi	r19, 0x00	; 0
     faa:	81 e0       	ldi	r24, 0x01	; 1
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	02 2e       	mov	r0, r18
     fb0:	02 c0       	rjmp	.+4      	; 0xfb6 <DIO_void_toggle_pin+0x4e>
     fb2:	88 0f       	add	r24, r24
     fb4:	99 1f       	adc	r25, r25
     fb6:	0a 94       	dec	r0
     fb8:	e2 f7       	brpl	.-8      	; 0xfb2 <DIO_void_toggle_pin+0x4a>
     fba:	84 27       	eor	r24, r20
     fbc:	8c 93       	st	X, r24

}
     fbe:	0f 90       	pop	r0
     fc0:	0f 90       	pop	r0
     fc2:	cf 91       	pop	r28
     fc4:	df 91       	pop	r29
     fc6:	08 95       	ret

00000fc8 <DIO_u8_get_port>:

u8 DIO_u8_get_port(u8 copy_u8_portID){
     fc8:	df 93       	push	r29
     fca:	cf 93       	push	r28
     fcc:	0f 92       	push	r0
     fce:	cd b7       	in	r28, 0x3d	; 61
     fd0:	de b7       	in	r29, 0x3e	; 62
     fd2:	89 83       	std	Y+1, r24	; 0x01
	 *  1 byte data
	 */



	return *(DIO_PINx[copy_u8_portID]);
     fd4:	89 81       	ldd	r24, Y+1	; 0x01
     fd6:	88 2f       	mov	r24, r24
     fd8:	90 e0       	ldi	r25, 0x00	; 0
     fda:	88 0f       	add	r24, r24
     fdc:	99 1f       	adc	r25, r25
     fde:	fc 01       	movw	r30, r24
     fe0:	e8 59       	subi	r30, 0x98	; 152
     fe2:	ff 4f       	sbci	r31, 0xFF	; 255
     fe4:	01 90       	ld	r0, Z+
     fe6:	f0 81       	ld	r31, Z
     fe8:	e0 2d       	mov	r30, r0
     fea:	80 81       	ld	r24, Z
}
     fec:	0f 90       	pop	r0
     fee:	cf 91       	pop	r28
     ff0:	df 91       	pop	r29
     ff2:	08 95       	ret

00000ff4 <DIO_u8_get_pin>:

u8 DIO_u8_get_pin(u8 copy_u8_portID, u8 copy_u8_pinID){
     ff4:	df 93       	push	r29
     ff6:	cf 93       	push	r28
     ff8:	00 d0       	rcall	.+0      	; 0xffa <DIO_u8_get_pin+0x6>
     ffa:	cd b7       	in	r28, 0x3d	; 61
     ffc:	de b7       	in	r29, 0x3e	; 62
     ffe:	89 83       	std	Y+1, r24	; 0x01
    1000:	6a 83       	std	Y+2, r22	; 0x02
	 *
	 *
	 */


	return get_Bit(*(DIO_PINx[copy_u8_portID]),copy_u8_pinID);
    1002:	89 81       	ldd	r24, Y+1	; 0x01
    1004:	88 2f       	mov	r24, r24
    1006:	90 e0       	ldi	r25, 0x00	; 0
    1008:	88 0f       	add	r24, r24
    100a:	99 1f       	adc	r25, r25
    100c:	fc 01       	movw	r30, r24
    100e:	e8 59       	subi	r30, 0x98	; 152
    1010:	ff 4f       	sbci	r31, 0xFF	; 255
    1012:	01 90       	ld	r0, Z+
    1014:	f0 81       	ld	r31, Z
    1016:	e0 2d       	mov	r30, r0
    1018:	80 81       	ld	r24, Z
    101a:	28 2f       	mov	r18, r24
    101c:	30 e0       	ldi	r19, 0x00	; 0
    101e:	8a 81       	ldd	r24, Y+2	; 0x02
    1020:	88 2f       	mov	r24, r24
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	a9 01       	movw	r20, r18
    1026:	02 c0       	rjmp	.+4      	; 0x102c <DIO_u8_get_pin+0x38>
    1028:	55 95       	asr	r21
    102a:	47 95       	ror	r20
    102c:	8a 95       	dec	r24
    102e:	e2 f7       	brpl	.-8      	; 0x1028 <DIO_u8_get_pin+0x34>
    1030:	ca 01       	movw	r24, r20
    1032:	81 70       	andi	r24, 0x01	; 1
}
    1034:	0f 90       	pop	r0
    1036:	0f 90       	pop	r0
    1038:	cf 91       	pop	r28
    103a:	df 91       	pop	r29
    103c:	08 95       	ret

0000103e <TWI_init>:

TWI_Mode mode = Idle;
TWI_Result result = result_successful;


void TWI_init(){
    103e:	df 93       	push	r29
    1040:	cf 93       	push	r28
    1042:	cd b7       	in	r28, 0x3d	; 61
    1044:	de b7       	in	r29, 0x3e	; 62


	TWSR = 0;
    1046:	e1 e2       	ldi	r30, 0x21	; 33
    1048:	f0 e0       	ldi	r31, 0x00	; 0
    104a:	10 82       	st	Z, r1
	TWBR = 32;
    104c:	e0 e2       	ldi	r30, 0x20	; 32
    104e:	f0 e0       	ldi	r31, 0x00	; 0
    1050:	80 e2       	ldi	r24, 0x20	; 32
    1052:	80 83       	st	Z, r24
	TWCR |= (1<<TWEN)|(1<<TWIE);
    1054:	a6 e5       	ldi	r26, 0x56	; 86
    1056:	b0 e0       	ldi	r27, 0x00	; 0
    1058:	e6 e5       	ldi	r30, 0x56	; 86
    105a:	f0 e0       	ldi	r31, 0x00	; 0
    105c:	80 81       	ld	r24, Z
    105e:	85 60       	ori	r24, 0x05	; 5
    1060:	8c 93       	st	X, r24

}
    1062:	cf 91       	pop	r28
    1064:	df 91       	pop	r29
    1066:	08 95       	ret

00001068 <TWI_getStatus>:

u8 TWI_getStatus(){
    1068:	df 93       	push	r29
    106a:	cf 93       	push	r28
    106c:	0f 92       	push	r0
    106e:	cd b7       	in	r28, 0x3d	; 61
    1070:	de b7       	in	r29, 0x3e	; 62



	volatile u8 result = (TWSR & 0xf8);
    1072:	e1 e2       	ldi	r30, 0x21	; 33
    1074:	f0 e0       	ldi	r31, 0x00	; 0
    1076:	80 81       	ld	r24, Z
    1078:	88 7f       	andi	r24, 0xF8	; 248
    107a:	89 83       	std	Y+1, r24	; 0x01

		return result;
    107c:	89 81       	ldd	r24, Y+1	; 0x01
}
    107e:	0f 90       	pop	r0
    1080:	cf 91       	pop	r28
    1082:	df 91       	pop	r29
    1084:	08 95       	ret

00001086 <TWI_start>:

void TWI_start(){
    1086:	df 93       	push	r29
    1088:	cf 93       	push	r28
    108a:	cd b7       	in	r28, 0x3d	; 61
    108c:	de b7       	in	r29, 0x3e	; 62

	TWCR |= (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    108e:	a6 e5       	ldi	r26, 0x56	; 86
    1090:	b0 e0       	ldi	r27, 0x00	; 0
    1092:	e6 e5       	ldi	r30, 0x56	; 86
    1094:	f0 e0       	ldi	r31, 0x00	; 0
    1096:	80 81       	ld	r24, Z
    1098:	84 6a       	ori	r24, 0xA4	; 164
    109a:	8c 93       	st	X, r24

}
    109c:	cf 91       	pop	r28
    109e:	df 91       	pop	r29
    10a0:	08 95       	ret

000010a2 <TWI_slave_W>:

void TWI_slave_W(){
    10a2:	df 93       	push	r29
    10a4:	cf 93       	push	r28
    10a6:	cd b7       	in	r28, 0x3d	; 61
    10a8:	de b7       	in	r29, 0x3e	; 62

	TWDR = (slave_address <<1);
    10aa:	e3 e2       	ldi	r30, 0x23	; 35
    10ac:	f0 e0       	ldi	r31, 0x00	; 0
    10ae:	80 91 8f 00 	lds	r24, 0x008F
    10b2:	88 0f       	add	r24, r24
    10b4:	80 83       	st	Z, r24
}
    10b6:	cf 91       	pop	r28
    10b8:	df 91       	pop	r29
    10ba:	08 95       	ret

000010bc <TWI_slave_R>:

void TWI_slave_R(){
    10bc:	df 93       	push	r29
    10be:	cf 93       	push	r28
    10c0:	cd b7       	in	r28, 0x3d	; 61
    10c2:	de b7       	in	r29, 0x3e	; 62

	TWDR = ((slave_address <<1) |1);
    10c4:	e3 e2       	ldi	r30, 0x23	; 35
    10c6:	f0 e0       	ldi	r31, 0x00	; 0
    10c8:	80 91 8f 00 	lds	r24, 0x008F
    10cc:	88 2f       	mov	r24, r24
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	88 0f       	add	r24, r24
    10d2:	99 1f       	adc	r25, r25
    10d4:	81 60       	ori	r24, 0x01	; 1
    10d6:	80 83       	st	Z, r24
}
    10d8:	cf 91       	pop	r28
    10da:	df 91       	pop	r29
    10dc:	08 95       	ret

000010de <TWI_write>:

void TWI_write(u8 data){
    10de:	df 93       	push	r29
    10e0:	cf 93       	push	r28
    10e2:	0f 92       	push	r0
    10e4:	cd b7       	in	r28, 0x3d	; 61
    10e6:	de b7       	in	r29, 0x3e	; 62
    10e8:	89 83       	std	Y+1, r24	; 0x01

	TWDR = data;
    10ea:	e3 e2       	ldi	r30, 0x23	; 35
    10ec:	f0 e0       	ldi	r31, 0x00	; 0
    10ee:	89 81       	ldd	r24, Y+1	; 0x01
    10f0:	80 83       	st	Z, r24
	TWCR |= (1<<TWINT)|(1<<TWEN);
    10f2:	a6 e5       	ldi	r26, 0x56	; 86
    10f4:	b0 e0       	ldi	r27, 0x00	; 0
    10f6:	e6 e5       	ldi	r30, 0x56	; 86
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	80 81       	ld	r24, Z
    10fc:	84 68       	ori	r24, 0x84	; 132
    10fe:	8c 93       	st	X, r24
	SREG |= (1<<7);
    1100:	af e5       	ldi	r26, 0x5F	; 95
    1102:	b0 e0       	ldi	r27, 0x00	; 0
    1104:	ef e5       	ldi	r30, 0x5F	; 95
    1106:	f0 e0       	ldi	r31, 0x00	; 0
    1108:	80 81       	ld	r24, Z
    110a:	80 68       	ori	r24, 0x80	; 128
    110c:	8c 93       	st	X, r24


}
    110e:	0f 90       	pop	r0
    1110:	cf 91       	pop	r28
    1112:	df 91       	pop	r29
    1114:	08 95       	ret

00001116 <TWI_read>:

u8 TWI_read(){
    1116:	df 93       	push	r29
    1118:	cf 93       	push	r28
    111a:	cd b7       	in	r28, 0x3d	; 61
    111c:	de b7       	in	r29, 0x3e	; 62

	return TWDR;
    111e:	e3 e2       	ldi	r30, 0x23	; 35
    1120:	f0 e0       	ldi	r31, 0x00	; 0
    1122:	80 81       	ld	r24, Z
}
    1124:	cf 91       	pop	r28
    1126:	df 91       	pop	r29
    1128:	08 95       	ret

0000112a <TWI_masterReceive>:

TWI_Result TWI_masterReceive(u8 address , u16 length){
    112a:	df 93       	push	r29
    112c:	cf 93       	push	r28
    112e:	00 d0       	rcall	.+0      	; 0x1130 <TWI_masterReceive+0x6>
    1130:	00 d0       	rcall	.+0      	; 0x1132 <TWI_masterReceive+0x8>
    1132:	cd b7       	in	r28, 0x3d	; 61
    1134:	de b7       	in	r29, 0x3e	; 62
    1136:	8a 83       	std	Y+2, r24	; 0x02
    1138:	7c 83       	std	Y+4, r23	; 0x04
    113a:	6b 83       	std	Y+3, r22	; 0x03

	TWI_Result status = status_ready;
    113c:	19 82       	std	Y+1, r1	; 0x01
	if(mode == Idle){
    113e:	80 91 8d 00 	lds	r24, 0x008D
    1142:	88 23       	and	r24, r24
    1144:	c1 f4       	brne	.+48     	; 0x1176 <TWI_masterReceive+0x4c>
		mode = MasterReciever;
    1146:	82 e0       	ldi	r24, 0x02	; 2
    1148:	80 93 8d 00 	sts	0x008D, r24
		RXbufer_len = length;
    114c:	8b 81       	ldd	r24, Y+3	; 0x03
    114e:	9c 81       	ldd	r25, Y+4	; 0x04
    1150:	90 93 96 00 	sts	0x0096, r25
    1154:	80 93 95 00 	sts	0x0095, r24
		RXbuffer_Index = 0;
    1158:	10 92 8c 00 	sts	0x008C, r1
    115c:	10 92 8b 00 	sts	0x008B, r1
		result = result_waiting;
    1160:	84 e0       	ldi	r24, 0x04	; 4
    1162:	80 93 8e 00 	sts	0x008E, r24
		slave_address = address;
    1166:	8a 81       	ldd	r24, Y+2	; 0x02
    1168:	80 93 8f 00 	sts	0x008F, r24
		TWI_init();
    116c:	0e 94 1f 08 	call	0x103e	; 0x103e <TWI_init>
		TWI_start();
    1170:	0e 94 43 08 	call	0x1086	; 0x1086 <TWI_start>
    1174:	02 c0       	rjmp	.+4      	; 0x117a <TWI_masterReceive+0x50>

	}else{
		status = status_busy;
    1176:	81 e0       	ldi	r24, 0x01	; 1
    1178:	89 83       	std	Y+1, r24	; 0x01
	}

return status;
    117a:	89 81       	ldd	r24, Y+1	; 0x01
}
    117c:	0f 90       	pop	r0
    117e:	0f 90       	pop	r0
    1180:	0f 90       	pop	r0
    1182:	0f 90       	pop	r0
    1184:	cf 91       	pop	r28
    1186:	df 91       	pop	r29
    1188:	08 95       	ret

0000118a <TWI_masterTransmit>:


TWI_Result TWI_masterTransmit(u8* buffer, u16 length, u8 address){
    118a:	df 93       	push	r29
    118c:	cf 93       	push	r28
    118e:	00 d0       	rcall	.+0      	; 0x1190 <TWI_masterTransmit+0x6>
    1190:	00 d0       	rcall	.+0      	; 0x1192 <TWI_masterTransmit+0x8>
    1192:	00 d0       	rcall	.+0      	; 0x1194 <TWI_masterTransmit+0xa>
    1194:	cd b7       	in	r28, 0x3d	; 61
    1196:	de b7       	in	r29, 0x3e	; 62
    1198:	9b 83       	std	Y+3, r25	; 0x03
    119a:	8a 83       	std	Y+2, r24	; 0x02
    119c:	7d 83       	std	Y+5, r23	; 0x05
    119e:	6c 83       	std	Y+4, r22	; 0x04
    11a0:	4e 83       	std	Y+6, r20	; 0x06

	TWI_Status status = status_ready;
    11a2:	19 82       	std	Y+1, r1	; 0x01
	if(mode == Idle){
    11a4:	80 91 8d 00 	lds	r24, 0x008D
    11a8:	88 23       	and	r24, r24
    11aa:	f1 f4       	brne	.+60     	; 0x11e8 <TWI_masterTransmit+0x5e>
		mode = MasterTransmitter;
    11ac:	81 e0       	ldi	r24, 0x01	; 1
    11ae:	80 93 8d 00 	sts	0x008D, r24
		dataBuffer = buffer;
    11b2:	8a 81       	ldd	r24, Y+2	; 0x02
    11b4:	9b 81       	ldd	r25, Y+3	; 0x03
    11b6:	90 93 94 00 	sts	0x0094, r25
    11ba:	80 93 93 00 	sts	0x0093, r24
		buffer_Len = length;
    11be:	8c 81       	ldd	r24, Y+4	; 0x04
    11c0:	9d 81       	ldd	r25, Y+5	; 0x05
    11c2:	90 93 8a 00 	sts	0x008A, r25
    11c6:	80 93 89 00 	sts	0x0089, r24
		buffer_Index = 0;
    11ca:	10 92 88 00 	sts	0x0088, r1
    11ce:	10 92 87 00 	sts	0x0087, r1
		result = result_waiting;
    11d2:	84 e0       	ldi	r24, 0x04	; 4
    11d4:	80 93 8e 00 	sts	0x008E, r24
		slave_address = address;
    11d8:	8e 81       	ldd	r24, Y+6	; 0x06
    11da:	80 93 8f 00 	sts	0x008F, r24
		TWI_init();
    11de:	0e 94 1f 08 	call	0x103e	; 0x103e <TWI_init>
		TWI_start();
    11e2:	0e 94 43 08 	call	0x1086	; 0x1086 <TWI_start>
    11e6:	02 c0       	rjmp	.+4      	; 0x11ec <TWI_masterTransmit+0x62>

	}else {
		status = status_busy;
    11e8:	81 e0       	ldi	r24, 0x01	; 1
    11ea:	89 83       	std	Y+1, r24	; 0x01
	}

	return status;
    11ec:	89 81       	ldd	r24, Y+1	; 0x01
}
    11ee:	26 96       	adiw	r28, 0x06	; 6
    11f0:	0f b6       	in	r0, 0x3f	; 63
    11f2:	f8 94       	cli
    11f4:	de bf       	out	0x3e, r29	; 62
    11f6:	0f be       	out	0x3f, r0	; 63
    11f8:	cd bf       	out	0x3d, r28	; 61
    11fa:	cf 91       	pop	r28
    11fc:	df 91       	pop	r29
    11fe:	08 95       	ret

00001200 <TWI_readEeprom>:


TWI_Status TWI_readEeprom(u8 address ,u16 length, u8 block_byte){
    1200:	df 93       	push	r29
    1202:	cf 93       	push	r28
    1204:	00 d0       	rcall	.+0      	; 0x1206 <TWI_readEeprom+0x6>
    1206:	00 d0       	rcall	.+0      	; 0x1208 <TWI_readEeprom+0x8>
    1208:	0f 92       	push	r0
    120a:	cd b7       	in	r28, 0x3d	; 61
    120c:	de b7       	in	r29, 0x3e	; 62
    120e:	8a 83       	std	Y+2, r24	; 0x02
    1210:	7c 83       	std	Y+4, r23	; 0x04
    1212:	6b 83       	std	Y+3, r22	; 0x03
    1214:	4d 83       	std	Y+5, r20	; 0x05

	TWI_Status status = status_ready;
    1216:	19 82       	std	Y+1, r1	; 0x01
	if(mode == Idle){
    1218:	80 91 8d 00 	lds	r24, 0x008D
    121c:	88 23       	and	r24, r24
    121e:	b9 f4       	brne	.+46     	; 0x124e <TWI_readEeprom+0x4e>
		mode = ReadEeprom;
    1220:	85 e0       	ldi	r24, 0x05	; 5
    1222:	80 93 8d 00 	sts	0x008D, r24
		slave_address = address;
    1226:	8a 81       	ldd	r24, Y+2	; 0x02
    1228:	80 93 8f 00 	sts	0x008F, r24
		RXbufer_len = length;
    122c:	8b 81       	ldd	r24, Y+3	; 0x03
    122e:	9c 81       	ldd	r25, Y+4	; 0x04
    1230:	90 93 96 00 	sts	0x0096, r25
    1234:	80 93 95 00 	sts	0x0095, r24
		blockByte = block_byte;
    1238:	8d 81       	ldd	r24, Y+5	; 0x05
    123a:	80 93 92 00 	sts	0x0092, r24
		result  = result_waiting;
    123e:	84 e0       	ldi	r24, 0x04	; 4
    1240:	80 93 8e 00 	sts	0x008E, r24
		TWI_init();
    1244:	0e 94 1f 08 	call	0x103e	; 0x103e <TWI_init>
		TWI_start();
    1248:	0e 94 43 08 	call	0x1086	; 0x1086 <TWI_start>
    124c:	02 c0       	rjmp	.+4      	; 0x1252 <TWI_readEeprom+0x52>
	}else{
		status = status_busy;
    124e:	81 e0       	ldi	r24, 0x01	; 1
    1250:	89 83       	std	Y+1, r24	; 0x01
	}
return status;
    1252:	89 81       	ldd	r24, Y+1	; 0x01



}
    1254:	0f 90       	pop	r0
    1256:	0f 90       	pop	r0
    1258:	0f 90       	pop	r0
    125a:	0f 90       	pop	r0
    125c:	0f 90       	pop	r0
    125e:	cf 91       	pop	r28
    1260:	df 91       	pop	r29
    1262:	08 95       	ret

00001264 <__vector_19>:

void __vector_19(){
    1264:	1f 92       	push	r1
    1266:	0f 92       	push	r0
    1268:	0f b6       	in	r0, 0x3f	; 63
    126a:	0f 92       	push	r0
    126c:	11 24       	eor	r1, r1
    126e:	ef 92       	push	r14
    1270:	ff 92       	push	r15
    1272:	0f 93       	push	r16
    1274:	1f 93       	push	r17
    1276:	2f 93       	push	r18
    1278:	3f 93       	push	r19
    127a:	4f 93       	push	r20
    127c:	5f 93       	push	r21
    127e:	6f 93       	push	r22
    1280:	7f 93       	push	r23
    1282:	8f 93       	push	r24
    1284:	9f 93       	push	r25
    1286:	af 93       	push	r26
    1288:	bf 93       	push	r27
    128a:	ef 93       	push	r30
    128c:	ff 93       	push	r31
    128e:	df 93       	push	r29
    1290:	cf 93       	push	r28
    1292:	cd b7       	in	r28, 0x3d	; 61
    1294:	de b7       	in	r29, 0x3e	; 62
    1296:	28 97       	sbiw	r28, 0x08	; 8
    1298:	de bf       	out	0x3e, r29	; 62
    129a:	cd bf       	out	0x3d, r28	; 61

switch (mode){
    129c:	80 91 8d 00 	lds	r24, 0x008D
    12a0:	28 2f       	mov	r18, r24
    12a2:	30 e0       	ldi	r19, 0x00	; 0
    12a4:	38 87       	std	Y+8, r19	; 0x08
    12a6:	2f 83       	std	Y+7, r18	; 0x07
    12a8:	8f 81       	ldd	r24, Y+7	; 0x07
    12aa:	98 85       	ldd	r25, Y+8	; 0x08
    12ac:	82 30       	cpi	r24, 0x02	; 2
    12ae:	91 05       	cpc	r25, r1
    12b0:	29 f1       	breq	.+74     	; 0x12fc <__vector_19+0x98>
    12b2:	ef 81       	ldd	r30, Y+7	; 0x07
    12b4:	f8 85       	ldd	r31, Y+8	; 0x08
    12b6:	e3 30       	cpi	r30, 0x03	; 3
    12b8:	f1 05       	cpc	r31, r1
    12ba:	6c f4       	brge	.+26     	; 0x12d6 <__vector_19+0x72>
    12bc:	2f 81       	ldd	r18, Y+7	; 0x07
    12be:	38 85       	ldd	r19, Y+8	; 0x08
    12c0:	21 15       	cp	r18, r1
    12c2:	31 05       	cpc	r19, r1
    12c4:	09 f4       	brne	.+2      	; 0x12c8 <__vector_19+0x64>
    12c6:	52 c2       	rjmp	.+1188   	; 0x176c <__vector_19+0x508>
    12c8:	8f 81       	ldd	r24, Y+7	; 0x07
    12ca:	98 85       	ldd	r25, Y+8	; 0x08
    12cc:	81 30       	cpi	r24, 0x01	; 1
    12ce:	91 05       	cpc	r25, r1
    12d0:	09 f4       	brne	.+2      	; 0x12d4 <__vector_19+0x70>
    12d2:	88 c1       	rjmp	.+784    	; 0x15e4 <__vector_19+0x380>
    12d4:	4b c2       	rjmp	.+1174   	; 0x176c <__vector_19+0x508>
    12d6:	ef 81       	ldd	r30, Y+7	; 0x07
    12d8:	f8 85       	ldd	r31, Y+8	; 0x08
    12da:	e4 30       	cpi	r30, 0x04	; 4
    12dc:	f1 05       	cpc	r31, r1
    12de:	09 f4       	brne	.+2      	; 0x12e2 <__vector_19+0x7e>
    12e0:	45 c2       	rjmp	.+1162   	; 0x176c <__vector_19+0x508>
    12e2:	2f 81       	ldd	r18, Y+7	; 0x07
    12e4:	38 85       	ldd	r19, Y+8	; 0x08
    12e6:	24 30       	cpi	r18, 0x04	; 4
    12e8:	31 05       	cpc	r19, r1
    12ea:	0c f4       	brge	.+2      	; 0x12ee <__vector_19+0x8a>
    12ec:	3f c2       	rjmp	.+1150   	; 0x176c <__vector_19+0x508>
    12ee:	8f 81       	ldd	r24, Y+7	; 0x07
    12f0:	98 85       	ldd	r25, Y+8	; 0x08
    12f2:	85 30       	cpi	r24, 0x05	; 5
    12f4:	91 05       	cpc	r25, r1
    12f6:	09 f4       	brne	.+2      	; 0x12fa <__vector_19+0x96>
    12f8:	b2 c0       	rjmp	.+356    	; 0x145e <__vector_19+0x1fa>
    12fa:	38 c2       	rjmp	.+1136   	; 0x176c <__vector_19+0x508>

case Idle:
	break;

case MasterReciever:
	switch(TWI_getStatus()){
    12fc:	0e 94 34 08 	call	0x1068	; 0x1068 <TWI_getStatus>
    1300:	e8 2f       	mov	r30, r24
    1302:	f0 e0       	ldi	r31, 0x00	; 0
    1304:	fe 83       	std	Y+6, r31	; 0x06
    1306:	ed 83       	std	Y+5, r30	; 0x05
    1308:	2d 81       	ldd	r18, Y+5	; 0x05
    130a:	3e 81       	ldd	r19, Y+6	; 0x06
    130c:	20 34       	cpi	r18, 0x40	; 64
    130e:	31 05       	cpc	r19, r1
    1310:	e1 f1       	breq	.+120    	; 0x138a <__vector_19+0x126>
    1312:	8d 81       	ldd	r24, Y+5	; 0x05
    1314:	9e 81       	ldd	r25, Y+6	; 0x06
    1316:	81 34       	cpi	r24, 0x41	; 65
    1318:	91 05       	cpc	r25, r1
    131a:	8c f4       	brge	.+34     	; 0x133e <__vector_19+0xda>
    131c:	ed 81       	ldd	r30, Y+5	; 0x05
    131e:	fe 81       	ldd	r31, Y+6	; 0x06
    1320:	e0 31       	cpi	r30, 0x10	; 16
    1322:	f1 05       	cpc	r31, r1
    1324:	41 f1       	breq	.+80     	; 0x1376 <__vector_19+0x112>
    1326:	2d 81       	ldd	r18, Y+5	; 0x05
    1328:	3e 81       	ldd	r19, Y+6	; 0x06
    132a:	28 33       	cpi	r18, 0x38	; 56
    132c:	31 05       	cpc	r19, r1
    132e:	09 f4       	brne	.+2      	; 0x1332 <__vector_19+0xce>
    1330:	8b c0       	rjmp	.+278    	; 0x1448 <__vector_19+0x1e4>
    1332:	8d 81       	ldd	r24, Y+5	; 0x05
    1334:	9e 81       	ldd	r25, Y+6	; 0x06
    1336:	88 30       	cpi	r24, 0x08	; 8
    1338:	91 05       	cpc	r25, r1
    133a:	99 f0       	breq	.+38     	; 0x1362 <__vector_19+0xfe>
    133c:	17 c2       	rjmp	.+1070   	; 0x176c <__vector_19+0x508>
    133e:	ed 81       	ldd	r30, Y+5	; 0x05
    1340:	fe 81       	ldd	r31, Y+6	; 0x06
    1342:	e0 35       	cpi	r30, 0x50	; 80
    1344:	f1 05       	cpc	r31, r1
    1346:	09 f4       	brne	.+2      	; 0x134a <__vector_19+0xe6>
    1348:	49 c0       	rjmp	.+146    	; 0x13dc <__vector_19+0x178>
    134a:	2d 81       	ldd	r18, Y+5	; 0x05
    134c:	3e 81       	ldd	r19, Y+6	; 0x06
    134e:	28 35       	cpi	r18, 0x58	; 88
    1350:	31 05       	cpc	r19, r1
    1352:	09 f4       	brne	.+2      	; 0x1356 <__vector_19+0xf2>
    1354:	6e c0       	rjmp	.+220    	; 0x1432 <__vector_19+0x1ce>
    1356:	8d 81       	ldd	r24, Y+5	; 0x05
    1358:	9e 81       	ldd	r25, Y+6	; 0x06
    135a:	88 34       	cpi	r24, 0x48	; 72
    135c:	91 05       	cpc	r25, r1
    135e:	99 f1       	breq	.+102    	; 0x13c6 <__vector_19+0x162>
    1360:	05 c2       	rjmp	.+1034   	; 0x176c <__vector_19+0x508>

	case TWI_START_SENT:
		// load slave address + operation (read) into twdr
		TWI_slave_R();
    1362:	0e 94 5e 08 	call	0x10bc	; 0x10bc <TWI_slave_R>
		//TWIResumeTransmit();
		clear_Bit(TWCR,TWSTA);
    1366:	a6 e5       	ldi	r26, 0x56	; 86
    1368:	b0 e0       	ldi	r27, 0x00	; 0
    136a:	e6 e5       	ldi	r30, 0x56	; 86
    136c:	f0 e0       	ldi	r31, 0x00	; 0
    136e:	80 81       	ld	r24, Z
    1370:	8f 7d       	andi	r24, 0xDF	; 223
    1372:	8c 93       	st	X, r24
    1374:	fb c1       	rjmp	.+1014   	; 0x176c <__vector_19+0x508>
		break;

	case TWI_REP_START_SENT:
		// load slave address + operation (read) into twdr
		TWI_slave_R();
    1376:	0e 94 5e 08 	call	0x10bc	; 0x10bc <TWI_slave_R>
		//TWIResumeTransmit();
		clear_Bit(TWCR,TWSTA);
    137a:	a6 e5       	ldi	r26, 0x56	; 86
    137c:	b0 e0       	ldi	r27, 0x00	; 0
    137e:	e6 e5       	ldi	r30, 0x56	; 86
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	8f 7d       	andi	r24, 0xDF	; 223
    1386:	8c 93       	st	X, r24
    1388:	f1 c1       	rjmp	.+994    	; 0x176c <__vector_19+0x508>
		break;


	case TWI_MR_SLAR_ACK:

		if(RXbuffer_Index < RXbufer_len-1){
    138a:	80 91 95 00 	lds	r24, 0x0095
    138e:	90 91 96 00 	lds	r25, 0x0096
    1392:	9c 01       	movw	r18, r24
    1394:	21 50       	subi	r18, 0x01	; 1
    1396:	30 40       	sbci	r19, 0x00	; 0
    1398:	80 91 8b 00 	lds	r24, 0x008B
    139c:	90 91 8c 00 	lds	r25, 0x008C
    13a0:	82 17       	cp	r24, r18
    13a2:	93 07       	cpc	r25, r19
    13a4:	40 f4       	brcc	.+16     	; 0x13b6 <__vector_19+0x152>

			TWISendNACK();
    13a6:	a6 e5       	ldi	r26, 0x56	; 86
    13a8:	b0 e0       	ldi	r27, 0x00	; 0
    13aa:	e6 e5       	ldi	r30, 0x56	; 86
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	80 81       	ld	r24, Z
    13b0:	85 68       	ori	r24, 0x85	; 133
    13b2:	8c 93       	st	X, r24
    13b4:	db c1       	rjmp	.+950    	; 0x176c <__vector_19+0x508>
		}else{

		TWISendACK();
    13b6:	a6 e5       	ldi	r26, 0x56	; 86
    13b8:	b0 e0       	ldi	r27, 0x00	; 0
    13ba:	e6 e5       	ldi	r30, 0x56	; 86
    13bc:	f0 e0       	ldi	r31, 0x00	; 0
    13be:	80 81       	ld	r24, Z
    13c0:	84 6c       	ori	r24, 0xC4	; 196
    13c2:	8c 93       	st	X, r24
    13c4:	d3 c1       	rjmp	.+934    	; 0x176c <__vector_19+0x508>

		}
		break;
	case TWI_MR_SLAR_NACK:
		result = result_No_ack;
    13c6:	81 e0       	ldi	r24, 0x01	; 1
    13c8:	80 93 8e 00 	sts	0x008E, r24
		TWISendStop();
    13cc:	a6 e5       	ldi	r26, 0x56	; 86
    13ce:	b0 e0       	ldi	r27, 0x00	; 0
    13d0:	e6 e5       	ldi	r30, 0x56	; 86
    13d2:	f0 e0       	ldi	r31, 0x00	; 0
    13d4:	80 81       	ld	r24, Z
    13d6:	84 69       	ori	r24, 0x94	; 148
    13d8:	8c 93       	st	X, r24
    13da:	c8 c1       	rjmp	.+912    	; 0x176c <__vector_19+0x508>
		break;

	case TWI_MR_DATA_ACK:
		if(RXbuffer_Index == RXbufer_len){
    13dc:	20 91 8b 00 	lds	r18, 0x008B
    13e0:	30 91 8c 00 	lds	r19, 0x008C
    13e4:	80 91 95 00 	lds	r24, 0x0095
    13e8:	90 91 96 00 	lds	r25, 0x0096
    13ec:	28 17       	cp	r18, r24
    13ee:	39 07       	cpc	r19, r25
    13f0:	51 f4       	brne	.+20     	; 0x1406 <__vector_19+0x1a2>
			result = result_successful;
    13f2:	10 92 8e 00 	sts	0x008E, r1
			TWISendNACK();
    13f6:	a6 e5       	ldi	r26, 0x56	; 86
    13f8:	b0 e0       	ldi	r27, 0x00	; 0
    13fa:	e6 e5       	ldi	r30, 0x56	; 86
    13fc:	f0 e0       	ldi	r31, 0x00	; 0
    13fe:	80 81       	ld	r24, Z
    1400:	85 68       	ori	r24, 0x85	; 133
    1402:	8c 93       	st	X, r24
    1404:	b3 c1       	rjmp	.+870    	; 0x176c <__vector_19+0x508>
		}else{

			RXdataBuffer[RXbuffer_Index++] = TWI_read();
    1406:	80 91 90 00 	lds	r24, 0x0090
    140a:	90 91 91 00 	lds	r25, 0x0091
    140e:	00 91 8b 00 	lds	r16, 0x008B
    1412:	10 91 8c 00 	lds	r17, 0x008C
    1416:	7c 01       	movw	r14, r24
    1418:	e0 0e       	add	r14, r16
    141a:	f1 1e       	adc	r15, r17
    141c:	0e 94 8b 08 	call	0x1116	; 0x1116 <TWI_read>
    1420:	f7 01       	movw	r30, r14
    1422:	80 83       	st	Z, r24
    1424:	c8 01       	movw	r24, r16
    1426:	01 96       	adiw	r24, 0x01	; 1
    1428:	90 93 8c 00 	sts	0x008C, r25
    142c:	80 93 8b 00 	sts	0x008B, r24
    1430:	9d c1       	rjmp	.+826    	; 0x176c <__vector_19+0x508>

		break;

	case TWI_MR_DATA_NACK:

		result = result_No_ack;
    1432:	81 e0       	ldi	r24, 0x01	; 1
    1434:	80 93 8e 00 	sts	0x008E, r24
		TWISendStop();
    1438:	a6 e5       	ldi	r26, 0x56	; 86
    143a:	b0 e0       	ldi	r27, 0x00	; 0
    143c:	e6 e5       	ldi	r30, 0x56	; 86
    143e:	f0 e0       	ldi	r31, 0x00	; 0
    1440:	80 81       	ld	r24, Z
    1442:	84 69       	ori	r24, 0x94	; 148
    1444:	8c 93       	st	X, r24
    1446:	92 c1       	rjmp	.+804    	; 0x176c <__vector_19+0x508>
		break;

	case TWI_LOST_ARBIT:

		result = result_lost_Arb;
    1448:	82 e0       	ldi	r24, 0x02	; 2
    144a:	80 93 8e 00 	sts	0x008E, r24
		TWISendStop();
    144e:	a6 e5       	ldi	r26, 0x56	; 86
    1450:	b0 e0       	ldi	r27, 0x00	; 0
    1452:	e6 e5       	ldi	r30, 0x56	; 86
    1454:	f0 e0       	ldi	r31, 0x00	; 0
    1456:	80 81       	ld	r24, Z
    1458:	84 69       	ori	r24, 0x94	; 148
    145a:	8c 93       	st	X, r24
    145c:	87 c1       	rjmp	.+782    	; 0x176c <__vector_19+0x508>

		break;

case ReadEeprom:

	 switch (TWI_getStatus()) {
    145e:	0e 94 34 08 	call	0x1068	; 0x1068 <TWI_getStatus>
    1462:	28 2f       	mov	r18, r24
    1464:	30 e0       	ldi	r19, 0x00	; 0
    1466:	3c 83       	std	Y+4, r19	; 0x04
    1468:	2b 83       	std	Y+3, r18	; 0x03
    146a:	8b 81       	ldd	r24, Y+3	; 0x03
    146c:	9c 81       	ldd	r25, Y+4	; 0x04
    146e:	88 32       	cpi	r24, 0x28	; 40
    1470:	91 05       	cpc	r25, r1
    1472:	b1 f1       	breq	.+108    	; 0x14e0 <__vector_19+0x27c>
    1474:	eb 81       	ldd	r30, Y+3	; 0x03
    1476:	fc 81       	ldd	r31, Y+4	; 0x04
    1478:	e9 32       	cpi	r30, 0x29	; 41
    147a:	f1 05       	cpc	r31, r1
    147c:	84 f4       	brge	.+32     	; 0x149e <__vector_19+0x23a>
    147e:	2b 81       	ldd	r18, Y+3	; 0x03
    1480:	3c 81       	ldd	r19, Y+4	; 0x04
    1482:	20 31       	cpi	r18, 0x10	; 16
    1484:	31 05       	cpc	r19, r1
    1486:	79 f1       	breq	.+94     	; 0x14e6 <__vector_19+0x282>
    1488:	8b 81       	ldd	r24, Y+3	; 0x03
    148a:	9c 81       	ldd	r25, Y+4	; 0x04
    148c:	88 31       	cpi	r24, 0x18	; 24
    148e:	91 05       	cpc	r25, r1
    1490:	11 f1       	breq	.+68     	; 0x14d6 <__vector_19+0x272>
    1492:	eb 81       	ldd	r30, Y+3	; 0x03
    1494:	fc 81       	ldd	r31, Y+4	; 0x04
    1496:	e8 30       	cpi	r30, 0x08	; 8
    1498:	f1 05       	cpc	r31, r1
    149a:	99 f0       	breq	.+38     	; 0x14c2 <__vector_19+0x25e>
    149c:	67 c1       	rjmp	.+718    	; 0x176c <__vector_19+0x508>
    149e:	2b 81       	ldd	r18, Y+3	; 0x03
    14a0:	3c 81       	ldd	r19, Y+4	; 0x04
    14a2:	20 35       	cpi	r18, 0x50	; 80
    14a4:	31 05       	cpc	r19, r1
    14a6:	09 f4       	brne	.+2      	; 0x14aa <__vector_19+0x246>
    14a8:	45 c0       	rjmp	.+138    	; 0x1534 <__vector_19+0x2d0>
    14aa:	8b 81       	ldd	r24, Y+3	; 0x03
    14ac:	9c 81       	ldd	r25, Y+4	; 0x04
    14ae:	88 35       	cpi	r24, 0x58	; 88
    14b0:	91 05       	cpc	r25, r1
    14b2:	09 f4       	brne	.+2      	; 0x14b6 <__vector_19+0x252>
    14b4:	78 c0       	rjmp	.+240    	; 0x15a6 <__vector_19+0x342>
    14b6:	eb 81       	ldd	r30, Y+3	; 0x03
    14b8:	fc 81       	ldd	r31, Y+4	; 0x04
    14ba:	e0 34       	cpi	r30, 0x40	; 64
    14bc:	f1 05       	cpc	r31, r1
    14be:	e9 f0       	breq	.+58     	; 0x14fa <__vector_19+0x296>
    14c0:	55 c1       	rjmp	.+682    	; 0x176c <__vector_19+0x508>

	        case TWI_START_SENT:
	            // Load slave address + write operation
	            TWI_slave_W();
    14c2:	0e 94 51 08 	call	0x10a2	; 0x10a2 <TWI_slave_W>
	            clear_Bit(TWCR, TWSTA);
    14c6:	a6 e5       	ldi	r26, 0x56	; 86
    14c8:	b0 e0       	ldi	r27, 0x00	; 0
    14ca:	e6 e5       	ldi	r30, 0x56	; 86
    14cc:	f0 e0       	ldi	r31, 0x00	; 0
    14ce:	80 81       	ld	r24, Z
    14d0:	8f 7d       	andi	r24, 0xDF	; 223
    14d2:	8c 93       	st	X, r24
    14d4:	4b c1       	rjmp	.+662    	; 0x176c <__vector_19+0x508>
	            break;

	        case TWI_MT_SLAW_ACK:
	            // Load EEPROM block byte
	            TWI_write(blockByte);
    14d6:	80 91 92 00 	lds	r24, 0x0092
    14da:	0e 94 6f 08 	call	0x10de	; 0x10de <TWI_write>
    14de:	46 c1       	rjmp	.+652    	; 0x176c <__vector_19+0x508>
	            break;

	        case TWI_MT_DATA_ACK:
	            // Send repeated start
	            TWI_start();
    14e0:	0e 94 43 08 	call	0x1086	; 0x1086 <TWI_start>
    14e4:	43 c1       	rjmp	.+646    	; 0x176c <__vector_19+0x508>
	            break;

	        case TWI_REP_START_SENT:
	            // Load slave address + read operation
	            TWI_slave_R();
    14e6:	0e 94 5e 08 	call	0x10bc	; 0x10bc <TWI_slave_R>
	            clear_Bit(TWCR, TWSTA);
    14ea:	a6 e5       	ldi	r26, 0x56	; 86
    14ec:	b0 e0       	ldi	r27, 0x00	; 0
    14ee:	e6 e5       	ldi	r30, 0x56	; 86
    14f0:	f0 e0       	ldi	r31, 0x00	; 0
    14f2:	80 81       	ld	r24, Z
    14f4:	8f 7d       	andi	r24, 0xDF	; 223
    14f6:	8c 93       	st	X, r24
    14f8:	39 c1       	rjmp	.+626    	; 0x176c <__vector_19+0x508>
	            break;

	        case TWI_MR_SLAR_ACK:
	            // Read first byte and send ACK
	            RXdataBuffer[RXbuffer_Index++] = TWI_read();
    14fa:	80 91 90 00 	lds	r24, 0x0090
    14fe:	90 91 91 00 	lds	r25, 0x0091
    1502:	00 91 8b 00 	lds	r16, 0x008B
    1506:	10 91 8c 00 	lds	r17, 0x008C
    150a:	7c 01       	movw	r14, r24
    150c:	e0 0e       	add	r14, r16
    150e:	f1 1e       	adc	r15, r17
    1510:	0e 94 8b 08 	call	0x1116	; 0x1116 <TWI_read>
    1514:	f7 01       	movw	r30, r14
    1516:	80 83       	st	Z, r24
    1518:	c8 01       	movw	r24, r16
    151a:	01 96       	adiw	r24, 0x01	; 1
    151c:	90 93 8c 00 	sts	0x008C, r25
    1520:	80 93 8b 00 	sts	0x008B, r24
	            TWISendACK();
    1524:	a6 e5       	ldi	r26, 0x56	; 86
    1526:	b0 e0       	ldi	r27, 0x00	; 0
    1528:	e6 e5       	ldi	r30, 0x56	; 86
    152a:	f0 e0       	ldi	r31, 0x00	; 0
    152c:	80 81       	ld	r24, Z
    152e:	84 6c       	ori	r24, 0xC4	; 196
    1530:	8c 93       	st	X, r24
    1532:	1c c1       	rjmp	.+568    	; 0x176c <__vector_19+0x508>
	            break;

	        case TWI_MR_DATA_ACK:
	            RXdataBuffer[RXbuffer_Index++] = TWI_read();
    1534:	80 91 90 00 	lds	r24, 0x0090
    1538:	90 91 91 00 	lds	r25, 0x0091
    153c:	00 91 8b 00 	lds	r16, 0x008B
    1540:	10 91 8c 00 	lds	r17, 0x008C
    1544:	7c 01       	movw	r14, r24
    1546:	e0 0e       	add	r14, r16
    1548:	f1 1e       	adc	r15, r17
    154a:	0e 94 8b 08 	call	0x1116	; 0x1116 <TWI_read>
    154e:	f7 01       	movw	r30, r14
    1550:	80 83       	st	Z, r24
    1552:	c8 01       	movw	r24, r16
    1554:	01 96       	adiw	r24, 0x01	; 1
    1556:	90 93 8c 00 	sts	0x008C, r25
    155a:	80 93 8b 00 	sts	0x008B, r24

	            if (RXbuffer_Index == RXbufer_len) {
    155e:	20 91 8b 00 	lds	r18, 0x008B
    1562:	30 91 8c 00 	lds	r19, 0x008C
    1566:	80 91 95 00 	lds	r24, 0x0095
    156a:	90 91 96 00 	lds	r25, 0x0096
    156e:	28 17       	cp	r18, r24
    1570:	39 07       	cpc	r19, r25
    1572:	89 f4       	brne	.+34     	; 0x1596 <__vector_19+0x332>
	                // All data received, send NACK and then STOP
	                TWISendNACK();
    1574:	a6 e5       	ldi	r26, 0x56	; 86
    1576:	b0 e0       	ldi	r27, 0x00	; 0
    1578:	e6 e5       	ldi	r30, 0x56	; 86
    157a:	f0 e0       	ldi	r31, 0x00	; 0
    157c:	80 81       	ld	r24, Z
    157e:	85 68       	ori	r24, 0x85	; 133
    1580:	8c 93       	st	X, r24
	                TWISendStop();
    1582:	a6 e5       	ldi	r26, 0x56	; 86
    1584:	b0 e0       	ldi	r27, 0x00	; 0
    1586:	e6 e5       	ldi	r30, 0x56	; 86
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	80 81       	ld	r24, Z
    158c:	84 69       	ori	r24, 0x94	; 148
    158e:	8c 93       	st	X, r24
	                result = result_successful;
    1590:	10 92 8e 00 	sts	0x008E, r1
    1594:	eb c0       	rjmp	.+470    	; 0x176c <__vector_19+0x508>
	            } else {
	                // More data to receive, send ACK for the next byte
	                TWISendACK();
    1596:	a6 e5       	ldi	r26, 0x56	; 86
    1598:	b0 e0       	ldi	r27, 0x00	; 0
    159a:	e6 e5       	ldi	r30, 0x56	; 86
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	80 81       	ld	r24, Z
    15a0:	84 6c       	ori	r24, 0xC4	; 196
    15a2:	8c 93       	st	X, r24
    15a4:	e3 c0       	rjmp	.+454    	; 0x176c <__vector_19+0x508>
	            break;


	        case TWI_MR_DATA_NACK:
	            // Read last byte and then send stop condition
	            RXdataBuffer[RXbuffer_Index++] = TWI_read();
    15a6:	80 91 90 00 	lds	r24, 0x0090
    15aa:	90 91 91 00 	lds	r25, 0x0091
    15ae:	00 91 8b 00 	lds	r16, 0x008B
    15b2:	10 91 8c 00 	lds	r17, 0x008C
    15b6:	7c 01       	movw	r14, r24
    15b8:	e0 0e       	add	r14, r16
    15ba:	f1 1e       	adc	r15, r17
    15bc:	0e 94 8b 08 	call	0x1116	; 0x1116 <TWI_read>
    15c0:	f7 01       	movw	r30, r14
    15c2:	80 83       	st	Z, r24
    15c4:	c8 01       	movw	r24, r16
    15c6:	01 96       	adiw	r24, 0x01	; 1
    15c8:	90 93 8c 00 	sts	0x008C, r25
    15cc:	80 93 8b 00 	sts	0x008B, r24
	            result = result_successful;
    15d0:	10 92 8e 00 	sts	0x008E, r1
	            TWISendStop();
    15d4:	a6 e5       	ldi	r26, 0x56	; 86
    15d6:	b0 e0       	ldi	r27, 0x00	; 0
    15d8:	e6 e5       	ldi	r30, 0x56	; 86
    15da:	f0 e0       	ldi	r31, 0x00	; 0
    15dc:	80 81       	ld	r24, Z
    15de:	84 69       	ori	r24, 0x94	; 148
    15e0:	8c 93       	st	X, r24
    15e2:	c4 c0       	rjmp	.+392    	; 0x176c <__vector_19+0x508>


case MasterTransmitter:


				switch(TWI_getStatus()){
    15e4:	0e 94 34 08 	call	0x1068	; 0x1068 <TWI_getStatus>
    15e8:	28 2f       	mov	r18, r24
    15ea:	30 e0       	ldi	r19, 0x00	; 0
    15ec:	3a 83       	std	Y+2, r19	; 0x02
    15ee:	29 83       	std	Y+1, r18	; 0x01
    15f0:	89 81       	ldd	r24, Y+1	; 0x01
    15f2:	9a 81       	ldd	r25, Y+2	; 0x02
    15f4:	80 32       	cpi	r24, 0x20	; 32
    15f6:	91 05       	cpc	r25, r1
    15f8:	09 f4       	brne	.+2      	; 0x15fc <__vector_19+0x398>
    15fa:	58 c0       	rjmp	.+176    	; 0x16ac <__vector_19+0x448>
    15fc:	e9 81       	ldd	r30, Y+1	; 0x01
    15fe:	fa 81       	ldd	r31, Y+2	; 0x02
    1600:	e1 32       	cpi	r30, 0x21	; 33
    1602:	f1 05       	cpc	r31, r1
    1604:	84 f4       	brge	.+32     	; 0x1626 <__vector_19+0x3c2>
    1606:	29 81       	ldd	r18, Y+1	; 0x01
    1608:	3a 81       	ldd	r19, Y+2	; 0x02
    160a:	20 31       	cpi	r18, 0x10	; 16
    160c:	31 05       	cpc	r19, r1
    160e:	e9 f0       	breq	.+58     	; 0x164a <__vector_19+0x3e6>
    1610:	89 81       	ldd	r24, Y+1	; 0x01
    1612:	9a 81       	ldd	r25, Y+2	; 0x02
    1614:	88 31       	cpi	r24, 0x18	; 24
    1616:	91 05       	cpc	r25, r1
    1618:	61 f1       	breq	.+88     	; 0x1672 <__vector_19+0x40e>
    161a:	e9 81       	ldd	r30, Y+1	; 0x01
    161c:	fa 81       	ldd	r31, Y+2	; 0x02
    161e:	e8 30       	cpi	r30, 0x08	; 8
    1620:	f1 05       	cpc	r31, r1
    1622:	e9 f0       	breq	.+58     	; 0x165e <__vector_19+0x3fa>
    1624:	a3 c0       	rjmp	.+326    	; 0x176c <__vector_19+0x508>
    1626:	29 81       	ldd	r18, Y+1	; 0x01
    1628:	3a 81       	ldd	r19, Y+2	; 0x02
    162a:	20 33       	cpi	r18, 0x30	; 48
    162c:	31 05       	cpc	r19, r1
    162e:	09 f4       	brne	.+2      	; 0x1632 <__vector_19+0x3ce>
    1630:	7a c0       	rjmp	.+244    	; 0x1726 <__vector_19+0x4c2>
    1632:	89 81       	ldd	r24, Y+1	; 0x01
    1634:	9a 81       	ldd	r25, Y+2	; 0x02
    1636:	88 33       	cpi	r24, 0x38	; 56
    1638:	91 05       	cpc	r25, r1
    163a:	09 f4       	brne	.+2      	; 0x163e <__vector_19+0x3da>
    163c:	8d c0       	rjmp	.+282    	; 0x1758 <__vector_19+0x4f4>
    163e:	e9 81       	ldd	r30, Y+1	; 0x01
    1640:	fa 81       	ldd	r31, Y+2	; 0x02
    1642:	e8 32       	cpi	r30, 0x28	; 40
    1644:	f1 05       	cpc	r31, r1
    1646:	e9 f1       	breq	.+122    	; 0x16c2 <__vector_19+0x45e>
    1648:	91 c0       	rjmp	.+290    	; 0x176c <__vector_19+0x508>

				case TWI_REP_START_SENT:

					TWI_slave_R();
    164a:	0e 94 5e 08 	call	0x10bc	; 0x10bc <TWI_slave_R>
					clear_Bit(TWCR,TWSTA);
    164e:	a6 e5       	ldi	r26, 0x56	; 86
    1650:	b0 e0       	ldi	r27, 0x00	; 0
    1652:	e6 e5       	ldi	r30, 0x56	; 86
    1654:	f0 e0       	ldi	r31, 0x00	; 0
    1656:	80 81       	ld	r24, Z
    1658:	8f 7d       	andi	r24, 0xDF	; 223
    165a:	8c 93       	st	X, r24
    165c:	87 c0       	rjmp	.+270    	; 0x176c <__vector_19+0x508>
					break;

				case TWI_START_SENT:

				// load slave address in the twdr
				TWI_slave_W();
    165e:	0e 94 51 08 	call	0x10a2	; 0x10a2 <TWI_slave_W>
				// clear the start condition bit
				clear_Bit(TWCR,TWSTA);
    1662:	a6 e5       	ldi	r26, 0x56	; 86
    1664:	b0 e0       	ldi	r27, 0x00	; 0
    1666:	e6 e5       	ldi	r30, 0x56	; 86
    1668:	f0 e0       	ldi	r31, 0x00	; 0
    166a:	80 81       	ld	r24, Z
    166c:	8f 7d       	andi	r24, 0xDF	; 223
    166e:	8c 93       	st	X, r24
    1670:	7d c0       	rjmp	.+250    	; 0x176c <__vector_19+0x508>
				break;

				case TWI_MT_SLAW_ACK:

				//start to load data in the twdr
				TWI_write(dataBuffer[buffer_Index++]);
    1672:	80 91 93 00 	lds	r24, 0x0093
    1676:	90 91 94 00 	lds	r25, 0x0094
    167a:	20 91 87 00 	lds	r18, 0x0087
    167e:	30 91 88 00 	lds	r19, 0x0088
    1682:	fc 01       	movw	r30, r24
    1684:	e2 0f       	add	r30, r18
    1686:	f3 1f       	adc	r31, r19
    1688:	40 81       	ld	r20, Z
    168a:	c9 01       	movw	r24, r18
    168c:	01 96       	adiw	r24, 0x01	; 1
    168e:	90 93 88 00 	sts	0x0088, r25
    1692:	80 93 87 00 	sts	0x0087, r24
    1696:	84 2f       	mov	r24, r20
    1698:	0e 94 6f 08 	call	0x10de	; 0x10de <TWI_write>
				// clear flag to go to the next step
				TWIResumeTransmit();
    169c:	a6 e5       	ldi	r26, 0x56	; 86
    169e:	b0 e0       	ldi	r27, 0x00	; 0
    16a0:	e6 e5       	ldi	r30, 0x56	; 86
    16a2:	f0 e0       	ldi	r31, 0x00	; 0
    16a4:	80 81       	ld	r24, Z
    16a6:	85 68       	ori	r24, 0x85	; 133
    16a8:	8c 93       	st	X, r24
    16aa:	60 c0       	rjmp	.+192    	; 0x176c <__vector_19+0x508>

				case TWI_MT_SLAW_NACK:

				// if slave send NACK
				//change result and stop the frame
				result = result_No_ack;
    16ac:	81 e0       	ldi	r24, 0x01	; 1
    16ae:	80 93 8e 00 	sts	0x008E, r24
				TWISendStop();
    16b2:	a6 e5       	ldi	r26, 0x56	; 86
    16b4:	b0 e0       	ldi	r27, 0x00	; 0
    16b6:	e6 e5       	ldi	r30, 0x56	; 86
    16b8:	f0 e0       	ldi	r31, 0x00	; 0
    16ba:	80 81       	ld	r24, Z
    16bc:	84 69       	ori	r24, 0x94	; 148
    16be:	8c 93       	st	X, r24
    16c0:	55 c0       	rjmp	.+170    	; 0x176c <__vector_19+0x508>

				// data handling
				// send data until the end of the buffer
				// if all data sent change result to succesful and send stop condition

				if(buffer_Index == buffer_Len){
    16c2:	20 91 87 00 	lds	r18, 0x0087
    16c6:	30 91 88 00 	lds	r19, 0x0088
    16ca:	80 91 89 00 	lds	r24, 0x0089
    16ce:	90 91 8a 00 	lds	r25, 0x008A
    16d2:	28 17       	cp	r18, r24
    16d4:	39 07       	cpc	r19, r25
    16d6:	51 f4       	brne	.+20     	; 0x16ec <__vector_19+0x488>

					result = result_successful;
    16d8:	10 92 8e 00 	sts	0x008E, r1

					//TWCR |=(1<<TWINT)|(1<<TWSTO);
					TWISendStop();
    16dc:	a6 e5       	ldi	r26, 0x56	; 86
    16de:	b0 e0       	ldi	r27, 0x00	; 0
    16e0:	e6 e5       	ldi	r30, 0x56	; 86
    16e2:	f0 e0       	ldi	r31, 0x00	; 0
    16e4:	80 81       	ld	r24, Z
    16e6:	84 69       	ori	r24, 0x94	; 148
    16e8:	8c 93       	st	X, r24
    16ea:	40 c0       	rjmp	.+128    	; 0x176c <__vector_19+0x508>

				}else{

					TWI_write(dataBuffer[buffer_Index++]);
    16ec:	80 91 93 00 	lds	r24, 0x0093
    16f0:	90 91 94 00 	lds	r25, 0x0094
    16f4:	20 91 87 00 	lds	r18, 0x0087
    16f8:	30 91 88 00 	lds	r19, 0x0088
    16fc:	fc 01       	movw	r30, r24
    16fe:	e2 0f       	add	r30, r18
    1700:	f3 1f       	adc	r31, r19
    1702:	40 81       	ld	r20, Z
    1704:	c9 01       	movw	r24, r18
    1706:	01 96       	adiw	r24, 0x01	; 1
    1708:	90 93 88 00 	sts	0x0088, r25
    170c:	80 93 87 00 	sts	0x0087, r24
    1710:	84 2f       	mov	r24, r20
    1712:	0e 94 6f 08 	call	0x10de	; 0x10de <TWI_write>

					TWIResumeTransmit();
    1716:	a6 e5       	ldi	r26, 0x56	; 86
    1718:	b0 e0       	ldi	r27, 0x00	; 0
    171a:	e6 e5       	ldi	r30, 0x56	; 86
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	85 68       	ori	r24, 0x85	; 133
    1722:	8c 93       	st	X, r24
    1724:	23 c0       	rjmp	.+70     	; 0x176c <__vector_19+0x508>

				case TWI_MT_DATA_NACK:
				// if all data sent and NACK received
				// change result to successful
				//else result NACK
				if(buffer_Index == buffer_Len){
    1726:	20 91 87 00 	lds	r18, 0x0087
    172a:	30 91 88 00 	lds	r19, 0x0088
    172e:	80 91 89 00 	lds	r24, 0x0089
    1732:	90 91 8a 00 	lds	r25, 0x008A
    1736:	28 17       	cp	r18, r24
    1738:	39 07       	cpc	r19, r25
    173a:	19 f4       	brne	.+6      	; 0x1742 <__vector_19+0x4de>

					result = result_successful;
    173c:	10 92 8e 00 	sts	0x008E, r1
    1740:	03 c0       	rjmp	.+6      	; 0x1748 <__vector_19+0x4e4>
				}else{

					result = result_No_ack;
    1742:	81 e0       	ldi	r24, 0x01	; 1
    1744:	80 93 8e 00 	sts	0x008E, r24
				}

				TWISendStop();
    1748:	a6 e5       	ldi	r26, 0x56	; 86
    174a:	b0 e0       	ldi	r27, 0x00	; 0
    174c:	e6 e5       	ldi	r30, 0x56	; 86
    174e:	f0 e0       	ldi	r31, 0x00	; 0
    1750:	80 81       	ld	r24, Z
    1752:	84 69       	ori	r24, 0x94	; 148
    1754:	8c 93       	st	X, r24
    1756:	0a c0       	rjmp	.+20     	; 0x176c <__vector_19+0x508>

				break;

				case TWI_LOST_ARBIT:

				result = result_lost_Arb;
    1758:	82 e0       	ldi	r24, 0x02	; 2
    175a:	80 93 8e 00 	sts	0x008E, r24
				TWISendStop();
    175e:	a6 e5       	ldi	r26, 0x56	; 86
    1760:	b0 e0       	ldi	r27, 0x00	; 0
    1762:	e6 e5       	ldi	r30, 0x56	; 86
    1764:	f0 e0       	ldi	r31, 0x00	; 0
    1766:	80 81       	ld	r24, Z
    1768:	84 69       	ori	r24, 0x94	; 148
    176a:	8c 93       	st	X, r24
				}
	break;


}
if(result != result_waiting){
    176c:	80 91 8e 00 	lds	r24, 0x008E
    1770:	84 30       	cpi	r24, 0x04	; 4
    1772:	11 f0       	breq	.+4      	; 0x1778 <__vector_19+0x514>
	mode = Idle;
    1774:	10 92 8d 00 	sts	0x008D, r1
	//TWCR = 0;

}


}
    1778:	28 96       	adiw	r28, 0x08	; 8
    177a:	de bf       	out	0x3e, r29	; 62
    177c:	cd bf       	out	0x3d, r28	; 61
    177e:	cf 91       	pop	r28
    1780:	df 91       	pop	r29
    1782:	ff 91       	pop	r31
    1784:	ef 91       	pop	r30
    1786:	bf 91       	pop	r27
    1788:	af 91       	pop	r26
    178a:	9f 91       	pop	r25
    178c:	8f 91       	pop	r24
    178e:	7f 91       	pop	r23
    1790:	6f 91       	pop	r22
    1792:	5f 91       	pop	r21
    1794:	4f 91       	pop	r20
    1796:	3f 91       	pop	r19
    1798:	2f 91       	pop	r18
    179a:	1f 91       	pop	r17
    179c:	0f 91       	pop	r16
    179e:	ff 90       	pop	r15
    17a0:	ef 90       	pop	r14
    17a2:	0f 90       	pop	r0
    17a4:	0f be       	out	0x3f, r0	; 63
    17a6:	0f 90       	pop	r0
    17a8:	1f 90       	pop	r1
    17aa:	18 95       	reti

000017ac <main>:
#include "../DIO/DIO_Interface.h"

#define EEPROM_ADDRESS 0b1010000


int main(){
    17ac:	df 93       	push	r29
    17ae:	cf 93       	push	r28
    17b0:	cd b7       	in	r28, 0x3d	; 61
    17b2:	de b7       	in	r29, 0x3e	; 62
    17b4:	a0 97       	sbiw	r28, 0x20	; 32
    17b6:	0f b6       	in	r0, 0x3f	; 63
    17b8:	f8 94       	cli
    17ba:	de bf       	out	0x3e, r29	; 62
    17bc:	0f be       	out	0x3f, r0	; 63
    17be:	cd bf       	out	0x3d, r28	; 61

	u8 rec_Data[6];

	u8 buffer[] = {0x00,0x6B,0x61,0x72,0x69,0x6D};
    17c0:	ce 01       	movw	r24, r28
    17c2:	46 96       	adiw	r24, 0x16	; 22
    17c4:	9d 8f       	std	Y+29, r25	; 0x1d
    17c6:	8c 8f       	std	Y+28, r24	; 0x1c
    17c8:	e0 e8       	ldi	r30, 0x80	; 128
    17ca:	f0 e0       	ldi	r31, 0x00	; 0
    17cc:	ff 8f       	std	Y+31, r31	; 0x1f
    17ce:	ee 8f       	std	Y+30, r30	; 0x1e
    17d0:	f6 e0       	ldi	r31, 0x06	; 6
    17d2:	f8 a3       	std	Y+32, r31	; 0x20
    17d4:	ee 8d       	ldd	r30, Y+30	; 0x1e
    17d6:	ff 8d       	ldd	r31, Y+31	; 0x1f
    17d8:	00 80       	ld	r0, Z
    17da:	8e 8d       	ldd	r24, Y+30	; 0x1e
    17dc:	9f 8d       	ldd	r25, Y+31	; 0x1f
    17de:	01 96       	adiw	r24, 0x01	; 1
    17e0:	9f 8f       	std	Y+31, r25	; 0x1f
    17e2:	8e 8f       	std	Y+30, r24	; 0x1e
    17e4:	ec 8d       	ldd	r30, Y+28	; 0x1c
    17e6:	fd 8d       	ldd	r31, Y+29	; 0x1d
    17e8:	00 82       	st	Z, r0
    17ea:	8c 8d       	ldd	r24, Y+28	; 0x1c
    17ec:	9d 8d       	ldd	r25, Y+29	; 0x1d
    17ee:	01 96       	adiw	r24, 0x01	; 1
    17f0:	9d 8f       	std	Y+29, r25	; 0x1d
    17f2:	8c 8f       	std	Y+28, r24	; 0x1c
    17f4:	98 a1       	ldd	r25, Y+32	; 0x20
    17f6:	91 50       	subi	r25, 0x01	; 1
    17f8:	98 a3       	std	Y+32, r25	; 0x20
    17fa:	e8 a1       	ldd	r30, Y+32	; 0x20
    17fc:	ee 23       	and	r30, r30
    17fe:	51 f7       	brne	.-44     	; 0x17d4 <main+0x28>
	u8 len = 6;
    1800:	86 e0       	ldi	r24, 0x06	; 6
    1802:	8f 87       	std	Y+15, r24	; 0x0f

		SREG |= (1<<7);
    1804:	af e5       	ldi	r26, 0x5F	; 95
    1806:	b0 e0       	ldi	r27, 0x00	; 0
    1808:	ef e5       	ldi	r30, 0x5F	; 95
    180a:	f0 e0       	ldi	r31, 0x00	; 0
    180c:	80 81       	ld	r24, Z
    180e:	80 68       	ori	r24, 0x80	; 128
    1810:	8c 93       	st	X, r24
		DIO_void_set_pin_dir(PORTA, PIN0, OUTPUT);
    1812:	80 e0       	ldi	r24, 0x00	; 0
    1814:	60 e0       	ldi	r22, 0x00	; 0
    1816:	41 e0       	ldi	r20, 0x01	; 1
    1818:	0e 94 bc 05 	call	0xb78	; 0xb78 <DIO_void_set_pin_dir>

TWI_masterTransmit(buffer, len, EEPROM_ADDRESS);
    181c:	8f 85       	ldd	r24, Y+15	; 0x0f
    181e:	28 2f       	mov	r18, r24
    1820:	30 e0       	ldi	r19, 0x00	; 0
    1822:	ce 01       	movw	r24, r28
    1824:	46 96       	adiw	r24, 0x16	; 22
    1826:	b9 01       	movw	r22, r18
    1828:	40 e5       	ldi	r20, 0x50	; 80
    182a:	0e 94 c5 08 	call	0x118a	; 0x118a <TWI_masterTransmit>
    182e:	80 e0       	ldi	r24, 0x00	; 0
    1830:	90 e0       	ldi	r25, 0x00	; 0
    1832:	aa e7       	ldi	r26, 0x7A	; 122
    1834:	b3 e4       	ldi	r27, 0x43	; 67
    1836:	8b 87       	std	Y+11, r24	; 0x0b
    1838:	9c 87       	std	Y+12, r25	; 0x0c
    183a:	ad 87       	std	Y+13, r26	; 0x0d
    183c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    183e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1840:	7c 85       	ldd	r23, Y+12	; 0x0c
    1842:	8d 85       	ldd	r24, Y+13	; 0x0d
    1844:	9e 85       	ldd	r25, Y+14	; 0x0e
    1846:	20 e0       	ldi	r18, 0x00	; 0
    1848:	30 e0       	ldi	r19, 0x00	; 0
    184a:	4a ef       	ldi	r20, 0xFA	; 250
    184c:	54 e4       	ldi	r21, 0x44	; 68
    184e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1852:	dc 01       	movw	r26, r24
    1854:	cb 01       	movw	r24, r22
    1856:	8f 83       	std	Y+7, r24	; 0x07
    1858:	98 87       	std	Y+8, r25	; 0x08
    185a:	a9 87       	std	Y+9, r26	; 0x09
    185c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    185e:	6f 81       	ldd	r22, Y+7	; 0x07
    1860:	78 85       	ldd	r23, Y+8	; 0x08
    1862:	89 85       	ldd	r24, Y+9	; 0x09
    1864:	9a 85       	ldd	r25, Y+10	; 0x0a
    1866:	20 e0       	ldi	r18, 0x00	; 0
    1868:	30 e0       	ldi	r19, 0x00	; 0
    186a:	40 e8       	ldi	r20, 0x80	; 128
    186c:	5f e3       	ldi	r21, 0x3F	; 63
    186e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1872:	88 23       	and	r24, r24
    1874:	2c f4       	brge	.+10     	; 0x1880 <main+0xd4>
		__ticks = 1;
    1876:	81 e0       	ldi	r24, 0x01	; 1
    1878:	90 e0       	ldi	r25, 0x00	; 0
    187a:	9e 83       	std	Y+6, r25	; 0x06
    187c:	8d 83       	std	Y+5, r24	; 0x05
    187e:	3f c0       	rjmp	.+126    	; 0x18fe <main+0x152>
	else if (__tmp > 65535)
    1880:	6f 81       	ldd	r22, Y+7	; 0x07
    1882:	78 85       	ldd	r23, Y+8	; 0x08
    1884:	89 85       	ldd	r24, Y+9	; 0x09
    1886:	9a 85       	ldd	r25, Y+10	; 0x0a
    1888:	20 e0       	ldi	r18, 0x00	; 0
    188a:	3f ef       	ldi	r19, 0xFF	; 255
    188c:	4f e7       	ldi	r20, 0x7F	; 127
    188e:	57 e4       	ldi	r21, 0x47	; 71
    1890:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1894:	18 16       	cp	r1, r24
    1896:	4c f5       	brge	.+82     	; 0x18ea <main+0x13e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1898:	6b 85       	ldd	r22, Y+11	; 0x0b
    189a:	7c 85       	ldd	r23, Y+12	; 0x0c
    189c:	8d 85       	ldd	r24, Y+13	; 0x0d
    189e:	9e 85       	ldd	r25, Y+14	; 0x0e
    18a0:	20 e0       	ldi	r18, 0x00	; 0
    18a2:	30 e0       	ldi	r19, 0x00	; 0
    18a4:	40 e2       	ldi	r20, 0x20	; 32
    18a6:	51 e4       	ldi	r21, 0x41	; 65
    18a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18ac:	dc 01       	movw	r26, r24
    18ae:	cb 01       	movw	r24, r22
    18b0:	bc 01       	movw	r22, r24
    18b2:	cd 01       	movw	r24, r26
    18b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18b8:	dc 01       	movw	r26, r24
    18ba:	cb 01       	movw	r24, r22
    18bc:	9e 83       	std	Y+6, r25	; 0x06
    18be:	8d 83       	std	Y+5, r24	; 0x05
    18c0:	0f c0       	rjmp	.+30     	; 0x18e0 <main+0x134>
    18c2:	88 ec       	ldi	r24, 0xC8	; 200
    18c4:	90 e0       	ldi	r25, 0x00	; 0
    18c6:	9c 83       	std	Y+4, r25	; 0x04
    18c8:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    18ca:	8b 81       	ldd	r24, Y+3	; 0x03
    18cc:	9c 81       	ldd	r25, Y+4	; 0x04
    18ce:	01 97       	sbiw	r24, 0x01	; 1
    18d0:	f1 f7       	brne	.-4      	; 0x18ce <main+0x122>
    18d2:	9c 83       	std	Y+4, r25	; 0x04
    18d4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    18d6:	8d 81       	ldd	r24, Y+5	; 0x05
    18d8:	9e 81       	ldd	r25, Y+6	; 0x06
    18da:	01 97       	sbiw	r24, 0x01	; 1
    18dc:	9e 83       	std	Y+6, r25	; 0x06
    18de:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    18e0:	8d 81       	ldd	r24, Y+5	; 0x05
    18e2:	9e 81       	ldd	r25, Y+6	; 0x06
    18e4:	00 97       	sbiw	r24, 0x00	; 0
    18e6:	69 f7       	brne	.-38     	; 0x18c2 <main+0x116>
    18e8:	14 c0       	rjmp	.+40     	; 0x1912 <main+0x166>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    18ea:	6f 81       	ldd	r22, Y+7	; 0x07
    18ec:	78 85       	ldd	r23, Y+8	; 0x08
    18ee:	89 85       	ldd	r24, Y+9	; 0x09
    18f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    18f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    18f6:	dc 01       	movw	r26, r24
    18f8:	cb 01       	movw	r24, r22
    18fa:	9e 83       	std	Y+6, r25	; 0x06
    18fc:	8d 83       	std	Y+5, r24	; 0x05
    18fe:	8d 81       	ldd	r24, Y+5	; 0x05
    1900:	9e 81       	ldd	r25, Y+6	; 0x06
    1902:	9a 83       	std	Y+2, r25	; 0x02
    1904:	89 83       	std	Y+1, r24	; 0x01
    1906:	89 81       	ldd	r24, Y+1	; 0x01
    1908:	9a 81       	ldd	r25, Y+2	; 0x02
    190a:	01 97       	sbiw	r24, 0x01	; 1
    190c:	f1 f7       	brne	.-4      	; 0x190a <main+0x15e>
    190e:	9a 83       	std	Y+2, r25	; 0x02
    1910:	89 83       	std	Y+1, r24	; 0x01
_delay_ms(250);
TWI_readEeprom(EEPROM_ADDRESS, len, 0x00);
    1912:	8f 85       	ldd	r24, Y+15	; 0x0f
    1914:	28 2f       	mov	r18, r24
    1916:	30 e0       	ldi	r19, 0x00	; 0
    1918:	80 e5       	ldi	r24, 0x50	; 80
    191a:	b9 01       	movw	r22, r18
    191c:	40 e0       	ldi	r20, 0x00	; 0
    191e:	0e 94 00 09 	call	0x1200	; 0x1200 <TWI_readEeprom>
    1922:	ff cf       	rjmp	.-2      	; 0x1922 <main+0x176>

00001924 <__prologue_saves__>:
    1924:	2f 92       	push	r2
    1926:	3f 92       	push	r3
    1928:	4f 92       	push	r4
    192a:	5f 92       	push	r5
    192c:	6f 92       	push	r6
    192e:	7f 92       	push	r7
    1930:	8f 92       	push	r8
    1932:	9f 92       	push	r9
    1934:	af 92       	push	r10
    1936:	bf 92       	push	r11
    1938:	cf 92       	push	r12
    193a:	df 92       	push	r13
    193c:	ef 92       	push	r14
    193e:	ff 92       	push	r15
    1940:	0f 93       	push	r16
    1942:	1f 93       	push	r17
    1944:	cf 93       	push	r28
    1946:	df 93       	push	r29
    1948:	cd b7       	in	r28, 0x3d	; 61
    194a:	de b7       	in	r29, 0x3e	; 62
    194c:	ca 1b       	sub	r28, r26
    194e:	db 0b       	sbc	r29, r27
    1950:	0f b6       	in	r0, 0x3f	; 63
    1952:	f8 94       	cli
    1954:	de bf       	out	0x3e, r29	; 62
    1956:	0f be       	out	0x3f, r0	; 63
    1958:	cd bf       	out	0x3d, r28	; 61
    195a:	09 94       	ijmp

0000195c <__epilogue_restores__>:
    195c:	2a 88       	ldd	r2, Y+18	; 0x12
    195e:	39 88       	ldd	r3, Y+17	; 0x11
    1960:	48 88       	ldd	r4, Y+16	; 0x10
    1962:	5f 84       	ldd	r5, Y+15	; 0x0f
    1964:	6e 84       	ldd	r6, Y+14	; 0x0e
    1966:	7d 84       	ldd	r7, Y+13	; 0x0d
    1968:	8c 84       	ldd	r8, Y+12	; 0x0c
    196a:	9b 84       	ldd	r9, Y+11	; 0x0b
    196c:	aa 84       	ldd	r10, Y+10	; 0x0a
    196e:	b9 84       	ldd	r11, Y+9	; 0x09
    1970:	c8 84       	ldd	r12, Y+8	; 0x08
    1972:	df 80       	ldd	r13, Y+7	; 0x07
    1974:	ee 80       	ldd	r14, Y+6	; 0x06
    1976:	fd 80       	ldd	r15, Y+5	; 0x05
    1978:	0c 81       	ldd	r16, Y+4	; 0x04
    197a:	1b 81       	ldd	r17, Y+3	; 0x03
    197c:	aa 81       	ldd	r26, Y+2	; 0x02
    197e:	b9 81       	ldd	r27, Y+1	; 0x01
    1980:	ce 0f       	add	r28, r30
    1982:	d1 1d       	adc	r29, r1
    1984:	0f b6       	in	r0, 0x3f	; 63
    1986:	f8 94       	cli
    1988:	de bf       	out	0x3e, r29	; 62
    198a:	0f be       	out	0x3f, r0	; 63
    198c:	cd bf       	out	0x3d, r28	; 61
    198e:	ed 01       	movw	r28, r26
    1990:	08 95       	ret

00001992 <_exit>:
    1992:	f8 94       	cli

00001994 <__stop_program>:
    1994:	ff cf       	rjmp	.-2      	; 0x1994 <__stop_program>
