<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>DOSBox-X: src/fpu/fpu_instructions_x86.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />

<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">DOSBox-X
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.8.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">src/fpu/fpu_instructions_x86.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> *  Copyright (C) 2002-2019  The DOSBox Team</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> *  This program is free software; you can redistribute it and/or modify</span>
<a name="l00005"></a>00005 <span class="comment"> *  it under the terms of the GNU General Public License as published by</span>
<a name="l00006"></a>00006 <span class="comment"> *  the Free Software Foundation; either version 2 of the License, or</span>
<a name="l00007"></a>00007 <span class="comment"> *  (at your option) any later version.</span>
<a name="l00008"></a>00008 <span class="comment"> *</span>
<a name="l00009"></a>00009 <span class="comment"> *  This program is distributed in the hope that it will be useful,</span>
<a name="l00010"></a>00010 <span class="comment"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00011"></a>00011 <span class="comment"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00012"></a>00012 <span class="comment"> *  GNU General Public License for more details.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> *  You should have received a copy of the GNU General Public License along</span>
<a name="l00015"></a>00015 <span class="comment"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00016"></a>00016 <span class="comment"> *  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.</span>
<a name="l00017"></a>00017 <span class="comment"> */</span>
<a name="l00018"></a>00018 
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 
<a name="l00021"></a>00021 <span class="comment">// #define WEAK_EXCEPTIONS</span>
<a name="l00022"></a>00022 
<a name="l00023"></a>00023 
<a name="l00024"></a>00024 <span class="preprocessor">#if defined (_MSC_VER)</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span>
<a name="l00026"></a>00026 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span><span class="preprocessor">#define clx</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span><span class="preprocessor">#define clx fclex</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span>
<a name="l00032"></a>00032 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_LOAD(op,szI,szA)                   \</span>
<a name="l00034"></a>00034 <span class="preprocessor">                __asm {                                                 \</span>
<a name="l00035"></a>00035 <span class="preprocessor">                __asm   mov             ebx, store_to   \</span>
<a name="l00036"></a>00036 <span class="preprocessor">                __asm   shl             ebx, 4                  \</span>
<a name="l00037"></a>00037 <span class="preprocessor">                __asm   op              szI PTR fpu.p_regs[128].m1              \</span>
<a name="l00038"></a>00038 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00039"></a>00039 <span class="preprocessor">                }</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_LOAD(op,szI,szA)                   \</span>
<a name="l00042"></a>00042 <span class="preprocessor">                Bit16u new_sw;                                  \</span>
<a name="l00043"></a>00043 <span class="preprocessor">                __asm {                                                 \</span>
<a name="l00044"></a>00044 <span class="preprocessor">                __asm   mov             eax, 8                  \</span>
<a name="l00045"></a>00045 <span class="preprocessor">                __asm   shl             eax, 4                  \</span>
<a name="l00046"></a>00046 <span class="preprocessor">                __asm   mov             ebx, store_to   \</span>
<a name="l00047"></a>00047 <span class="preprocessor">                __asm   shl             ebx, 4                  \</span>
<a name="l00048"></a>00048 <span class="preprocessor">                __asm   fclex                                   \</span>
<a name="l00049"></a>00049 <span class="preprocessor">                __asm   op              szI PTR fpu.p_regs[eax].m1              \</span>
<a name="l00050"></a>00050 <span class="preprocessor">                __asm   fnstsw  new_sw                  \</span>
<a name="l00051"></a>00051 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00052"></a>00052 <span class="preprocessor">                }                                                               \</span>
<a name="l00053"></a>00053 <span class="preprocessor">                fpu.sw=(new_sw&amp;0xffbf)|(fpu.sw&amp;0x80ff);</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_LOAD_EA(op,szI,szA)                \</span>
<a name="l00058"></a>00058 <span class="preprocessor">                __asm {                                                 \</span>
<a name="l00059"></a>00059 <span class="preprocessor">                __asm   op              szI PTR fpu.p_regs[128].m1              \</span>
<a name="l00060"></a>00060 <span class="preprocessor">                }</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_LOAD_EA(op,szI,szA)                \</span>
<a name="l00063"></a>00063 <span class="preprocessor">                Bit16u new_sw;                                  \</span>
<a name="l00064"></a>00064 <span class="preprocessor">                __asm {                                                 \</span>
<a name="l00065"></a>00065 <span class="preprocessor">                __asm   mov             eax, 8                  \</span>
<a name="l00066"></a>00066 <span class="preprocessor">                __asm   shl             eax, 4                  \</span>
<a name="l00067"></a>00067 <span class="preprocessor">                __asm   fclex                                   \</span>
<a name="l00068"></a>00068 <span class="preprocessor">                __asm   op              szI PTR fpu.p_regs[eax].m1              \</span>
<a name="l00069"></a>00069 <span class="preprocessor">                __asm   fnstsw  new_sw                  \</span>
<a name="l00070"></a>00070 <span class="preprocessor">                }                                                               \</span>
<a name="l00071"></a>00071 <span class="preprocessor">                fpu.sw=(new_sw&amp;0xffbf)|(fpu.sw&amp;0x80ff);</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span>
<a name="l00074"></a>00074 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_STORE(op,szI,szA)                          \</span>
<a name="l00076"></a>00076 <span class="preprocessor">                Bit16u save_cw;                                         \</span>
<a name="l00077"></a>00077 <span class="preprocessor">                __asm {                                                         \</span>
<a name="l00078"></a>00078 <span class="preprocessor">                __asm   fnstcw  save_cw                         \</span>
<a name="l00079"></a>00079 <span class="preprocessor">                __asm   mov             eax, TOP                        \</span>
<a name="l00080"></a>00080 <span class="preprocessor">                __asm   fldcw   fpu.cw_mask_all         \</span>
<a name="l00081"></a>00081 <span class="preprocessor">                __asm   shl             eax, 4                          \</span>
<a name="l00082"></a>00082 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00083"></a>00083 <span class="preprocessor">                __asm   op              szI PTR fpu.p_regs[128].m1              \</span>
<a name="l00084"></a>00084 <span class="preprocessor">                __asm   fldcw   save_cw                         \</span>
<a name="l00085"></a>00085 <span class="preprocessor">                }</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_STORE(op,szI,szA)                          \</span>
<a name="l00088"></a>00088 <span class="preprocessor">                Bit16u new_sw,save_cw;                          \</span>
<a name="l00089"></a>00089 <span class="preprocessor">                __asm {                                                         \</span>
<a name="l00090"></a>00090 <span class="preprocessor">                __asm   fnstcw  save_cw                         \</span>
<a name="l00091"></a>00091 <span class="preprocessor">                __asm   fldcw   fpu.cw_mask_all         \</span>
<a name="l00092"></a>00092 <span class="preprocessor">                __asm   mov             eax, TOP                        \</span>
<a name="l00093"></a>00093 <span class="preprocessor">                __asm   shl             eax, 4                          \</span>
<a name="l00094"></a>00094 <span class="preprocessor">                __asm   mov             ebx, 8                          \</span>
<a name="l00095"></a>00095 <span class="preprocessor">                __asm   shl             ebx, 4                          \</span>
<a name="l00096"></a>00096 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00097"></a>00097 <span class="preprocessor">                __asm   clx                                                     \</span>
<a name="l00098"></a>00098 <span class="preprocessor">                __asm   op              szI PTR fpu.p_regs[ebx].m1              \</span>
<a name="l00099"></a>00099 <span class="preprocessor">                __asm   fnstsw  new_sw                          \</span>
<a name="l00100"></a>00100 <span class="preprocessor">                __asm   fldcw   save_cw                         \</span>
<a name="l00101"></a>00101 <span class="preprocessor">                }                                                                       \</span>
<a name="l00102"></a>00102 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00105"></a>00105 <span class="comment">// handles fsin,fcos,f2xm1,fchs,fabs</span>
<a name="l00106"></a>00106 <span class="preprocessor">#define FPUD_TRIG(op)                           \</span>
<a name="l00107"></a>00107 <span class="preprocessor">                Bit16u new_sw;                          \</span>
<a name="l00108"></a>00108 <span class="preprocessor">                __asm {                                         \</span>
<a name="l00109"></a>00109 <span class="preprocessor">                __asm   mov             eax, TOP        \</span>
<a name="l00110"></a>00110 <span class="preprocessor">                __asm   shl             eax, 4          \</span>
<a name="l00111"></a>00111 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00112"></a>00112 <span class="preprocessor">                __asm   clx                                     \</span>
<a name="l00113"></a>00113 <span class="preprocessor">                __asm   op                                      \</span>
<a name="l00114"></a>00114 <span class="preprocessor">                __asm   fnstsw  new_sw          \</span>
<a name="l00115"></a>00115 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00116"></a>00116 <span class="preprocessor">                }                                                       \</span>
<a name="l00117"></a>00117 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>
<a name="l00119"></a>00119 <span class="comment">// handles fsincos</span>
<a name="l00120"></a>00120 <span class="preprocessor">#define FPUD_SINCOS()                           \</span>
<a name="l00121"></a>00121 <span class="preprocessor">                Bit16u new_sw;                                  \</span>
<a name="l00122"></a>00122 <span class="preprocessor">                __asm {                                                 \</span>
<a name="l00123"></a>00123 <span class="preprocessor">                __asm   mov             eax, TOP                \</span>
<a name="l00124"></a>00124 <span class="preprocessor">                __asm   mov             ebx, eax                \</span>
<a name="l00125"></a>00125 <span class="preprocessor">                __asm   dec     ebx                             \</span>
<a name="l00126"></a>00126 <span class="preprocessor">                __asm   and     ebx, 7                  \</span>
<a name="l00127"></a>00127 <span class="preprocessor">                __asm   shl             eax, 4                  \</span>
<a name="l00128"></a>00128 <span class="preprocessor">                __asm   shl             ebx, 4                  \</span>
<a name="l00129"></a>00129 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00130"></a>00130 <span class="preprocessor">                __asm   clx                                             \</span>
<a name="l00131"></a>00131 <span class="preprocessor">                __asm   fsincos                                 \</span>
<a name="l00132"></a>00132 <span class="preprocessor">                __asm   fnstsw  new_sw                  \</span>
<a name="l00133"></a>00133 <span class="preprocessor">                __asm   mov             cx, new_sw              \</span>
<a name="l00134"></a>00134 <span class="preprocessor">                __asm   and             ch, 0x04                \</span>
<a name="l00135"></a>00135 <span class="preprocessor">                __asm   jnz             argument_too_large1                             \</span>
<a name="l00136"></a>00136 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00137"></a>00137 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00138"></a>00138 <span class="preprocessor">                __asm   jmp             end_sincos              \</span>
<a name="l00139"></a>00139 <span class="preprocessor">                __asm   argument_too_large1:    \</span>
<a name="l00140"></a>00140 <span class="preprocessor">                __asm   fstp    st(0)                   \</span>
<a name="l00141"></a>00141 <span class="preprocessor">                __asm   end_sincos:                             \</span>
<a name="l00142"></a>00142 <span class="preprocessor">                }                                                                                               \</span>
<a name="l00143"></a>00143 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);               \</span>
<a name="l00144"></a>00144 <span class="preprocessor">                if ((new_sw&amp;0x0400)==0) FPU_PREP_PUSH();</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>
<a name="l00146"></a>00146 <span class="comment">// handles fptan</span>
<a name="l00147"></a>00147 <span class="preprocessor">#define FPUD_PTAN()                                     \</span>
<a name="l00148"></a>00148 <span class="preprocessor">                Bit16u new_sw;                                  \</span>
<a name="l00149"></a>00149 <span class="preprocessor">                __asm {                                                 \</span>
<a name="l00150"></a>00150 <span class="preprocessor">                __asm   mov             eax, TOP                \</span>
<a name="l00151"></a>00151 <span class="preprocessor">                __asm   mov             ebx, eax                \</span>
<a name="l00152"></a>00152 <span class="preprocessor">                __asm   dec     ebx                             \</span>
<a name="l00153"></a>00153 <span class="preprocessor">                __asm   and     ebx, 7                  \</span>
<a name="l00154"></a>00154 <span class="preprocessor">                __asm   shl             eax, 4                  \</span>
<a name="l00155"></a>00155 <span class="preprocessor">                __asm   shl             ebx, 4                  \</span>
<a name="l00156"></a>00156 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00157"></a>00157 <span class="preprocessor">                __asm   clx                                     \</span>
<a name="l00158"></a>00158 <span class="preprocessor">                __asm   fptan                                   \</span>
<a name="l00159"></a>00159 <span class="preprocessor">                __asm   fnstsw  new_sw                  \</span>
<a name="l00160"></a>00160 <span class="preprocessor">                __asm   mov             cx, new_sw              \</span>
<a name="l00161"></a>00161 <span class="preprocessor">                __asm   and             ch, 0x04                \</span>
<a name="l00162"></a>00162 <span class="preprocessor">                __asm   jnz             argument_too_large2                             \</span>
<a name="l00163"></a>00163 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00164"></a>00164 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00165"></a>00165 <span class="preprocessor">                __asm   jmp             end_ptan                \</span>
<a name="l00166"></a>00166 <span class="preprocessor">                __asm   argument_too_large2:    \</span>
<a name="l00167"></a>00167 <span class="preprocessor">                __asm   fstp    st(0)                   \</span>
<a name="l00168"></a>00168 <span class="preprocessor">                __asm   end_ptan:                               \</span>
<a name="l00169"></a>00169 <span class="preprocessor">                }                                                                                               \</span>
<a name="l00170"></a>00170 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);               \</span>
<a name="l00171"></a>00171 <span class="preprocessor">                if ((new_sw&amp;0x0400)==0) FPU_PREP_PUSH();</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span>
<a name="l00173"></a>00173 <span class="comment">// handles fxtract</span>
<a name="l00174"></a>00174 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_XTRACT                                             \</span>
<a name="l00176"></a>00176 <span class="preprocessor">                __asm {                                                 \</span>
<a name="l00177"></a>00177 <span class="preprocessor">                __asm   mov             eax, TOP                \</span>
<a name="l00178"></a>00178 <span class="preprocessor">                __asm   mov             ebx, eax                \</span>
<a name="l00179"></a>00179 <span class="preprocessor">                __asm   dec     ebx                             \</span>
<a name="l00180"></a>00180 <span class="preprocessor">                __asm   and     ebx, 7                  \</span>
<a name="l00181"></a>00181 <span class="preprocessor">                __asm   shl             eax, 4                  \</span>
<a name="l00182"></a>00182 <span class="preprocessor">                __asm   shl             ebx, 4                  \</span>
<a name="l00183"></a>00183 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00184"></a>00184 <span class="preprocessor">                __asm   fxtract                                 \</span>
<a name="l00185"></a>00185 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00186"></a>00186 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00187"></a>00187 <span class="preprocessor">                }                                                                                               \</span>
<a name="l00188"></a>00188 <span class="preprocessor">                FPU_PREP_PUSH();</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_XTRACT                                             \</span>
<a name="l00191"></a>00191 <span class="preprocessor">                Bit16u new_sw;                                  \</span>
<a name="l00192"></a>00192 <span class="preprocessor">                __asm {                                                 \</span>
<a name="l00193"></a>00193 <span class="preprocessor">                __asm   mov             eax, TOP                \</span>
<a name="l00194"></a>00194 <span class="preprocessor">                __asm   mov             ebx, eax                \</span>
<a name="l00195"></a>00195 <span class="preprocessor">                __asm   dec     ebx                             \</span>
<a name="l00196"></a>00196 <span class="preprocessor">                __asm   and     ebx, 7                  \</span>
<a name="l00197"></a>00197 <span class="preprocessor">                __asm   shl             eax, 4                  \</span>
<a name="l00198"></a>00198 <span class="preprocessor">                __asm   shl             ebx, 4                  \</span>
<a name="l00199"></a>00199 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00200"></a>00200 <span class="preprocessor">                __asm   fclex                                   \</span>
<a name="l00201"></a>00201 <span class="preprocessor">                __asm   fxtract                                 \</span>
<a name="l00202"></a>00202 <span class="preprocessor">                __asm   fnstsw  new_sw                  \</span>
<a name="l00203"></a>00203 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00204"></a>00204 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00205"></a>00205 <span class="preprocessor">                }                                                                                               \</span>
<a name="l00206"></a>00206 <span class="preprocessor">                fpu.sw=(new_sw&amp;0xffbf)|(fpu.sw&amp;0x80ff);                 \</span>
<a name="l00207"></a>00207 <span class="preprocessor">                FPU_PREP_PUSH();</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span>
<a name="l00210"></a>00210 <span class="comment">// handles fadd,fmul,fsub,fsubr</span>
<a name="l00211"></a>00211 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_ARITH1(op)                                         \</span>
<a name="l00213"></a>00213 <span class="preprocessor">                Bit16u save_cw;                                         \</span>
<a name="l00214"></a>00214 <span class="preprocessor">                __asm {                                                         \</span>
<a name="l00215"></a>00215 <span class="preprocessor">                __asm   fnstcw  save_cw                         \</span>
<a name="l00216"></a>00216 <span class="preprocessor">                __asm   mov             eax, op1                        \</span>
<a name="l00217"></a>00217 <span class="preprocessor">                __asm   shl             eax, 4                          \</span>
<a name="l00218"></a>00218 <span class="preprocessor">                __asm   fldcw   fpu.cw_mask_all         \</span>
<a name="l00219"></a>00219 <span class="preprocessor">                __asm   mov             ebx, op2                        \</span>
<a name="l00220"></a>00220 <span class="preprocessor">                __asm   shl             ebx, 4                          \</span>
<a name="l00221"></a>00221 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00222"></a>00222 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00223"></a>00223 <span class="preprocessor">                __asm   op              st(1), st(0)            \</span>
<a name="l00224"></a>00224 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1     \</span>
<a name="l00225"></a>00225 <span class="preprocessor">                __asm   fldcw   save_cw                         \</span>
<a name="l00226"></a>00226 <span class="preprocessor">                }</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_ARITH1(op)                                         \</span>
<a name="l00229"></a>00229 <span class="preprocessor">                Bit16u new_sw,save_cw;                          \</span>
<a name="l00230"></a>00230 <span class="preprocessor">                __asm {                                                         \</span>
<a name="l00231"></a>00231 <span class="preprocessor">                __asm   fnstcw  save_cw                         \</span>
<a name="l00232"></a>00232 <span class="preprocessor">                __asm   fldcw   fpu.cw_mask_all         \</span>
<a name="l00233"></a>00233 <span class="preprocessor">                __asm   mov             eax, op1                        \</span>
<a name="l00234"></a>00234 <span class="preprocessor">                __asm   shl             eax, 4                          \</span>
<a name="l00235"></a>00235 <span class="preprocessor">                __asm   mov             ebx, op2                        \</span>
<a name="l00236"></a>00236 <span class="preprocessor">                __asm   shl             ebx, 4                          \</span>
<a name="l00237"></a>00237 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00238"></a>00238 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00239"></a>00239 <span class="preprocessor">                __asm   clx                                                     \</span>
<a name="l00240"></a>00240 <span class="preprocessor">                __asm   op              st(1), st(0)            \</span>
<a name="l00241"></a>00241 <span class="preprocessor">                __asm   fnstsw  new_sw                          \</span>
<a name="l00242"></a>00242 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1     \</span>
<a name="l00243"></a>00243 <span class="preprocessor">                __asm   fldcw   save_cw                         \</span>
<a name="l00244"></a>00244 <span class="preprocessor">                }                                                                       \</span>
<a name="l00245"></a>00245 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span>
<a name="l00248"></a>00248 <span class="comment">// handles fadd,fmul,fsub,fsubr</span>
<a name="l00249"></a>00249 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_ARITH1_EA(op)                                      \</span>
<a name="l00251"></a>00251 <span class="preprocessor">                Bit16u save_cw;                                         \</span>
<a name="l00252"></a>00252 <span class="preprocessor">                __asm {                                                         \</span>
<a name="l00253"></a>00253 <span class="preprocessor">                __asm   fnstcw  save_cw                         \</span>
<a name="l00254"></a>00254 <span class="preprocessor">                __asm   mov             eax, op1                        \</span>
<a name="l00255"></a>00255 <span class="preprocessor">                __asm   fldcw   fpu.cw_mask_all         \</span>
<a name="l00256"></a>00256 <span class="preprocessor">                __asm   shl             eax, 4                          \</span>
<a name="l00257"></a>00257 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00258"></a>00258 <span class="preprocessor">                __asm   fxch    \</span>
<a name="l00259"></a>00259 <span class="preprocessor">                __asm   op              st(1), st(0)            \</span>
<a name="l00260"></a>00260 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1     \</span>
<a name="l00261"></a>00261 <span class="preprocessor">                __asm   fldcw   save_cw                         \</span>
<a name="l00262"></a>00262 <span class="preprocessor">                }</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_ARITH1_EA(op)                                      \</span>
<a name="l00265"></a>00265 <span class="preprocessor">                Bit16u new_sw,save_cw;                          \</span>
<a name="l00266"></a>00266 <span class="preprocessor">                __asm {                                                         \</span>
<a name="l00267"></a>00267 <span class="preprocessor">                __asm   fnstcw  save_cw                         \</span>
<a name="l00268"></a>00268 <span class="preprocessor">                __asm   fldcw   fpu.cw_mask_all         \</span>
<a name="l00269"></a>00269 <span class="preprocessor">                __asm   mov             eax, op1                        \</span>
<a name="l00270"></a>00270 <span class="preprocessor">                __asm   shl             eax, 4                          \</span>
<a name="l00271"></a>00271 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00272"></a>00272 <span class="preprocessor">                __asm   fxch    \</span>
<a name="l00273"></a>00273 <span class="preprocessor">                __asm   clx                                                     \</span>
<a name="l00274"></a>00274 <span class="preprocessor">                __asm   op              st(1), st(0)            \</span>
<a name="l00275"></a>00275 <span class="preprocessor">                __asm   fnstsw  new_sw                          \</span>
<a name="l00276"></a>00276 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1     \</span>
<a name="l00277"></a>00277 <span class="preprocessor">                __asm   fldcw   save_cw                         \</span>
<a name="l00278"></a>00278 <span class="preprocessor">                }                                                                       \</span>
<a name="l00279"></a>00279 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span>
<a name="l00282"></a>00282 <span class="comment">// handles fsqrt,frndint</span>
<a name="l00283"></a>00283 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_ARITH2(op)                                         \</span>
<a name="l00285"></a>00285 <span class="preprocessor">                Bit16u save_cw;                                         \</span>
<a name="l00286"></a>00286 <span class="preprocessor">                __asm {                                                         \</span>
<a name="l00287"></a>00287 <span class="preprocessor">                __asm   fnstcw  save_cw                         \</span>
<a name="l00288"></a>00288 <span class="preprocessor">                __asm   mov             eax, TOP                        \</span>
<a name="l00289"></a>00289 <span class="preprocessor">                __asm   fldcw   fpu.cw_mask_all         \</span>
<a name="l00290"></a>00290 <span class="preprocessor">                __asm   shl             eax, 4                          \</span>
<a name="l00291"></a>00291 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00292"></a>00292 <span class="preprocessor">                __asm   op                                                      \</span>
<a name="l00293"></a>00293 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1     \</span>
<a name="l00294"></a>00294 <span class="preprocessor">                __asm   fldcw   save_cw                         \</span>
<a name="l00295"></a>00295 <span class="preprocessor">                }</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_ARITH2(op)                                         \</span>
<a name="l00298"></a>00298 <span class="preprocessor">                Bit16u new_sw,save_cw;                          \</span>
<a name="l00299"></a>00299 <span class="preprocessor">                __asm {                                                         \</span>
<a name="l00300"></a>00300 <span class="preprocessor">                __asm   fnstcw  save_cw                         \</span>
<a name="l00301"></a>00301 <span class="preprocessor">                __asm   fldcw   fpu.cw_mask_all         \</span>
<a name="l00302"></a>00302 <span class="preprocessor">                __asm   mov             eax, TOP                        \</span>
<a name="l00303"></a>00303 <span class="preprocessor">                __asm   shl             eax, 4                          \</span>
<a name="l00304"></a>00304 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00305"></a>00305 <span class="preprocessor">                __asm   clx                                                     \</span>
<a name="l00306"></a>00306 <span class="preprocessor">                __asm   op                                                      \</span>
<a name="l00307"></a>00307 <span class="preprocessor">                __asm   fnstsw  new_sw                          \</span>
<a name="l00308"></a>00308 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1     \</span>
<a name="l00309"></a>00309 <span class="preprocessor">                __asm   fldcw   save_cw                         \</span>
<a name="l00310"></a>00310 <span class="preprocessor">                }                                                                       \</span>
<a name="l00311"></a>00311 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span>
<a name="l00314"></a>00314 <span class="comment">// handles fdiv,fdivr</span>
<a name="l00315"></a>00315 <span class="comment">// (This is identical to FPUD_ARITH1 but without a WEAK_EXCEPTIONS variant)</span>
<a name="l00316"></a>00316 <span class="preprocessor">#define FPUD_ARITH3(op)                                         \</span>
<a name="l00317"></a>00317 <span class="preprocessor">                Bit16u new_sw,save_cw;                          \</span>
<a name="l00318"></a>00318 <span class="preprocessor">                __asm {                                                         \</span>
<a name="l00319"></a>00319 <span class="preprocessor">                __asm   fnstcw  save_cw                         \</span>
<a name="l00320"></a>00320 <span class="preprocessor">                __asm   fldcw   fpu.cw_mask_all         \</span>
<a name="l00321"></a>00321 <span class="preprocessor">                __asm   mov             eax, op1                        \</span>
<a name="l00322"></a>00322 <span class="preprocessor">                __asm   shl             eax, 4                          \</span>
<a name="l00323"></a>00323 <span class="preprocessor">                __asm   mov             ebx, op2                        \</span>
<a name="l00324"></a>00324 <span class="preprocessor">                __asm   shl             ebx, 4                          \</span>
<a name="l00325"></a>00325 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00326"></a>00326 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00327"></a>00327 <span class="preprocessor">                __asm   fclex                                           \</span>
<a name="l00328"></a>00328 <span class="preprocessor">                __asm   op              st(1), st(0)            \</span>
<a name="l00329"></a>00329 <span class="preprocessor">                __asm   fnstsw  new_sw                          \</span>
<a name="l00330"></a>00330 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1     \</span>
<a name="l00331"></a>00331 <span class="preprocessor">                __asm   fldcw   save_cw                         \</span>
<a name="l00332"></a>00332 <span class="preprocessor">                }                                                                       \</span>
<a name="l00333"></a>00333 <span class="preprocessor">                fpu.sw=(new_sw&amp;0xffbf)|(fpu.sw&amp;0x80ff);</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span>
<a name="l00335"></a>00335 <span class="comment">// handles fdiv,fdivr</span>
<a name="l00336"></a>00336 <span class="comment">// (This is identical to FPUD_ARITH1_EA but without a WEAK_EXCEPTIONS variant)</span>
<a name="l00337"></a>00337 <span class="preprocessor">#define FPUD_ARITH3_EA(op)                                      \</span>
<a name="l00338"></a>00338 <span class="preprocessor">                Bit16u new_sw,save_cw;                          \</span>
<a name="l00339"></a>00339 <span class="preprocessor">                __asm {                                                         \</span>
<a name="l00340"></a>00340 <span class="preprocessor">                __asm   fnstcw  save_cw                         \</span>
<a name="l00341"></a>00341 <span class="preprocessor">                __asm   mov             eax, op1                        \</span>
<a name="l00342"></a>00342 <span class="preprocessor">                __asm   fldcw   fpu.cw_mask_all         \</span>
<a name="l00343"></a>00343 <span class="preprocessor">                __asm   shl             eax, 4                          \</span>
<a name="l00344"></a>00344 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00345"></a>00345 <span class="preprocessor">                __asm   fxch    \</span>
<a name="l00346"></a>00346 <span class="preprocessor">                __asm   fclex                                           \</span>
<a name="l00347"></a>00347 <span class="preprocessor">                __asm   op              st(1), st(0)            \</span>
<a name="l00348"></a>00348 <span class="preprocessor">                __asm   fnstsw  new_sw                          \</span>
<a name="l00349"></a>00349 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1     \</span>
<a name="l00350"></a>00350 <span class="preprocessor">                __asm   fldcw   save_cw                         \</span>
<a name="l00351"></a>00351 <span class="preprocessor">                }                                                                       \</span>
<a name="l00352"></a>00352 <span class="preprocessor">                fpu.sw=(new_sw&amp;0xffbf)|(fpu.sw&amp;0x80ff);</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span>
<a name="l00354"></a>00354 <span class="comment">// handles fprem,fprem1,fscale</span>
<a name="l00355"></a>00355 <span class="preprocessor">#define FPUD_REMAINDER(op)                      \</span>
<a name="l00356"></a>00356 <span class="preprocessor">                Bit16u new_sw;                          \</span>
<a name="l00357"></a>00357 <span class="preprocessor">                __asm {                                         \</span>
<a name="l00358"></a>00358 <span class="preprocessor">                __asm   mov             eax, TOP        \</span>
<a name="l00359"></a>00359 <span class="preprocessor">                __asm   mov             ebx, eax        \</span>
<a name="l00360"></a>00360 <span class="preprocessor">                __asm   inc     ebx                     \</span>
<a name="l00361"></a>00361 <span class="preprocessor">                __asm   and     ebx, 7          \</span>
<a name="l00362"></a>00362 <span class="preprocessor">                __asm   shl             ebx, 4          \</span>
<a name="l00363"></a>00363 <span class="preprocessor">                __asm   shl             eax, 4          \</span>
<a name="l00364"></a>00364 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00365"></a>00365 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00366"></a>00366 <span class="preprocessor">                __asm   fclex                           \</span>
<a name="l00367"></a>00367 <span class="preprocessor">                __asm   op                                      \</span>
<a name="l00368"></a>00368 <span class="preprocessor">                __asm   fnstsw  new_sw          \</span>
<a name="l00369"></a>00369 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00370"></a>00370 <span class="preprocessor">                __asm   fstp    st(0)           \</span>
<a name="l00371"></a>00371 <span class="preprocessor">                }                                                       \</span>
<a name="l00372"></a>00372 <span class="preprocessor">                fpu.sw=(new_sw&amp;0xffbf)|(fpu.sw&amp;0x80ff);</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span>
<a name="l00374"></a>00374 <span class="comment">// handles fcom,fucom</span>
<a name="l00375"></a>00375 <span class="preprocessor">#define FPUD_COMPARE(op)                        \</span>
<a name="l00376"></a>00376 <span class="preprocessor">                Bit16u new_sw;                          \</span>
<a name="l00377"></a>00377 <span class="preprocessor">                __asm {                                         \</span>
<a name="l00378"></a>00378 <span class="preprocessor">                __asm   mov             ebx, op2        \</span>
<a name="l00379"></a>00379 <span class="preprocessor">                __asm   mov             eax, op1        \</span>
<a name="l00380"></a>00380 <span class="preprocessor">                __asm   shl             ebx, 4          \</span>
<a name="l00381"></a>00381 <span class="preprocessor">                __asm   shl             eax, 4          \</span>
<a name="l00382"></a>00382 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00383"></a>00383 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00384"></a>00384 <span class="preprocessor">                __asm   clx                                     \</span>
<a name="l00385"></a>00385 <span class="preprocessor">                __asm   op                                      \</span>
<a name="l00386"></a>00386 <span class="preprocessor">                __asm   fnstsw  new_sw          \</span>
<a name="l00387"></a>00387 <span class="preprocessor">                }                                                       \</span>
<a name="l00388"></a>00388 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span>
<a name="l00390"></a>00390 <span class="preprocessor">#define FPUD_COMPARE_EA(op)                     \</span>
<a name="l00391"></a>00391 <span class="preprocessor">                Bit16u new_sw;                          \</span>
<a name="l00392"></a>00392 <span class="preprocessor">                __asm {                                         \</span>
<a name="l00393"></a>00393 <span class="preprocessor">                __asm   mov             eax, op1        \</span>
<a name="l00394"></a>00394 <span class="preprocessor">                __asm   shl             eax, 4          \</span>
<a name="l00395"></a>00395 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00396"></a>00396 <span class="preprocessor">                __asm   clx                                     \</span>
<a name="l00397"></a>00397 <span class="preprocessor">                __asm   op                                      \</span>
<a name="l00398"></a>00398 <span class="preprocessor">                __asm   fnstsw  new_sw          \</span>
<a name="l00399"></a>00399 <span class="preprocessor">                }                                                       \</span>
<a name="l00400"></a>00400 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span>
<a name="l00402"></a>00402 <span class="comment">// handles fxam,ftst</span>
<a name="l00403"></a>00403 <span class="preprocessor">#define FPUD_EXAMINE(op)                        \</span>
<a name="l00404"></a>00404 <span class="preprocessor">                Bit16u new_sw;                          \</span>
<a name="l00405"></a>00405 <span class="preprocessor">                __asm {                                         \</span>
<a name="l00406"></a>00406 <span class="preprocessor">                __asm   mov             eax, TOP        \</span>
<a name="l00407"></a>00407 <span class="preprocessor">                __asm   shl             eax, 4          \</span>
<a name="l00408"></a>00408 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00409"></a>00409 <span class="preprocessor">                __asm   clx                                     \</span>
<a name="l00410"></a>00410 <span class="preprocessor">                __asm   op                                      \</span>
<a name="l00411"></a>00411 <span class="preprocessor">                __asm   fnstsw  new_sw          \</span>
<a name="l00412"></a>00412 <span class="preprocessor">                __asm   fstp    st(0)           \</span>
<a name="l00413"></a>00413 <span class="preprocessor">                }                                                       \</span>
<a name="l00414"></a>00414 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span>
<a name="l00416"></a>00416 <span class="comment">// handles fpatan,fyl2xp1</span>
<a name="l00417"></a>00417 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_WITH_POP(op)                       \</span>
<a name="l00419"></a>00419 <span class="preprocessor">                __asm {                                         \</span>
<a name="l00420"></a>00420 <span class="preprocessor">                __asm   mov             eax, TOP        \</span>
<a name="l00421"></a>00421 <span class="preprocessor">                __asm   mov             ebx, eax        \</span>
<a name="l00422"></a>00422 <span class="preprocessor">                __asm   inc     ebx                     \</span>
<a name="l00423"></a>00423 <span class="preprocessor">                __asm   and     ebx, 7          \</span>
<a name="l00424"></a>00424 <span class="preprocessor">                __asm   shl             ebx, 4          \</span>
<a name="l00425"></a>00425 <span class="preprocessor">                __asm   shl             eax, 4          \</span>
<a name="l00426"></a>00426 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00427"></a>00427 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00428"></a>00428 <span class="preprocessor">                __asm   op                                      \</span>
<a name="l00429"></a>00429 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00430"></a>00430 <span class="preprocessor">                }                                                       \</span>
<a name="l00431"></a>00431 <span class="preprocessor">                FPU_FPOP();</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_WITH_POP(op)                       \</span>
<a name="l00434"></a>00434 <span class="preprocessor">                Bit16u new_sw;                          \</span>
<a name="l00435"></a>00435 <span class="preprocessor">                __asm {                                         \</span>
<a name="l00436"></a>00436 <span class="preprocessor">                __asm   mov             eax, TOP        \</span>
<a name="l00437"></a>00437 <span class="preprocessor">                __asm   mov             ebx, eax        \</span>
<a name="l00438"></a>00438 <span class="preprocessor">                __asm   inc     ebx                     \</span>
<a name="l00439"></a>00439 <span class="preprocessor">                __asm   and     ebx, 7          \</span>
<a name="l00440"></a>00440 <span class="preprocessor">                __asm   shl             ebx, 4          \</span>
<a name="l00441"></a>00441 <span class="preprocessor">                __asm   shl             eax, 4          \</span>
<a name="l00442"></a>00442 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00443"></a>00443 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00444"></a>00444 <span class="preprocessor">                __asm   fclex                           \</span>
<a name="l00445"></a>00445 <span class="preprocessor">                __asm   op                                      \</span>
<a name="l00446"></a>00446 <span class="preprocessor">                __asm   fnstsw  new_sw          \</span>
<a name="l00447"></a>00447 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00448"></a>00448 <span class="preprocessor">                }                                                               \</span>
<a name="l00449"></a>00449 <span class="preprocessor">                fpu.sw=(new_sw&amp;0xffbf)|(fpu.sw&amp;0x80ff); \</span>
<a name="l00450"></a>00450 <span class="preprocessor">                FPU_FPOP();</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span>
<a name="l00453"></a>00453 <span class="comment">// handles fyl2x</span>
<a name="l00454"></a>00454 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_FYL2X(op)                          \</span>
<a name="l00456"></a>00456 <span class="preprocessor">                __asm {                                         \</span>
<a name="l00457"></a>00457 <span class="preprocessor">                __asm   mov             eax, TOP        \</span>
<a name="l00458"></a>00458 <span class="preprocessor">                __asm   mov             ebx, eax        \</span>
<a name="l00459"></a>00459 <span class="preprocessor">                __asm   inc     ebx                     \</span>
<a name="l00460"></a>00460 <span class="preprocessor">                __asm   and     ebx, 7          \</span>
<a name="l00461"></a>00461 <span class="preprocessor">                __asm   shl             ebx, 4          \</span>
<a name="l00462"></a>00462 <span class="preprocessor">                __asm   shl             eax, 4          \</span>
<a name="l00463"></a>00463 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00464"></a>00464 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00465"></a>00465 <span class="preprocessor">                __asm   op                                      \</span>
<a name="l00466"></a>00466 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00467"></a>00467 <span class="preprocessor">                }                                                               \</span>
<a name="l00468"></a>00468 <span class="preprocessor">                FPU_FPOP();</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_FYL2X(op)                          \</span>
<a name="l00471"></a>00471 <span class="preprocessor">                Bit16u new_sw;                          \</span>
<a name="l00472"></a>00472 <span class="preprocessor">                __asm {                                         \</span>
<a name="l00473"></a>00473 <span class="preprocessor">                __asm   mov             eax, TOP        \</span>
<a name="l00474"></a>00474 <span class="preprocessor">                __asm   mov             ebx, eax        \</span>
<a name="l00475"></a>00475 <span class="preprocessor">                __asm   inc     ebx                     \</span>
<a name="l00476"></a>00476 <span class="preprocessor">                __asm   and     ebx, 7          \</span>
<a name="l00477"></a>00477 <span class="preprocessor">                __asm   shl             ebx, 4          \</span>
<a name="l00478"></a>00478 <span class="preprocessor">                __asm   shl             eax, 4          \</span>
<a name="l00479"></a>00479 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00480"></a>00480 <span class="preprocessor">                __asm   fld             TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00481"></a>00481 <span class="preprocessor">                __asm   fclex                           \</span>
<a name="l00482"></a>00482 <span class="preprocessor">                __asm   op                                      \</span>
<a name="l00483"></a>00483 <span class="preprocessor">                __asm   fnstsw  new_sw          \</span>
<a name="l00484"></a>00484 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[ebx].m1    \</span>
<a name="l00485"></a>00485 <span class="preprocessor">                }                                                               \</span>
<a name="l00486"></a>00486 <span class="preprocessor">                fpu.sw=(new_sw&amp;0xffbf)|(fpu.sw&amp;0x80ff); \</span>
<a name="l00487"></a>00487 <span class="preprocessor">                FPU_FPOP();</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span>
<a name="l00490"></a>00490 <span class="comment">// load math constants</span>
<a name="l00491"></a>00491 <span class="preprocessor">#define FPUD_LOAD_CONST(op)             \</span>
<a name="l00492"></a>00492 <span class="preprocessor">                FPU_PREP_PUSH();                        \</span>
<a name="l00493"></a>00493 <span class="preprocessor">                __asm {                                         \</span>
<a name="l00494"></a>00494 <span class="preprocessor">                __asm   mov             eax, TOP        \</span>
<a name="l00495"></a>00495 <span class="preprocessor">                __asm   shl             eax, 4          \</span>
<a name="l00496"></a>00496 <span class="preprocessor">                __asm   clx                                     \</span>
<a name="l00497"></a>00497 <span class="preprocessor">                __asm   op                                      \</span>
<a name="l00498"></a>00498 <span class="preprocessor">                __asm   fstp    TBYTE PTR fpu.p_regs[eax].m1    \</span>
<a name="l00499"></a>00499 <span class="preprocessor">                }                                                       \</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span>
<a name="l00503"></a>00503 <span class="comment">// !defined _MSC_VER</span>
<a name="l00504"></a>00504 
<a name="l00505"></a>00505 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#define clx</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="preprocessor">#define clx &quot;fclex&quot;</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span>
<a name="l00511"></a>00511 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_LOAD(op,szI,szA)                           \</span>
<a name="l00513"></a>00513 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00514"></a>00514 <span class="preprocessor">                        #op #szA &quot;      %1                              \n&quot;     \</span>
<a name="l00515"></a>00515 <span class="preprocessor">                        &quot;fstpt          %0                              &quot;       \</span>
<a name="l00516"></a>00516 <span class="preprocessor">                        :       &quot;=m&quot; (fpu.p_regs[store_to])     \</span>
<a name="l00517"></a>00517 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[8])                     \</span>
<a name="l00518"></a>00518 <span class="preprocessor">                );</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_LOAD(op,szI,szA)                           \</span>
<a name="l00521"></a>00521 <span class="preprocessor">                Bit16u new_sw;                                          \</span>
<a name="l00522"></a>00522 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00523"></a>00523 <span class="preprocessor">                        &quot;fclex                                          \n&quot;     \</span>
<a name="l00524"></a>00524 <span class="preprocessor">                        #op #szA &quot;      %2                              \n&quot;     \</span>
<a name="l00525"></a>00525 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00526"></a>00526 <span class="preprocessor">                        &quot;fstpt          %1                              &quot;       \</span>
<a name="l00527"></a>00527 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw), &quot;=m&quot; (fpu.p_regs[store_to])            \</span>
<a name="l00528"></a>00528 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[8])                     \</span>
<a name="l00529"></a>00529 <span class="preprocessor">                );                                                                      \</span>
<a name="l00530"></a>00530 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span>
<a name="l00533"></a>00533 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_LOAD_EA(op,szI,szA)                        \</span>
<a name="l00535"></a>00535 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00536"></a>00536 <span class="preprocessor">                        #op #szA &quot;      %0                              \n&quot;     \</span>
<a name="l00537"></a>00537 <span class="preprocessor">                        :                                                               \</span>
<a name="l00538"></a>00538 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[8])                     \</span>
<a name="l00539"></a>00539 <span class="preprocessor">                );</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_LOAD_EA(op,szI,szA)                        \</span>
<a name="l00542"></a>00542 <span class="preprocessor">                Bit16u new_sw;                                          \</span>
<a name="l00543"></a>00543 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00544"></a>00544 <span class="preprocessor">                        &quot;fclex                                          \n&quot;     \</span>
<a name="l00545"></a>00545 <span class="preprocessor">                        #op #szA &quot;      %1                              \n&quot;     \</span>
<a name="l00546"></a>00546 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00547"></a>00547 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw)                         \</span>
<a name="l00548"></a>00548 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[8])                     \</span>
<a name="l00549"></a>00549 <span class="preprocessor">                        :                                                               \</span>
<a name="l00550"></a>00550 <span class="preprocessor">                );                                                                      \</span>
<a name="l00551"></a>00551 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span>
<a name="l00554"></a>00554 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_STORE(op,szI,szA)                          \</span>
<a name="l00556"></a>00556 <span class="preprocessor">                Bit16u save_cw;                                         \</span>
<a name="l00557"></a>00557 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00558"></a>00558 <span class="preprocessor">                        &quot;fnstcw         %0                              \n&quot;     \</span>
<a name="l00559"></a>00559 <span class="preprocessor">                        &quot;fldcw          %3                              \n&quot;     \</span>
<a name="l00560"></a>00560 <span class="preprocessor">                        &quot;fldt           %2                              \n&quot;     \</span>
<a name="l00561"></a>00561 <span class="preprocessor">                        #op #szA &quot;      %1                              \n&quot;     \</span>
<a name="l00562"></a>00562 <span class="preprocessor">                        &quot;fldcw          %0                              &quot;       \</span>
<a name="l00563"></a>00563 <span class="preprocessor">                        :       &quot;=m&quot; (save_cw), &quot;=m&quot; (fpu.p_regs[8])    \</span>
<a name="l00564"></a>00564 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[TOP]), &quot;m&quot; (fpu.cw_mask_all)            \</span>
<a name="l00565"></a>00565 <span class="preprocessor">                );</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00567"></a>00567 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_STORE(op,szI,szA)                          \</span>
<a name="l00568"></a>00568 <span class="preprocessor">                Bit16u new_sw,save_cw;                          \</span>
<a name="l00569"></a>00569 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00570"></a>00570 <span class="preprocessor">                        &quot;fnstcw         %1                              \n&quot;     \</span>
<a name="l00571"></a>00571 <span class="preprocessor">                        &quot;fldcw          %4                              \n&quot;     \</span>
<a name="l00572"></a>00572 <span class="preprocessor">                        &quot;fldt           %3                              \n&quot;     \</span>
<a name="l00573"></a>00573 <span class="preprocessor">                        &quot;fclex                                          \n&quot;     \</span>
<a name="l00574"></a>00574 <span class="preprocessor">                        #op #szA &quot;      %2                              \n&quot;     \</span>
<a name="l00575"></a>00575 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00576"></a>00576 <span class="preprocessor">                        &quot;fldcw          %1                              &quot;       \</span>
<a name="l00577"></a>00577 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw), &quot;=m&quot; (save_cw), &quot;=m&quot; (fpu.p_regs[8])   \</span>
<a name="l00578"></a>00578 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[TOP]), &quot;m&quot; (fpu.cw_mask_all)                    \</span>
<a name="l00579"></a>00579 <span class="preprocessor">                );                                                                      \</span>
<a name="l00580"></a>00580 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span>
<a name="l00583"></a>00583 <span class="comment">// handles fsin,fcos,f2xm1,fchs,fabs</span>
<a name="l00584"></a>00584 <span class="preprocessor">#define FPUD_TRIG(op)                                           \</span>
<a name="l00585"></a>00585 <span class="preprocessor">                Bit16u new_sw;                                          \</span>
<a name="l00586"></a>00586 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00587"></a>00587 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00588"></a>00588 <span class="preprocessor">                        clx&quot;                                            \n&quot;     \</span>
<a name="l00589"></a>00589 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00590"></a>00590 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00591"></a>00591 <span class="preprocessor">                        &quot;fstpt          %1                              &quot;       \</span>
<a name="l00592"></a>00592 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw), &quot;+m&quot; (fpu.p_regs[TOP])         \</span>
<a name="l00593"></a>00593 <span class="preprocessor">                );                                                                      \</span>
<a name="l00594"></a>00594 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span>
<a name="l00596"></a>00596 <span class="comment">// handles fsincos</span>
<a name="l00597"></a>00597 <span class="preprocessor">#define FPUD_SINCOS()                                   \</span>
<a name="l00598"></a>00598 <span class="preprocessor">                Bit16u new_sw;                                          \</span>
<a name="l00599"></a>00599 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00600"></a>00600 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00601"></a>00601 <span class="preprocessor">                        clx&quot;                                            \n&quot;     \</span>
<a name="l00602"></a>00602 <span class="preprocessor">                        &quot;fsincos                                        \n&quot;     \</span>
<a name="l00603"></a>00603 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00604"></a>00604 <span class="preprocessor">                        &quot;fstpt          %2                              \n&quot;     \</span>
<a name="l00605"></a>00605 <span class="preprocessor">                        &quot;movw           %0, %%ax                \n&quot;     \</span>
<a name="l00606"></a>00606 <span class="preprocessor">                        &quot;sahf                                           \n&quot;     \</span>
<a name="l00607"></a>00607 <span class="preprocessor">                        &quot;jp                     1f                              \n&quot;     \</span>
<a name="l00608"></a>00608 <span class="preprocessor">                        &quot;fstpt          %1                              \n&quot;     \</span>
<a name="l00609"></a>00609 <span class="preprocessor">                        &quot;1:                                                     &quot;       \</span>
<a name="l00610"></a>00610 <span class="preprocessor">                        :       &quot;=m&quot; (new_sw), &quot;+m&quot; (fpu.p_regs[TOP]),  \</span>
<a name="l00611"></a>00611 <span class="preprocessor">                                &quot;=m&quot; (fpu.p_regs[(TOP-1)&amp;7])                    \</span>
<a name="l00612"></a>00612 <span class="preprocessor">                        :                                                               \</span>
<a name="l00613"></a>00613 <span class="preprocessor">                        :       &quot;ax&quot;, &quot;cc&quot;                                      \</span>
<a name="l00614"></a>00614 <span class="preprocessor">                );                                                                      \</span>
<a name="l00615"></a>00615 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);               \</span>
<a name="l00616"></a>00616 <span class="preprocessor">                if ((new_sw&amp;0x0400)==0) FPU_PREP_PUSH();</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span>
<a name="l00618"></a>00618 <span class="comment">// handles fptan</span>
<a name="l00619"></a>00619 <span class="preprocessor">#define FPUD_PTAN()                                             \</span>
<a name="l00620"></a>00620 <span class="preprocessor">                Bit16u new_sw;                                          \</span>
<a name="l00621"></a>00621 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00622"></a>00622 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00623"></a>00623 <span class="preprocessor">                        clx&quot;                                            \n&quot;     \</span>
<a name="l00624"></a>00624 <span class="preprocessor">                        &quot;fptan                                          \n&quot;     \</span>
<a name="l00625"></a>00625 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00626"></a>00626 <span class="preprocessor">                        &quot;fstpt          %2                              \n&quot;     \</span>
<a name="l00627"></a>00627 <span class="preprocessor">                        &quot;movw           %0, %%ax                \n&quot;     \</span>
<a name="l00628"></a>00628 <span class="preprocessor">                        &quot;sahf                                           \n&quot;     \</span>
<a name="l00629"></a>00629 <span class="preprocessor">                        &quot;jp                     1f                              \n&quot;     \</span>
<a name="l00630"></a>00630 <span class="preprocessor">                        &quot;fstpt          %1                              \n&quot;     \</span>
<a name="l00631"></a>00631 <span class="preprocessor">                        &quot;1:                                                     &quot;       \</span>
<a name="l00632"></a>00632 <span class="preprocessor">                        :       &quot;=m&quot; (new_sw), &quot;+m&quot; (fpu.p_regs[TOP]),  \</span>
<a name="l00633"></a>00633 <span class="preprocessor">                                &quot;=m&quot; (fpu.p_regs[(TOP-1)&amp;7])                    \</span>
<a name="l00634"></a>00634 <span class="preprocessor">                        :                                                               \</span>
<a name="l00635"></a>00635 <span class="preprocessor">                        :       &quot;ax&quot;, &quot;cc&quot;                                      \</span>
<a name="l00636"></a>00636 <span class="preprocessor">                );                                                                      \</span>
<a name="l00637"></a>00637 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);               \</span>
<a name="l00638"></a>00638 <span class="preprocessor">                if ((new_sw&amp;0x0400)==0) FPU_PREP_PUSH();</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span>
<a name="l00640"></a>00640 <span class="comment">// handles fxtract</span>
<a name="l00641"></a>00641 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_XTRACT                                             \</span>
<a name="l00643"></a>00643 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00644"></a>00644 <span class="preprocessor">                        &quot;fldt           %0                              \n&quot;     \</span>
<a name="l00645"></a>00645 <span class="preprocessor">                        &quot;fxtract                                        \n&quot;     \</span>
<a name="l00646"></a>00646 <span class="preprocessor">                        &quot;fstpt          %1                              \n&quot;     \</span>
<a name="l00647"></a>00647 <span class="preprocessor">                        &quot;fstpt          %0                              &quot;       \</span>
<a name="l00648"></a>00648 <span class="preprocessor">                        :       &quot;+m&quot; (fpu.p_regs[TOP]), &quot;=m&quot; (fpu.p_regs[(TOP-1)&amp;7])    \</span>
<a name="l00649"></a>00649 <span class="preprocessor">                );                                                                      \</span>
<a name="l00650"></a>00650 <span class="preprocessor">                FPU_PREP_PUSH();</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_XTRACT                                             \</span>
<a name="l00653"></a>00653 <span class="preprocessor">                Bit16u new_sw;                                          \</span>
<a name="l00654"></a>00654 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00655"></a>00655 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00656"></a>00656 <span class="preprocessor">                        &quot;fclex                                          \n&quot;     \</span>
<a name="l00657"></a>00657 <span class="preprocessor">                        &quot;fxtract                                        \n&quot;     \</span>
<a name="l00658"></a>00658 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00659"></a>00659 <span class="preprocessor">                        &quot;fstpt          %2                              \n&quot;     \</span>
<a name="l00660"></a>00660 <span class="preprocessor">                        &quot;fstpt          %1                              &quot;       \</span>
<a name="l00661"></a>00661 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw), &quot;+m&quot; (fpu.p_regs[TOP]),        \</span>
<a name="l00662"></a>00662 <span class="preprocessor">                                &quot;=m&quot; (fpu.p_regs[(TOP-1)&amp;7])                    \</span>
<a name="l00663"></a>00663 <span class="preprocessor">                );                                                                      \</span>
<a name="l00664"></a>00664 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);               \</span>
<a name="l00665"></a>00665 <span class="preprocessor">                FPU_PREP_PUSH();</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span>
<a name="l00668"></a>00668 <span class="comment">// handles fadd,fmul,fsub,fsubr</span>
<a name="l00669"></a>00669 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_ARITH1(op)                                         \</span>
<a name="l00671"></a>00671 <span class="preprocessor">                Bit16u save_cw;                                         \</span>
<a name="l00672"></a>00672 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00673"></a>00673 <span class="preprocessor">                        &quot;fnstcw         %0                              \n&quot;     \</span>
<a name="l00674"></a>00674 <span class="preprocessor">                        &quot;fldcw          %3                              \n&quot;     \</span>
<a name="l00675"></a>00675 <span class="preprocessor">                        &quot;fldt           %2                              \n&quot;     \</span>
<a name="l00676"></a>00676 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00677"></a>00677 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00678"></a>00678 <span class="preprocessor">                        &quot;fstpt          %1                              \n&quot;     \</span>
<a name="l00679"></a>00679 <span class="preprocessor">                        &quot;fldcw          %0                              &quot;       \</span>
<a name="l00680"></a>00680 <span class="preprocessor">                        :       &quot;=m&quot; (save_cw), &quot;+m&quot; (fpu.p_regs[op1])                          \</span>
<a name="l00681"></a>00681 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[op2]), &quot;m&quot; (fpu.cw_mask_all)            \</span>
<a name="l00682"></a>00682 <span class="preprocessor">                );</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00684"></a>00684 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_ARITH1(op)                                         \</span>
<a name="l00685"></a>00685 <span class="preprocessor">                Bit16u new_sw,save_cw;                          \</span>
<a name="l00686"></a>00686 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00687"></a>00687 <span class="preprocessor">                        &quot;fnstcw         %1                              \n&quot;     \</span>
<a name="l00688"></a>00688 <span class="preprocessor">                        &quot;fldcw          %4                              \n&quot;     \</span>
<a name="l00689"></a>00689 <span class="preprocessor">                        &quot;fldt           %3                              \n&quot;     \</span>
<a name="l00690"></a>00690 <span class="preprocessor">                        &quot;fldt           %2                              \n&quot;     \</span>
<a name="l00691"></a>00691 <span class="preprocessor">                        &quot;fclex                                          \n&quot;     \</span>
<a name="l00692"></a>00692 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00693"></a>00693 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00694"></a>00694 <span class="preprocessor">                        &quot;fstpt          %2                              \n&quot;     \</span>
<a name="l00695"></a>00695 <span class="preprocessor">                        &quot;fldcw          %1                              &quot;       \</span>
<a name="l00696"></a>00696 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw), &quot;=m&quot; (save_cw), &quot;+m&quot; (fpu.p_regs[op1]) \</span>
<a name="l00697"></a>00697 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[op2]), &quot;m&quot; (fpu.cw_mask_all)            \</span>
<a name="l00698"></a>00698 <span class="preprocessor">                );                                                                      \</span>
<a name="l00699"></a>00699 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00700"></a>00700 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00701"></a>00701 <span class="preprocessor"></span>
<a name="l00702"></a>00702 <span class="comment">// handles fadd,fmul,fsub,fsubr</span>
<a name="l00703"></a>00703 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_ARITH1_EA(op)                                      \</span>
<a name="l00705"></a>00705 <span class="preprocessor">                Bit16u save_cw;                                         \</span>
<a name="l00706"></a>00706 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00707"></a>00707 <span class="preprocessor">                        &quot;fnstcw         %0                              \n&quot;     \</span>
<a name="l00708"></a>00708 <span class="preprocessor">                        &quot;fldcw          %2                              \n&quot;     \</span>
<a name="l00709"></a>00709 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00710"></a>00710 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00711"></a>00711 <span class="preprocessor">                        &quot;fstpt          %1                              \n&quot;     \</span>
<a name="l00712"></a>00712 <span class="preprocessor">                        &quot;fldcw          %0                              &quot;       \</span>
<a name="l00713"></a>00713 <span class="preprocessor">                        :       &quot;=m&quot; (save_cw), &quot;+m&quot; (fpu.p_regs[op1])          \</span>
<a name="l00714"></a>00714 <span class="preprocessor">                        :       &quot;m&quot; (fpu.cw_mask_all)           \</span>
<a name="l00715"></a>00715 <span class="preprocessor">                );</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_ARITH1_EA(op)                                      \</span>
<a name="l00718"></a>00718 <span class="preprocessor">                Bit16u new_sw,save_cw;                          \</span>
<a name="l00719"></a>00719 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00720"></a>00720 <span class="preprocessor">                        &quot;fnstcw         %1                              \n&quot;     \</span>
<a name="l00721"></a>00721 <span class="preprocessor">                        &quot;fldcw          %3                              \n&quot;     \</span>
<a name="l00722"></a>00722 <span class="preprocessor">                        &quot;fldt           %2                              \n&quot;     \</span>
<a name="l00723"></a>00723 <span class="preprocessor">                        &quot;fclex                                          \n&quot;     \</span>
<a name="l00724"></a>00724 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00725"></a>00725 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00726"></a>00726 <span class="preprocessor">                        &quot;fstpt          %2                              \n&quot;     \</span>
<a name="l00727"></a>00727 <span class="preprocessor">                        &quot;fldcw          %1                              &quot;       \</span>
<a name="l00728"></a>00728 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw), &quot;=m&quot; (save_cw), &quot;+m&quot; (fpu.p_regs[op1]) \</span>
<a name="l00729"></a>00729 <span class="preprocessor">                        :       &quot;m&quot; (fpu.cw_mask_all)           \</span>
<a name="l00730"></a>00730 <span class="preprocessor">                );                                                                      \</span>
<a name="l00731"></a>00731 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00733"></a>00733 <span class="preprocessor"></span>
<a name="l00734"></a>00734 <span class="comment">// handles fsqrt,frndint</span>
<a name="l00735"></a>00735 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_ARITH2(op)                                         \</span>
<a name="l00737"></a>00737 <span class="preprocessor">                Bit16u save_cw;                                         \</span>
<a name="l00738"></a>00738 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00739"></a>00739 <span class="preprocessor">                        &quot;fnstcw         %0                              \n&quot;     \</span>
<a name="l00740"></a>00740 <span class="preprocessor">                        &quot;fldcw          %2                              \n&quot;     \</span>
<a name="l00741"></a>00741 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00742"></a>00742 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00743"></a>00743 <span class="preprocessor">                        &quot;fstpt          %1                              \n&quot;     \</span>
<a name="l00744"></a>00744 <span class="preprocessor">                        &quot;fldcw          %0                              &quot;       \</span>
<a name="l00745"></a>00745 <span class="preprocessor">                        :       &quot;=m&quot; (save_cw), &quot;+m&quot; (fpu.p_regs[TOP])          \</span>
<a name="l00746"></a>00746 <span class="preprocessor">                        :       &quot;m&quot; (fpu.cw_mask_all)           \</span>
<a name="l00747"></a>00747 <span class="preprocessor">                );</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_ARITH2(op)                                         \</span>
<a name="l00750"></a>00750 <span class="preprocessor">                Bit16u new_sw,save_cw;                          \</span>
<a name="l00751"></a>00751 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00752"></a>00752 <span class="preprocessor">                        &quot;fnstcw         %1                              \n&quot;     \</span>
<a name="l00753"></a>00753 <span class="preprocessor">                        &quot;fldcw          %3                              \n&quot;     \</span>
<a name="l00754"></a>00754 <span class="preprocessor">                        &quot;fldt           %2                              \n&quot;     \</span>
<a name="l00755"></a>00755 <span class="preprocessor">                        &quot;fclex                                          \n&quot;     \</span>
<a name="l00756"></a>00756 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00757"></a>00757 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00758"></a>00758 <span class="preprocessor">                        &quot;fstpt          %2                              \n&quot;     \</span>
<a name="l00759"></a>00759 <span class="preprocessor">                        &quot;fldcw          %1                              &quot;       \</span>
<a name="l00760"></a>00760 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw), &quot;=m&quot; (save_cw), &quot;+m&quot; (fpu.p_regs[TOP]) \</span>
<a name="l00761"></a>00761 <span class="preprocessor">                        :       &quot;m&quot; (fpu.cw_mask_all)           \</span>
<a name="l00762"></a>00762 <span class="preprocessor">                );                                                                              \</span>
<a name="l00763"></a>00763 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00764"></a>00764 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span>
<a name="l00766"></a>00766 <span class="comment">// handles fdiv,fdivr</span>
<a name="l00767"></a>00767 <span class="comment">// (This is identical to FPUD_ARITH1 but without a WEAK_EXCEPTIONS variant)</span>
<a name="l00768"></a>00768 <span class="preprocessor">#define FPUD_ARITH3(op)                                         \</span>
<a name="l00769"></a>00769 <span class="preprocessor">                Bit16u new_sw,save_cw;                          \</span>
<a name="l00770"></a>00770 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00771"></a>00771 <span class="preprocessor">                        &quot;fnstcw         %1                              \n&quot;     \</span>
<a name="l00772"></a>00772 <span class="preprocessor">                        &quot;fldcw          %4                              \n&quot;     \</span>
<a name="l00773"></a>00773 <span class="preprocessor">                        &quot;fldt           %3                              \n&quot;     \</span>
<a name="l00774"></a>00774 <span class="preprocessor">                        &quot;fldt           %2                              \n&quot;     \</span>
<a name="l00775"></a>00775 <span class="preprocessor">                        &quot;fclex                                          \n&quot;     \</span>
<a name="l00776"></a>00776 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00777"></a>00777 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00778"></a>00778 <span class="preprocessor">                        &quot;fstpt          %2                              \n&quot;     \</span>
<a name="l00779"></a>00779 <span class="preprocessor">                        &quot;fldcw          %1                              &quot;       \</span>
<a name="l00780"></a>00780 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw), &quot;=m&quot; (save_cw), &quot;+m&quot; (fpu.p_regs[op1]) \</span>
<a name="l00781"></a>00781 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[op2]), &quot;m&quot; (fpu.cw_mask_all)            \</span>
<a name="l00782"></a>00782 <span class="preprocessor">                );                                                                      \</span>
<a name="l00783"></a>00783 <span class="preprocessor">                fpu.sw=(new_sw&amp;0xffbf)|(fpu.sw&amp;0x80ff);</span>
<a name="l00784"></a>00784 <span class="preprocessor"></span>
<a name="l00785"></a>00785 <span class="comment">// handles fdiv,fdivr</span>
<a name="l00786"></a>00786 <span class="comment">// (This is identical to FPUD_ARITH1_EA but without a WEAK_EXCEPTIONS variant)</span>
<a name="l00787"></a>00787 <span class="preprocessor">#define FPUD_ARITH3_EA(op)                                      \</span>
<a name="l00788"></a>00788 <span class="preprocessor">                Bit16u new_sw,save_cw;                          \</span>
<a name="l00789"></a>00789 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00790"></a>00790 <span class="preprocessor">                        &quot;fnstcw         %1                              \n&quot;     \</span>
<a name="l00791"></a>00791 <span class="preprocessor">                        &quot;fldcw          %3                              \n&quot;     \</span>
<a name="l00792"></a>00792 <span class="preprocessor">                        &quot;fldt           %2                              \n&quot;     \</span>
<a name="l00793"></a>00793 <span class="preprocessor">                        &quot;fclex                                          \n&quot;     \</span>
<a name="l00794"></a>00794 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00795"></a>00795 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00796"></a>00796 <span class="preprocessor">                        &quot;fstpt          %2                              \n&quot;     \</span>
<a name="l00797"></a>00797 <span class="preprocessor">                        &quot;fldcw          %1                              &quot;       \</span>
<a name="l00798"></a>00798 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw), &quot;=m&quot; (save_cw), &quot;+m&quot; (fpu.p_regs[op1]) \</span>
<a name="l00799"></a>00799 <span class="preprocessor">                        :       &quot;m&quot; (fpu.cw_mask_all)           \</span>
<a name="l00800"></a>00800 <span class="preprocessor">                );                                                                      \</span>
<a name="l00801"></a>00801 <span class="preprocessor">                fpu.sw=(new_sw&amp;0xffbf)|(fpu.sw&amp;0x80ff);</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span>
<a name="l00803"></a>00803 <span class="comment">// handles fprem,fprem1,fscale</span>
<a name="l00804"></a>00804 <span class="preprocessor">#define FPUD_REMAINDER(op)                                      \</span>
<a name="l00805"></a>00805 <span class="preprocessor">                Bit16u new_sw;                                          \</span>
<a name="l00806"></a>00806 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00807"></a>00807 <span class="preprocessor">                        &quot;fldt           %2                              \n&quot;     \</span>
<a name="l00808"></a>00808 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00809"></a>00809 <span class="preprocessor">                        &quot;fclex                                          \n&quot;     \</span>
<a name="l00810"></a>00810 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00811"></a>00811 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00812"></a>00812 <span class="preprocessor">                        &quot;fstpt          %1                              \n&quot;     \</span>
<a name="l00813"></a>00813 <span class="preprocessor">                        &quot;fstp           %%st(0)                 &quot;       \</span>
<a name="l00814"></a>00814 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw), &quot;+m&quot; (fpu.p_regs[TOP]) \</span>
<a name="l00815"></a>00815 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[(TOP+1)&amp;7])                             \</span>
<a name="l00816"></a>00816 <span class="preprocessor">                );                                                                      \</span>
<a name="l00817"></a>00817 <span class="preprocessor">                fpu.sw=(new_sw&amp;0xffbf)|(fpu.sw&amp;0x80ff);</span>
<a name="l00818"></a>00818 <span class="preprocessor"></span>
<a name="l00819"></a>00819 <span class="comment">// handles fcom,fucom</span>
<a name="l00820"></a>00820 <span class="preprocessor">#define FPUD_COMPARE(op)                                        \</span>
<a name="l00821"></a>00821 <span class="preprocessor">                Bit16u new_sw;                                          \</span>
<a name="l00822"></a>00822 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00823"></a>00823 <span class="preprocessor">                        &quot;fldt           %2                              \n&quot;     \</span>
<a name="l00824"></a>00824 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00825"></a>00825 <span class="preprocessor">                        clx&quot;                                            \n&quot;     \</span>
<a name="l00826"></a>00826 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00827"></a>00827 <span class="preprocessor">                        &quot;fnstsw         %0                              &quot;       \</span>
<a name="l00828"></a>00828 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw)                         \</span>
<a name="l00829"></a>00829 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[op1]), &quot;m&quot; (fpu.p_regs[op2])    \</span>
<a name="l00830"></a>00830 <span class="preprocessor">                );                                                                      \</span>
<a name="l00831"></a>00831 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00832"></a>00832 <span class="preprocessor"></span>
<a name="l00833"></a>00833 <span class="comment">// handles fcom,fucom</span>
<a name="l00834"></a>00834 <span class="preprocessor">#define FPUD_COMPARE_EA(op)                                     \</span>
<a name="l00835"></a>00835 <span class="preprocessor">                Bit16u new_sw;                                          \</span>
<a name="l00836"></a>00836 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00837"></a>00837 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00838"></a>00838 <span class="preprocessor">                        clx&quot;                                            \n&quot;     \</span>
<a name="l00839"></a>00839 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00840"></a>00840 <span class="preprocessor">                        &quot;fnstsw         %0                              &quot;       \</span>
<a name="l00841"></a>00841 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw)                         \</span>
<a name="l00842"></a>00842 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[op1])           \</span>
<a name="l00843"></a>00843 <span class="preprocessor">                );                                                                      \</span>
<a name="l00844"></a>00844 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00845"></a>00845 <span class="preprocessor"></span>
<a name="l00846"></a>00846 <span class="comment">// handles fxam,ftst</span>
<a name="l00847"></a>00847 <span class="preprocessor">#define FPUD_EXAMINE(op)                                        \</span>
<a name="l00848"></a>00848 <span class="preprocessor">                Bit16u new_sw;                                          \</span>
<a name="l00849"></a>00849 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00850"></a>00850 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00851"></a>00851 <span class="preprocessor">                        clx&quot;                                            \n&quot;     \</span>
<a name="l00852"></a>00852 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00853"></a>00853 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00854"></a>00854 <span class="preprocessor">                        &quot;fstp           %%st(0)                 &quot;       \</span>
<a name="l00855"></a>00855 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw)                         \</span>
<a name="l00856"></a>00856 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[TOP])           \</span>
<a name="l00857"></a>00857 <span class="preprocessor">                );                                                                      \</span>
<a name="l00858"></a>00858 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span>
<a name="l00860"></a>00860 <span class="comment">// handles fpatan,fyl2xp1</span>
<a name="l00861"></a>00861 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00862"></a>00862 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_WITH_POP(op)                                       \</span>
<a name="l00863"></a>00863 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00864"></a>00864 <span class="preprocessor">                        &quot;fldt           %0                              \n&quot;     \</span>
<a name="l00865"></a>00865 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00866"></a>00866 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00867"></a>00867 <span class="preprocessor">                        &quot;fstpt          %0                              \n&quot;     \</span>
<a name="l00868"></a>00868 <span class="preprocessor">                        :       &quot;+m&quot; (fpu.p_regs[(TOP+1)&amp;7])    \</span>
<a name="l00869"></a>00869 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[TOP])           \</span>
<a name="l00870"></a>00870 <span class="preprocessor">                );                                                                      \</span>
<a name="l00871"></a>00871 <span class="preprocessor">                FPU_FPOP();</span>
<a name="l00872"></a>00872 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00873"></a>00873 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_WITH_POP(op)                                       \</span>
<a name="l00874"></a>00874 <span class="preprocessor">                Bit16u new_sw;                                          \</span>
<a name="l00875"></a>00875 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00876"></a>00876 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00877"></a>00877 <span class="preprocessor">                        &quot;fldt           %2                              \n&quot;     \</span>
<a name="l00878"></a>00878 <span class="preprocessor">                        &quot;fclex                                          \n&quot;     \</span>
<a name="l00879"></a>00879 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00880"></a>00880 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00881"></a>00881 <span class="preprocessor">                        &quot;fstpt          %1                              \n&quot;     \</span>
<a name="l00882"></a>00882 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw), &quot;+m&quot; (fpu.p_regs[(TOP+1)&amp;7])           \</span>
<a name="l00883"></a>00883 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[TOP])           \</span>
<a name="l00884"></a>00884 <span class="preprocessor">                );                                                                      \</span>
<a name="l00885"></a>00885 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);               \</span>
<a name="l00886"></a>00886 <span class="preprocessor">                FPU_FPOP();</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00888"></a>00888 <span class="preprocessor"></span>
<a name="l00889"></a>00889 <span class="comment">// handles fyl2x</span>
<a name="l00890"></a>00890 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_FYL2X(op)                                          \</span>
<a name="l00892"></a>00892 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00893"></a>00893 <span class="preprocessor">                        &quot;fldt           %0                              \n&quot;     \</span>
<a name="l00894"></a>00894 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00895"></a>00895 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00896"></a>00896 <span class="preprocessor">                        &quot;fstpt          %0                              \n&quot;     \</span>
<a name="l00897"></a>00897 <span class="preprocessor">                        :       &quot;+m&quot; (fpu.p_regs[(TOP+1)&amp;7])    \</span>
<a name="l00898"></a>00898 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[TOP])           \</span>
<a name="l00899"></a>00899 <span class="preprocessor">                );                                                                      \</span>
<a name="l00900"></a>00900 <span class="preprocessor">                FPU_FPOP();</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="preprocessor">#define FPUD_FYL2X(op)                                          \</span>
<a name="l00903"></a>00903 <span class="preprocessor">                Bit16u new_sw;                                          \</span>
<a name="l00904"></a>00904 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00905"></a>00905 <span class="preprocessor">                        &quot;fldt           %1                              \n&quot;     \</span>
<a name="l00906"></a>00906 <span class="preprocessor">                        &quot;fldt           %2                              \n&quot;     \</span>
<a name="l00907"></a>00907 <span class="preprocessor">                        &quot;fclex                                          \n&quot;     \</span>
<a name="l00908"></a>00908 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00909"></a>00909 <span class="preprocessor">                        &quot;fnstsw         %0                              \n&quot;     \</span>
<a name="l00910"></a>00910 <span class="preprocessor">                        &quot;fstpt          %1                              \n&quot;     \</span>
<a name="l00911"></a>00911 <span class="preprocessor">                        :       &quot;=&amp;am&quot; (new_sw), &quot;+m&quot; (fpu.p_regs[(TOP+1)&amp;7])           \</span>
<a name="l00912"></a>00912 <span class="preprocessor">                        :       &quot;m&quot; (fpu.p_regs[TOP])           \</span>
<a name="l00913"></a>00913 <span class="preprocessor">                );                                                                      \</span>
<a name="l00914"></a>00914 <span class="preprocessor">                fpu.sw=(new_sw&amp;exc_mask)|(fpu.sw&amp;0x80ff);               \</span>
<a name="l00915"></a>00915 <span class="preprocessor">                FPU_FPOP();</span>
<a name="l00916"></a>00916 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00917"></a>00917 <span class="preprocessor"></span>
<a name="l00918"></a>00918 <span class="comment">// load math constants</span>
<a name="l00919"></a>00919 <span class="preprocessor">#define FPUD_LOAD_CONST(op)                             \</span>
<a name="l00920"></a>00920 <span class="preprocessor">                FPU_PREP_PUSH();                                        \</span>
<a name="l00921"></a>00921 <span class="preprocessor">                __asm__ volatile (                                      \</span>
<a name="l00922"></a>00922 <span class="preprocessor">                        clx&quot;                                            \n&quot;     \</span>
<a name="l00923"></a>00923 <span class="preprocessor">                        #op&quot;                                            \n&quot;     \</span>
<a name="l00924"></a>00924 <span class="preprocessor">                        &quot;fstpt          %0                              \n&quot;     \</span>
<a name="l00925"></a>00925 <span class="preprocessor">                        :       &quot;=m&quot; (fpu.p_regs[TOP])          \</span>
<a name="l00926"></a>00926 <span class="preprocessor">                );</span>
<a name="l00927"></a>00927 <span class="preprocessor"></span>
<a name="l00928"></a>00928 <span class="preprocessor">#endif</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span>
<a name="l00930"></a>00930 <span class="preprocessor">#ifdef WEAK_EXCEPTIONS</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span><span class="keyword">const</span> Bit16u exc_mask=0x7f00;
<a name="l00932"></a>00932 <span class="preprocessor">#else</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span><span class="keyword">const</span> Bit16u exc_mask=0xffbf;
<a name="l00934"></a>00934 <span class="preprocessor">#endif</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span>
<a name="l00936"></a>00936 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FINIT(<span class="keywordtype">void</span>) {
<a name="l00937"></a>00937         FPU_SetCW(0x37F);
<a name="l00938"></a>00938         fpu.sw=0;
<a name="l00939"></a>00939         TOP=FPU_GET_TOP();
<a name="l00940"></a>00940         fpu.tags[0]=TAG_Empty;
<a name="l00941"></a>00941         fpu.tags[1]=TAG_Empty;
<a name="l00942"></a>00942         fpu.tags[2]=TAG_Empty;
<a name="l00943"></a>00943         fpu.tags[3]=TAG_Empty;
<a name="l00944"></a>00944         fpu.tags[4]=TAG_Empty;
<a name="l00945"></a>00945         fpu.tags[5]=TAG_Empty;
<a name="l00946"></a>00946         fpu.tags[6]=TAG_Empty;
<a name="l00947"></a>00947         fpu.tags[7]=TAG_Empty;
<a name="l00948"></a>00948         fpu.tags[8]=TAG_Valid; <span class="comment">// is only used by us</span>
<a name="l00949"></a>00949 }
<a name="l00950"></a>00950 
<a name="l00951"></a>00951 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FCLEX(<span class="keywordtype">void</span>){
<a name="l00952"></a>00952         fpu.sw&amp;=0x7f00;                         <span class="comment">//should clear exceptions</span>
<a name="l00953"></a>00953 }
<a name="l00954"></a>00954 
<a name="l00955"></a>00955 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FNOP(<span class="keywordtype">void</span>){
<a name="l00956"></a>00956 }
<a name="l00957"></a>00957 
<a name="l00958"></a>00958 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_PREP_PUSH(<span class="keywordtype">void</span>){
<a name="l00959"></a>00959         TOP = (TOP - 1) &amp;7;
<a name="l00960"></a>00960 <span class="comment">//      if (GCC_UNLIKELY(fpu.tags[TOP] != TAG_Empty)) E_Exit(&quot;FPU stack overflow&quot;);</span>
<a name="l00961"></a>00961         fpu.tags[TOP] = TAG_Valid;
<a name="l00962"></a>00962 }
<a name="l00963"></a>00963 
<a name="l00964"></a>00964 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FPOP(<span class="keywordtype">void</span>){
<a name="l00965"></a>00965 <span class="comment">//      if (GCC_UNLIKELY(fpu.tags[TOP] == TAG_Empty)) E_Exit(&quot;FPU stack underflow&quot;);</span>
<a name="l00966"></a>00966         fpu.tags[TOP] = TAG_Empty;
<a name="l00967"></a>00967         TOP = ((TOP+1)&amp;7);
<a name="l00968"></a>00968 }
<a name="l00969"></a>00969 
<a name="l00970"></a>00970 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLD_F32(PhysPt addr,Bitu store_to) {
<a name="l00971"></a>00971         fpu.p_regs[8].m1 = mem_readd(addr);
<a name="l00972"></a>00972         FPUD_LOAD(fld,DWORD,s)
<a name="l00973"></a>00973 }
<a name="l00974"></a>00974 
<a name="l00975"></a>00975 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLD_F32_EA(PhysPt addr) {
<a name="l00976"></a>00976         fpu.p_regs[8].m1 = mem_readd(addr);
<a name="l00977"></a>00977         FPUD_LOAD_EA(fld,DWORD,s)
<a name="l00978"></a>00978 }
<a name="l00979"></a>00979 
<a name="l00980"></a>00980 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLD_F64(PhysPt addr,Bitu store_to) {
<a name="l00981"></a>00981         fpu.p_regs[8].m1 = mem_readd(addr);
<a name="l00982"></a>00982         fpu.p_regs[8].m2 = mem_readd(addr+4);
<a name="l00983"></a>00983         FPUD_LOAD(fld,QWORD,l)
<a name="l00984"></a>00984 }
<a name="l00985"></a>00985 
<a name="l00986"></a>00986 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLD_F64_EA(PhysPt addr) {
<a name="l00987"></a>00987         fpu.p_regs[8].m1 = mem_readd(addr);
<a name="l00988"></a>00988         fpu.p_regs[8].m2 = mem_readd(addr+4);
<a name="l00989"></a>00989         FPUD_LOAD_EA(fld,QWORD,l)
<a name="l00990"></a>00990 }
<a name="l00991"></a>00991 
<a name="l00992"></a>00992 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLD_F80(PhysPt addr) {
<a name="l00993"></a>00993         fpu.p_regs[TOP].m1 = mem_readd(addr);
<a name="l00994"></a>00994         fpu.p_regs[TOP].m2 = mem_readd(addr+4);
<a name="l00995"></a>00995         fpu.p_regs[TOP].m3 = mem_readw(addr+8);
<a name="l00996"></a>00996         FPU_SET_C1(0);
<a name="l00997"></a>00997 }
<a name="l00998"></a>00998 
<a name="l00999"></a>00999 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLD_I16(PhysPt addr,Bitu store_to) {
<a name="l01000"></a>01000         fpu.p_regs[8].m1 = (Bit32u)mem_readw(addr);
<a name="l01001"></a>01001         FPUD_LOAD(fild,WORD,s)
<a name="l01002"></a>01002 }
<a name="l01003"></a>01003 
<a name="l01004"></a>01004 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLD_I16_EA(PhysPt addr) {
<a name="l01005"></a>01005         fpu.p_regs[8].m1 = (Bit32u)mem_readw(addr);
<a name="l01006"></a>01006         FPUD_LOAD_EA(fild,WORD,s)
<a name="l01007"></a>01007 }
<a name="l01008"></a>01008 
<a name="l01009"></a>01009 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLD_I32(PhysPt addr,Bitu store_to) {
<a name="l01010"></a>01010         fpu.p_regs[8].m1 = mem_readd(addr);
<a name="l01011"></a>01011         FPUD_LOAD(fild,DWORD,l)
<a name="l01012"></a>01012 }
<a name="l01013"></a>01013 
<a name="l01014"></a>01014 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLD_I32_EA(PhysPt addr) {
<a name="l01015"></a>01015         fpu.p_regs[8].m1 = mem_readd(addr);
<a name="l01016"></a>01016         FPUD_LOAD_EA(fild,DWORD,l)
<a name="l01017"></a>01017 }
<a name="l01018"></a>01018 
<a name="l01019"></a>01019 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLD_I64(PhysPt addr,Bitu store_to) {
<a name="l01020"></a>01020         fpu.p_regs[8].m1 = mem_readd(addr);
<a name="l01021"></a>01021         fpu.p_regs[8].m2 = mem_readd(addr+4);
<a name="l01022"></a>01022         FPUD_LOAD(fild,QWORD,q)
<a name="l01023"></a>01023 }
<a name="l01024"></a>01024 
<a name="l01025"></a>01025 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FBLD(PhysPt addr,Bitu store_to) {
<a name="l01026"></a>01026         fpu.p_regs[8].m1 = mem_readd(addr);
<a name="l01027"></a>01027         fpu.p_regs[8].m2 = mem_readd(addr+4);
<a name="l01028"></a>01028         fpu.p_regs[8].m3 = mem_readw(addr+8);
<a name="l01029"></a>01029         FPUD_LOAD(fbld,TBYTE,)
<a name="l01030"></a>01030 }
<a name="l01031"></a>01031 
<a name="l01032"></a>01032 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FST_F32(PhysPt addr) {
<a name="l01033"></a>01033         FPUD_STORE(fstp,DWORD,s)
<a name="l01034"></a>01034         mem_writed(addr,fpu.p_regs[8].m1);
<a name="l01035"></a>01035 }
<a name="l01036"></a>01036 
<a name="l01037"></a>01037 static <span class="keywordtype">void</span> FPU_FST_F64(PhysPt addr) {
<a name="l01038"></a>01038         FPUD_STORE(fstp,QWORD,l)
<a name="l01039"></a>01039         mem_writed(addr,fpu.p_regs[8].m1);
<a name="l01040"></a>01040         mem_writed(addr+4,fpu.p_regs[8].m2);
<a name="l01041"></a>01041 }
<a name="l01042"></a>01042 
<a name="l01043"></a>01043 static <span class="keywordtype">void</span> FPU_FST_F80(PhysPt addr) {
<a name="l01044"></a>01044         mem_writed(addr,fpu.p_regs[TOP].m1);
<a name="l01045"></a>01045         mem_writed(addr+4,fpu.p_regs[TOP].m2);
<a name="l01046"></a>01046         mem_writew(addr+8,fpu.p_regs[TOP].m3);
<a name="l01047"></a>01047         FPU_SET_C1(0);
<a name="l01048"></a>01048 }
<a name="l01049"></a>01049 
<a name="l01050"></a>01050 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FST_I16(PhysPt addr) {
<a name="l01051"></a>01051         FPUD_STORE(fistp,WORD,s)
<a name="l01052"></a>01052         mem_writew(addr,(Bit16u)fpu.p_regs[8].m1);
<a name="l01053"></a>01053 }
<a name="l01054"></a>01054 
<a name="l01055"></a>01055 static <span class="keywordtype">void</span> FPU_FST_I32(PhysPt addr) {
<a name="l01056"></a>01056         FPUD_STORE(fistp,DWORD,l)
<a name="l01057"></a>01057         mem_writed(addr,fpu.p_regs[8].m1);
<a name="l01058"></a>01058 }
<a name="l01059"></a>01059 
<a name="l01060"></a>01060 static <span class="keywordtype">void</span> FPU_FST_I64(PhysPt addr) {
<a name="l01061"></a>01061         FPUD_STORE(fistp,QWORD,q)
<a name="l01062"></a>01062         mem_writed(addr,fpu.p_regs[8].m1);
<a name="l01063"></a>01063         mem_writed(addr+4,fpu.p_regs[8].m2);
<a name="l01064"></a>01064 }
<a name="l01065"></a>01065 
<a name="l01066"></a>01066 static <span class="keywordtype">void</span> FPU_FBST(PhysPt addr) {
<a name="l01067"></a>01067         FPUD_STORE(fbstp,TBYTE,)
<a name="l01068"></a>01068         mem_writed(addr,fpu.p_regs[8].m1);
<a name="l01069"></a>01069         mem_writed(addr+4,fpu.p_regs[8].m2);
<a name="l01070"></a>01070         mem_writew(addr+8,fpu.p_regs[8].m3);
<a name="l01071"></a>01071 }
<a name="l01072"></a>01072 
<a name="l01073"></a>01073 
<a name="l01074"></a>01074 static <span class="keywordtype">void</span> FPU_FSIN(<span class="keywordtype">void</span>){
<a name="l01075"></a>01075         FPUD_TRIG(fsin)
<a name="l01076"></a>01076 }
<a name="l01077"></a>01077 
<a name="l01078"></a>01078 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FSINCOS(<span class="keywordtype">void</span>){
<a name="l01079"></a>01079         FPUD_SINCOS()
<a name="l01080"></a>01080 }
<a name="l01081"></a>01081 
<a name="l01082"></a>01082 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FCOS(<span class="keywordtype">void</span>){
<a name="l01083"></a>01083         FPUD_TRIG(fcos)
<a name="l01084"></a>01084 }
<a name="l01085"></a>01085 
<a name="l01086"></a>01086 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FSQRT(<span class="keywordtype">void</span>){
<a name="l01087"></a>01087         FPUD_ARITH2(fsqrt)
<a name="l01088"></a>01088 }
<a name="l01089"></a>01089 
<a name="l01090"></a>01090 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FPATAN(<span class="keywordtype">void</span>){
<a name="l01091"></a>01091         FPUD_WITH_POP(fpatan)
<a name="l01092"></a>01092 }
<a name="l01093"></a>01093 
<a name="l01094"></a>01094 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FPTAN(<span class="keywordtype">void</span>){
<a name="l01095"></a>01095         FPUD_PTAN()
<a name="l01096"></a>01096 }
<a name="l01097"></a>01097 
<a name="l01098"></a>01098 
<a name="l01099"></a>01099 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FADD(Bitu op1, Bitu op2){
<a name="l01100"></a>01100         FPUD_ARITH1(faddp)
<a name="l01101"></a>01101 }
<a name="l01102"></a>01102 
<a name="l01103"></a>01103 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FADD_EA(Bitu op1){
<a name="l01104"></a>01104         FPUD_ARITH1_EA(faddp)
<a name="l01105"></a>01105 }
<a name="l01106"></a>01106 
<a name="l01107"></a>01107 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FDIV(Bitu op1, Bitu op2){
<a name="l01108"></a>01108         FPUD_ARITH3(fdivp)
<a name="l01109"></a>01109 }
<a name="l01110"></a>01110 
<a name="l01111"></a>01111 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FDIV_EA(Bitu op1){
<a name="l01112"></a>01112         FPUD_ARITH3_EA(fdivp)
<a name="l01113"></a>01113 }
<a name="l01114"></a>01114 
<a name="l01115"></a>01115 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FDIVR(Bitu op1, Bitu op2){
<a name="l01116"></a>01116         FPUD_ARITH3(fdivrp)
<a name="l01117"></a>01117 }
<a name="l01118"></a>01118 
<a name="l01119"></a>01119 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FDIVR_EA(Bitu op1){
<a name="l01120"></a>01120         FPUD_ARITH3_EA(fdivrp)
<a name="l01121"></a>01121 }
<a name="l01122"></a>01122 
<a name="l01123"></a>01123 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FMUL(Bitu op1, Bitu op2){
<a name="l01124"></a>01124         FPUD_ARITH1(fmulp)
<a name="l01125"></a>01125 }
<a name="l01126"></a>01126 
<a name="l01127"></a>01127 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FMUL_EA(Bitu op1){
<a name="l01128"></a>01128         FPUD_ARITH1_EA(fmulp)
<a name="l01129"></a>01129 }
<a name="l01130"></a>01130 
<a name="l01131"></a>01131 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FSUB(Bitu op1, Bitu op2){
<a name="l01132"></a>01132         FPUD_ARITH1(fsubp)
<a name="l01133"></a>01133 }
<a name="l01134"></a>01134 
<a name="l01135"></a>01135 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FSUB_EA(Bitu op1){
<a name="l01136"></a>01136         FPUD_ARITH1_EA(fsubp)
<a name="l01137"></a>01137 }
<a name="l01138"></a>01138 
<a name="l01139"></a>01139 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FSUBR(Bitu op1, Bitu op2){
<a name="l01140"></a>01140         FPUD_ARITH1(fsubrp)
<a name="l01141"></a>01141 }
<a name="l01142"></a>01142 
<a name="l01143"></a>01143 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FSUBR_EA(Bitu op1){
<a name="l01144"></a>01144         FPUD_ARITH1_EA(fsubrp)
<a name="l01145"></a>01145 }
<a name="l01146"></a>01146 
<a name="l01147"></a>01147 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FXCH(Bitu stv, Bitu other){
<a name="l01148"></a>01148         FPU_Tag tag = fpu.tags[other];
<a name="l01149"></a>01149         fpu.tags[other] = fpu.tags[stv];
<a name="l01150"></a>01150         fpu.tags[stv] = tag;
<a name="l01151"></a>01151 
<a name="l01152"></a>01152         Bit32u m1s = fpu.p_regs[other].m1;
<a name="l01153"></a>01153         Bit32u m2s = fpu.p_regs[other].m2;
<a name="l01154"></a>01154         Bit16u m3s = fpu.p_regs[other].m3;
<a name="l01155"></a>01155         fpu.p_regs[other].m1 = fpu.p_regs[stv].m1;
<a name="l01156"></a>01156         fpu.p_regs[other].m2 = fpu.p_regs[stv].m2;
<a name="l01157"></a>01157         fpu.p_regs[other].m3 = fpu.p_regs[stv].m3;
<a name="l01158"></a>01158         fpu.p_regs[stv].m1 = m1s;
<a name="l01159"></a>01159         fpu.p_regs[stv].m2 = m2s;
<a name="l01160"></a>01160         fpu.p_regs[stv].m3 = m3s;
<a name="l01161"></a>01161 
<a name="l01162"></a>01162         FPU_SET_C1(0);
<a name="l01163"></a>01163 }
<a name="l01164"></a>01164 
<a name="l01165"></a>01165 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FST(Bitu stv, Bitu other){
<a name="l01166"></a>01166         fpu.tags[other] = fpu.tags[stv];
<a name="l01167"></a>01167 
<a name="l01168"></a>01168         fpu.p_regs[other].m1 = fpu.p_regs[stv].m1;
<a name="l01169"></a>01169         fpu.p_regs[other].m2 = fpu.p_regs[stv].m2;
<a name="l01170"></a>01170         fpu.p_regs[other].m3 = fpu.p_regs[stv].m3;
<a name="l01171"></a>01171 
<a name="l01172"></a>01172         FPU_SET_C1(0);
<a name="l01173"></a>01173 }
<a name="l01174"></a>01174 
<a name="l01175"></a>01175 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> FPU_FCMOV(Bitu st, Bitu other){
<a name="l01176"></a>01176         fpu.p_regs[st] = fpu.p_regs[other];
<a name="l01177"></a>01177         fpu.tags[st] = fpu.tags[other];
<a name="l01178"></a>01178 }
<a name="l01179"></a>01179 
<a name="l01180"></a>01180 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FCOM(Bitu op1, Bitu op2){
<a name="l01181"></a>01181         FPUD_COMPARE(fcompp)
<a name="l01182"></a>01182 }
<a name="l01183"></a>01183 
<a name="l01184"></a>01184 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FUCOMI(Bitu st, Bitu other){
<a name="l01185"></a>01185     LOG_MSG(<span class="stringliteral">&quot;FPU WARNING: FPU_FUCOMI called, needs testing&quot;</span>);
<a name="l01186"></a>01186 
<a name="l01187"></a>01187     FPU_FCOM(st,other);
<a name="l01188"></a>01188 
<a name="l01189"></a>01189     Bitu FillFlags(<span class="keywordtype">void</span>);<span class="comment">//Why is this needed for VS2015?</span>
<a name="l01190"></a>01190 
<a name="l01191"></a>01191         FillFlags();
<a name="l01192"></a>01192         SETFLAGBIT(OF,<span class="keyword">false</span>);
<a name="l01193"></a>01193 
<a name="l01194"></a>01194     <span class="keywordflow">if</span> (fpu.sw &amp; (1u &lt;&lt; 14u)<span class="comment">/*C3*/</span>) {<span class="comment">//if(fpu.regs[st].d == fpu.regs[other].d){</span>
<a name="l01195"></a>01195                 SETFLAGBIT(ZF,<span class="keyword">true</span>);SETFLAGBIT(PF,<span class="keyword">false</span>);SETFLAGBIT(CF,<span class="keyword">false</span>);<span class="keywordflow">return</span>;
<a name="l01196"></a>01196     }
<a name="l01197"></a>01197     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (fpu.sw &amp; (1u &lt;&lt; 8u)<span class="comment">/*C0*/</span>) {<span class="comment">//if(fpu.regs[st].d &lt; fpu.regs[other].d){</span>
<a name="l01198"></a>01198                 SETFLAGBIT(ZF,<span class="keyword">false</span>);SETFLAGBIT(PF,<span class="keyword">false</span>);SETFLAGBIT(CF,<span class="keyword">true</span>);<span class="keywordflow">return</span>;
<a name="l01199"></a>01199     }
<a name="l01200"></a>01200         <span class="comment">// st &gt; other</span>
<a name="l01201"></a>01201         SETFLAGBIT(ZF,<span class="keyword">false</span>);SETFLAGBIT(PF,<span class="keyword">false</span>);SETFLAGBIT(CF,<span class="keyword">false</span>);<span class="keywordflow">return</span>;
<a name="l01202"></a>01202 }
<a name="l01203"></a>01203 
<a name="l01204"></a>01204 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> FPU_FCOMI(Bitu st, Bitu other){
<a name="l01205"></a>01205         FPU_FUCOMI(st,other);
<a name="l01206"></a>01206 
<a name="l01207"></a>01207         <span class="keywordflow">if</span>(((fpu.tags[st] != TAG_Valid) &amp;&amp; (fpu.tags[st] != TAG_Zero)) || 
<a name="l01208"></a>01208                 ((fpu.tags[other] != TAG_Valid) &amp;&amp; (fpu.tags[other] != TAG_Zero))){
<a name="l01209"></a>01209                 SETFLAGBIT(ZF,<span class="keyword">true</span>);SETFLAGBIT(PF,<span class="keyword">true</span>);SETFLAGBIT(CF,<span class="keyword">true</span>);<span class="keywordflow">return</span>;
<a name="l01210"></a>01210         }
<a name="l01211"></a>01211 
<a name="l01212"></a>01212 }
<a name="l01213"></a>01213 
<a name="l01214"></a>01214 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FCOM_EA(Bitu op1){
<a name="l01215"></a>01215         FPUD_COMPARE_EA(fcompp)
<a name="l01216"></a>01216 }
<a name="l01217"></a>01217 
<a name="l01218"></a>01218 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FUCOM(Bitu op1, Bitu op2){
<a name="l01219"></a>01219         FPUD_COMPARE(fucompp)
<a name="l01220"></a>01220 }
<a name="l01221"></a>01221 
<a name="l01222"></a>01222 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FRNDINT(<span class="keywordtype">void</span>){
<a name="l01223"></a>01223         FPUD_ARITH2(frndint)
<a name="l01224"></a>01224 }
<a name="l01225"></a>01225 
<a name="l01226"></a>01226 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FPREM(<span class="keywordtype">void</span>){
<a name="l01227"></a>01227         FPUD_REMAINDER(fprem)
<a name="l01228"></a>01228 }
<a name="l01229"></a>01229 
<a name="l01230"></a>01230 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FPREM1(<span class="keywordtype">void</span>){
<a name="l01231"></a>01231         FPUD_REMAINDER(fprem1)
<a name="l01232"></a>01232 }
<a name="l01233"></a>01233 
<a name="l01234"></a>01234 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FXAM(<span class="keywordtype">void</span>){
<a name="l01235"></a>01235         FPUD_EXAMINE(fxam)
<a name="l01236"></a>01236         <span class="comment">// handle empty registers (C1 set to sign in any way!)</span>
<a name="l01237"></a>01237         if(fpu.tags[TOP] == TAG_Empty) {
<a name="l01238"></a>01238                 FPU_SET_C3(1);FPU_SET_C2(0);FPU_SET_C0(1);
<a name="l01239"></a>01239                 <span class="keywordflow">return</span>;
<a name="l01240"></a>01240         }
<a name="l01241"></a>01241 }
<a name="l01242"></a>01242 
<a name="l01243"></a>01243 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_F2XM1(<span class="keywordtype">void</span>){
<a name="l01244"></a>01244         FPUD_TRIG(f2xm1)
<a name="l01245"></a>01245 }
<a name="l01246"></a>01246 
<a name="l01247"></a>01247 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FYL2X(<span class="keywordtype">void</span>){
<a name="l01248"></a>01248         FPUD_FYL2X(fyl2x)
<a name="l01249"></a>01249 }
<a name="l01250"></a>01250 
<a name="l01251"></a>01251 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FYL2XP1(<span class="keywordtype">void</span>){
<a name="l01252"></a>01252         FPUD_WITH_POP(fyl2xp1)
<a name="l01253"></a>01253 }
<a name="l01254"></a>01254 
<a name="l01255"></a>01255 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FSCALE(<span class="keywordtype">void</span>){
<a name="l01256"></a>01256         FPUD_REMAINDER(fscale)
<a name="l01257"></a>01257 }
<a name="l01258"></a>01258 
<a name="l01259"></a>01259 
<a name="l01260"></a>01260 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FSTENV(PhysPt addr){
<a name="l01261"></a>01261         FPU_SET_TOP(TOP);
<a name="l01262"></a>01262         <span class="keywordflow">if</span>(!cpu.code.big) {
<a name="l01263"></a>01263                 mem_writew(addr+0,static_cast&lt;Bit16u&gt;(fpu.cw));
<a name="l01264"></a>01264                 mem_writew(addr+2,static_cast&lt;Bit16u&gt;(fpu.sw));
<a name="l01265"></a>01265                 mem_writew(addr+4,static_cast&lt;Bit16u&gt;(FPU_GetTag()));
<a name="l01266"></a>01266         } <span class="keywordflow">else</span> { 
<a name="l01267"></a>01267                 mem_writed(addr+0,static_cast&lt;Bit32u&gt;(fpu.cw));
<a name="l01268"></a>01268                 mem_writed(addr+4,static_cast&lt;Bit32u&gt;(fpu.sw));
<a name="l01269"></a>01269                 mem_writed(addr+8,static_cast&lt;Bit32u&gt;(FPU_GetTag()));
<a name="l01270"></a>01270         }
<a name="l01271"></a>01271 }
<a name="l01272"></a>01272 
<a name="l01273"></a>01273 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLDENV(PhysPt addr){
<a name="l01274"></a>01274         Bit16u tag;
<a name="l01275"></a>01275         Bit32u tagbig;
<a name="l01276"></a>01276         Bitu cw;
<a name="l01277"></a>01277         <span class="keywordflow">if</span>(!cpu.code.big) {
<a name="l01278"></a>01278                 cw     = mem_readw(addr+0);
<a name="l01279"></a>01279                 fpu.sw = mem_readw(addr+2);
<a name="l01280"></a>01280                 tag    = mem_readw(addr+4);
<a name="l01281"></a>01281         } <span class="keywordflow">else</span> { 
<a name="l01282"></a>01282                 cw     = mem_readd(addr+0);
<a name="l01283"></a>01283                 fpu.sw = (Bit16u)mem_readd(addr+4);
<a name="l01284"></a>01284                 tagbig = mem_readd(addr+8);
<a name="l01285"></a>01285                 tag    = <span class="keyword">static_cast&lt;</span>Bit16u<span class="keyword">&gt;</span>(tagbig);
<a name="l01286"></a>01286         }
<a name="l01287"></a>01287         FPU_SetTag(tag);
<a name="l01288"></a>01288         FPU_SetCW(cw);
<a name="l01289"></a>01289         TOP=FPU_GET_TOP();
<a name="l01290"></a>01290 }
<a name="l01291"></a>01291 
<a name="l01292"></a>01292 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FSAVE(PhysPt addr){
<a name="l01293"></a>01293         FPU_FSTENV(addr);
<a name="l01294"></a>01294         Bitu start=(cpu.code.big?28:14);
<a name="l01295"></a>01295         <span class="keywordflow">for</span>(Bitu i=0;i&lt;8;i++){
<a name="l01296"></a>01296                 mem_writed(addr+start,fpu.p_regs[STV(i)].m1);
<a name="l01297"></a>01297                 mem_writed(addr+start+4,fpu.p_regs[STV(i)].m2);
<a name="l01298"></a>01298                 mem_writew(addr+start+8,fpu.p_regs[STV(i)].m3);
<a name="l01299"></a>01299                 start+=10;
<a name="l01300"></a>01300         }
<a name="l01301"></a>01301         FPU_FINIT();
<a name="l01302"></a>01302 }
<a name="l01303"></a>01303 
<a name="l01304"></a>01304 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FRSTOR(PhysPt addr){
<a name="l01305"></a>01305         FPU_FLDENV(addr);
<a name="l01306"></a>01306         Bitu start=(cpu.code.big?28:14);
<a name="l01307"></a>01307         <span class="keywordflow">for</span>(Bitu i=0;i&lt;8;i++){
<a name="l01308"></a>01308                 fpu.p_regs[STV(i)].m1 = mem_readd(addr+start);
<a name="l01309"></a>01309                 fpu.p_regs[STV(i)].m2 = mem_readd(addr+start+4);
<a name="l01310"></a>01310                 fpu.p_regs[STV(i)].m3 = mem_readw(addr+start+8);
<a name="l01311"></a>01311                 start+=10;
<a name="l01312"></a>01312         }
<a name="l01313"></a>01313 }
<a name="l01314"></a>01314 
<a name="l01315"></a>01315 
<a name="l01316"></a>01316 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FXTRACT(<span class="keywordtype">void</span>) {
<a name="l01317"></a>01317         FPUD_XTRACT
<a name="l01318"></a>01318 }
<a name="l01319"></a>01319 
<a name="l01320"></a>01320 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FCHS(<span class="keywordtype">void</span>){
<a name="l01321"></a>01321         FPUD_TRIG(fchs)
<a name="l01322"></a>01322 }
<a name="l01323"></a>01323 
<a name="l01324"></a>01324 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FABS(<span class="keywordtype">void</span>){
<a name="l01325"></a>01325         FPUD_TRIG(fabs)
<a name="l01326"></a>01326 }
<a name="l01327"></a>01327 
<a name="l01328"></a>01328 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FTST(<span class="keywordtype">void</span>){
<a name="l01329"></a>01329         FPUD_EXAMINE(ftst)
<a name="l01330"></a>01330 }
<a name="l01331"></a>01331 
<a name="l01332"></a>01332 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLD1(<span class="keywordtype">void</span>){
<a name="l01333"></a>01333         FPUD_LOAD_CONST(fld1)
<a name="l01334"></a>01334 }
<a name="l01335"></a>01335 
<a name="l01336"></a>01336 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLDL2T(<span class="keywordtype">void</span>){
<a name="l01337"></a>01337         FPUD_LOAD_CONST(fldl2t)
<a name="l01338"></a>01338 }
<a name="l01339"></a>01339 
<a name="l01340"></a>01340 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLDL2E(<span class="keywordtype">void</span>){
<a name="l01341"></a>01341         FPUD_LOAD_CONST(fldl2e)
<a name="l01342"></a>01342 }
<a name="l01343"></a>01343 
<a name="l01344"></a>01344 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLDPI(<span class="keywordtype">void</span>){
<a name="l01345"></a>01345         FPUD_LOAD_CONST(fldpi)
<a name="l01346"></a>01346 }
<a name="l01347"></a>01347 
<a name="l01348"></a>01348 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLDLG2(<span class="keywordtype">void</span>){
<a name="l01349"></a>01349         FPUD_LOAD_CONST(fldlg2)
<a name="l01350"></a>01350 }
<a name="l01351"></a>01351 
<a name="l01352"></a>01352 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLDLN2(<span class="keywordtype">void</span>){
<a name="l01353"></a>01353         FPUD_LOAD_CONST(fldln2)
<a name="l01354"></a>01354 }
<a name="l01355"></a>01355 
<a name="l01356"></a>01356 <span class="keyword">static</span> <span class="keywordtype">void</span> FPU_FLDZ(<span class="keywordtype">void</span>){
<a name="l01357"></a>01357         FPUD_LOAD_CONST(fldz)
<a name="l01358"></a>01358         fpu.tags[TOP]=TAG_Zero;
<a name="l01359"></a>01359 }
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Sat Aug 17 2019 12:06:10 for DOSBox-X by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.0
</small></address>

</body>
</html>
