// Seed: 4189638713
module module_0;
  wire id_1;
  supply1 id_2;
  wire id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3, id_4, id_5;
  xor (id_1, id_2, id_3, id_4, id_5);
  module_0();
endmodule
module module_2 (
    output wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output tri id_8
);
  always force id_2 = 1;
  assign id_2 = 1;
  module_0();
  wire id_10;
endmodule
