#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 10 18:51:52 2020
# Process ID: 2620
# Current directory: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25680 E:\Project\Personal\StereoVision\Project_FPGA\Stereo-Display-ZYNQ\SingalCaptureSD\system.xpr
# Log file: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/vivado.log
# Journal file: E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  E:/Repository/MyIPcoreLib/FPGA-IPcore-Library [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  E:/Repository/MyIPcoreLib [current_project]
update_ip_catalog
open_bd_design {E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
validate_bd_design
reset_target all [get_files  E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
make_wrapper -files [get_files E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.srcs/sources_1/bd/system/system.bd] -directory E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.ip_user_files/sim_scripts -ip_user_files_dir E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.ip_user_files -ipstatic_source_dir E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.cache/compile_simlib/modelsim} {questa=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.cache/compile_simlib/questa} {riviera=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.cache/compile_simlib/riviera} {activehdl=E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -force  -include_bit -file E:/Project/Personal/StereoVision/Project_FPGA/Stereo-Display-ZYNQ/SingalCaptureSD/system_wrapper/system_wrapper.xsa
