@Article{paper:1,
AUTHOR="Vivienne Sze and  Yu Hsin Chen and  T. Yang and J. S. Emer",
TITLE="Efficient Processing of Deep Neural Networks: A Tutorial and Survey",
JOURNAL="IEEE, vol. 105, no. 12, pp. 2295-2329",
YEAR="Dec. 2017",
}
@Article{paper:2,
AUTHOR="Norman P. Jouppi and Cliff Young and Nishant Patil  and David Patterson",
TITLE="A domain-specific architecture for deep neural networks",
JOURNAL="ACM 61, pag. 50-59",
YEAR="August 2018",
}
@Article{paper:3,
AUTHOR="Hyungmin Cho and  Pyeongseok Oh and Jiyoung Park and Wookeun Jung and Jaejin Lee",
TITLE="FA3C: FPGA-Accelerated Deep Reinforcement Learning. In Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems",
JOURNAL="ACM, New York, NY, USA, 499-513",
YEAR="2019",
}
@Article{paper:4,
AUTHOR="K. Kara and D. Alistarh and  G. Alonso and O. Mutlu and C. Zhang",
TITLE="FPGA Accelerated Dense Linear Machine Learning: A Precision-Convergence Trade-Off",
JOURNAL="IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)",
YEAR="2017",
}
@Article{paper:5,
AUTHOR="Hantian Zhang and Jerry Li and  Kaan Kara and  Dan Alistarh and Ji Liu and Ce Zhang",
TITLE="ZipML: training linear models with end-to-end low precision, and a little bit of deep learning",
JOURNAL="In Proceedings of the 34th International Conference on MachineLearning -Volume 70 (ICML'17)",
YEAR="2017",
}
@Article{paper:6,
AUTHOR="Ying Zhang and  Lu Peng  and Xin Fu and  Yue Hu ",
TITLE="Lighting the Dark Silicon by Exploiting Heterogeneity on Future Processors",
JOURNAL="50th ACM/EDAC/IEEE Design Automation Conference (DAC)",
YEAR="2013",
}
@MISC{WEBSITE:1,
	HOWPUBLISHED = "\url{https://mlperf.org/}",
	AUTHOR = "",
	TITLE = "MLPerf",
}
@MISC{WEBSITE:2,
	HOWPUBLISHED = "\url{http://www.pynq.io/board}",
	AUTHOR = "Xilinx",
	TITLE = "PYNQ",

}
@MISC{WEBSITE:3,
	HOWPUBLISHED = "\url{https://github.com/nvdla}",
	AUTHOR = "NVIDIA",
	TITLE = "NVDLA",

}
@MISC{WEBSITE:4,
	HOWPUBLISHED = "\url{https://www.tensorflow.org/overview}",
	TITLE = "TensorFlow",

}
@MISC{WEBSITE:5,
	HOWPUBLISHED = "\url{https://www.tensorflow.org/hub/overview}",
	TITLE = "TensorFlow Hub",

}

@ARTICLE{paper:7,
author={J. T. {Johnston} and S. R. {Young} and C. D. {Schuman} and J. {Chae} and D. D. {March} and R. M. {Patton} and T. E. {Potok}},
booktitle={2019 IEEE/ACM Workshop on Machine Learning in High Performance Computing Environments (MLHPC)},
title={Fine-Grained Exploitation of Mixed Precision for Faster CNN Training},
year={2019},
volume={},
number={},
pages={9-18},
keywords={convolutional neural nets;coprocessors;multiplying circuits;grained exploitation;CNN training;deep convolutional neural networks;machine learning tasks;NVIDIA Volta architecture;fused operation},
doi={10.1109/MLHPC49564.2019.00007},
ISSN={null},
month={Nov},}

@Article{paper:8,
author="Cai, YuXin
and Liang, Chen
and Tang, ZhiWei
and Li, Huosheng
and Gong, Siliang",
editor="Abawajy, Jemal
and Choo, Kim-Kwang Raymond
and Islam, Rafiqul",
title="Deep Neural Network with Limited Numerical Precision",
booktitle="International Conference on Applications and Techniques in Cyber Security and Intelligence",
year="2018",
publisher="Springer International Publishing",
address="Cham",
pages="42--50",
isbn="978-3-319-67071-3"
}

@Article{paper:9,
author="Suyog Gupta, Ankur Agrawal, Kailash Gopalakrishnan, Pritish Narayanan",
title="Deep Neural Network with Limited Numerical Precision",
booktitle="",
year="2018",
journaltitle="",
}

@Article{paper:10,
author="Rajendran, Abu Sebastian,Evangelos Eleftheriou",
title="Mixed-precision training of deep neural networks using computational memory ",
booktitle="",
year="2018",
journaltitle="",
}



@Article{paper:11,
author="S. R. Nandakumar, Manuel Le Gallo, Irem Boybat, Bipin Rajendran, Abu Sebastian and Evangelos Eleftherin",
title="Mixed-precision architecture based on computational memory for training deep neural networks",
booktitle="",
year="2018",
journaltitle="",
}


@Article{paper:12,
author="Myle Ott, Sergey Edunov, David Grangier, Michael Auli",
title="Scaling Neural Machine Translation",
booktitle="",
year="2018",
journaltitle="",
}

@Article{paper:13,
author="Sharan Narang, Gregory Diamos, Erich Elseny, Paulius Micikevicius, Jonah Alben, David Garcia, Boris Ginsburg, Michael Houston,Oleksii Kuchaiev, Ganesh Venkatesh, Hao Wu",
title="MIXED PRECISION TRAINING",
booktitle="",
year="2018",
journaltitle="",
}



@Article{paper:16,
author=" Philip Colangelo, Nasibeh Nasiri, Asit Mishra, Eriko Nurvitadhi, Martin Margala, Kevin Nealis",
title=" Deep Learning Inference Using Intel® FPGAs",
booktitle="",
year="2018",
journaltitle="",
}

@Article{paper:14,
author=" Hao Zhang , Hyuk Jae Lee  and Seok-Bum Ko ",
title="Efficient Fixed/Floating-Point Merged Mixed-Precision Multiply-Accumulate Unit for Deep Learning Processors",
booktitle="",
year="2018",
journaltitle="",
}


@Article{paper:15,
author=" Jeff Johnson ",
title="Rethinking floating point for deep learning",
booktitle="",
year="2018",
journaltitle="Facebook AI Research",
}




@Article{paper:17,
author="Song Han, Huizi Mao ,William J. Dally ",
title="DEEP COMPRESSION: COMPRESSING DEEP NEURAL NETWORKS WITH PRUNING, TRAINED QUANTIZATION AND HUFFMAN CODING",
booktitle="",
year="2018",
journaltitle="",
}



@Article{paper:18,
author="Angshuman Parashar, Priyanka Raina, Yakun Sophia Shao, Yu-Hsin Chen, Victor A. Ying, Anurag Mukkara, Rangharajan Venkatesan, Brucek Khailany ,Stephen W. Keckler, Joel Emer ",
title="Timeloop: A Systematic Approach to DNN Accelerator Evaluation",
booktitle="",
year="2018",
journaltitle="",
}

@Article{paper:19,
author="Jeffrey Dean ",
title="The Deep Learning Revolution and Its for Comput er Architecture and Chip Design",
booktitle="",
year="2018",
journaltitle=" Google Research",
}

@Article{paper:19,
author="Jeffrey Dean ",
title=" The Deep Learning Revolution and Its for Comput er Architecture and Chip Design",
booktitle="",
year="2018",
journaltitle=" Google Research",
}

@Article{paper:20,
author=" Vijay Janapa Reddi , Christine Cheng , David Kanter ,Peter Mattson , Guenther Schmuelling , Carole-JeanWu , Brian Anderson , Maximilien Breughe , Mark Charlebois , William Chou , Ramesh   hukka , Cody Coleman , Sam Davis , Pan Deng , Greg Diamos ,Jared Duke , Dave Fick , J. Scott Gardner , Itay Hubara , Sachin Idgunji , Thomas B. Jablin , Jeff Jiao , Tom St. John , Pankaj Kanwar , David Lee ,  effery Liao , Anton Lokhmotov ,Francisco Massa , Peng Meng , Paulius Micikevicius , Colin Osborne , Gennady Pekhimenko , Arun Tejusve Raghunath Rajan ,Dilip Sequeira , Ashish Sirasao , Fei Sun ,Hanlin Tang  ,Michael Thomson , Frank Wei , EphremWu , Lingjie Xu , Koichi Yamada , Bing Yu ,George Yuan , Aaron Zhong , Peizhao Zhang , Yuchen Zhou ",
title="MLPERF INFERENCE BENCHMARK",
booktitle="",
year="2018",
journaltitle="",
}


@Article{paper:20,
author="Dipankar Das, Naveen Mellempudi, Dheevatsa Mudigere, Dhiraj Kalamkar, Sasikanth Avancha, Kunal Banerjee, Srinivas Sridharan, Karthik Vaidyanathan, Bharat Kaul, Evangelos Georganas, Alexander Heinecke, Pradeep Dubey, Nikita Shustrov, Roma Dubtsov, Evarist Fomenko, Vadim Pirogov, Jesus Corbal",
title="MIXED PRECISION TRAINING OF CONVOLUTIONAL NEURAL NETWORKS USING INTEGER OPERATIONS",
booktitle="",
year="2018",
journaltitle="",
}
@Article{paper:21,
author="Yufei Ma, Yu Cao, Sarma Vrudhula, and Jae-sun Seo",
title="Optimizing loop operation and Dataflow in FPGA acceleration of deep convolutional neural networks",
booktitle="",
year="2018",
journaltitle="",
}

@Article{paper:22,
author="Mohammad Motamedi, Philipp Gysel, Venkatesh Akella, and Soheil Ghiasi",
title="Design space exploration of FPGA-based deep",
booktitle="",
year="2018",
journaltitle="",
}

@Article{paper:23,
author="Hyoukjun Kwon, Ananda Samajdar, and Tushar Krishna",
title="Maeri: Enabling flexible dataflow mapping over dnn accelerators via reconfigurable interconnects",
booktitle="",
year="2018",
journaltitle="",
}

@Article{paper:24,
author="Hyoukjun Kwon, Ananda Samajdar, and Tushar Krishna",
title="Maeri: Enabling flexible dataflow mapping over dnn accelerators via reconfigurable interconnects",
booktitle="",
year="2018",
journaltitle="",
}



@Article{paper:24,
author="Dally, W.",
title="High-performance hardware for machine learning",
booktitle="",
year="2016",
journaltitle="Invited talk at Cadence ENN Summit ",
}

@Article{paper:25,
author="Han, S., Pool, J., Tran, J., and Dally, W",
title="Learning both weights  and connections for efficient neural networks",
booktitle="",
year="2015",
journaltitle="In Proceedings of Advances in Neural Information Processing Systems (Montreal Canada, Dec.) MIT Press",
}
@Article{paper:26,
author=" Chen Y. and Chen T. and  Xu  Z. and  Sun N.  and Teman, O.",
title="DianNao Family: Energy-efficient hardware accelerators for machine learning",
booktitle="",
year="2016",
journaltitle="ACM 59",
}


@Article{paper:27,
author="Chen Y.H. and  Emer J. and  and Sze V.",
title=" Eyeriss: A spatial architecture for energy-efficient dataflow for  convolutional neural networks",
booktitle="",
year="2016",
journaltitle="In Proceedings of the 43rd ACM/IEEE International Symposium on Computer Architecture (Seoul, Korea), IEEE Press",
}



@Article{paper:28,
author="Ienne  P. and  Cornu T. and Kuhn G.",
title="  Special-purpose digital hardware for neural networks: An architectural survey",
booktitle="",
year="1996",
journaltitle="Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology",
}



@Article{paper:29,
author="Atul Rahman and Sangyun Oh and Jongeun Lee and Kiyoung Choi",
title="   Design space exploration of FPGA accelerators for convolutional neural networks",
booktitle="",
year="1996",
journaltitle="",
}


@Article{paper:30,
author="Arm",
title="AMBA® AXI™ and ACE™ ProtocolSpecification",
booktitle="",
year="2011",
journaltitle="",
}


@Article{paper:31,
author="Xilinx",
title="Zynq-7000 SoC, Technical Reference Manual",
booktitle="",
year="2018",
journaltitle="",
}



@Article{paper:32,
author="Xilinx",
title="7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter , User Guide",
booktitle="",
year="2018",
journaltitle="",
}

@Article{paper:33,
author="Xilinx",
title="AXI DMA v7.1LogiCORE IP Product Guide",
booktitle="",
year="2019",
journaltitle="",
}

@Article{paper:34,
author="Xilinx",
title="AXI Interconnect v2.1LogiCORE IP Product Guide",
booktitle="",
year="2017",
journaltitle="",
}


@Article{paper:35,
author="Xilinx",
title="Vivado Design Suite, AXI Reference Guide",
booktitle="",
year="2017",
journaltitle="",
}

@INPROCEEDINGS{5496638, author={ {Chien-Ping Lu}}, booktitle={Proceedings of 2010 International Symposium on VLSI Design, Automation and Test}, title={K3 Moore's Law in the Era of GPU Computing}, year={2010}, volume={}, number={}, pages={5-5},} 