
../repos/coreutils/gnulib-tests/bench-sha256:     file format elf32-littlearm


Disassembly of section .init:

00010468 <.init>:
   10468:	push	{r3, lr}
   1046c:	bl	107d8 <abort@plt+0x2c0>
   10470:	pop	{r3, pc}

Disassembly of section .plt:

00010474 <strtol@plt-0x14>:
   10474:	push	{lr}		; (str lr, [sp, #-4]!)
   10478:	ldr	lr, [pc, #4]	; 10484 <strtol@plt-0x4>
   1047c:	add	lr, pc, lr
   10480:	ldr	pc, [lr, #8]!
   10484:	andeq	r3, r1, ip, ror fp

00010488 <strtol@plt>:
   10488:	add	ip, pc, #0, 12
   1048c:	add	ip, ip, #77824	; 0x13000
   10490:	ldr	pc, [ip, #2940]!	; 0xb7c

00010494 <memcpy@plt>:
   10494:	add	ip, pc, #0, 12
   10498:	add	ip, ip, #77824	; 0x13000
   1049c:	ldr	pc, [ip, #2932]!	; 0xb74

000104a0 <__memcpy_chk@plt>:
   104a0:	add	ip, pc, #0, 12
   104a4:	add	ip, ip, #77824	; 0x13000
   104a8:	ldr	pc, [ip, #2924]!	; 0xb6c

000104ac <gettimeofday@plt>:
   104ac:	add	ip, pc, #0, 12
   104b0:	add	ip, ip, #77824	; 0x13000
   104b4:	ldr	pc, [ip, #2916]!	; 0xb64

000104b8 <malloc@plt>:
   104b8:	add	ip, pc, #0, 12
   104bc:	add	ip, ip, #77824	; 0x13000
   104c0:	ldr	pc, [ip, #2908]!	; 0xb5c

000104c4 <__libc_start_main@plt>:
   104c4:	add	ip, pc, #0, 12
   104c8:	add	ip, ip, #77824	; 0x13000
   104cc:	ldr	pc, [ip, #2900]!	; 0xb54

000104d0 <__gmon_start__@plt>:
   104d0:	add	ip, pc, #0, 12
   104d4:	add	ip, ip, #77824	; 0x13000
   104d8:	ldr	pc, [ip, #2892]!	; 0xb4c

000104dc <exit@plt>:
   104dc:	add	ip, pc, #0, 12
   104e0:	add	ip, ip, #77824	; 0x13000
   104e4:	ldr	pc, [ip, #2884]!	; 0xb44

000104e8 <__errno_location@plt>:
   104e8:	add	ip, pc, #0, 12
   104ec:	add	ip, ip, #77824	; 0x13000
   104f0:	ldr	pc, [ip, #2876]!	; 0xb3c

000104f4 <__printf_chk@plt>:
   104f4:	add	ip, pc, #0, 12
   104f8:	add	ip, ip, #77824	; 0x13000
   104fc:	ldr	pc, [ip, #2868]!	; 0xb34

00010500 <__fprintf_chk@plt>:
   10500:	add	ip, pc, #0, 12
   10504:	add	ip, ip, #77824	; 0x13000
   10508:	ldr	pc, [ip, #2860]!	; 0xb2c

0001050c <getrusage@plt>:
   1050c:	add	ip, pc, #0, 12
   10510:	add	ip, ip, #77824	; 0x13000
   10514:	ldr	pc, [ip, #2852]!	; 0xb24

00010518 <abort@plt>:
   10518:	add	ip, pc, #0, 12
   1051c:	add	ip, ip, #77824	; 0x13000
   10520:	ldr	pc, [ip, #2844]!	; 0xb1c

Disassembly of section .text:

00010528 <.text>:
   10528:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1052c:	vpush	{d8}
   10530:	cmp	r0, #3
   10534:	mov	r7, r1
   10538:	sub	sp, sp, #120	; 0x78
   1053c:	bne	1074c <abort@plt+0x234>
   10540:	mov	r2, #10
   10544:	mov	r1, #0
   10548:	ldr	r0, [r7, #4]
   1054c:	bl	10488 <strtol@plt>
   10550:	mov	r2, #10
   10554:	mov	r1, #0
   10558:	mov	r4, r0
   1055c:	ldr	r0, [r7, #8]
   10560:	bl	10488 <strtol@plt>
   10564:	mov	r5, r0
   10568:	mov	r0, r4
   1056c:	bl	135c4 <abort@plt+0x30ac>
   10570:	subs	r6, r0, #0
   10574:	beq	1072c <abort@plt+0x214>
   10578:	cmp	r4, #0
   1057c:	beq	105e8 <abort@plt+0xd0>
   10580:	ldr	r7, [pc, #496]	; 10778 <abort@plt+0x260>
   10584:	ldr	lr, [pc, #496]	; 1077c <abort@plt+0x264>
   10588:	mov	r0, r6
   1058c:	mov	r2, #0
   10590:	mov	ip, #101	; 0x65
   10594:	umull	r1, r3, r7, r2
   10598:	umull	r8, r1, lr, r2
   1059c:	sub	r9, r2, #5
   105a0:	sub	r8, r2, #1
   105a4:	sub	sl, r2, r1
   105a8:	lsr	r3, r3, #6
   105ac:	mul	r8, r9, r8
   105b0:	add	r1, r1, sl, lsr #1
   105b4:	rsb	r9, r3, r3, lsl #5
   105b8:	lsr	r1, r1, #6
   105bc:	add	r9, r3, r9, lsl #3
   105c0:	mul	r8, r2, r8
   105c4:	mul	r1, ip, r1
   105c8:	add	r3, r3, r9, lsl #1
   105cc:	rsb	r3, r3, r2, lsl #1
   105d0:	sub	r3, r3, r1
   105d4:	add	r2, r2, #1
   105d8:	add	r3, r3, r8, lsr #6
   105dc:	cmp	r4, r2
   105e0:	strb	r3, [r0], #1
   105e4:	bne	10594 <abort@plt+0x7c>
   105e8:	add	r8, sp, #48	; 0x30
   105ec:	mov	r1, r8
   105f0:	mov	r0, #0
   105f4:	bl	1050c <getrusage@plt>
   105f8:	ldm	r8, {r0, r1}
   105fc:	add	r2, sp, #20
   10600:	add	r3, sp, #56	; 0x38
   10604:	stm	r2, {r0, r1}
   10608:	ldm	r3, {r0, r1}
   1060c:	add	r3, sp, #28
   10610:	stm	r3, {r0, r1}
   10614:	mov	r1, #0
   10618:	add	r0, sp, #12
   1061c:	bl	104ac <gettimeofday@plt>
   10620:	cmp	r5, #0
   10624:	movgt	r7, #0
   10628:	ble	10648 <abort@plt+0x130>
   1062c:	add	r7, r7, #1
   10630:	mov	r2, r8
   10634:	mov	r1, r4
   10638:	mov	r0, r6
   1063c:	bl	13134 <abort@plt+0x2c1c>
   10640:	cmp	r7, r5
   10644:	bne	1062c <abort@plt+0x114>
   10648:	mov	r1, #0
   1064c:	add	r0, sp, #4
   10650:	bl	104ac <gettimeofday@plt>
   10654:	mov	r1, r8
   10658:	mov	r0, #0
   1065c:	bl	1050c <getrusage@plt>
   10660:	ldr	r3, [sp, #12]
   10664:	ldr	ip, [sp, #4]
   10668:	ldr	r1, [pc, #272]	; 10780 <abort@plt+0x268>
   1066c:	ldr	r2, [sp, #8]
   10670:	sub	ip, ip, r3
   10674:	ldr	r3, [sp, #16]
   10678:	mla	ip, r1, ip, r2
   1067c:	vldr	d8, [pc, #236]	; 10770 <abort@plt+0x258>
   10680:	ldr	r2, [sp, #28]
   10684:	sub	ip, ip, r3
   10688:	ldr	r4, [sp, #48]	; 0x30
   1068c:	vmov	s15, ip
   10690:	ldr	r3, [sp, #20]
   10694:	ldr	lr, [sp, #56]	; 0x38
   10698:	ldr	r0, [sp, #60]	; 0x3c
   1069c:	vcvt.f64.s32	d7, s15
   106a0:	sub	r4, r4, r3
   106a4:	sub	lr, lr, r2
   106a8:	ldr	r3, [sp, #52]	; 0x34
   106ac:	mla	lr, r1, lr, r0
   106b0:	mla	r4, r1, r4, r3
   106b4:	vdiv.f64	d6, d7, d8
   106b8:	ldr	r0, [sp, #24]
   106bc:	ldr	r1, [sp, #32]
   106c0:	sub	r4, r4, r0
   106c4:	sub	lr, lr, r1
   106c8:	mov	r0, #1
   106cc:	ldr	r1, [pc, #176]	; 10784 <abort@plt+0x26c>
   106d0:	str	ip, [sp, #36]	; 0x24
   106d4:	str	lr, [sp, #44]	; 0x2c
   106d8:	str	r4, [sp, #40]	; 0x28
   106dc:	vmov	r2, r3, d6
   106e0:	bl	104f4 <__printf_chk@plt>
   106e4:	vldr	s15, [sp, #40]	; 0x28
   106e8:	ldr	r1, [pc, #152]	; 10788 <abort@plt+0x270>
   106ec:	mov	r0, #1
   106f0:	vcvt.f64.s32	d7, s15
   106f4:	vdiv.f64	d6, d7, d8
   106f8:	vmov	r2, r3, d6
   106fc:	bl	104f4 <__printf_chk@plt>
   10700:	vldr	s15, [sp, #44]	; 0x2c
   10704:	ldr	r1, [pc, #128]	; 1078c <abort@plt+0x274>
   10708:	mov	r0, #1
   1070c:	vcvt.f64.s32	d7, s15
   10710:	vdiv.f64	d6, d7, d8
   10714:	vmov	r2, r3, d6
   10718:	bl	104f4 <__printf_chk@plt>
   1071c:	mov	r0, #0
   10720:	add	sp, sp, #120	; 0x78
   10724:	vpop	{d8}
   10728:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1072c:	ldr	r1, [pc, #92]	; 10790 <abort@plt+0x278>
   10730:	ldr	r3, [r7]
   10734:	ldr	r2, [pc, #88]	; 10794 <abort@plt+0x27c>
   10738:	ldr	r0, [r1]
   1073c:	mov	r1, #1
   10740:	bl	10500 <__fprintf_chk@plt>
   10744:	mov	r0, #1
   10748:	b	10720 <abort@plt+0x208>
   1074c:	ldr	r1, [pc, #60]	; 10790 <abort@plt+0x278>
   10750:	ldr	r3, [r7]
   10754:	ldr	r2, [pc, #60]	; 10798 <abort@plt+0x280>
   10758:	ldr	r0, [r1]
   1075c:	mov	r1, #1
   10760:	bl	10500 <__fprintf_chk@plt>
   10764:	mov	r0, #1
   10768:	bl	104dc <exit@plt>
   1076c:	nop			; (mov r0, r0)
   10770:	andeq	r0, r0, r0
   10774:	smlawbmi	lr, r0, r4, r8
   10778:	sbcscs	r6, r5, r9, lsr fp
   1077c:	strbtmi	r8, [pc], #-1623	; 10784 <abort@plt+0x26c>
   10780:	andeq	r4, pc, r0, asr #4
   10784:	muleq	r1, r4, r6
   10788:	andeq	r3, r1, r4, lsr #13
   1078c:			; <UNDEFINED> instruction: 0x000136b0
   10790:	andeq	r4, r2, r0, asr r0
   10794:	andeq	r3, r1, ip, ror r6
   10798:	andeq	r3, r1, r0, ror #12
   1079c:	mov	fp, #0
   107a0:	mov	lr, #0
   107a4:	pop	{r1}		; (ldr r1, [sp], #4)
   107a8:	mov	r2, sp
   107ac:	push	{r2}		; (str r2, [sp, #-4]!)
   107b0:	push	{r0}		; (str r0, [sp, #-4]!)
   107b4:	ldr	ip, [pc, #16]	; 107cc <abort@plt+0x2b4>
   107b8:	push	{ip}		; (str ip, [sp, #-4]!)
   107bc:	ldr	r0, [pc, #12]	; 107d0 <abort@plt+0x2b8>
   107c0:	ldr	r3, [pc, #12]	; 107d4 <abort@plt+0x2bc>
   107c4:	bl	104c4 <__libc_start_main@plt>
   107c8:	bl	10518 <abort@plt>
   107cc:	andeq	r3, r1, r0, asr r6
   107d0:	andeq	r0, r1, r8, lsr #10
   107d4:	strdeq	r3, [r1], -r0
   107d8:	ldr	r3, [pc, #20]	; 107f4 <abort@plt+0x2dc>
   107dc:	ldr	r2, [pc, #20]	; 107f8 <abort@plt+0x2e0>
   107e0:	add	r3, pc, r3
   107e4:	ldr	r2, [r3, r2]
   107e8:	cmp	r2, #0
   107ec:	bxeq	lr
   107f0:	b	104d0 <__gmon_start__@plt>
   107f4:	andeq	r3, r1, r8, lsl r8
   107f8:	andeq	r0, r0, r0, asr #32
   107fc:	ldr	r3, [pc, #28]	; 10820 <abort@plt+0x308>
   10800:	ldr	r0, [pc, #28]	; 10824 <abort@plt+0x30c>
   10804:	sub	r3, r3, r0
   10808:	cmp	r3, #6
   1080c:	bxls	lr
   10810:	ldr	r3, [pc, #16]	; 10828 <abort@plt+0x310>
   10814:	cmp	r3, #0
   10818:	bxeq	lr
   1081c:	bx	r3
   10820:	andeq	r4, r2, pc, asr #32
   10824:	andeq	r4, r2, ip, asr #32
   10828:	andeq	r0, r0, r0
   1082c:	ldr	r1, [pc, #36]	; 10858 <abort@plt+0x340>
   10830:	ldr	r0, [pc, #36]	; 1085c <abort@plt+0x344>
   10834:	sub	r1, r1, r0
   10838:	asr	r1, r1, #2
   1083c:	add	r1, r1, r1, lsr #31
   10840:	asrs	r1, r1, #1
   10844:	bxeq	lr
   10848:	ldr	r3, [pc, #16]	; 10860 <abort@plt+0x348>
   1084c:	cmp	r3, #0
   10850:	bxeq	lr
   10854:	bx	r3
   10858:	andeq	r4, r2, ip, asr #32
   1085c:	andeq	r4, r2, ip, asr #32
   10860:	andeq	r0, r0, r0
   10864:	push	{r4, lr}
   10868:	ldr	r4, [pc, #24]	; 10888 <abort@plt+0x370>
   1086c:	ldrb	r3, [r4]
   10870:	cmp	r3, #0
   10874:	popne	{r4, pc}
   10878:	bl	107fc <abort@plt+0x2e4>
   1087c:	mov	r3, #1
   10880:	strb	r3, [r4]
   10884:	pop	{r4, pc}
   10888:	andeq	r4, r2, r4, asr r0
   1088c:	ldr	r0, [pc, #40]	; 108bc <abort@plt+0x3a4>
   10890:	ldr	r3, [r0]
   10894:	cmp	r3, #0
   10898:	bne	108a0 <abort@plt+0x388>
   1089c:	b	1082c <abort@plt+0x314>
   108a0:	ldr	r3, [pc, #24]	; 108c0 <abort@plt+0x3a8>
   108a4:	cmp	r3, #0
   108a8:	beq	1089c <abort@plt+0x384>
   108ac:	push	{r4, lr}
   108b0:	blx	r3
   108b4:	pop	{r4, lr}
   108b8:	b	1082c <abort@plt+0x314>
   108bc:	andeq	r3, r2, r4, lsl pc
   108c0:	andeq	r0, r0, r0
   108c4:	ldr	r2, [pc, #80]	; 1091c <abort@plt+0x404>
   108c8:	ldr	r3, [pc, #80]	; 10920 <abort@plt+0x408>
   108cc:	push	{r4, r5, lr}
   108d0:	ldr	ip, [pc, #76]	; 10924 <abort@plt+0x40c>
   108d4:	ldr	r5, [pc, #76]	; 10928 <abort@plt+0x410>
   108d8:	ldr	r4, [pc, #76]	; 1092c <abort@plt+0x414>
   108dc:	ldr	lr, [pc, #76]	; 10930 <abort@plt+0x418>
   108e0:	ldr	r1, [pc, #76]	; 10934 <abort@plt+0x41c>
   108e4:	str	r2, [r0]
   108e8:	ldr	r2, [pc, #72]	; 10938 <abort@plt+0x420>
   108ec:	str	r3, [r0, #4]
   108f0:	mov	r3, #0
   108f4:	str	r5, [r0, #8]
   108f8:	str	r4, [r0, #12]
   108fc:	str	lr, [r0, #16]
   10900:	str	ip, [r0, #20]
   10904:	str	r1, [r0, #24]
   10908:	str	r2, [r0, #28]
   1090c:	str	r3, [r0, #36]	; 0x24
   10910:	str	r3, [r0, #32]
   10914:	str	r3, [r0, #40]	; 0x28
   10918:	pop	{r4, r5, pc}
   1091c:	bvs	28a2c0 <stderr@@GLIBC_2.4+0x266270>
   10920:	bllt	19fc33c <stderr@@GLIBC_2.4+0x19d82ec>
   10924:	blls	16ab5c <stderr@@GLIBC_2.4+0x146b0c>
   10928:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1092c:	strbge	pc, [pc, #-1338]	; 103fa <strtol@plt-0x8e>	; <UNPREDICTABLE>
   10930:	tstpl	lr, pc, ror r2
   10934:	svcne	0x0083d9ab
   10938:	blpl	ff843da4 <stderr@@GLIBC_2.4+0xff81fd54>
   1093c:	ldr	r2, [pc, #80]	; 10994 <abort@plt+0x47c>
   10940:	ldr	r3, [pc, #80]	; 10998 <abort@plt+0x480>
   10944:	push	{r4, r5, lr}
   10948:	ldr	ip, [pc, #76]	; 1099c <abort@plt+0x484>
   1094c:	ldr	r5, [pc, #76]	; 109a0 <abort@plt+0x488>
   10950:	ldr	r4, [pc, #76]	; 109a4 <abort@plt+0x48c>
   10954:	ldr	lr, [pc, #76]	; 109a8 <abort@plt+0x490>
   10958:	ldr	r1, [pc, #76]	; 109ac <abort@plt+0x494>
   1095c:	str	r2, [r0]
   10960:	ldr	r2, [pc, #72]	; 109b0 <abort@plt+0x498>
   10964:	str	r3, [r0, #4]
   10968:	mov	r3, #0
   1096c:	str	r5, [r0, #8]
   10970:	str	r4, [r0, #12]
   10974:	str	lr, [r0, #16]
   10978:	str	ip, [r0, #20]
   1097c:	str	r1, [r0, #24]
   10980:	str	r2, [r0, #28]
   10984:	str	r3, [r0, #36]	; 0x24
   10988:	str	r3, [r0, #32]
   1098c:	str	r3, [r0, #40]	; 0x28
   10990:	pop	{r4, r5, pc}
   10994:	ldrdgt	r9, [r5, -r8]
   10998:	ldrbtcc	sp, [ip], -r7, lsl #10
   1099c:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   109a0:	rsbscc	sp, r0, r7, lsl sp
   109a4:			; <UNDEFINED> instruction: 0xf70e5939
   109a8:			; <UNDEFINED> instruction: 0xffc00b31
   109ac:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   109b0:	cdplt	15, 15, cr4, cr10, cr4, {5}
   109b4:	ldr	r2, [r0]
   109b8:	mov	r3, r0
   109bc:	rev	r2, r2
   109c0:	str	r2, [r1]
   109c4:	ldr	r2, [r3, #4]
   109c8:	mov	r0, r1
   109cc:	rev	r2, r2
   109d0:	str	r2, [r1, #4]
   109d4:	ldr	r2, [r3, #8]
   109d8:	rev	r2, r2
   109dc:	str	r2, [r1, #8]
   109e0:	ldr	r2, [r3, #12]
   109e4:	rev	r2, r2
   109e8:	str	r2, [r1, #12]
   109ec:	ldr	r2, [r3, #16]
   109f0:	rev	r2, r2
   109f4:	str	r2, [r1, #16]
   109f8:	ldr	r2, [r3, #20]
   109fc:	rev	r2, r2
   10a00:	str	r2, [r1, #20]
   10a04:	ldr	r2, [r3, #24]
   10a08:	rev	r2, r2
   10a0c:	str	r2, [r1, #24]
   10a10:	ldr	r3, [r3, #28]
   10a14:	rev	r3, r3
   10a18:	str	r3, [r1, #28]
   10a1c:	bx	lr
   10a20:	ldr	r2, [r0]
   10a24:	mov	r3, r0
   10a28:	rev	r2, r2
   10a2c:	str	r2, [r1]
   10a30:	ldr	r2, [r3, #4]
   10a34:	mov	r0, r1
   10a38:	rev	r2, r2
   10a3c:	str	r2, [r1, #4]
   10a40:	ldr	r2, [r3, #8]
   10a44:	rev	r2, r2
   10a48:	str	r2, [r1, #8]
   10a4c:	ldr	r2, [r3, #12]
   10a50:	rev	r2, r2
   10a54:	str	r2, [r1, #12]
   10a58:	ldr	r2, [r3, #16]
   10a5c:	rev	r2, r2
   10a60:	str	r2, [r1, #16]
   10a64:	ldr	r2, [r3, #20]
   10a68:	rev	r2, r2
   10a6c:	str	r2, [r1, #20]
   10a70:	ldr	r3, [r3, #24]
   10a74:	rev	r3, r3
   10a78:	str	r3, [r1, #24]
   10a7c:	bx	lr
   10a80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10a84:	sub	sp, sp, #132	; 0x84
   10a88:	ldr	r3, [r2, #32]
   10a8c:	mov	lr, r2
   10a90:	str	r2, [sp, #124]	; 0x7c
   10a94:	ldr	r2, [r2, #36]	; 0x24
   10a98:	add	r3, r1, r3
   10a9c:	bic	ip, r1, #3
   10aa0:	cmp	r1, r3
   10aa4:	addhi	r2, r2, #1
   10aa8:	add	ip, r0, ip
   10aac:	str	r3, [lr, #32]
   10ab0:	add	r1, lr, #16
   10ab4:	ldr	r3, [lr, #4]
   10ab8:	cmp	r0, ip
   10abc:	str	r2, [lr, #36]	; 0x24
   10ac0:	str	ip, [sp, #120]	; 0x78
   10ac4:	ldr	r9, [lr]
   10ac8:	mov	r6, r3
   10acc:	ldr	r7, [lr, #8]
   10ad0:	ldr	r2, [lr, #12]
   10ad4:	ldm	r1, {r1, sl, ip}
   10ad8:	ldr	r5, [lr, #28]
   10adc:	bcs	12df8 <abort@plt+0x28e0>
   10ae0:	str	r5, [sp, #116]	; 0x74
   10ae4:	str	r2, [sp, #100]	; 0x64
   10ae8:	str	r3, [sp, #92]	; 0x5c
   10aec:	mov	r8, r5
   10af0:	mov	r3, r9
   10af4:	mov	r5, r2
   10af8:	mov	r2, ip
   10afc:	str	r0, [sp, #4]
   10b00:	str	ip, [sp, #112]	; 0x70
   10b04:	str	sl, [sp, #108]	; 0x6c
   10b08:	str	r1, [sp, #104]	; 0x68
   10b0c:	str	r7, [sp, #96]	; 0x60
   10b10:	str	r9, [sp, #88]	; 0x58
   10b14:	ldr	r0, [sp, #4]
   10b18:	ror	lr, r1, #11
   10b1c:	ldr	ip, [pc, #4088]	; 11b1c <abort@plt+0x1604>
   10b20:	ldr	fp, [r0]
   10b24:	eor	lr, lr, r1, ror #6
   10b28:	rev	r4, fp
   10b2c:	add	ip, r4, ip
   10b30:	orr	r9, r3, r6
   10b34:	str	r4, [sp, #8]
   10b38:	eor	lr, lr, r1, ror #25
   10b3c:	ror	r4, r3, #13
   10b40:	add	lr, lr, ip
   10b44:	and	r9, r9, r7
   10b48:	and	ip, r3, r6
   10b4c:	eor	r4, r4, r3, ror #2
   10b50:	orr	ip, r9, ip
   10b54:	eor	r4, r4, r3, ror #22
   10b58:	eor	r0, r2, sl
   10b5c:	add	r4, r4, ip
   10b60:	ldr	ip, [sp, #4]
   10b64:	and	r0, r0, r1
   10b68:	eor	r0, r0, r2
   10b6c:	ldr	fp, [ip, #4]
   10b70:	add	r0, lr, r0
   10b74:	add	r0, r0, r8
   10b78:	add	lr, r4, r0
   10b7c:	rev	r4, fp
   10b80:	add	r2, r2, r4
   10b84:	add	r2, r2, #1895825408	; 0x71000000
   10b88:	add	r5, r0, r5
   10b8c:	orr	r9, lr, r3
   10b90:	eor	r0, r1, sl
   10b94:	ror	ip, lr, #13
   10b98:	add	r2, r2, #3620864	; 0x374000
   10b9c:	and	r9, r9, r6
   10ba0:	and	r8, lr, r3
   10ba4:	and	r0, r0, r5
   10ba8:	eor	ip, ip, lr, ror #2
   10bac:	add	r2, r2, #1168	; 0x490
   10bb0:	eor	r0, r0, sl
   10bb4:	orr	r8, r9, r8
   10bb8:	eor	ip, ip, lr, ror #22
   10bbc:	add	r2, r2, #1
   10bc0:	add	r2, r0, r2
   10bc4:	add	r0, ip, r8
   10bc8:	ldr	ip, [sp, #4]
   10bcc:	str	r4, [sp, #12]
   10bd0:	ror	r4, r5, #11
   10bd4:	eor	r4, r4, r5, ror #6
   10bd8:	ldr	fp, [ip, #8]
   10bdc:	eor	r4, r4, r5, ror #25
   10be0:	add	r2, r2, r4
   10be4:	add	r0, r0, r2
   10be8:	add	r7, r2, r7
   10bec:	rev	r8, fp
   10bf0:	eor	r2, r5, r1
   10bf4:	ldr	fp, [pc, #3876]	; 11b20 <abort@plt+0x1608>
   10bf8:	add	sl, r8, sl
   10bfc:	and	r2, r2, r7
   10c00:	add	fp, sl, fp
   10c04:	eor	r2, r2, r1
   10c08:	orr	r9, lr, r0
   10c0c:	ror	ip, r0, #13
   10c10:	add	r2, r2, fp
   10c14:	ldr	fp, [sp, #4]
   10c18:	and	r9, r9, r3
   10c1c:	str	r8, [sp, #16]
   10c20:	eor	ip, ip, r0, ror #2
   10c24:	and	r8, lr, r0
   10c28:	eor	ip, ip, r0, ror #22
   10c2c:	ror	r4, r7, #11
   10c30:	orr	r8, r9, r8
   10c34:	add	r8, ip, r8
   10c38:	eor	r4, r4, r7, ror #6
   10c3c:	ldr	ip, [fp, #12]
   10c40:	eor	r4, r4, r7, ror #25
   10c44:	add	r2, r2, r4
   10c48:	rev	ip, ip
   10c4c:	add	r6, r2, r6
   10c50:	add	r1, ip, r1
   10c54:	add	r2, r8, r2
   10c58:	add	r1, r1, #-385875968	; 0xe9000000
   10c5c:	eor	r4, r5, r7
   10c60:	orr	r8, r0, r2
   10c64:	str	ip, [sp, #20]
   10c68:	add	r1, r1, #11862016	; 0xb50000
   10c6c:	ror	ip, r2, #13
   10c70:	and	sl, r0, r2
   10c74:	and	r4, r4, r6
   10c78:	ror	r9, r6, #11
   10c7c:	and	r8, r8, lr
   10c80:	eor	ip, ip, r2, ror #2
   10c84:	add	r1, r1, #56064	; 0xdb00
   10c88:	eor	r4, r4, r5
   10c8c:	orr	r8, r8, sl
   10c90:	eor	ip, ip, r2, ror #22
   10c94:	eor	r9, r9, r6, ror #6
   10c98:	add	r1, r1, #165	; 0xa5
   10c9c:	eor	r9, r9, r6, ror #25
   10ca0:	add	r1, r4, r1
   10ca4:	add	r4, ip, r8
   10ca8:	ldr	ip, [fp, #16]
   10cac:	add	r1, r1, r9
   10cb0:	add	r4, r4, r1
   10cb4:	add	r3, r1, r3
   10cb8:	ldr	sl, [pc, #3684]	; 11b24 <abort@plt+0x160c>
   10cbc:	rev	r1, ip
   10cc0:	mov	r9, r1
   10cc4:	eor	r1, r7, r6
   10cc8:	add	sl, r9, sl
   10ccc:	str	r9, [sp, #56]	; 0x38
   10cd0:	and	r1, r1, r3
   10cd4:	ror	r9, r3, #11
   10cd8:	orr	r8, r2, r4
   10cdc:	eor	r1, r1, r7
   10ce0:	ror	ip, r4, #13
   10ce4:	add	r5, sl, r5
   10ce8:	eor	r9, r9, r3, ror #6
   10cec:	and	sl, r2, r4
   10cf0:	add	r5, r1, r5
   10cf4:	ldr	fp, [fp, #20]
   10cf8:	and	r8, r8, r0
   10cfc:	eor	ip, ip, r4, ror #2
   10d00:	eor	r9, r9, r3, ror #25
   10d04:	orr	r8, r8, sl
   10d08:	add	r9, r5, r9
   10d0c:	eor	ip, ip, r4, ror #22
   10d10:	ldr	sl, [pc, #3600]	; 11b28 <abort@plt+0x1610>
   10d14:	add	r5, lr, r9
   10d18:	eor	r1, r6, r3
   10d1c:	rev	lr, fp
   10d20:	add	ip, ip, r8
   10d24:	add	ip, ip, r9
   10d28:	add	sl, lr, sl
   10d2c:	and	r1, r1, r5
   10d30:	eor	r1, r1, r6
   10d34:	add	r7, sl, r7
   10d38:	orr	r8, r4, ip
   10d3c:	str	lr, [sp, #64]	; 0x40
   10d40:	ror	r9, r5, #11
   10d44:	ror	lr, ip, #13
   10d48:	add	r7, r1, r7
   10d4c:	ldr	r1, [sp, #4]
   10d50:	and	sl, r4, ip
   10d54:	eor	r9, r9, r5, ror #6
   10d58:	and	r8, r8, r2
   10d5c:	eor	lr, lr, ip, ror #2
   10d60:	eor	r9, r9, r5, ror #25
   10d64:	orr	r8, r8, sl
   10d68:	eor	lr, lr, ip, ror #22
   10d6c:	add	r7, r7, r9
   10d70:	ldr	fp, [r1, #24]
   10d74:	add	lr, lr, r8
   10d78:	add	lr, lr, r7
   10d7c:	ldr	sl, [pc, #3496]	; 11b2c <abort@plt+0x1614>
   10d80:	add	r0, r0, r7
   10d84:	rev	r7, fp
   10d88:	eor	r1, r3, r5
   10d8c:	ldr	fp, [sp, #4]
   10d90:	add	sl, r7, sl
   10d94:	orr	r8, ip, lr
   10d98:	str	r7, [sp, #68]	; 0x44
   10d9c:	ror	r7, lr, #13
   10da0:	and	r1, r1, r0
   10da4:	ror	r9, r0, #11
   10da8:	add	r6, sl, r6
   10dac:	and	r8, r8, r4
   10db0:	and	sl, ip, lr
   10db4:	eor	r7, r7, lr, ror #2
   10db8:	eor	r1, r1, r3
   10dbc:	orr	r8, r8, sl
   10dc0:	eor	r7, r7, lr, ror #22
   10dc4:	eor	r9, r9, r0, ror #6
   10dc8:	eor	r9, r9, r0, ror #25
   10dcc:	add	r6, r1, r6
   10dd0:	add	r1, r7, r8
   10dd4:	ldr	r7, [fp, #28]
   10dd8:	add	r6, r6, r9
   10ddc:	add	r1, r1, r6
   10de0:	add	r2, r2, r6
   10de4:	rev	r6, r7
   10de8:	mov	sl, r6
   10dec:	str	sl, [sp, #28]
   10df0:	add	sl, sl, #-1426063360	; 0xab000000
   10df4:	add	sl, sl, #1851392	; 0x1c4000
   10df8:	eor	r6, r5, r0
   10dfc:	add	sl, sl, #7872	; 0x1ec0
   10e00:	orr	r8, lr, r1
   10e04:	add	sl, sl, #21
   10e08:	and	r6, r6, r2
   10e0c:	ror	r9, r2, #11
   10e10:	ror	r7, r1, #13
   10e14:	eor	r6, r6, r5
   10e18:	add	r3, sl, r3
   10e1c:	eor	r9, r9, r2, ror #6
   10e20:	and	sl, lr, r1
   10e24:	and	r8, r8, ip
   10e28:	eor	r7, r7, r1, ror #2
   10e2c:	eor	r9, r9, r2, ror #25
   10e30:	eor	r7, r7, r1, ror #22
   10e34:	add	r3, r6, r3
   10e38:	orr	r8, r8, sl
   10e3c:	add	r3, r3, r9
   10e40:	add	r8, r7, r8
   10e44:	ldr	r9, [fp, #32]
   10e48:	add	r8, r8, r3
   10e4c:	add	r4, r4, r3
   10e50:	ldr	sl, [pc, #3288]	; 11b30 <abort@plt+0x1618>
   10e54:	rev	r6, r9
   10e58:	eor	r3, r0, r2
   10e5c:	add	sl, r6, sl
   10e60:	orr	r7, r1, r8
   10e64:	str	r6, [sp, #72]	; 0x48
   10e68:	and	r3, r3, r4
   10e6c:	ror	r9, r4, #11
   10e70:	ror	r6, r8, #13
   10e74:	eor	r3, r3, r0
   10e78:	add	r5, sl, r5
   10e7c:	eor	r9, r9, r4, ror #6
   10e80:	and	sl, r1, r8
   10e84:	and	r7, r7, lr
   10e88:	eor	r6, r6, r8, ror #2
   10e8c:	eor	r9, r9, r4, ror #25
   10e90:	orr	r7, r7, sl
   10e94:	eor	r6, r6, r8, ror #22
   10e98:	ldr	sl, [fp, #36]	; 0x24
   10e9c:	add	r5, r3, r5
   10ea0:	add	r5, r5, r9
   10ea4:	add	r3, r6, r7
   10ea8:	add	r3, r3, r5
   10eac:	add	ip, ip, r5
   10eb0:	rev	r5, sl
   10eb4:	ldr	sl, [pc, #3192]	; 11b34 <abort@plt+0x161c>
   10eb8:	mov	r6, r5
   10ebc:	eor	r5, r2, r4
   10ec0:	add	sl, r6, sl
   10ec4:	and	r5, r5, ip
   10ec8:	ror	r9, ip, #11
   10ecc:	orr	r7, r8, r3
   10ed0:	eor	r5, r5, r2
   10ed4:	str	r6, [sp, #52]	; 0x34
   10ed8:	add	r0, sl, r0
   10edc:	ror	r6, r3, #13
   10ee0:	eor	r9, r9, ip, ror #6
   10ee4:	and	sl, r8, r3
   10ee8:	eor	r9, r9, ip, ror #25
   10eec:	and	r7, r7, r1
   10ef0:	eor	r6, r6, r3, ror #2
   10ef4:	add	r0, r5, r0
   10ef8:	orr	r7, r7, sl
   10efc:	add	r0, r0, r9
   10f00:	eor	r6, r6, r3, ror #22
   10f04:	ldr	r9, [fp, #40]	; 0x28
   10f08:	add	r6, r6, r7
   10f0c:	ldr	sl, [pc, #3108]	; 11b38 <abort@plt+0x1620>
   10f10:	add	lr, lr, r0
   10f14:	rev	r7, r9
   10f18:	add	r0, r6, r0
   10f1c:	eor	r5, r4, ip
   10f20:	add	sl, r7, sl
   10f24:	str	r7, [sp, #60]	; 0x3c
   10f28:	orr	r7, r3, r0
   10f2c:	and	r5, r5, lr
   10f30:	ror	r9, lr, #11
   10f34:	ror	r6, r0, #13
   10f38:	add	r2, sl, r2
   10f3c:	and	r7, r7, r8
   10f40:	and	sl, r3, r0
   10f44:	eor	r5, r5, r4
   10f48:	orr	r7, r7, sl
   10f4c:	eor	r9, r9, lr, ror #6
   10f50:	ldr	sl, [fp, #44]	; 0x2c
   10f54:	eor	r6, r6, r0, ror #2
   10f58:	eor	r9, r9, lr, ror #25
   10f5c:	add	r2, r5, r2
   10f60:	eor	r6, r6, r0, ror #22
   10f64:	add	r2, r2, r9
   10f68:	add	r6, r6, r7
   10f6c:	rev	r9, sl
   10f70:	ldr	sl, [pc, #3012]	; 11b3c <abort@plt+0x1624>
   10f74:	add	r1, r1, r2
   10f78:	add	r2, r6, r2
   10f7c:	add	sl, r9, sl
   10f80:	orr	r7, r0, r2
   10f84:	eor	r5, ip, lr
   10f88:	add	r4, sl, r4
   10f8c:	and	r7, r7, r3
   10f90:	and	sl, r0, r2
   10f94:	orr	r7, r7, sl
   10f98:	str	r9, [sp, #32]
   10f9c:	ldr	sl, [fp, #48]	; 0x30
   10fa0:	and	r5, r5, r1
   10fa4:	ror	r9, r1, #11
   10fa8:	ror	r6, r2, #13
   10fac:	eor	r5, r5, ip
   10fb0:	eor	r9, r9, r1, ror #6
   10fb4:	eor	r6, r6, r2, ror #2
   10fb8:	eor	r9, r9, r1, ror #25
   10fbc:	add	r4, r5, r4
   10fc0:	eor	r6, r6, r2, ror #22
   10fc4:	rev	sl, sl
   10fc8:	add	r4, r4, r9
   10fcc:	add	r6, r6, r7
   10fd0:	str	sl, [sp, #36]	; 0x24
   10fd4:	add	sl, sl, #1912602624	; 0x72000000
   10fd8:	add	r8, r8, r4
   10fdc:	add	r6, r6, r4
   10fe0:	add	sl, sl, #12451840	; 0xbe0000
   10fe4:	eor	r4, lr, r1
   10fe8:	add	sl, sl, #23808	; 0x5d00
   10fec:	orr	r7, r2, r6
   10ff0:	add	sl, sl, #116	; 0x74
   10ff4:	and	r4, r4, r8
   10ff8:	ror	r9, r8, #11
   10ffc:	ror	r5, r6, #13
   11000:	eor	r4, r4, lr
   11004:	add	ip, sl, ip
   11008:	eor	r9, r9, r8, ror #6
   1100c:	and	sl, r2, r6
   11010:	and	r7, r7, r0
   11014:	eor	r5, r5, r6, ror #2
   11018:	eor	r9, r9, r8, ror #25
   1101c:	orr	r7, r7, sl
   11020:	add	ip, r4, ip
   11024:	eor	r5, r5, r6, ror #22
   11028:	add	ip, ip, r9
   1102c:	add	r5, r5, r7
   11030:	ldr	r9, [fp, #52]	; 0x34
   11034:	add	r3, r3, ip
   11038:	ldr	sl, [pc, #2816]	; 11b40 <abort@plt+0x1628>
   1103c:	add	ip, r5, ip
   11040:	rev	r5, r9
   11044:	eor	r4, r1, r8
   11048:	str	r5, [sp, #48]	; 0x30
   1104c:	add	sl, r5, sl
   11050:	orr	r9, r6, ip
   11054:	ror	r5, ip, #13
   11058:	and	r4, r4, r3
   1105c:	ror	r7, r3, #11
   11060:	add	lr, sl, lr
   11064:	and	r9, r9, r2
   11068:	and	sl, r6, ip
   1106c:	eor	r5, r5, ip, ror #2
   11070:	eor	r4, r4, r1
   11074:	eor	r5, r5, ip, ror #22
   11078:	eor	r7, r7, r3, ror #6
   1107c:	orr	r9, r9, sl
   11080:	eor	r7, r7, r3, ror #25
   11084:	add	r9, r5, r9
   11088:	add	lr, r4, lr
   1108c:	ldr	r5, [fp, #56]	; 0x38
   11090:	add	lr, lr, r7
   11094:	ldr	r7, [pc, #2728]	; 11b44 <abort@plt+0x162c>
   11098:	add	r0, r0, lr
   1109c:	rev	r5, r5
   110a0:	eor	r4, r8, r3
   110a4:	add	lr, r9, lr
   110a8:	add	r7, r5, r7
   110ac:	and	r4, r4, r0
   110b0:	orr	sl, ip, lr
   110b4:	eor	r4, r4, r8
   110b8:	ror	r9, r0, #11
   110bc:	add	r1, r7, r1
   110c0:	eor	r9, r9, r0, ror #6
   110c4:	ror	r7, lr, #13
   110c8:	and	sl, sl, r6
   110cc:	add	r1, r4, r1
   110d0:	and	r4, ip, lr
   110d4:	eor	r9, r9, r0, ror #25
   110d8:	eor	r7, r7, lr, ror #2
   110dc:	orr	sl, sl, r4
   110e0:	ldr	r4, [fp, #60]	; 0x3c
   110e4:	eor	r7, r7, lr, ror #22
   110e8:	add	r1, r1, r9
   110ec:	ldr	fp, [pc, #2644]	; 11b48 <abort@plt+0x1630>
   110f0:	add	r2, r2, r1
   110f4:	add	sl, r7, sl
   110f8:	rev	r4, r4
   110fc:	eor	r7, r3, r0
   11100:	add	fp, r4, fp
   11104:	and	r7, r7, r2
   11108:	add	fp, fp, r8
   1110c:	eor	r7, r7, r3
   11110:	str	r5, [sp, #40]	; 0x28
   11114:	add	r7, r7, fp
   11118:	ldr	r5, [sp, #52]	; 0x34
   1111c:	ldr	fp, [sp, #8]
   11120:	add	r1, sl, r1
   11124:	ror	sl, r2, #11
   11128:	add	fp, fp, r5
   1112c:	eor	sl, sl, r2, ror #6
   11130:	ldr	r5, [sp, #40]	; 0x28
   11134:	str	r4, [sp, #44]	; 0x2c
   11138:	orr	r8, lr, r1
   1113c:	ldr	r4, [sp, #12]
   11140:	eor	sl, sl, r2, ror #25
   11144:	ror	r9, r1, #13
   11148:	add	r7, r7, sl
   1114c:	and	r8, r8, ip
   11150:	and	sl, lr, r1
   11154:	eor	r9, r9, r1, ror #2
   11158:	orr	sl, r8, sl
   1115c:	eor	r9, r9, r1, ror #22
   11160:	ror	r8, r5, #19
   11164:	eor	r8, r8, r5, ror #17
   11168:	add	r9, r9, sl
   1116c:	ror	sl, r4, #18
   11170:	eor	r8, r8, r5, lsr #10
   11174:	eor	sl, sl, r4, ror #7
   11178:	eor	sl, sl, r4, lsr #3
   1117c:	add	r8, r8, fp
   11180:	ldr	fp, [pc, #2500]	; 11b4c <abort@plt+0x1634>
   11184:	add	r9, r9, r7
   11188:	add	r6, r6, r7
   1118c:	add	r8, r8, sl
   11190:	eor	r7, r0, r2
   11194:	add	fp, r8, fp
   11198:	and	r7, r7, r6
   1119c:	add	fp, fp, r3
   111a0:	eor	r7, r7, r0
   111a4:	add	r7, r7, fp
   111a8:	ldr	fp, [sp, #60]	; 0x3c
   111ac:	ror	sl, r6, #11
   111b0:	add	fp, r4, fp
   111b4:	eor	sl, sl, r6, ror #6
   111b8:	ldr	r4, [sp, #44]	; 0x2c
   111bc:	ldr	r5, [sp, #16]
   111c0:	str	r8, [sp, #12]
   111c4:	eor	sl, sl, r6, ror #25
   111c8:	orr	r8, r1, r9
   111cc:	ror	r3, r9, #13
   111d0:	add	r7, r7, sl
   111d4:	and	r8, r8, lr
   111d8:	and	sl, r1, r9
   111dc:	eor	r3, r3, r9, ror #2
   111e0:	orr	sl, r8, sl
   111e4:	eor	r3, r3, r9, ror #22
   111e8:	ror	r8, r4, #19
   111ec:	eor	r8, r8, r4, ror #17
   111f0:	add	r3, r3, sl
   111f4:	ror	sl, r5, #18
   111f8:	eor	r8, r8, r4, lsr #10
   111fc:	eor	sl, sl, r5, ror #7
   11200:	add	r8, r8, fp
   11204:	eor	sl, sl, r5, lsr #3
   11208:	ldr	fp, [pc, #2368]	; 11b50 <abort@plt+0x1638>
   1120c:	add	sl, r8, sl
   11210:	add	ip, ip, r7
   11214:	add	fp, sl, fp
   11218:	add	r3, r3, r7
   1121c:	add	r0, fp, r0
   11220:	eor	r7, r2, r6
   11224:	ldr	fp, [sp, #32]
   11228:	str	r3, [sp, #24]
   1122c:	str	sl, [sp, #16]
   11230:	and	r7, r7, ip
   11234:	ror	sl, ip, #11
   11238:	eor	r7, r7, r2
   1123c:	eor	sl, sl, ip, ror #6
   11240:	add	fp, r5, fp
   11244:	ldr	r5, [sp, #24]
   11248:	eor	sl, sl, ip, ror #25
   1124c:	add	r7, r7, r0
   11250:	ror	r0, r3, #13
   11254:	add	r7, r7, sl
   11258:	eor	r0, r0, r3, ror #2
   1125c:	and	sl, r9, r5
   11260:	ldr	r5, [sp, #20]
   11264:	orr	r8, r9, r3
   11268:	eor	r0, r0, r3, ror #22
   1126c:	ldr	r3, [sp, #12]
   11270:	and	r8, r8, r1
   11274:	orr	sl, r8, sl
   11278:	ror	r8, r5, #18
   1127c:	eor	r8, r8, r5, ror #7
   11280:	add	r0, r0, sl
   11284:	ror	sl, r3, #19
   11288:	eor	r8, r8, r5, lsr #3
   1128c:	eor	sl, sl, r3, ror #17
   11290:	eor	sl, sl, r3, lsr #10
   11294:	add	fp, r8, fp
   11298:	ldr	r8, [pc, #2228]	; 11b54 <abort@plt+0x163c>
   1129c:	add	lr, lr, r7
   112a0:	add	fp, fp, sl
   112a4:	add	r0, r0, r7
   112a8:	eor	r7, r6, ip
   112ac:	add	r8, fp, r8
   112b0:	and	r7, r7, lr
   112b4:	str	r0, [sp, #20]
   112b8:	add	r2, r8, r2
   112bc:	eor	r7, r7, r6
   112c0:	ldr	r3, [sp, #20]
   112c4:	add	r7, r7, r2
   112c8:	ldr	r2, [sp, #36]	; 0x24
   112cc:	mov	r0, fp
   112d0:	ldr	r8, [sp, #24]
   112d4:	ror	fp, lr, #11
   112d8:	add	r2, r5, r2
   112dc:	eor	fp, fp, lr, ror #6
   112e0:	ldr	r5, [sp, #24]
   112e4:	orr	sl, r8, r3
   112e8:	eor	fp, fp, lr, ror #25
   112ec:	ror	r8, r3, #13
   112f0:	add	r7, r7, fp
   112f4:	eor	r8, r8, r3, ror #2
   112f8:	and	fp, r5, r3
   112fc:	ldr	r5, [sp, #56]	; 0x38
   11300:	eor	r8, r8, r3, ror #22
   11304:	ldr	r3, [sp, #16]
   11308:	and	sl, sl, r9
   1130c:	orr	fp, sl, fp
   11310:	ror	sl, r5, #18
   11314:	eor	sl, sl, r5, ror #7
   11318:	add	r8, r8, fp
   1131c:	ror	fp, r3, #19
   11320:	eor	sl, sl, r5, lsr #3
   11324:	eor	fp, fp, r3, ror #17
   11328:	add	r8, r8, r7
   1132c:	add	r1, r1, r7
   11330:	eor	fp, fp, r3, lsr #10
   11334:	add	sl, sl, r2
   11338:	ldr	r7, [pc, #2072]	; 11b58 <abort@plt+0x1640>
   1133c:	add	sl, sl, fp
   11340:	eor	r2, ip, lr
   11344:	add	r7, sl, r7
   11348:	and	r2, r2, r1
   1134c:	add	r6, r7, r6
   11350:	eor	r2, r2, ip
   11354:	ldr	r3, [sp, #20]
   11358:	add	r2, r2, r6
   1135c:	ldr	r6, [sp, #48]	; 0x30
   11360:	ldr	r7, [sp, #24]
   11364:	ror	fp, r1, #11
   11368:	add	r6, r5, r6
   1136c:	str	sl, [sp, #8]
   11370:	ldr	r5, [sp, #64]	; 0x40
   11374:	orr	sl, r3, r8
   11378:	eor	fp, fp, r1, ror #6
   1137c:	and	sl, sl, r7
   11380:	eor	fp, fp, r1, ror #25
   11384:	ror	r7, r8, #13
   11388:	add	r2, r2, fp
   1138c:	eor	r7, r7, r8, ror #2
   11390:	and	fp, r3, r8
   11394:	orr	fp, sl, fp
   11398:	mov	r3, r0
   1139c:	eor	r7, r7, r8, ror #22
   113a0:	ror	sl, r5, #18
   113a4:	eor	sl, sl, r5, ror #7
   113a8:	add	r7, r7, fp
   113ac:	ror	fp, r0, #19
   113b0:	eor	sl, sl, r5, lsr #3
   113b4:	eor	fp, fp, r3, ror #17
   113b8:	add	sl, sl, r6
   113bc:	eor	fp, fp, r3, lsr #10
   113c0:	ldr	r6, [pc, #1940]	; 11b5c <abort@plt+0x1644>
   113c4:	add	r9, r9, r2
   113c8:	add	fp, sl, fp
   113cc:	mov	r0, r5
   113d0:	str	r3, [sp, #64]	; 0x40
   113d4:	add	r7, r7, r2
   113d8:	mov	r5, fp
   113dc:	eor	r2, lr, r1
   113e0:	add	r6, fp, r6
   113e4:	mov	fp, r0
   113e8:	ldr	r0, [sp, #40]	; 0x28
   113ec:	and	r2, r2, r9
   113f0:	ror	sl, r9, #11
   113f4:	ldr	r3, [sp, #20]
   113f8:	add	ip, r6, ip
   113fc:	add	fp, fp, r0
   11400:	eor	r2, r2, lr
   11404:	ldr	r0, [sp, #68]	; 0x44
   11408:	eor	sl, sl, r9, ror #6
   1140c:	orr	r6, r8, r7
   11410:	eor	sl, sl, r9, ror #25
   11414:	add	r2, r2, ip
   11418:	add	r2, r2, sl
   1141c:	and	r6, r6, r3
   11420:	and	sl, r8, r7
   11424:	ldr	r3, [sp, #8]
   11428:	orr	sl, r6, sl
   1142c:	ror	ip, r7, #13
   11430:	ror	r6, r0, #18
   11434:	eor	ip, ip, r7, ror #2
   11438:	eor	r6, r6, r0, ror #7
   1143c:	eor	ip, ip, r7, ror #22
   11440:	eor	r6, r6, r0, lsr #3
   11444:	add	r6, r6, fp
   11448:	add	ip, ip, sl
   1144c:	ldr	fp, [sp, #8]
   11450:	ror	sl, r3, #19
   11454:	eor	sl, sl, r3, ror #17
   11458:	ldr	r3, [sp, #24]
   1145c:	eor	sl, sl, fp, lsr #10
   11460:	add	r3, r3, r2
   11464:	ldr	fp, [pc, #1780]	; 11b60 <abort@plt+0x1648>
   11468:	add	ip, ip, r2
   1146c:	add	sl, r6, sl
   11470:	eor	r2, r1, r9
   11474:	str	sl, [sp, #24]
   11478:	add	fp, sl, fp
   1147c:	and	r2, r2, r3
   11480:	ror	sl, r3, #11
   11484:	add	lr, fp, lr
   11488:	eor	r2, r2, r1
   1148c:	add	fp, r0, r4
   11490:	eor	sl, sl, r3, ror #6
   11494:	ldr	r0, [sp, #28]
   11498:	orr	r6, r7, ip
   1149c:	eor	sl, sl, r3, ror #25
   114a0:	add	r2, r2, lr
   114a4:	ror	lr, ip, #13
   114a8:	add	r2, r2, sl
   114ac:	and	r6, r6, r8
   114b0:	and	sl, r7, ip
   114b4:	eor	lr, lr, ip, ror #2
   114b8:	orr	sl, r6, sl
   114bc:	eor	lr, lr, ip, ror #22
   114c0:	ror	r6, r0, #18
   114c4:	eor	r6, r6, r0, ror #7
   114c8:	add	lr, lr, sl
   114cc:	ror	sl, r5, #19
   114d0:	eor	r6, r6, r0, lsr #3
   114d4:	eor	sl, sl, r5, ror #17
   114d8:	ldr	r0, [sp, #20]
   114dc:	add	fp, r6, fp
   114e0:	eor	sl, sl, r5, lsr #10
   114e4:	add	r0, r0, r2
   114e8:	add	lr, lr, r2
   114ec:	ldr	r6, [pc, #1648]	; 11b64 <abort@plt+0x164c>
   114f0:	add	r2, fp, sl
   114f4:	mov	r4, r2
   114f8:	eor	r2, r9, r3
   114fc:	add	r6, r4, r6
   11500:	and	r2, r2, r0
   11504:	add	r1, r6, r1
   11508:	eor	r2, r2, r9
   1150c:	str	lr, [sp, #20]
   11510:	add	r2, r2, r1
   11514:	ror	r1, lr, #13
   11518:	orr	sl, ip, lr
   1151c:	eor	r1, r1, lr, ror #2
   11520:	ldr	lr, [sp, #20]
   11524:	ror	fp, r0, #11
   11528:	eor	fp, fp, r0, ror #6
   1152c:	eor	r1, r1, lr, ror #22
   11530:	ldr	lr, [sp, #20]
   11534:	eor	fp, fp, r0, ror #25
   11538:	str	r5, [sp, #84]	; 0x54
   1153c:	ldr	r5, [sp, #72]	; 0x48
   11540:	add	r2, r2, fp
   11544:	and	sl, sl, r7
   11548:	and	fp, ip, lr
   1154c:	orr	sl, sl, fp
   11550:	ldr	fp, [sp, #24]
   11554:	ror	r6, r5, #18
   11558:	ldr	lr, [sp, #28]
   1155c:	eor	r6, r6, r5, ror #7
   11560:	add	r1, r1, sl
   11564:	add	r1, r1, r2
   11568:	add	r8, r8, r2
   1156c:	eor	r6, r6, r5, lsr #3
   11570:	ldr	r2, [sp, #12]
   11574:	ror	sl, fp, #19
   11578:	eor	sl, sl, fp, ror #17
   1157c:	add	r6, r6, lr
   11580:	eor	sl, sl, fp, lsr #10
   11584:	add	r6, r6, r2
   11588:	add	r6, sl, r6
   1158c:	ldr	r2, [pc, #1492]	; 11b68 <abort@plt+0x1650>
   11590:	mov	sl, r6
   11594:	eor	r6, r3, r0
   11598:	add	r2, sl, r2
   1159c:	and	r6, r6, r8
   115a0:	ror	fp, r8, #11
   115a4:	add	r9, r2, r9
   115a8:	ldr	lr, [sp, #20]
   115ac:	eor	r6, r6, r3
   115b0:	eor	fp, fp, r8, ror #6
   115b4:	eor	fp, fp, r8, ror #25
   115b8:	add	r6, r6, r9
   115bc:	add	r6, r6, fp
   115c0:	str	sl, [sp, #28]
   115c4:	ldr	fp, [sp, #20]
   115c8:	orr	sl, lr, r1
   115cc:	ldr	lr, [sp, #52]	; 0x34
   115d0:	ror	r2, r1, #13
   115d4:	and	fp, fp, r1
   115d8:	and	sl, sl, ip
   115dc:	eor	r2, r2, r1, ror #2
   115e0:	orr	sl, sl, fp
   115e4:	ror	r9, lr, #18
   115e8:	eor	r2, r2, r1, ror #22
   115ec:	eor	r9, r9, lr, ror #7
   115f0:	add	r2, r2, sl
   115f4:	add	r2, r2, r6
   115f8:	add	r7, r7, r6
   115fc:	eor	r9, r9, lr, lsr #3
   11600:	ldr	r6, [sp, #16]
   11604:	ror	sl, r4, #19
   11608:	eor	sl, sl, r4, ror #17
   1160c:	add	r9, r9, r5
   11610:	eor	sl, sl, r4, lsr #10
   11614:	add	r9, r9, r6
   11618:	add	r9, sl, r9
   1161c:	ldr	r6, [pc, #1352]	; 11b6c <abort@plt+0x1654>
   11620:	mov	sl, r9
   11624:	eor	r9, r0, r8
   11628:	add	r6, sl, r6
   1162c:	ldr	r5, [sp, #20]
   11630:	str	r4, [sp, #52]	; 0x34
   11634:	and	r9, r9, r7
   11638:	ldr	r4, [sp, #60]	; 0x3c
   1163c:	ror	fp, r7, #11
   11640:	add	r3, r6, r3
   11644:	eor	r9, r9, r0
   11648:	orr	r6, r1, r2
   1164c:	eor	fp, fp, r7, ror #6
   11650:	eor	fp, fp, r7, ror #25
   11654:	and	r6, r6, r5
   11658:	add	r9, r9, r3
   1165c:	ldr	r5, [sp, #28]
   11660:	ror	r3, r2, #13
   11664:	add	r9, r9, fp
   11668:	str	sl, [sp, #56]	; 0x38
   1166c:	and	fp, r1, r2
   11670:	eor	r3, r3, r2, ror #2
   11674:	ror	sl, r4, #18
   11678:	orr	r6, r6, fp
   1167c:	eor	sl, sl, r4, ror #7
   11680:	eor	r3, r3, r2, ror #22
   11684:	eor	sl, sl, r4, lsr #3
   11688:	add	r3, r3, r6
   1168c:	ror	fp, r5, #19
   11690:	add	r6, ip, r9
   11694:	ldr	ip, [sp, #64]	; 0x40
   11698:	eor	fp, fp, r5, ror #17
   1169c:	add	sl, sl, lr
   116a0:	eor	fp, fp, r5, lsr #10
   116a4:	add	sl, sl, ip
   116a8:	add	r3, r3, r9
   116ac:	add	ip, fp, sl
   116b0:	ldr	r9, [pc, #1208]	; 11b70 <abort@plt+0x1658>
   116b4:	mov	r5, ip
   116b8:	eor	ip, r8, r7
   116bc:	add	r9, r5, r9
   116c0:	and	ip, ip, r6
   116c4:	ror	fp, r6, #11
   116c8:	eor	ip, ip, r8
   116cc:	add	r0, r9, r0
   116d0:	eor	fp, fp, r6, ror #6
   116d4:	ldr	lr, [sp, #32]
   116d8:	orr	sl, r2, r3
   116dc:	eor	fp, fp, r6, ror #25
   116e0:	add	r0, ip, r0
   116e4:	add	r0, r0, fp
   116e8:	and	sl, sl, r1
   116ec:	and	fp, r2, r3
   116f0:	orr	sl, sl, fp
   116f4:	ror	ip, r3, #13
   116f8:	ldr	fp, [sp, #56]	; 0x38
   116fc:	eor	ip, ip, r3, ror #2
   11700:	ror	r9, lr, #18
   11704:	eor	r9, r9, lr, ror #7
   11708:	eor	ip, ip, r3, ror #22
   1170c:	eor	r9, r9, lr, lsr #3
   11710:	add	ip, ip, sl
   11714:	ldr	lr, [sp, #20]
   11718:	ror	sl, fp, #19
   1171c:	eor	sl, sl, fp, ror #17
   11720:	add	ip, ip, r0
   11724:	add	lr, lr, r0
   11728:	eor	r0, sl, fp, lsr #10
   1172c:	ldr	fp, [sp, #8]
   11730:	add	r9, r9, r4
   11734:	add	r9, r9, fp
   11738:	ldr	sl, [pc, #1076]	; 11b74 <abort@plt+0x165c>
   1173c:	add	r0, r0, r9
   11740:	eor	r9, r7, r6
   11744:	str	r0, [sp, #20]
   11748:	add	sl, r0, sl
   1174c:	and	r9, r9, lr
   11750:	ror	r0, lr, #11
   11754:	ldr	r4, [sp, #36]	; 0x24
   11758:	add	sl, sl, r8
   1175c:	eor	r9, r9, r7
   11760:	eor	r8, r0, lr, ror #6
   11764:	orr	fp, r3, ip
   11768:	eor	r8, r8, lr, ror #25
   1176c:	add	r9, r9, sl
   11770:	ror	r0, ip, #13
   11774:	add	r9, r9, r8
   11778:	and	fp, fp, r2
   1177c:	and	r8, r3, ip
   11780:	eor	r0, r0, ip, ror #2
   11784:	orr	fp, fp, r8
   11788:	ror	sl, r4, #18
   1178c:	eor	r0, r0, ip, ror #22
   11790:	eor	sl, sl, r4, ror #7
   11794:	add	r0, r0, fp
   11798:	ror	fp, r5, #19
   1179c:	eor	sl, sl, r4, lsr #3
   117a0:	eor	fp, fp, r5, ror #17
   117a4:	ldr	r4, [sp, #32]
   117a8:	str	r5, [sp, #60]	; 0x3c
   117ac:	eor	fp, fp, r5, lsr #10
   117b0:	ldr	r5, [sp, #84]	; 0x54
   117b4:	add	sl, sl, r4
   117b8:	add	r8, r1, r9
   117bc:	add	r1, sl, r5
   117c0:	ldr	sl, [pc, #944]	; 11b78 <abort@plt+0x1660>
   117c4:	add	r0, r0, r9
   117c8:	ldr	r4, [sp, #48]	; 0x30
   117cc:	add	r1, fp, r1
   117d0:	eor	r9, r6, lr
   117d4:	str	r1, [sp, #32]
   117d8:	add	sl, r1, sl
   117dc:	and	r9, r9, r8
   117e0:	ror	r1, r8, #11
   117e4:	add	sl, sl, r7
   117e8:	eor	r9, r9, r6
   117ec:	eor	r7, r1, r8, ror #6
   117f0:	ldr	r5, [sp, #20]
   117f4:	orr	fp, ip, r0
   117f8:	eor	r7, r7, r8, ror #25
   117fc:	add	r9, r9, sl
   11800:	ror	r1, r0, #13
   11804:	ror	sl, r4, #18
   11808:	add	r9, r9, r7
   1180c:	and	fp, fp, r3
   11810:	and	r7, ip, r0
   11814:	eor	r1, r1, r0, ror #2
   11818:	eor	sl, sl, r4, ror #7
   1181c:	orr	fp, fp, r7
   11820:	eor	r1, r1, r0, ror #22
   11824:	eor	sl, sl, r4, lsr #3
   11828:	ldr	r4, [sp, #36]	; 0x24
   1182c:	add	r7, r2, r9
   11830:	add	r1, r1, fp
   11834:	ldr	r2, [sp, #24]
   11838:	ror	fp, r5, #19
   1183c:	eor	fp, fp, r5, ror #17
   11840:	add	sl, sl, r4
   11844:	eor	fp, fp, r5, lsr #10
   11848:	add	sl, sl, r2
   1184c:	add	r1, r1, r9
   11850:	add	r2, fp, sl
   11854:	ldr	r9, [pc, #800]	; 11b7c <abort@plt+0x1664>
   11858:	ldr	r4, [sp, #40]	; 0x28
   1185c:	mov	sl, r2
   11860:	eor	r2, lr, r8
   11864:	add	r9, sl, r9
   11868:	and	r2, r2, r7
   1186c:	ror	fp, r7, #11
   11870:	eor	r2, r2, lr
   11874:	add	r6, r9, r6
   11878:	eor	fp, fp, r7, ror #6
   1187c:	ldr	r5, [sp, #32]
   11880:	str	sl, [sp, #36]	; 0x24
   11884:	eor	fp, fp, r7, ror #25
   11888:	orr	sl, r0, r1
   1188c:	add	r6, r2, r6
   11890:	ror	r9, r4, #18
   11894:	ror	r2, r1, #13
   11898:	add	r6, r6, fp
   1189c:	and	sl, sl, ip
   118a0:	and	fp, r0, r1
   118a4:	eor	r2, r2, r1, ror #2
   118a8:	eor	r9, r9, r4, ror #7
   118ac:	orr	sl, sl, fp
   118b0:	eor	r2, r2, r1, ror #22
   118b4:	eor	r9, r9, r4, lsr #3
   118b8:	ldr	r4, [sp, #48]	; 0x30
   118bc:	add	r2, r2, sl
   118c0:	ror	fp, r5, #19
   118c4:	add	sl, r3, r6
   118c8:	ldr	r3, [sp, #52]	; 0x34
   118cc:	eor	fp, fp, r5, ror #17
   118d0:	add	r9, r9, r4
   118d4:	eor	fp, fp, r5, lsr #10
   118d8:	add	r9, r9, r3
   118dc:	add	r2, r2, r6
   118e0:	ldr	r3, [pc, #664]	; 11b80 <abort@plt+0x1668>
   118e4:	add	r6, fp, r9
   118e8:	mov	r4, r6
   118ec:	eor	r6, r8, r7
   118f0:	ldr	r5, [sp, #44]	; 0x2c
   118f4:	add	r3, r4, r3
   118f8:	and	r6, r6, sl
   118fc:	ror	fp, sl, #11
   11900:	eor	r6, r6, r8
   11904:	add	lr, r3, lr
   11908:	eor	fp, fp, sl, ror #6
   1190c:	orr	r3, r1, r2
   11910:	eor	fp, fp, sl, ror #25
   11914:	add	lr, r6, lr
   11918:	add	lr, lr, fp
   1191c:	and	r3, r3, r0
   11920:	and	fp, r1, r2
   11924:	ror	r6, r5, #18
   11928:	orr	r3, r3, fp
   1192c:	ror	r9, r2, #13
   11930:	ldr	fp, [sp, #36]	; 0x24
   11934:	eor	r6, r6, r5, ror #7
   11938:	eor	r6, r6, r5, lsr #3
   1193c:	eor	r9, r9, r2, ror #2
   11940:	ldr	r5, [sp, #40]	; 0x28
   11944:	eor	r9, r9, r2, ror #22
   11948:	add	r9, r9, r3
   1194c:	add	r5, r6, r5
   11950:	ror	r3, fp, #19
   11954:	ldr	r6, [sp, #28]
   11958:	eor	r3, r3, fp, ror #17
   1195c:	add	r5, r5, r6
   11960:	eor	r3, r3, fp, lsr #10
   11964:	ldr	fp, [pc, #536]	; 11b84 <abort@plt+0x166c>
   11968:	add	ip, ip, lr
   1196c:	add	r3, r3, r5
   11970:	add	fp, r3, fp
   11974:	eor	r5, r7, sl
   11978:	add	lr, r9, lr
   1197c:	and	r5, r5, ip
   11980:	ror	r9, ip, #11
   11984:	add	r8, fp, r8
   11988:	ldr	fp, [sp, #12]
   1198c:	eor	r5, r5, r7
   11990:	eor	r9, r9, ip, ror #6
   11994:	str	r3, [sp, #72]	; 0x48
   11998:	eor	r9, r9, ip, ror #25
   1199c:	orr	r3, r2, lr
   119a0:	add	r8, r5, r8
   119a4:	ror	r6, lr, #13
   119a8:	add	r8, r8, r9
   119ac:	and	r3, r3, r1
   119b0:	and	r9, r2, lr
   119b4:	eor	r6, r6, lr, ror #2
   119b8:	ror	r5, fp, #18
   119bc:	orr	r3, r3, r9
   119c0:	eor	r5, r5, fp, ror #7
   119c4:	eor	r6, r6, lr, ror #22
   119c8:	eor	r5, r5, fp, lsr #3
   119cc:	add	r6, r6, r3
   119d0:	ror	fp, r4, #19
   119d4:	mov	r3, r4
   119d8:	eor	fp, fp, r4, ror #17
   119dc:	ldr	r4, [sp, #44]	; 0x2c
   119e0:	eor	fp, fp, r3, lsr #10
   119e4:	str	r3, [sp, #68]	; 0x44
   119e8:	ldr	r3, [sp, #56]	; 0x38
   119ec:	add	r4, r5, r4
   119f0:	add	r4, r4, r3
   119f4:	add	r0, r0, r8
   119f8:	add	r4, fp, r4
   119fc:	ldr	r3, [pc, #388]	; 11b88 <abort@plt+0x1670>
   11a00:	mov	r9, r4
   11a04:	eor	r4, sl, ip
   11a08:	add	r8, r6, r8
   11a0c:	add	r3, r9, r3
   11a10:	and	r4, r4, r0
   11a14:	ror	r6, r0, #11
   11a18:	eor	r4, r4, sl
   11a1c:	add	r7, r3, r7
   11a20:	eor	r6, r6, r0, ror #6
   11a24:	str	r9, [sp, #40]	; 0x28
   11a28:	orr	r3, lr, r8
   11a2c:	ldr	r9, [sp, #16]
   11a30:	eor	r6, r6, r0, ror #25
   11a34:	add	r7, r4, r7
   11a38:	add	r7, r7, r6
   11a3c:	and	r3, r3, r2
   11a40:	and	r6, lr, r8
   11a44:	orr	r3, r3, r6
   11a48:	ldr	r6, [sp, #72]	; 0x48
   11a4c:	ror	r4, r9, #18
   11a50:	eor	r4, r4, r9, ror #7
   11a54:	eor	r4, r4, r9, lsr #3
   11a58:	ror	r9, r6, #19
   11a5c:	ldr	fp, [sp, #12]
   11a60:	ror	r5, r8, #13
   11a64:	eor	r9, r9, r6, ror #17
   11a68:	eor	r9, r9, r6, lsr #10
   11a6c:	eor	r5, r5, r8, ror #2
   11a70:	ldr	r6, [sp, #60]	; 0x3c
   11a74:	eor	r5, r5, r8, ror #22
   11a78:	add	r4, r4, fp
   11a7c:	add	r1, r1, r7
   11a80:	add	r5, r5, r3
   11a84:	add	r4, r4, r6
   11a88:	ldr	r3, [pc, #252]	; 11b8c <abort@plt+0x1674>
   11a8c:	add	r7, r5, r7
   11a90:	add	r4, r9, r4
   11a94:	eor	r5, ip, r0
   11a98:	and	r5, r5, r1
   11a9c:	add	r3, r4, r3
   11aa0:	ror	r9, r1, #11
   11aa4:	add	r3, r3, sl
   11aa8:	eor	r9, r9, r1, ror #6
   11aac:	eor	sl, r5, ip
   11ab0:	eor	r9, r9, r1, ror #25
   11ab4:	str	r4, [sp, #76]	; 0x4c
   11ab8:	add	r3, sl, r3
   11abc:	orr	r4, r8, r7
   11ac0:	ror	r6, r7, #13
   11ac4:	add	r3, r3, r9
   11ac8:	and	r4, r4, lr
   11acc:	and	r9, r8, r7
   11ad0:	eor	r6, r6, r7, ror #2
   11ad4:	orr	r4, r4, r9
   11ad8:	eor	r6, r6, r7, ror #22
   11adc:	ldr	fp, [sp, #64]	; 0x40
   11ae0:	add	r6, r6, r4
   11ae4:	ldr	r4, [sp, #40]	; 0x28
   11ae8:	ror	r5, fp, #18
   11aec:	ldr	r9, [sp, #16]
   11af0:	ror	sl, r4, #19
   11af4:	eor	r5, r5, fp, ror #7
   11af8:	eor	sl, sl, r4, ror #17
   11afc:	eor	r5, r5, fp, lsr #3
   11b00:	eor	sl, sl, r4, lsr #10
   11b04:	ldr	r4, [sp, #20]
   11b08:	add	r5, r5, r9
   11b0c:	add	r2, r2, r3
   11b10:	ldr	r9, [sp, #8]
   11b14:	add	r5, r5, r4
   11b18:	b	11c04 <abort@plt+0x16ec>
   11b1c:	addmi	r2, sl, #152, 30	; 0x260
   11b20:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   11b24:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   11b28:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   11b2c:	eorsls	r8, pc, #164, 4	; 0x4000000a
   11b30:	stmdale	r7, {r3, r4, r7, r9, fp, sp, pc}
   11b34:	addne	r5, r3, #1024	; 0x400
   11b38:	ldrtcs	r8, [r1], #-1470	; 0xfffffa42
   11b3c:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   11b40:	ldrshhi	fp, [lr], #30
   11b44:	blls	ff7135e8 <stderr@@GLIBC_2.4+0xff6ef598>
   11b48:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   11b4c:	ldr	r6, [fp], #2497	; 0x9c1
   11b50:	svc	0x00be4786
   11b54:	svceq	0x00c19dc6
   11b58:	strcs	sl, [ip], #-460	; 0xfffffe34
   11b5c:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   11b60:	bmi	1d32e10 <stderr@@GLIBC_2.4+0x1d0edc0>
   11b64:			; <UNDEFINED> instruction: 0x5cb0a9dc
   11b68:	usatvc	r8, #25, sl, asr #17
   11b6c:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   11b70:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   11b74:	andlt	r2, r3, r8, asr #15
   11b78:	svclt	0x00597fc7
   11b7c:			; <UNDEFINED> instruction: 0xc6e00bf3
   11b80:	strle	r9, [r7, #327]!	; 0x147
   11b84:			; <UNDEFINED> instruction: 0x06ca6351
   11b88:	strtne	r2, [r9], #-2407	; 0xfffff699
   11b8c:	ldrcs	r0, [r7, r5, lsl #21]!
   11b90:	mrccs	1, 0, r2, cr11, cr8, {1}
   11b94:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   11b98:	teqpl	r8, #1216	; 0x4c0
   11b9c:	strvs	r7, [sl, #-852]	; 0xfffffcac
   11ba0:			; <UNDEFINED> instruction: 0x766a0abb
   11ba4:	bichi	ip, r2, lr, lsr #18
   11ba8:	rsbsls	r2, r2, #34048	; 0x8500
   11bac:	adcsge	lr, pc, #10551296	; 0xa10000
   11bb0:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   11bb4:	subgt	r8, fp, #112, 22	; 0x1c000
   11bb8:	strbgt	r5, [ip, -r3, lsr #3]!
   11bbc:	orrsle	lr, r2, r9, lsl r8
   11bc0:	ldrle	r0, [r9], r4, lsr #12
   11bc4:	vst3.32	{d3,d5,d7}, [lr], r5
   11bc8:	rsbne	sl, sl, r0, ror r0
   11bcc:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   11bd0:	cdpne	12, 3, cr6, cr7, cr8, {0}
   11bd4:	strbcs	r7, [r8, -ip, asr #14]
   11bd8:	ldrtcc	fp, [r0], #3253	; 0xcb5
   11bdc:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   11be0:	vfnmami.f32	s21, s16, s20
   11be4:	blpl	fe744528 <stderr@@GLIBC_2.4+0xfe7204d8>
   11be8:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   11bec:	strvc	r8, [pc], #750	; 11bf4 <abort@plt+0x16dc>
   11bf0:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   11bf4:	strbhi	r7, [r8], #2068	; 0x814
   11bf8:	sfmhi	f0, 2, [r7], {8}
   11bfc:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   11c00:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   11c04:	ldr	r4, [pc, #-124]	; 11b90 <abort@plt+0x1678>
   11c08:	add	sl, sl, r5
   11c0c:	eor	r5, r0, r1
   11c10:	add	r3, r6, r3
   11c14:	add	r4, sl, r4
   11c18:	and	r5, r5, r2
   11c1c:	ror	r6, r2, #11
   11c20:	str	sl, [sp, #80]	; 0x50
   11c24:	eor	r5, r5, r0
   11c28:	add	ip, r4, ip
   11c2c:	eor	r6, r6, r2, ror #6
   11c30:	ror	sl, r9, #18
   11c34:	orr	r4, r7, r3
   11c38:	eor	r6, r6, r2, ror #25
   11c3c:	add	ip, r5, ip
   11c40:	eor	sl, sl, r9, ror #7
   11c44:	ror	r5, r3, #13
   11c48:	add	ip, ip, r6
   11c4c:	and	r4, r4, r8
   11c50:	and	r6, r7, r3
   11c54:	eor	r5, r5, r3, ror #2
   11c58:	eor	sl, sl, r9, lsr #3
   11c5c:	ldr	r9, [sp, #76]	; 0x4c
   11c60:	orr	r4, r4, r6
   11c64:	eor	r5, r5, r3, ror #22
   11c68:	add	r5, r5, r4
   11c6c:	add	lr, lr, ip
   11c70:	ror	r4, r9, #19
   11c74:	add	ip, r5, ip
   11c78:	ldr	r5, [sp, #32]
   11c7c:	eor	r4, r4, r9, ror #17
   11c80:	add	sl, sl, fp
   11c84:	add	sl, sl, r5
   11c88:	eor	r4, r4, r9, lsr #10
   11c8c:	ldr	r9, [pc, #-256]	; 11b94 <abort@plt+0x167c>
   11c90:	add	r4, r4, sl
   11c94:	eor	r5, r1, r2
   11c98:	add	r9, r4, r9
   11c9c:	and	r5, r5, lr
   11ca0:	ror	r6, lr, #11
   11ca4:	ldr	sl, [sp, #84]	; 0x54
   11ca8:	eor	r5, r5, r1
   11cac:	add	r0, r9, r0
   11cb0:	eor	r6, r6, lr, ror #6
   11cb4:	str	r4, [sp, #44]	; 0x2c
   11cb8:	eor	r6, r6, lr, ror #25
   11cbc:	orr	r4, r3, ip
   11cc0:	add	r0, r5, r0
   11cc4:	add	r0, r0, r6
   11cc8:	and	r4, r4, r7
   11ccc:	and	r6, r3, ip
   11cd0:	orr	r4, r4, r6
   11cd4:	ror	r5, ip, #13
   11cd8:	ldr	r6, [sp, #80]	; 0x50
   11cdc:	ror	fp, sl, #18
   11ce0:	ldr	r9, [sp, #8]
   11ce4:	eor	r5, r5, ip, ror #2
   11ce8:	eor	fp, fp, sl, ror #7
   11cec:	eor	r5, r5, ip, ror #22
   11cf0:	eor	fp, fp, sl, lsr #3
   11cf4:	add	r5, r5, r4
   11cf8:	add	fp, fp, r9
   11cfc:	ror	r4, r6, #19
   11d00:	ldr	r9, [sp, #36]	; 0x24
   11d04:	eor	r4, r4, r6, ror #17
   11d08:	add	r8, r8, r0
   11d0c:	eor	r4, r4, r6, lsr #10
   11d10:	add	fp, fp, r9
   11d14:	ldr	r9, [pc, #-388]	; 11b98 <abort@plt+0x1680>
   11d18:	add	r0, r5, r0
   11d1c:	add	fp, r4, fp
   11d20:	eor	r5, r2, lr
   11d24:	add	r9, fp, r9
   11d28:	and	r5, r5, r8
   11d2c:	ror	r6, r8, #11
   11d30:	eor	r5, r5, r2
   11d34:	add	r1, r9, r1
   11d38:	eor	r6, r6, r8, ror #6
   11d3c:	orr	r4, ip, r0
   11d40:	eor	r6, r6, r8, ror #25
   11d44:	add	r1, r5, r1
   11d48:	ror	r5, r0, #13
   11d4c:	ldr	r9, [sp, #24]
   11d50:	add	r1, r1, r6
   11d54:	and	r4, r4, r3
   11d58:	and	r6, ip, r0
   11d5c:	eor	r5, r5, r0, ror #2
   11d60:	eor	r5, r5, r0, ror #22
   11d64:	orr	r4, r4, r6
   11d68:	add	r4, r5, r4
   11d6c:	ldr	r5, [sp, #44]	; 0x2c
   11d70:	str	fp, [sp, #48]	; 0x30
   11d74:	ror	fp, r9, #18
   11d78:	eor	fp, fp, r9, ror #7
   11d7c:	add	r7, r7, r1
   11d80:	eor	fp, fp, r9, lsr #3
   11d84:	add	r1, r4, r1
   11d88:	ror	r9, r5, #19
   11d8c:	ldr	r4, [sp, #68]	; 0x44
   11d90:	eor	r9, r9, r5, ror #17
   11d94:	add	fp, fp, sl
   11d98:	eor	r9, r9, r5, lsr #10
   11d9c:	add	fp, fp, r4
   11da0:	ldr	r4, [pc, #-524]	; 11b9c <abort@plt+0x1684>
   11da4:	add	sl, r9, fp
   11da8:	eor	r5, lr, r8
   11dac:	add	r4, sl, r4
   11db0:	and	r5, r5, r7
   11db4:	ror	r6, r7, #11
   11db8:	eor	r5, r5, lr
   11dbc:	add	r2, r4, r2
   11dc0:	eor	r6, r6, r7, ror #6
   11dc4:	orr	r4, r0, r1
   11dc8:	eor	r6, r6, r7, ror #25
   11dcc:	add	r2, r5, r2
   11dd0:	ror	r5, r1, #13
   11dd4:	ldr	fp, [sp, #52]	; 0x34
   11dd8:	add	r2, r2, r6
   11ddc:	and	r4, r4, ip
   11de0:	and	r6, r0, r1
   11de4:	eor	r5, r5, r1, ror #2
   11de8:	orr	r4, r4, r6
   11dec:	eor	r5, r5, r1, ror #22
   11df0:	add	r5, r5, r4
   11df4:	ldr	r4, [sp, #48]	; 0x30
   11df8:	str	sl, [sp, #84]	; 0x54
   11dfc:	ror	sl, fp, #18
   11e00:	ldr	r9, [sp, #24]
   11e04:	eor	sl, sl, fp, ror #7
   11e08:	add	r3, r3, r2
   11e0c:	eor	sl, sl, fp, lsr #3
   11e10:	add	r2, r5, r2
   11e14:	ror	fp, r4, #19
   11e18:	ldr	r5, [sp, #72]	; 0x48
   11e1c:	eor	fp, fp, r4, ror #17
   11e20:	add	sl, sl, r9
   11e24:	eor	fp, fp, r4, lsr #10
   11e28:	add	sl, sl, r5
   11e2c:	ldr	r4, [pc, #-660]	; 11ba0 <abort@plt+0x1688>
   11e30:	add	r9, fp, sl
   11e34:	eor	r5, r8, r7
   11e38:	add	r4, r9, r4
   11e3c:	and	r5, r5, r3
   11e40:	ror	r6, r3, #11
   11e44:	str	r9, [sp, #24]
   11e48:	eor	r5, r5, r8
   11e4c:	ldr	r9, [sp, #28]
   11e50:	add	lr, r4, lr
   11e54:	eor	r6, r6, r3, ror #6
   11e58:	orr	r4, r1, r2
   11e5c:	eor	r6, r6, r3, ror #25
   11e60:	add	lr, r5, lr
   11e64:	add	lr, lr, r6
   11e68:	and	r4, r4, r0
   11e6c:	and	r6, r1, r2
   11e70:	ror	sl, r9, #18
   11e74:	orr	r4, r4, r6
   11e78:	ldr	r6, [sp, #84]	; 0x54
   11e7c:	ldr	fp, [sp, #52]	; 0x34
   11e80:	ror	r5, r2, #13
   11e84:	eor	sl, sl, r9, ror #7
   11e88:	eor	r5, r5, r2, ror #2
   11e8c:	eor	sl, sl, r9, lsr #3
   11e90:	eor	r5, r5, r2, ror #22
   11e94:	ror	r9, r6, #19
   11e98:	add	sl, sl, fp
   11e9c:	ldr	fp, [sp, #40]	; 0x28
   11ea0:	add	r4, r5, r4
   11ea4:	eor	r9, r9, r6, ror #17
   11ea8:	add	ip, ip, lr
   11eac:	eor	r9, r9, r6, lsr #10
   11eb0:	add	lr, r4, lr
   11eb4:	add	sl, sl, fp
   11eb8:	ldr	r4, [pc, #-796]	; 11ba4 <abort@plt+0x168c>
   11ebc:	add	sl, r9, sl
   11ec0:	eor	r5, r7, r3
   11ec4:	add	r4, sl, r4
   11ec8:	and	r5, r5, ip
   11ecc:	ror	r9, ip, #11
   11ed0:	eor	r5, r5, r7
   11ed4:	add	r8, r4, r8
   11ed8:	eor	r9, r9, ip, ror #6
   11edc:	orr	r4, r2, lr
   11ee0:	eor	r9, r9, ip, ror #25
   11ee4:	add	r8, r5, r8
   11ee8:	ror	r5, lr, #13
   11eec:	str	sl, [sp, #52]	; 0x34
   11ef0:	and	r4, r4, r1
   11ef4:	ldr	sl, [sp, #56]	; 0x38
   11ef8:	add	r8, r8, r9
   11efc:	eor	r5, r5, lr, ror #2
   11f00:	and	r9, r2, lr
   11f04:	eor	r5, r5, lr, ror #22
   11f08:	orr	r9, r4, r9
   11f0c:	add	r9, r5, r9
   11f10:	ldr	r5, [sp, #24]
   11f14:	ror	r6, sl, #18
   11f18:	ldr	r4, [sp, #28]
   11f1c:	eor	r6, r6, sl, ror #7
   11f20:	add	r0, r0, r8
   11f24:	eor	r6, r6, sl, lsr #3
   11f28:	add	r8, r9, r8
   11f2c:	ror	fp, r5, #19
   11f30:	ldr	r9, [sp, #76]	; 0x4c
   11f34:	eor	fp, fp, r5, ror #17
   11f38:	add	r6, r6, r4
   11f3c:	eor	fp, fp, r5, lsr #10
   11f40:	add	r6, r6, r9
   11f44:	ldr	r4, [pc, #-932]	; 11ba8 <abort@plt+0x1690>
   11f48:	add	r9, fp, r6
   11f4c:	eor	r5, r3, ip
   11f50:	add	r4, r9, r4
   11f54:	and	r5, r5, r0
   11f58:	ror	r6, r0, #11
   11f5c:	eor	r5, r5, r3
   11f60:	add	r7, r4, r7
   11f64:	eor	r6, r6, r0, ror #6
   11f68:	ldr	fp, [sp, #60]	; 0x3c
   11f6c:	orr	r4, lr, r8
   11f70:	eor	r6, r6, r0, ror #25
   11f74:	add	r7, r5, r7
   11f78:	ror	r5, r8, #13
   11f7c:	add	r7, r7, r6
   11f80:	and	r4, r4, r2
   11f84:	and	r6, lr, r8
   11f88:	eor	r5, r5, r8, ror #2
   11f8c:	orr	r4, r4, r6
   11f90:	eor	r5, r5, r8, ror #22
   11f94:	add	r5, r5, r4
   11f98:	str	r9, [sp, #28]
   11f9c:	ldr	r4, [sp, #52]	; 0x34
   11fa0:	ror	r9, fp, #18
   11fa4:	eor	r9, r9, fp, ror #7
   11fa8:	eor	r9, r9, fp, lsr #3
   11fac:	add	r9, r9, sl
   11fb0:	ror	fp, r4, #19
   11fb4:	ldr	sl, [sp, #80]	; 0x50
   11fb8:	eor	fp, fp, r4, ror #17
   11fbc:	add	r1, r1, r7
   11fc0:	eor	fp, fp, r4, lsr #10
   11fc4:	add	r9, r9, sl
   11fc8:	ldr	r6, [pc, #-1060]	; 11bac <abort@plt+0x1694>
   11fcc:	add	sl, fp, r9
   11fd0:	eor	r4, ip, r0
   11fd4:	add	r7, r5, r7
   11fd8:	add	r6, sl, r6
   11fdc:	and	r4, r4, r1
   11fe0:	ror	r5, r1, #11
   11fe4:	eor	r4, r4, ip
   11fe8:	add	r3, r6, r3
   11fec:	eor	r5, r5, r1, ror #6
   11ff0:	ldr	r6, [sp, #20]
   11ff4:	orr	r9, r8, r7
   11ff8:	eor	r5, r5, r1, ror #25
   11ffc:	add	r3, r4, r3
   12000:	add	r3, r3, r5
   12004:	and	r9, r9, lr
   12008:	and	r5, r8, r7
   1200c:	ror	r4, r7, #13
   12010:	orr	r9, r9, r5
   12014:	eor	r4, r4, r7, ror #2
   12018:	ldr	r5, [sp, #28]
   1201c:	str	sl, [sp, #56]	; 0x38
   12020:	eor	r4, r4, r7, ror #22
   12024:	ror	sl, r6, #18
   12028:	ldr	fp, [sp, #60]	; 0x3c
   1202c:	add	r4, r4, r9
   12030:	eor	sl, sl, r6, ror #7
   12034:	add	r2, r2, r3
   12038:	eor	sl, sl, r6, lsr #3
   1203c:	add	r3, r4, r3
   12040:	ror	r9, r5, #19
   12044:	ldr	r4, [sp, #44]	; 0x2c
   12048:	eor	r9, r9, r5, ror #17
   1204c:	add	sl, sl, fp
   12050:	add	sl, sl, r4
   12054:	eor	r9, r9, r5, lsr #10
   12058:	ldr	r6, [pc, #-1200]	; 11bb0 <abort@plt+0x1698>
   1205c:	add	r9, r9, sl
   12060:	eor	r4, r0, r1
   12064:	add	r6, r9, r6
   12068:	and	r4, r4, r2
   1206c:	ror	r5, r2, #11
   12070:	eor	r4, r4, r0
   12074:	add	ip, r6, ip
   12078:	eor	r5, r5, r2, ror #6
   1207c:	ldr	fp, [sp, #32]
   12080:	orr	sl, r7, r3
   12084:	eor	r5, r5, r2, ror #25
   12088:	add	ip, r4, ip
   1208c:	and	sl, sl, r8
   12090:	add	ip, ip, r5
   12094:	and	r5, r7, r3
   12098:	orr	r5, sl, r5
   1209c:	ldr	sl, [sp, #56]	; 0x38
   120a0:	str	r9, [sp, #60]	; 0x3c
   120a4:	ror	r9, fp, #18
   120a8:	eor	r9, r9, fp, ror #7
   120ac:	ror	r4, r3, #13
   120b0:	eor	r9, r9, fp, lsr #3
   120b4:	ror	fp, sl, #19
   120b8:	ldr	r6, [sp, #20]
   120bc:	eor	r4, r4, r3, ror #2
   120c0:	eor	fp, fp, sl, ror #17
   120c4:	eor	r4, r4, r3, ror #22
   120c8:	eor	fp, fp, sl, lsr #10
   120cc:	ldr	sl, [sp, #48]	; 0x30
   120d0:	add	r5, r4, r5
   120d4:	add	r9, r9, r6
   120d8:	add	lr, lr, ip
   120dc:	add	r9, r9, sl
   120e0:	add	ip, r5, ip
   120e4:	ldr	r5, [pc, #-1336]	; 11bb4 <abort@plt+0x169c>
   120e8:	add	r6, fp, r9
   120ec:	eor	r4, r1, r2
   120f0:	str	r6, [sp, #64]	; 0x40
   120f4:	add	r5, r6, r5
   120f8:	and	r4, r4, lr
   120fc:	ror	r6, lr, #11
   12100:	eor	r4, r4, r1
   12104:	add	r0, r5, r0
   12108:	eor	r6, r6, lr, ror #6
   1210c:	orr	r9, r3, ip
   12110:	eor	r6, r6, lr, ror #25
   12114:	add	r0, r4, r0
   12118:	ror	r5, ip, #13
   1211c:	ldr	sl, [sp, #36]	; 0x24
   12120:	add	r0, r0, r6
   12124:	and	r9, r9, r7
   12128:	and	r6, r3, ip
   1212c:	eor	r5, r5, ip, ror #2
   12130:	orr	r9, r9, r6
   12134:	eor	r5, r5, ip, ror #22
   12138:	add	r5, r5, r9
   1213c:	ldr	r9, [sp, #60]	; 0x3c
   12140:	ror	r4, sl, #18
   12144:	ldr	fp, [sp, #32]
   12148:	eor	r4, r4, sl, ror #7
   1214c:	eor	r4, r4, sl, lsr #3
   12150:	ldr	r6, [sp, #84]	; 0x54
   12154:	ror	sl, r9, #19
   12158:	eor	sl, sl, r9, ror #17
   1215c:	add	fp, r4, fp
   12160:	eor	sl, sl, r9, lsr #10
   12164:	add	r4, fp, r6
   12168:	ldr	r6, [pc, #-1464]	; 11bb8 <abort@plt+0x16a0>
   1216c:	add	r4, sl, r4
   12170:	add	r6, r4, r6
   12174:	add	r8, r8, r0
   12178:	add	r1, r6, r1
   1217c:	ldr	r6, [sp, #68]	; 0x44
   12180:	eor	r9, r2, lr
   12184:	add	r0, r5, r0
   12188:	and	r9, r9, r8
   1218c:	ror	r5, r8, #11
   12190:	eor	r9, r9, r2
   12194:	eor	r5, r5, r8, ror #6
   12198:	ror	fp, r6, #18
   1219c:	str	r4, [sp, #8]
   121a0:	eor	r5, r5, r8, ror #25
   121a4:	orr	r4, ip, r0
   121a8:	add	r1, r9, r1
   121ac:	eor	fp, fp, r6, ror #7
   121b0:	ror	r9, r0, #13
   121b4:	add	r1, r1, r5
   121b8:	and	r4, r4, r3
   121bc:	and	r5, ip, r0
   121c0:	eor	r9, r9, r0, ror #2
   121c4:	eor	fp, fp, r6, lsr #3
   121c8:	ldr	r6, [sp, #64]	; 0x40
   121cc:	orr	r4, r4, r5
   121d0:	eor	r9, r9, r0, ror #22
   121d4:	ldr	sl, [sp, #36]	; 0x24
   121d8:	add	r9, r9, r4
   121dc:	add	r9, r9, r1
   121e0:	add	r7, r7, r1
   121e4:	ror	r4, r6, #19
   121e8:	ldr	r1, [sp, #24]
   121ec:	eor	r4, r4, r6, ror #17
   121f0:	add	fp, fp, sl
   121f4:	eor	r4, r4, r6, lsr #10
   121f8:	add	fp, fp, r1
   121fc:	ldr	r1, [pc, #-1608]	; 11bbc <abort@plt+0x16a4>
   12200:	add	fp, r4, fp
   12204:	eor	r6, lr, r8
   12208:	ldr	sl, [sp, #72]	; 0x48
   1220c:	add	r1, fp, r1
   12210:	and	r6, r6, r7
   12214:	ror	r4, r7, #11
   12218:	eor	r6, r6, lr
   1221c:	add	r2, r1, r2
   12220:	eor	r4, r4, r7, ror #6
   12224:	orr	r1, r0, r9
   12228:	eor	r4, r4, r7, ror #25
   1222c:	add	r2, r6, r2
   12230:	ldr	r5, [sp, #8]
   12234:	add	r2, r2, r4
   12238:	str	fp, [sp, #32]
   1223c:	and	r4, r0, r9
   12240:	and	r1, r1, ip
   12244:	ror	r6, r9, #13
   12248:	ror	fp, sl, #18
   1224c:	orr	r1, r1, r4
   12250:	eor	r6, r6, r9, ror #2
   12254:	ldr	r4, [sp, #68]	; 0x44
   12258:	eor	fp, fp, sl, ror #7
   1225c:	eor	r6, r6, r9, ror #22
   12260:	eor	fp, fp, sl, lsr #3
   12264:	add	r6, r6, r1
   12268:	add	fp, fp, r4
   1226c:	ror	r1, r5, #19
   12270:	add	r4, r3, r2
   12274:	ldr	r3, [sp, #52]	; 0x34
   12278:	eor	r1, r1, r5, ror #17
   1227c:	eor	r1, r1, r5, lsr #10
   12280:	add	fp, fp, r3
   12284:	add	r6, r6, r2
   12288:	ldr	r3, [pc, #-1744]	; 11bc0 <abort@plt+0x16a8>
   1228c:	add	r2, r1, fp
   12290:	ldr	fp, [sp, #40]	; 0x28
   12294:	eor	r1, r8, r7
   12298:	add	r3, r2, r3
   1229c:	add	lr, r3, lr
   122a0:	str	r2, [sp, #12]
   122a4:	and	r1, r1, r4
   122a8:	ror	r2, r4, #11
   122ac:	ror	r3, fp, #18
   122b0:	eor	r1, r1, r8
   122b4:	eor	r2, r2, r4, ror #6
   122b8:	eor	r3, r3, fp, ror #7
   122bc:	orr	r5, r9, r6
   122c0:	add	r1, r1, lr
   122c4:	eor	r2, r2, r4, ror #25
   122c8:	ror	lr, r6, #13
   122cc:	eor	r3, r3, fp, lsr #3
   122d0:	ldr	fp, [sp, #32]
   122d4:	add	r2, r1, r2
   122d8:	and	r5, r5, r0
   122dc:	and	r1, r9, r6
   122e0:	eor	lr, lr, r6, ror #2
   122e4:	eor	lr, lr, r6, ror #22
   122e8:	orr	r1, r5, r1
   122ec:	add	r1, lr, r1
   122f0:	ldr	r5, [sp, #28]
   122f4:	ror	lr, fp, #19
   122f8:	eor	lr, lr, fp, ror #17
   122fc:	add	r3, r3, sl
   12300:	eor	lr, lr, fp, lsr #10
   12304:	add	r3, r3, r5
   12308:	ldr	sl, [pc, #-1868]	; 11bc4 <abort@plt+0x16ac>
   1230c:	add	ip, ip, r2
   12310:	add	r3, r3, lr
   12314:	add	r1, r1, r2
   12318:	add	sl, r3, sl
   1231c:	eor	r2, r7, r4
   12320:	add	r8, sl, r8
   12324:	str	r3, [sp, #16]
   12328:	ldr	sl, [sp, #76]	; 0x4c
   1232c:	and	r2, r2, ip
   12330:	ror	r3, ip, #11
   12334:	eor	r2, r2, r7
   12338:	eor	r3, r3, ip, ror #6
   1233c:	orr	lr, r6, r1
   12340:	add	r2, r2, r8
   12344:	eor	r3, r3, ip, ror #25
   12348:	ldr	r8, [sp, #12]
   1234c:	add	r3, r2, r3
   12350:	and	lr, lr, r9
   12354:	and	r2, r6, r1
   12358:	ror	r5, r1, #13
   1235c:	ror	fp, sl, #18
   12360:	eor	r5, r5, r1, ror #2
   12364:	eor	fp, fp, sl, ror #7
   12368:	orr	r2, lr, r2
   1236c:	ldr	lr, [sp, #40]	; 0x28
   12370:	eor	r5, r5, r1, ror #22
   12374:	eor	fp, fp, sl, lsr #3
   12378:	add	r2, r5, r2
   1237c:	add	fp, fp, lr
   12380:	ror	r5, r8, #19
   12384:	add	lr, r0, r3
   12388:	ldr	r0, [sp, #56]	; 0x38
   1238c:	eor	r5, r5, r8, ror #17
   12390:	eor	r5, r5, r8, lsr #10
   12394:	add	fp, fp, r0
   12398:	ldr	r8, [pc, #-2008]	; 11bc8 <abort@plt+0x16b0>
   1239c:	add	r2, r2, r3
   123a0:	add	r0, r5, fp
   123a4:	eor	r3, r4, ip
   123a8:	ldr	fp, [sp, #80]	; 0x50
   123ac:	str	r0, [sp, #20]
   123b0:	add	r8, r0, r8
   123b4:	and	r3, r3, lr
   123b8:	ror	r0, lr, #11
   123bc:	add	r7, r8, r7
   123c0:	eor	r3, r3, r4
   123c4:	eor	r0, r0, lr, ror #6
   123c8:	orr	r8, r1, r2
   123cc:	add	r3, r3, r7
   123d0:	eor	r0, r0, lr, ror #25
   123d4:	add	r0, r3, r0
   123d8:	and	r8, r8, r6
   123dc:	and	r3, r1, r2
   123e0:	ror	r7, r2, #13
   123e4:	ror	r5, fp, #18
   123e8:	eor	r7, r7, r2, ror #2
   123ec:	eor	r5, r5, fp, ror #7
   123f0:	orr	r3, r8, r3
   123f4:	ldr	r8, [sp, #16]
   123f8:	eor	r7, r7, r2, ror #22
   123fc:	eor	r5, r5, fp, lsr #3
   12400:	add	r3, r7, r3
   12404:	add	r5, r5, sl
   12408:	ldr	sl, [sp, #16]
   1240c:	add	r3, r3, r0
   12410:	add	r9, r9, r0
   12414:	ror	r7, r8, #19
   12418:	ldr	r0, [sp, #60]	; 0x3c
   1241c:	eor	r7, r7, r8, ror #17
   12420:	add	r5, r5, r0
   12424:	ldr	r8, [sp, #44]	; 0x2c
   12428:	eor	r7, r7, sl, lsr #10
   1242c:	ldr	r0, [pc, #-2152]	; 11bcc <abort@plt+0x16b4>
   12430:	add	r7, r7, r5
   12434:	eor	r5, ip, lr
   12438:	str	r7, [sp, #36]	; 0x24
   1243c:	add	r0, r7, r0
   12440:	and	r5, r5, r9
   12444:	ror	r7, r9, #11
   12448:	eor	r5, r5, ip
   1244c:	add	r4, r0, r4
   12450:	eor	r7, r7, r9, ror #6
   12454:	ror	sl, r8, #18
   12458:	orr	r0, r2, r3
   1245c:	eor	r7, r7, r9, ror #25
   12460:	add	r4, r5, r4
   12464:	eor	sl, sl, r8, ror #7
   12468:	ror	r5, r3, #13
   1246c:	add	r4, r4, r7
   12470:	and	r0, r0, r1
   12474:	and	r7, r2, r3
   12478:	eor	r5, r5, r3, ror #2
   1247c:	eor	sl, sl, r8, lsr #3
   12480:	ldr	r8, [sp, #20]
   12484:	orr	r0, r0, r7
   12488:	eor	r5, r5, r3, ror #22
   1248c:	add	r5, r5, r0
   12490:	add	r5, r5, r4
   12494:	add	r0, r6, r4
   12498:	ror	r7, r8, #19
   1249c:	ldr	r4, [sp, #64]	; 0x40
   124a0:	add	sl, sl, fp
   124a4:	eor	r7, r7, r8, ror #17
   124a8:	eor	r7, r7, r8, lsr #10
   124ac:	ldr	r6, [pc, #-2276]	; 11bd0 <abort@plt+0x16b8>
   124b0:	add	r8, sl, r4
   124b4:	add	r7, r7, r8
   124b8:	eor	r4, lr, r9
   124bc:	str	r7, [sp, #40]	; 0x28
   124c0:	add	r6, r7, r6
   124c4:	and	r4, r4, r0
   124c8:	ror	r7, r0, #11
   124cc:	ldr	fp, [sp, #48]	; 0x30
   124d0:	eor	r4, r4, lr
   124d4:	add	ip, r6, ip
   124d8:	eor	r7, r7, r0, ror #6
   124dc:	orr	r6, r3, r5
   124e0:	eor	r7, r7, r0, ror #25
   124e4:	add	ip, r4, ip
   124e8:	add	ip, ip, r7
   124ec:	and	r6, r6, r2
   124f0:	and	r7, r3, r5
   124f4:	ror	r4, r5, #13
   124f8:	orr	r6, r6, r7
   124fc:	eor	r4, r4, r5, ror #2
   12500:	ldr	r7, [sp, #36]	; 0x24
   12504:	ror	sl, fp, #18
   12508:	eor	sl, sl, fp, ror #7
   1250c:	eor	r4, r4, r5, ror #22
   12510:	eor	sl, sl, fp, lsr #3
   12514:	add	r4, r4, r6
   12518:	ldr	fp, [sp, #44]	; 0x2c
   1251c:	add	r4, r4, ip
   12520:	add	r1, r1, ip
   12524:	ror	r6, r7, #19
   12528:	ldr	ip, [sp, #8]
   1252c:	eor	r6, r6, r7, ror #17
   12530:	add	sl, sl, fp
   12534:	add	sl, sl, ip
   12538:	eor	r6, r6, r7, lsr #10
   1253c:	ldr	fp, [pc, #-2416]	; 11bd4 <abort@plt+0x16bc>
   12540:	add	r7, r6, sl
   12544:	eor	ip, r9, r0
   12548:	add	fp, r7, fp
   1254c:	and	ip, ip, r1
   12550:	ror	sl, r1, #11
   12554:	add	lr, fp, lr
   12558:	eor	ip, ip, r9
   1255c:	eor	sl, sl, r1, ror #6
   12560:	orr	r6, r5, r4
   12564:	eor	sl, sl, r1, ror #25
   12568:	add	ip, ip, lr
   1256c:	add	ip, ip, sl
   12570:	and	r6, r6, r3
   12574:	and	sl, r5, r4
   12578:	ldr	r8, [sp, #84]	; 0x54
   1257c:	orr	r6, r6, sl
   12580:	ror	lr, r4, #13
   12584:	ldr	sl, [sp, #40]	; 0x28
   12588:	eor	lr, lr, r4, ror #2
   1258c:	eor	lr, lr, r4, ror #22
   12590:	ror	fp, r8, #18
   12594:	add	lr, lr, r6
   12598:	ror	r6, sl, #19
   1259c:	eor	fp, fp, r8, ror #7
   125a0:	eor	r6, r6, sl, ror #17
   125a4:	ldr	sl, [sp, #48]	; 0x30
   125a8:	add	lr, lr, ip
   125ac:	add	r2, r2, ip
   125b0:	eor	fp, fp, r8, lsr #3
   125b4:	ldr	ip, [sp, #40]	; 0x28
   125b8:	add	fp, fp, sl
   125bc:	ldr	sl, [sp, #32]
   125c0:	eor	r6, r6, ip, lsr #10
   125c4:	add	fp, fp, sl
   125c8:	add	r6, r6, fp
   125cc:	ldr	ip, [pc, #-2556]	; 11bd8 <abort@plt+0x16c0>
   125d0:	mov	fp, r6
   125d4:	eor	r6, r0, r1
   125d8:	add	ip, fp, ip
   125dc:	and	r6, r6, r2
   125e0:	eor	r6, r6, r0
   125e4:	add	r9, ip, r9
   125e8:	add	r9, r6, r9
   125ec:	ldr	r6, [sp, #24]
   125f0:	str	r9, [sp, #48]	; 0x30
   125f4:	str	fp, [sp, #44]	; 0x2c
   125f8:	ror	r9, r6, #18
   125fc:	ror	fp, r2, #11
   12600:	eor	r9, r9, r6, ror #7
   12604:	eor	fp, fp, r2, ror #6
   12608:	eor	r9, r9, r6, lsr #3
   1260c:	ldr	r6, [sp, #48]	; 0x30
   12610:	orr	sl, r4, lr
   12614:	eor	fp, fp, r2, ror #25
   12618:	ror	ip, lr, #13
   1261c:	add	r6, r6, fp
   12620:	and	sl, sl, r5
   12624:	and	fp, r4, lr
   12628:	eor	ip, ip, lr, ror #2
   1262c:	orr	sl, sl, fp
   12630:	eor	ip, ip, lr, ror #22
   12634:	ldr	fp, [sp, #12]
   12638:	add	ip, ip, sl
   1263c:	ror	sl, r7, #19
   12640:	add	r9, r9, r8
   12644:	eor	sl, sl, r7, ror #17
   12648:	add	ip, ip, r6
   1264c:	add	r3, r3, r6
   12650:	eor	sl, sl, r7, lsr #10
   12654:	add	r6, r9, fp
   12658:	add	r6, sl, r6
   1265c:	ldr	r9, [pc, #-2696]	; 11bdc <abort@plt+0x16c4>
   12660:	mov	sl, r6
   12664:	eor	r6, r1, r2
   12668:	add	r9, sl, r9
   1266c:	and	r6, r6, r3
   12670:	ror	fp, r3, #11
   12674:	ldr	r8, [sp, #52]	; 0x34
   12678:	add	r0, r9, r0
   1267c:	eor	r6, r6, r1
   12680:	eor	fp, fp, r3, ror #6
   12684:	eor	fp, fp, r3, ror #25
   12688:	str	sl, [sp, #48]	; 0x30
   1268c:	add	r6, r6, r0
   12690:	orr	sl, lr, ip
   12694:	add	r6, r6, fp
   12698:	and	sl, sl, r4
   1269c:	and	fp, lr, ip
   126a0:	ror	r0, ip, #13
   126a4:	orr	sl, sl, fp
   126a8:	eor	r0, r0, ip, ror #2
   126ac:	ldr	fp, [sp, #44]	; 0x2c
   126b0:	ror	r9, r8, #18
   126b4:	eor	r9, r9, r8, ror #7
   126b8:	eor	r0, r0, ip, ror #22
   126bc:	eor	r9, r9, r8, lsr #3
   126c0:	add	r0, r0, sl
   126c4:	ldr	r8, [sp, #24]
   126c8:	add	r5, r5, r6
   126cc:	add	r0, r0, r6
   126d0:	ror	sl, fp, #19
   126d4:	ldr	r6, [sp, #16]
   126d8:	add	r9, r9, r8
   126dc:	eor	sl, sl, fp, ror #17
   126e0:	eor	sl, sl, fp, lsr #10
   126e4:	add	r6, r9, r6
   126e8:	add	r6, r6, sl
   126ec:	ldr	r9, [pc, #-2836]	; 11be0 <abort@plt+0x16c8>
   126f0:	mov	fp, r6
   126f4:	eor	r6, r2, r3
   126f8:	str	fp, [sp, #68]	; 0x44
   126fc:	add	r9, fp, r9
   12700:	and	r6, r6, r5
   12704:	ror	fp, r5, #11
   12708:	ldr	r8, [sp, #28]
   1270c:	add	r1, r9, r1
   12710:	eor	r6, r6, r2
   12714:	eor	fp, fp, r5, ror #6
   12718:	orr	sl, ip, r0
   1271c:	eor	fp, fp, r5, ror #25
   12720:	add	r6, r6, r1
   12724:	add	r6, r6, fp
   12728:	and	sl, sl, lr
   1272c:	and	fp, ip, r0
   12730:	ror	r1, r0, #13
   12734:	orr	sl, sl, fp
   12738:	eor	r1, r1, r0, ror #2
   1273c:	ldr	fp, [sp, #48]	; 0x30
   12740:	ror	r9, r8, #18
   12744:	eor	r9, r9, r8, ror #7
   12748:	eor	r1, r1, r0, ror #22
   1274c:	eor	r9, r9, r8, lsr #3
   12750:	add	r1, r1, sl
   12754:	ldr	r8, [sp, #52]	; 0x34
   12758:	add	r1, r1, r6
   1275c:	add	r4, r4, r6
   12760:	ror	sl, fp, #19
   12764:	ldr	r6, [sp, #20]
   12768:	add	r9, r9, r8
   1276c:	eor	sl, sl, fp, ror #17
   12770:	add	r6, r9, r6
   12774:	eor	sl, sl, fp, lsr #10
   12778:	ldr	r9, [pc, #-2972]	; 11be4 <abort@plt+0x16cc>
   1277c:	add	sl, sl, r6
   12780:	eor	r6, r3, r5
   12784:	add	r9, sl, r9
   12788:	and	r6, r6, r4
   1278c:	ror	fp, r4, #11
   12790:	ldr	r8, [sp, #56]	; 0x38
   12794:	add	r2, r9, r2
   12798:	eor	r6, r6, r3
   1279c:	eor	fp, fp, r4, ror #6
   127a0:	str	sl, [sp, #52]	; 0x34
   127a4:	eor	fp, fp, r4, ror #25
   127a8:	orr	sl, r0, r1
   127ac:	add	r6, r6, r2
   127b0:	add	r6, r6, fp
   127b4:	and	sl, sl, ip
   127b8:	and	fp, r0, r1
   127bc:	ror	r2, r1, #13
   127c0:	orr	sl, sl, fp
   127c4:	eor	r2, r2, r1, ror #2
   127c8:	ldr	fp, [sp, #68]	; 0x44
   127cc:	ror	r9, r8, #18
   127d0:	eor	r9, r9, r8, ror #7
   127d4:	eor	r2, r2, r1, ror #22
   127d8:	eor	r9, r9, r8, lsr #3
   127dc:	add	r2, r2, sl
   127e0:	ldr	r8, [sp, #28]
   127e4:	add	r2, r2, r6
   127e8:	add	lr, lr, r6
   127ec:	ror	sl, fp, #19
   127f0:	ldr	r6, [sp, #36]	; 0x24
   127f4:	add	r9, r9, r8
   127f8:	eor	sl, sl, fp, ror #17
   127fc:	eor	sl, sl, fp, lsr #10
   12800:	add	r6, r9, r6
   12804:	ldr	r9, [pc, #-3108]	; 11be8 <abort@plt+0x16d0>
   12808:	add	r8, sl, r6
   1280c:	eor	r6, r5, r4
   12810:	add	r9, r8, r9
   12814:	and	r6, r6, lr
   12818:	ror	fp, lr, #11
   1281c:	str	r8, [sp, #72]	; 0x48
   12820:	add	r3, r9, r3
   12824:	ldr	r8, [sp, #60]	; 0x3c
   12828:	eor	r6, r6, r5
   1282c:	eor	fp, fp, lr, ror #6
   12830:	orr	sl, r1, r2
   12834:	eor	fp, fp, lr, ror #25
   12838:	add	r6, r6, r3
   1283c:	add	r6, r6, fp
   12840:	and	sl, sl, r0
   12844:	and	fp, r1, r2
   12848:	ror	r3, r2, #13
   1284c:	orr	sl, sl, fp
   12850:	eor	r3, r3, r2, ror #2
   12854:	ldr	fp, [sp, #52]	; 0x34
   12858:	ror	r9, r8, #18
   1285c:	eor	r9, r9, r8, ror #7
   12860:	eor	r3, r3, r2, ror #22
   12864:	eor	r9, r9, r8, lsr #3
   12868:	add	r3, r3, sl
   1286c:	ldr	r8, [sp, #56]	; 0x38
   12870:	add	r3, r3, r6
   12874:	add	ip, ip, r6
   12878:	ror	sl, fp, #19
   1287c:	ldr	r6, [sp, #40]	; 0x28
   12880:	add	r9, r9, r8
   12884:	eor	sl, sl, fp, ror #17
   12888:	add	r8, r9, r6
   1288c:	eor	sl, sl, fp, lsr #10
   12890:	ldr	r6, [pc, #-3244]	; 11bec <abort@plt+0x16d4>
   12894:	add	r9, sl, r8
   12898:	eor	fp, r4, lr
   1289c:	and	fp, fp, ip
   128a0:	add	r6, r9, r6
   128a4:	add	r6, r6, r5
   128a8:	eor	r5, fp, r4
   128ac:	ldr	fp, [sp, #64]	; 0x40
   128b0:	str	r9, [sp, #28]
   128b4:	ror	r9, ip, #11
   128b8:	eor	r9, r9, ip, ror #6
   128bc:	add	r5, r5, r6
   128c0:	ror	r6, fp, #18
   128c4:	orr	sl, r2, r3
   128c8:	eor	r9, r9, ip, ror #25
   128cc:	ror	r8, r3, #13
   128d0:	eor	r6, r6, fp, ror #7
   128d4:	add	r5, r5, r9
   128d8:	and	sl, sl, r1
   128dc:	and	r9, r2, r3
   128e0:	eor	r8, r8, r3, ror #2
   128e4:	eor	r6, r6, fp, lsr #3
   128e8:	ldr	fp, [sp, #72]	; 0x48
   128ec:	orr	sl, sl, r9
   128f0:	eor	r8, r8, r3, ror #22
   128f4:	add	r8, r8, sl
   128f8:	ldr	sl, [sp, #60]	; 0x3c
   128fc:	ror	r9, fp, #19
   12900:	add	r0, r0, r5
   12904:	add	r6, r6, sl
   12908:	add	r5, r8, r5
   1290c:	eor	r9, r9, fp, ror #17
   12910:	mov	sl, r0
   12914:	eor	r9, r9, fp, lsr #10
   12918:	mov	r0, r5
   1291c:	add	r6, r6, r7
   12920:	ldr	r5, [pc, #-3384]	; 11bf0 <abort@plt+0x16d8>
   12924:	add	r6, r6, r9
   12928:	eor	r9, lr, ip
   1292c:	ldr	fp, [sp, #8]
   12930:	add	r5, r6, r5
   12934:	and	r9, r9, sl
   12938:	eor	r9, r9, lr
   1293c:	add	r4, r5, r4
   12940:	str	r6, [sp, #40]	; 0x28
   12944:	add	r4, r9, r4
   12948:	mov	r6, sl
   1294c:	ldr	r9, [sp, #8]
   12950:	ror	r7, sl, #11
   12954:	ror	r8, r0, #13
   12958:	orr	sl, r3, r0
   1295c:	ror	r5, fp, #18
   12960:	eor	r7, r7, r6, ror #6
   12964:	and	sl, sl, r2
   12968:	eor	r8, r8, r0, ror #2
   1296c:	eor	r5, r5, fp, ror #7
   12970:	and	fp, r3, r0
   12974:	eor	r7, r7, r6, ror #25
   12978:	eor	r8, r8, r0, ror #22
   1297c:	orr	sl, sl, fp
   12980:	eor	r5, r5, r9, lsr #3
   12984:	ldr	r9, [sp, #28]
   12988:	add	r4, r4, r7
   1298c:	add	sl, r8, sl
   12990:	ldr	r7, [sp, #28]
   12994:	ldr	fp, [sp, #64]	; 0x40
   12998:	add	r8, sl, r4
   1299c:	add	r1, r1, r4
   129a0:	ror	r9, r9, #19
   129a4:	mov	r4, r8
   129a8:	ldr	r8, [sp, #44]	; 0x2c
   129ac:	add	r5, r5, fp
   129b0:	eor	r9, r9, r7, ror #17
   129b4:	eor	r9, r9, r7, lsr #10
   129b8:	add	r5, r5, r8
   129bc:	ldr	fp, [pc, #-3536]	; 11bf4 <abort@plt+0x16dc>
   129c0:	add	r5, r5, r9
   129c4:	str	r4, [sp, #24]
   129c8:	add	fp, r5, fp
   129cc:	eor	r7, ip, r6
   129d0:	add	lr, fp, lr
   129d4:	ldr	fp, [sp, #24]
   129d8:	str	r6, [sp, #44]	; 0x2c
   129dc:	and	r7, r7, r1
   129e0:	ldr	r6, [sp, #32]
   129e4:	eor	r7, r7, ip
   129e8:	ror	r8, r4, #13
   129ec:	eor	r8, r8, fp, ror #2
   129f0:	add	lr, r7, lr
   129f4:	ldr	fp, [sp, #24]
   129f8:	ldr	r7, [sp, #24]
   129fc:	orr	sl, r0, r4
   12a00:	ror	r9, r1, #11
   12a04:	ror	r4, r6, #18
   12a08:	and	sl, sl, r3
   12a0c:	eor	r9, r9, r1, ror #6
   12a10:	eor	r4, r4, r6, ror #7
   12a14:	and	fp, r0, fp
   12a18:	eor	r9, r9, r1, ror #25
   12a1c:	eor	r8, r8, r7, ror #22
   12a20:	orr	fp, sl, fp
   12a24:	eor	r4, r4, r6, lsr #3
   12a28:	ldr	r6, [sp, #40]	; 0x28
   12a2c:	add	lr, lr, r9
   12a30:	add	fp, r8, fp
   12a34:	ldr	r9, [sp, #8]
   12a38:	add	r2, r2, lr
   12a3c:	add	lr, fp, lr
   12a40:	ror	sl, r6, #19
   12a44:	add	r4, r4, r9
   12a48:	mov	r9, lr
   12a4c:	ldr	lr, [sp, #48]	; 0x30
   12a50:	eor	sl, sl, r6, ror #17
   12a54:	add	r4, r4, lr
   12a58:	eor	r6, sl, r6, lsr #10
   12a5c:	ldr	fp, [pc, #-3692]	; 11bf8 <abort@plt+0x16e0>
   12a60:	add	r6, r4, r6
   12a64:	ldr	lr, [sp, #44]	; 0x2c
   12a68:	add	fp, r6, fp
   12a6c:	ldr	sl, [sp, #24]
   12a70:	mov	r4, r9
   12a74:	eor	r8, lr, r1
   12a78:	add	ip, fp, ip
   12a7c:	ldr	fp, [sp, #44]	; 0x2c
   12a80:	str	r4, [sp, #8]
   12a84:	and	r8, r8, r2
   12a88:	eor	r8, r8, fp
   12a8c:	orr	r9, sl, r9
   12a90:	mov	fp, sl
   12a94:	ldr	sl, [sp, #8]
   12a98:	ror	lr, r4, #13
   12a9c:	ldr	r4, [sp, #12]
   12aa0:	and	sl, fp, sl
   12aa4:	ldr	fp, [sp, #12]
   12aa8:	str	r0, [sp, #40]	; 0x28
   12aac:	and	r9, r9, r0
   12ab0:	ldr	r0, [sp, #8]
   12ab4:	ror	r4, r4, #18
   12ab8:	orr	r9, r9, sl
   12abc:	ror	r7, r2, #11
   12ac0:	ldr	sl, [sp, #32]
   12ac4:	eor	r4, r4, fp, ror #7
   12ac8:	eor	r7, r7, r2, ror #6
   12acc:	eor	lr, lr, r0, ror #2
   12ad0:	eor	r4, r4, fp, lsr #3
   12ad4:	eor	r7, r7, r2, ror #25
   12ad8:	add	ip, r8, ip
   12adc:	eor	lr, lr, r0, ror #22
   12ae0:	add	r4, r4, sl
   12ae4:	ldr	sl, [sp, #16]
   12ae8:	add	ip, ip, r7
   12aec:	add	lr, lr, r9
   12af0:	ror	fp, r5, #19
   12af4:	ldr	r9, [sp, #68]	; 0x44
   12af8:	add	r7, lr, ip
   12afc:	eor	fp, fp, r5, ror #17
   12b00:	add	r3, r3, ip
   12b04:	add	r4, r4, r9
   12b08:	mov	ip, r0
   12b0c:	orr	r8, r0, r7
   12b10:	eor	fp, fp, r5, lsr #10
   12b14:	ror	r0, sl, #18
   12b18:	ldr	r9, [pc, #-3876]	; 11bfc <abort@plt+0x16e4>
   12b1c:	add	fp, fp, r4
   12b20:	str	r0, [sp, #16]
   12b24:	ldr	r0, [sp, #44]	; 0x2c
   12b28:	add	r9, fp, r9
   12b2c:	eor	r5, r1, r2
   12b30:	add	r0, r9, r0
   12b34:	and	r9, ip, r7
   12b38:	ldr	ip, [sp, #24]
   12b3c:	and	r5, r5, r3
   12b40:	ror	lr, r3, #11
   12b44:	eor	r5, r5, r1
   12b48:	eor	lr, lr, r3, ror #6
   12b4c:	and	r8, r8, ip
   12b50:	ldr	ip, [sp, #16]
   12b54:	eor	lr, lr, r3, ror #25
   12b58:	add	r0, r5, r0
   12b5c:	add	r0, r0, lr
   12b60:	eor	ip, ip, sl, ror #7
   12b64:	ldr	lr, [sp, #12]
   12b68:	ror	r4, r7, #13
   12b6c:	eor	ip, ip, sl, lsr #3
   12b70:	str	sl, [sp, #16]
   12b74:	eor	r4, r4, r7, ror #2
   12b78:	orr	r8, r8, r9
   12b7c:	ror	sl, r6, #19
   12b80:	ldr	r9, [sp, #52]	; 0x34
   12b84:	add	ip, ip, lr
   12b88:	ldr	lr, [sp, #40]	; 0x28
   12b8c:	eor	r4, r4, r7, ror #22
   12b90:	eor	sl, sl, r6, ror #17
   12b94:	add	r8, r4, r8
   12b98:	eor	sl, sl, r6, lsr #10
   12b9c:	add	r4, lr, r0
   12ba0:	add	ip, ip, r9
   12ba4:	ldr	lr, [pc, #-4012]	; 11c00 <abort@plt+0x16e8>
   12ba8:	add	r9, ip, sl
   12bac:	add	lr, r9, lr
   12bb0:	add	r0, r8, r0
   12bb4:	eor	r6, r2, r3
   12bb8:	add	r1, lr, r1
   12bbc:	ldr	lr, [sp, #8]
   12bc0:	orr	r8, r7, r0
   12bc4:	and	r6, r6, r4
   12bc8:	eor	r6, r6, r2
   12bcc:	ror	ip, r4, #11
   12bd0:	and	r8, r8, lr
   12bd4:	ldr	lr, [sp, #20]
   12bd8:	ror	r5, r0, #13
   12bdc:	eor	ip, ip, r4, ror #6
   12be0:	add	r1, r6, r1
   12be4:	ldr	r6, [sp, #20]
   12be8:	and	sl, r7, r0
   12bec:	eor	ip, ip, r4, ror #25
   12bf0:	eor	r5, r5, r0, ror #2
   12bf4:	add	r1, r1, ip
   12bf8:	orr	r8, r8, sl
   12bfc:	ldr	ip, [sp, #24]
   12c00:	ldr	sl, [sp, #16]
   12c04:	str	r9, [sp, #12]
   12c08:	eor	r5, r5, r0, ror #22
   12c0c:	ldr	r9, [pc, #492]	; 12e00 <abort@plt+0x28e8>
   12c10:	ror	lr, lr, #18
   12c14:	add	r5, r5, r8
   12c18:	eor	lr, lr, r6, ror #7
   12c1c:	add	r8, ip, r1
   12c20:	add	r9, sl, r9
   12c24:	add	ip, r5, r1
   12c28:	eor	lr, lr, r6, lsr #3
   12c2c:	ldr	r5, [sp, #72]	; 0x48
   12c30:	ror	r6, fp, #19
   12c34:	add	lr, lr, r9
   12c38:	eor	r6, r6, fp, ror #17
   12c3c:	eor	r1, r3, r4
   12c40:	add	lr, lr, r5
   12c44:	eor	fp, r6, fp, lsr #10
   12c48:	add	fp, lr, fp
   12c4c:	and	r6, r1, r8
   12c50:	eor	r6, r6, r3
   12c54:	add	r2, fp, r2
   12c58:	ldr	fp, [sp, #36]	; 0x24
   12c5c:	add	r2, r2, r6
   12c60:	ldr	r6, [sp, #36]	; 0x24
   12c64:	ror	r5, r8, #11
   12c68:	ror	r1, fp, #18
   12c6c:	orr	r9, r0, ip
   12c70:	ror	lr, ip, #13
   12c74:	eor	r5, r5, r8, ror #6
   12c78:	eor	r1, r1, r6, ror #7
   12c7c:	ldr	sl, [pc, #384]	; 12e04 <abort@plt+0x28ec>
   12c80:	ldr	r6, [sp, #20]
   12c84:	and	fp, r0, ip
   12c88:	eor	r5, r5, r8, ror #25
   12c8c:	and	r9, r9, r7
   12c90:	eor	lr, lr, ip, ror #2
   12c94:	eor	lr, lr, ip, ror #22
   12c98:	add	r2, r2, r5
   12c9c:	add	sl, r6, sl
   12ca0:	orr	r9, r9, fp
   12ca4:	ldr	r6, [sp, #36]	; 0x24
   12ca8:	ldr	r5, [sp, #12]
   12cac:	add	r9, lr, r9
   12cb0:	ldr	lr, [sp, #8]
   12cb4:	eor	r1, r1, r6, lsr #3
   12cb8:	add	fp, lr, r2
   12cbc:	ror	r6, r5, #19
   12cc0:	add	r2, r9, r2
   12cc4:	mov	lr, r5
   12cc8:	ldr	r9, [sp, #28]
   12ccc:	add	r1, r1, sl
   12cd0:	eor	r6, r6, r5, ror #17
   12cd4:	add	r1, r1, r9
   12cd8:	eor	r5, r4, r8
   12cdc:	eor	r6, r6, lr, lsr #10
   12ce0:	add	r6, r1, r6
   12ce4:	and	r5, r5, fp
   12ce8:	ror	r1, fp, #11
   12cec:	eor	r5, r5, r4
   12cf0:	add	r3, r6, r3
   12cf4:	eor	r1, r1, fp, ror #6
   12cf8:	add	r3, r3, r5
   12cfc:	eor	r1, r1, fp, ror #25
   12d00:	orr	r9, ip, r2
   12d04:	add	r3, r3, r1
   12d08:	ror	lr, r2, #13
   12d0c:	ldr	r5, [sp, #104]	; 0x68
   12d10:	and	r9, r9, r0
   12d14:	and	r6, ip, r2
   12d18:	add	r7, r7, r3
   12d1c:	eor	lr, lr, r2, ror #2
   12d20:	add	r5, r5, r7
   12d24:	orr	r6, r9, r6
   12d28:	eor	lr, lr, r2, ror #22
   12d2c:	add	lr, lr, r6
   12d30:	str	r5, [sp, #104]	; 0x68
   12d34:	mov	r6, r5
   12d38:	ldr	r5, [sp, #92]	; 0x5c
   12d3c:	ldr	r1, [sp, #4]
   12d40:	add	r2, r5, r2
   12d44:	add	r3, lr, r3
   12d48:	ldr	lr, [sp, #120]	; 0x78
   12d4c:	mov	r7, r2
   12d50:	add	r1, r1, #64	; 0x40
   12d54:	str	r2, [sp, #92]	; 0x5c
   12d58:	ldr	r2, [sp, #88]	; 0x58
   12d5c:	cmp	lr, r1
   12d60:	str	r1, [sp, #4]
   12d64:	ldr	r1, [sp, #116]	; 0x74
   12d68:	add	r3, r2, r3
   12d6c:	add	r1, r1, r4
   12d70:	ldr	lr, [sp, #100]	; 0x64
   12d74:	ldr	r4, [sp, #96]	; 0x60
   12d78:	mov	r9, r3
   12d7c:	str	r3, [sp, #88]	; 0x58
   12d80:	ldr	r3, [sp, #124]	; 0x7c
   12d84:	add	r0, lr, r0
   12d88:	add	ip, r4, ip
   12d8c:	ldr	lr, [sp, #112]	; 0x70
   12d90:	ldr	r4, [sp, #108]	; 0x6c
   12d94:	str	r0, [r3, #12]
   12d98:	str	r0, [sp, #100]	; 0x64
   12d9c:	mov	r5, r0
   12da0:	mov	r0, r3
   12da4:	add	lr, lr, r8
   12da8:	add	r4, r4, fp
   12dac:	str	r1, [r3, #28]
   12db0:	str	r6, [r3, #16]
   12db4:	str	r7, [r3, #4]
   12db8:	str	lr, [r3, #24]
   12dbc:	str	ip, [r3, #8]
   12dc0:	str	r4, [r3, #20]
   12dc4:	str	r1, [sp, #116]	; 0x74
   12dc8:	mov	r8, r1
   12dcc:	str	lr, [sp, #112]	; 0x70
   12dd0:	mov	r1, r6
   12dd4:	str	ip, [sp, #96]	; 0x60
   12dd8:	mov	r6, r7
   12ddc:	str	r4, [sp, #108]	; 0x6c
   12de0:	mov	r3, r9
   12de4:	str	r9, [r0]
   12de8:	mov	sl, r4
   12dec:	mov	r7, ip
   12df0:	mov	r2, lr
   12df4:	bhi	10b14 <abort@plt+0x5fc>
   12df8:	add	sp, sp, #132	; 0x84
   12dfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12e00:	mrclt	3, 7, sl, cr9, cr7, {7}
   12e04:			; <UNDEFINED> instruction: 0xc67178f2
   12e08:	push	{r4, r5, r6, lr}
   12e0c:	mov	r4, r0
   12e10:	ldr	r0, [r0, #40]	; 0x28
   12e14:	ldr	r3, [r4, #32]
   12e18:	cmp	r0, #55	; 0x37
   12e1c:	add	r3, r0, r3
   12e20:	movhi	r5, #128	; 0x80
   12e24:	movls	r5, #64	; 0x40
   12e28:	movhi	r2, #120	; 0x78
   12e2c:	movls	r2, #56	; 0x38
   12e30:	movhi	ip, #31
   12e34:	movls	ip, #15
   12e38:	movhi	lr, #30
   12e3c:	movls	lr, #14
   12e40:	cmp	r0, r3
   12e44:	str	r3, [r4, #32]
   12e48:	ldrhi	r1, [r4, #36]	; 0x24
   12e4c:	ldrls	r6, [r4, #36]	; 0x24
   12e50:	addhi	r6, r1, #1
   12e54:	lsr	r1, r3, #29
   12e58:	add	lr, r4, lr, lsl #2
   12e5c:	add	ip, r4, ip, lsl #2
   12e60:	orr	r1, r1, r6, lsl #3
   12e64:	lsl	r3, r3, #3
   12e68:	strhi	r6, [r4, #36]	; 0x24
   12e6c:	rev	r1, r1
   12e70:	add	r6, r4, #44	; 0x2c
   12e74:	rev	r3, r3
   12e78:	str	r1, [lr, #44]	; 0x2c
   12e7c:	sub	r2, r2, r0
   12e80:	ldr	r1, [pc, #28]	; 12ea4 <abort@plt+0x298c>
   12e84:	add	r0, r6, r0
   12e88:	str	r3, [ip, #44]	; 0x2c
   12e8c:	bl	10494 <memcpy@plt>
   12e90:	mov	r2, r4
   12e94:	mov	r1, r5
   12e98:	mov	r0, r6
   12e9c:	pop	{r4, r5, r6, lr}
   12ea0:	b	10a80 <abort@plt+0x568>
   12ea4:			; <UNDEFINED> instruction: 0x000136bc
   12ea8:	push	{r4, r5, r6, lr}
   12eac:	mov	r5, r0
   12eb0:	mov	r4, r1
   12eb4:	bl	12e08 <abort@plt+0x28f0>
   12eb8:	ldr	r3, [r5]
   12ebc:	mov	r0, r4
   12ec0:	rev	r3, r3
   12ec4:	str	r3, [r4]
   12ec8:	ldr	r3, [r5, #4]
   12ecc:	rev	r3, r3
   12ed0:	str	r3, [r4, #4]
   12ed4:	ldr	r3, [r5, #8]
   12ed8:	rev	r3, r3
   12edc:	str	r3, [r4, #8]
   12ee0:	ldr	r3, [r5, #12]
   12ee4:	rev	r3, r3
   12ee8:	str	r3, [r4, #12]
   12eec:	ldr	r3, [r5, #16]
   12ef0:	rev	r3, r3
   12ef4:	str	r3, [r4, #16]
   12ef8:	ldr	r3, [r5, #20]
   12efc:	rev	r3, r3
   12f00:	str	r3, [r4, #20]
   12f04:	ldr	r3, [r5, #24]
   12f08:	rev	r3, r3
   12f0c:	str	r3, [r4, #24]
   12f10:	ldr	r3, [r5, #28]
   12f14:	rev	r3, r3
   12f18:	str	r3, [r4, #28]
   12f1c:	pop	{r4, r5, r6, pc}
   12f20:	push	{r4, r5, r6, lr}
   12f24:	mov	r5, r0
   12f28:	mov	r4, r1
   12f2c:	bl	12e08 <abort@plt+0x28f0>
   12f30:	ldr	r3, [r5]
   12f34:	mov	r0, r4
   12f38:	rev	r3, r3
   12f3c:	str	r3, [r4]
   12f40:	ldr	r3, [r5, #4]
   12f44:	rev	r3, r3
   12f48:	str	r3, [r4, #4]
   12f4c:	ldr	r3, [r5, #8]
   12f50:	rev	r3, r3
   12f54:	str	r3, [r4, #8]
   12f58:	ldr	r3, [r5, #12]
   12f5c:	rev	r3, r3
   12f60:	str	r3, [r4, #12]
   12f64:	ldr	r3, [r5, #16]
   12f68:	rev	r3, r3
   12f6c:	str	r3, [r4, #16]
   12f70:	ldr	r3, [r5, #20]
   12f74:	rev	r3, r3
   12f78:	str	r3, [r4, #20]
   12f7c:	ldr	r3, [r5, #24]
   12f80:	rev	r3, r3
   12f84:	str	r3, [r4, #24]
   12f88:	pop	{r4, r5, r6, pc}
   12f8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12f90:	mov	r6, r2
   12f94:	ldr	r4, [r2, #40]	; 0x28
   12f98:	mov	r8, r0
   12f9c:	cmp	r4, #0
   12fa0:	mov	r5, r1
   12fa4:	bne	13094 <abort@plt+0x2b7c>
   12fa8:	cmp	r5, #63	; 0x3f
   12fac:	bls	13084 <abort@plt+0x2b6c>
   12fb0:	tst	r8, #3
   12fb4:	beq	13068 <abort@plt+0x2b50>
   12fb8:	cmp	r5, #64	; 0x40
   12fbc:	add	r7, r6, #44	; 0x2c
   12fc0:	beq	13040 <abort@plt+0x2b28>
   12fc4:	mov	sl, r5
   12fc8:	mov	r4, r8
   12fcc:	mov	r9, #64	; 0x40
   12fd0:	add	r2, r4, #64	; 0x40
   12fd4:	mov	r3, r7
   12fd8:	ldr	lr, [r4]
   12fdc:	ldr	ip, [r4, #4]
   12fe0:	ldr	r0, [r4, #8]
   12fe4:	ldr	r1, [r4, #12]
   12fe8:	add	r4, r4, #16
   12fec:	cmp	r4, r2
   12ff0:	str	lr, [r3]
   12ff4:	str	ip, [r3, #4]
   12ff8:	str	r0, [r3, #8]
   12ffc:	str	r1, [r3, #12]
   13000:	add	r3, r3, #16
   13004:	bne	12fd8 <abort@plt+0x2ac0>
   13008:	sub	sl, sl, #64	; 0x40
   1300c:	mov	r2, r6
   13010:	mov	r1, r9
   13014:	mov	r0, r7
   13018:	bl	10a80 <abort@plt+0x568>
   1301c:	cmp	sl, #64	; 0x40
   13020:	bhi	12fd0 <abort@plt+0x2ab8>
   13024:	sub	r3, r5, #65	; 0x41
   13028:	bic	r2, r3, #63	; 0x3f
   1302c:	mov	r3, r2
   13030:	sub	r5, r5, #64	; 0x40
   13034:	add	r2, r2, #64	; 0x40
   13038:	sub	r5, r5, r3
   1303c:	add	r8, r8, r2
   13040:	ldr	r4, [r6, #40]	; 0x28
   13044:	mov	r1, r8
   13048:	add	r0, r7, r4
   1304c:	mov	r2, r5
   13050:	add	r4, r4, r5
   13054:	bl	10494 <memcpy@plt>
   13058:	cmp	r4, #63	; 0x3f
   1305c:	bhi	130d4 <abort@plt+0x2bbc>
   13060:	str	r4, [r6, #40]	; 0x28
   13064:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13068:	bic	r4, r5, #63	; 0x3f
   1306c:	mov	r0, r8
   13070:	mov	r1, r4
   13074:	mov	r2, r6
   13078:	bl	10a80 <abort@plt+0x568>
   1307c:	and	r5, r5, #63	; 0x3f
   13080:	add	r8, r8, r4
   13084:	cmp	r5, #0
   13088:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1308c:	add	r7, r6, #44	; 0x2c
   13090:	b	13040 <abort@plt+0x2b28>
   13094:	rsb	r7, r4, #128	; 0x80
   13098:	cmp	r7, r1
   1309c:	movcs	r7, r1
   130a0:	add	r9, r2, #44	; 0x2c
   130a4:	mov	r1, r8
   130a8:	mov	r2, r7
   130ac:	add	r0, r9, r4
   130b0:	bl	10494 <memcpy@plt>
   130b4:	ldr	r1, [r6, #40]	; 0x28
   130b8:	add	r1, r7, r1
   130bc:	cmp	r1, #64	; 0x40
   130c0:	str	r1, [r6, #40]	; 0x28
   130c4:	bhi	13100 <abort@plt+0x2be8>
   130c8:	add	r8, r8, r7
   130cc:	sub	r5, r5, r7
   130d0:	b	12fa8 <abort@plt+0x2a90>
   130d4:	sub	r4, r4, #64	; 0x40
   130d8:	mov	r2, r6
   130dc:	mov	r1, #64	; 0x40
   130e0:	mov	r0, r7
   130e4:	bl	10a80 <abort@plt+0x568>
   130e8:	mov	r0, r7
   130ec:	mov	r2, r4
   130f0:	add	r1, r6, #108	; 0x6c
   130f4:	bl	10494 <memcpy@plt>
   130f8:	str	r4, [r6, #40]	; 0x28
   130fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13100:	mov	r2, r6
   13104:	mov	r0, r9
   13108:	bic	r1, r1, #63	; 0x3f
   1310c:	bl	10a80 <abort@plt+0x568>
   13110:	ldr	r2, [r6, #40]	; 0x28
   13114:	add	r1, r4, r7
   13118:	and	r2, r2, #63	; 0x3f
   1311c:	bic	r1, r1, #63	; 0x3f
   13120:	add	r1, r9, r1
   13124:	mov	r0, r9
   13128:	str	r2, [r6, #40]	; 0x28
   1312c:	bl	10494 <memcpy@plt>
   13130:	b	130c8 <abort@plt+0x2bb0>
   13134:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13138:	mov	r6, r1
   1313c:	sub	sp, sp, #180	; 0xb4
   13140:	ldr	ip, [pc, #540]	; 13364 <abort@plt+0x2e4c>
   13144:	ldr	r1, [pc, #540]	; 13368 <abort@plt+0x2e50>
   13148:	ldr	r3, [pc, #540]	; 1336c <abort@plt+0x2e54>
   1314c:	ldr	r4, [pc, #540]	; 13370 <abort@plt+0x2e58>
   13150:	ldr	lr, [pc, #540]	; 13374 <abort@plt+0x2e5c>
   13154:	mov	r5, r2
   13158:	str	ip, [sp, #4]
   1315c:	str	r1, [sp, #8]
   13160:	ldr	ip, [pc, #528]	; 13378 <abort@plt+0x2e60>
   13164:	ldr	r1, [pc, #528]	; 1337c <abort@plt+0x2e64>
   13168:	ldr	r2, [pc, #528]	; 13380 <abort@plt+0x2e68>
   1316c:	str	r3, [sp, #16]
   13170:	cmp	r6, #63	; 0x3f
   13174:	mov	r3, #0
   13178:	str	r4, [sp, #12]
   1317c:	str	lr, [sp, #20]
   13180:	str	ip, [sp, #24]
   13184:	str	r1, [sp, #28]
   13188:	str	r2, [sp, #32]
   1318c:	str	r3, [sp, #40]	; 0x28
   13190:	str	r3, [sp, #36]	; 0x24
   13194:	str	r3, [sp, #44]	; 0x2c
   13198:	mov	sl, r0
   1319c:	bls	13248 <abort@plt+0x2d30>
   131a0:	tst	r0, #3
   131a4:	beq	132c0 <abort@plt+0x2da8>
   131a8:	cmp	r6, #64	; 0x40
   131ac:	beq	132e8 <abort@plt+0x2dd0>
   131b0:	mov	r9, r6
   131b4:	mov	r4, r0
   131b8:	add	r7, sp, #48	; 0x30
   131bc:	add	r8, sp, #4
   131c0:	add	fp, r4, #64	; 0x40
   131c4:	mov	lr, r7
   131c8:	ldr	r0, [r4]
   131cc:	ldr	r1, [r4, #4]
   131d0:	ldr	r2, [r4, #8]
   131d4:	ldr	r3, [r4, #12]
   131d8:	mov	ip, lr
   131dc:	add	r4, r4, #16
   131e0:	cmp	r4, fp
   131e4:	stmia	ip!, {r0, r1, r2, r3}
   131e8:	mov	lr, ip
   131ec:	bne	131c8 <abort@plt+0x2cb0>
   131f0:	sub	r9, r9, #64	; 0x40
   131f4:	mov	r2, r8
   131f8:	mov	r1, #64	; 0x40
   131fc:	mov	r0, r7
   13200:	bl	10a80 <abort@plt+0x568>
   13204:	cmp	r9, #64	; 0x40
   13208:	bhi	131c0 <abort@plt+0x2ca8>
   1320c:	sub	r2, r6, #65	; 0x41
   13210:	bic	r1, r2, #63	; 0x3f
   13214:	mov	r2, r1
   13218:	sub	r6, r6, #64	; 0x40
   1321c:	add	r1, r1, #64	; 0x40
   13220:	sub	r2, r6, r2
   13224:	add	r1, sl, r1
   13228:	ldr	r6, [sp, #44]	; 0x2c
   1322c:	add	r0, r7, r6
   13230:	add	r6, r2, r6
   13234:	bl	10494 <memcpy@plt>
   13238:	cmp	r6, #63	; 0x3f
   1323c:	bhi	13320 <abort@plt+0x2e08>
   13240:	str	r6, [sp, #44]	; 0x2c
   13244:	b	13254 <abort@plt+0x2d3c>
   13248:	cmp	r6, #0
   1324c:	bne	1334c <abort@plt+0x2e34>
   13250:	add	r8, sp, #4
   13254:	mov	r0, r8
   13258:	bl	12e08 <abort@plt+0x28f0>
   1325c:	add	r0, sp, #20
   13260:	ldr	r6, [sp, #4]
   13264:	ldm	r0, {r0, r1, r2, r3}
   13268:	rev	r6, r6
   1326c:	ldr	r4, [sp, #8]
   13270:	ldr	lr, [sp, #12]
   13274:	ldr	ip, [sp, #16]
   13278:	rev	r4, r4
   1327c:	rev	lr, lr
   13280:	rev	ip, ip
   13284:	rev	r0, r0
   13288:	rev	r1, r1
   1328c:	rev	r2, r2
   13290:	rev	r3, r3
   13294:	str	r0, [r5, #16]
   13298:	str	r6, [r5]
   1329c:	mov	r0, r5
   132a0:	str	r4, [r5, #4]
   132a4:	str	lr, [r5, #8]
   132a8:	str	ip, [r5, #12]
   132ac:	str	r1, [r5, #20]
   132b0:	str	r2, [r5, #24]
   132b4:	str	r3, [r5, #28]
   132b8:	add	sp, sp, #180	; 0xb4
   132bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   132c0:	bic	r4, r6, #63	; 0x3f
   132c4:	add	r8, sp, #4
   132c8:	mov	r1, r4
   132cc:	mov	r2, r8
   132d0:	bl	10a80 <abort@plt+0x568>
   132d4:	ands	r2, r6, #63	; 0x3f
   132d8:	addne	r1, sl, r4
   132dc:	addne	r7, sp, #48	; 0x30
   132e0:	beq	13254 <abort@plt+0x2d3c>
   132e4:	b	13228 <abort@plt+0x2d10>
   132e8:	add	r7, sp, #48	; 0x30
   132ec:	add	r4, r0, #64	; 0x40
   132f0:	mov	lr, r7
   132f4:	ldr	r0, [sl]
   132f8:	ldr	r1, [sl, #4]
   132fc:	ldr	r2, [sl, #8]
   13300:	ldr	r3, [sl, #12]
   13304:	mov	ip, lr
   13308:	add	sl, sl, #16
   1330c:	cmp	sl, r4
   13310:	stmia	ip!, {r0, r1, r2, r3}
   13314:	mov	lr, ip
   13318:	bne	132f4 <abort@plt+0x2ddc>
   1331c:	add	r8, sp, #4
   13320:	mov	r2, r8
   13324:	mov	r0, r7
   13328:	sub	r6, r6, #64	; 0x40
   1332c:	mov	r1, #64	; 0x40
   13330:	bl	10a80 <abort@plt+0x568>
   13334:	mov	r0, r7
   13338:	mov	r2, r6
   1333c:	mov	r3, #128	; 0x80
   13340:	add	r1, sp, #112	; 0x70
   13344:	bl	104a0 <__memcpy_chk@plt>
   13348:	b	13240 <abort@plt+0x2d28>
   1334c:	mov	r1, sl
   13350:	mov	r2, r6
   13354:	add	r0, sp, #48	; 0x30
   13358:	bl	10494 <memcpy@plt>
   1335c:	add	r8, sp, #4
   13360:	b	13240 <abort@plt+0x2d28>
   13364:	bvs	28cd08 <stderr@@GLIBC_2.4+0x268cb8>
   13368:	bllt	19fed84 <stderr@@GLIBC_2.4+0x19dad34>
   1336c:	strbge	pc, [pc, #-1338]	; 12e3a <abort@plt+0x2922>	; <UNPREDICTABLE>
   13370:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   13374:	tstpl	lr, pc, ror r2
   13378:	blls	16d5b0 <stderr@@GLIBC_2.4+0x149560>
   1337c:	svcne	0x0083d9ab
   13380:	blpl	ff8467ec <stderr@@GLIBC_2.4+0xff82279c>
   13384:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13388:	mov	r6, r1
   1338c:	sub	sp, sp, #180	; 0xb4
   13390:	ldr	ip, [pc, #524]	; 135a4 <abort@plt+0x308c>
   13394:	ldr	r1, [pc, #524]	; 135a8 <abort@plt+0x3090>
   13398:	ldr	r3, [pc, #524]	; 135ac <abort@plt+0x3094>
   1339c:	ldr	r4, [pc, #524]	; 135b0 <abort@plt+0x3098>
   133a0:	ldr	lr, [pc, #524]	; 135b4 <abort@plt+0x309c>
   133a4:	mov	r5, r2
   133a8:	str	ip, [sp, #4]
   133ac:	str	r1, [sp, #8]
   133b0:	ldr	ip, [pc, #512]	; 135b8 <abort@plt+0x30a0>
   133b4:	ldr	r1, [pc, #512]	; 135bc <abort@plt+0x30a4>
   133b8:	ldr	r2, [pc, #512]	; 135c0 <abort@plt+0x30a8>
   133bc:	str	r3, [sp, #16]
   133c0:	cmp	r6, #63	; 0x3f
   133c4:	mov	r3, #0
   133c8:	str	r4, [sp, #12]
   133cc:	str	lr, [sp, #20]
   133d0:	str	ip, [sp, #24]
   133d4:	str	r1, [sp, #28]
   133d8:	str	r2, [sp, #32]
   133dc:	str	r3, [sp, #40]	; 0x28
   133e0:	str	r3, [sp, #36]	; 0x24
   133e4:	str	r3, [sp, #44]	; 0x2c
   133e8:	mov	sl, r0
   133ec:	bls	13498 <abort@plt+0x2f80>
   133f0:	tst	r0, #3
   133f4:	beq	13500 <abort@plt+0x2fe8>
   133f8:	cmp	r6, #64	; 0x40
   133fc:	beq	13528 <abort@plt+0x3010>
   13400:	mov	r9, r6
   13404:	mov	r4, r0
   13408:	add	r7, sp, #48	; 0x30
   1340c:	add	r8, sp, #4
   13410:	add	fp, r4, #64	; 0x40
   13414:	mov	lr, r7
   13418:	ldr	r0, [r4]
   1341c:	ldr	r1, [r4, #4]
   13420:	ldr	r2, [r4, #8]
   13424:	ldr	r3, [r4, #12]
   13428:	mov	ip, lr
   1342c:	add	r4, r4, #16
   13430:	cmp	r4, fp
   13434:	stmia	ip!, {r0, r1, r2, r3}
   13438:	mov	lr, ip
   1343c:	bne	13418 <abort@plt+0x2f00>
   13440:	sub	r9, r9, #64	; 0x40
   13444:	mov	r2, r8
   13448:	mov	r1, #64	; 0x40
   1344c:	mov	r0, r7
   13450:	bl	10a80 <abort@plt+0x568>
   13454:	cmp	r9, #64	; 0x40
   13458:	bhi	13410 <abort@plt+0x2ef8>
   1345c:	sub	r2, r6, #65	; 0x41
   13460:	bic	r1, r2, #63	; 0x3f
   13464:	mov	r2, r1
   13468:	sub	r6, r6, #64	; 0x40
   1346c:	add	r1, r1, #64	; 0x40
   13470:	sub	r2, r6, r2
   13474:	add	r1, sl, r1
   13478:	ldr	r6, [sp, #44]	; 0x2c
   1347c:	add	r0, r7, r6
   13480:	add	r6, r2, r6
   13484:	bl	10494 <memcpy@plt>
   13488:	cmp	r6, #63	; 0x3f
   1348c:	bhi	13560 <abort@plt+0x3048>
   13490:	str	r6, [sp, #44]	; 0x2c
   13494:	b	134a4 <abort@plt+0x2f8c>
   13498:	cmp	r6, #0
   1349c:	bne	1358c <abort@plt+0x3074>
   134a0:	add	r8, sp, #4
   134a4:	mov	r0, r8
   134a8:	bl	12e08 <abort@plt+0x28f0>
   134ac:	add	r0, sp, #16
   134b0:	ldmib	sp, {r4, lr}
   134b4:	ldm	r0, {r0, r1, r2, r3}
   134b8:	ldr	ip, [sp, #12]
   134bc:	rev	r4, r4
   134c0:	rev	lr, lr
   134c4:	rev	ip, ip
   134c8:	rev	r0, r0
   134cc:	rev	r1, r1
   134d0:	rev	r2, r2
   134d4:	rev	r3, r3
   134d8:	str	r0, [r5, #12]
   134dc:	str	r4, [r5]
   134e0:	mov	r0, r5
   134e4:	str	lr, [r5, #4]
   134e8:	str	ip, [r5, #8]
   134ec:	str	r1, [r5, #16]
   134f0:	str	r2, [r5, #20]
   134f4:	str	r3, [r5, #24]
   134f8:	add	sp, sp, #180	; 0xb4
   134fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13500:	bic	r4, r6, #63	; 0x3f
   13504:	add	r8, sp, #4
   13508:	mov	r1, r4
   1350c:	mov	r2, r8
   13510:	bl	10a80 <abort@plt+0x568>
   13514:	ands	r2, r6, #63	; 0x3f
   13518:	addne	r1, sl, r4
   1351c:	addne	r7, sp, #48	; 0x30
   13520:	beq	134a4 <abort@plt+0x2f8c>
   13524:	b	13478 <abort@plt+0x2f60>
   13528:	add	r7, sp, #48	; 0x30
   1352c:	add	r4, r0, #64	; 0x40
   13530:	mov	lr, r7
   13534:	ldr	r0, [sl]
   13538:	ldr	r1, [sl, #4]
   1353c:	ldr	r2, [sl, #8]
   13540:	ldr	r3, [sl, #12]
   13544:	mov	ip, lr
   13548:	add	sl, sl, #16
   1354c:	cmp	sl, r4
   13550:	stmia	ip!, {r0, r1, r2, r3}
   13554:	mov	lr, ip
   13558:	bne	13534 <abort@plt+0x301c>
   1355c:	add	r8, sp, #4
   13560:	mov	r2, r8
   13564:	mov	r0, r7
   13568:	sub	r6, r6, #64	; 0x40
   1356c:	mov	r1, #64	; 0x40
   13570:	bl	10a80 <abort@plt+0x568>
   13574:	mov	r0, r7
   13578:	mov	r2, r6
   1357c:	mov	r3, #128	; 0x80
   13580:	add	r1, sp, #112	; 0x70
   13584:	bl	104a0 <__memcpy_chk@plt>
   13588:	b	13490 <abort@plt+0x2f78>
   1358c:	mov	r1, sl
   13590:	mov	r2, r6
   13594:	add	r0, sp, #48	; 0x30
   13598:	bl	10494 <memcpy@plt>
   1359c:	add	r8, sp, #4
   135a0:	b	13490 <abort@plt+0x2f78>
   135a4:	ldrdgt	r9, [r5, -r8]
   135a8:	ldrbtcc	sp, [ip], -r7, lsl #10
   135ac:			; <UNDEFINED> instruction: 0xf70e5939
   135b0:	rsbscc	sp, r0, r7, lsl sp
   135b4:			; <UNDEFINED> instruction: 0xffc00b31
   135b8:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   135bc:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   135c0:	cdplt	15, 15, cr4, cr10, cr4, {5}
   135c4:	cmp	r0, #0
   135c8:	moveq	r0, #1
   135cc:	cmp	r0, #0
   135d0:	blt	135d8 <abort@plt+0x30c0>
   135d4:	b	104b8 <malloc@plt>
   135d8:	push	{r4, lr}
   135dc:	bl	104e8 <__errno_location@plt>
   135e0:	mov	r3, #12
   135e4:	str	r3, [r0]
   135e8:	mov	r0, #0
   135ec:	pop	{r4, pc}
   135f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   135f4:	mov	r7, r0
   135f8:	ldr	r6, [pc, #72]	; 13648 <abort@plt+0x3130>
   135fc:	ldr	r5, [pc, #72]	; 1364c <abort@plt+0x3134>
   13600:	add	r6, pc, r6
   13604:	add	r5, pc, r5
   13608:	sub	r6, r6, r5
   1360c:	mov	r8, r1
   13610:	mov	r9, r2
   13614:	bl	10468 <strtol@plt-0x20>
   13618:	asrs	r6, r6, #2
   1361c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   13620:	mov	r4, #0
   13624:	add	r4, r4, #1
   13628:	ldr	r3, [r5], #4
   1362c:	mov	r2, r9
   13630:	mov	r1, r8
   13634:	mov	r0, r7
   13638:	blx	r3
   1363c:	cmp	r6, r4
   13640:	bne	13624 <abort@plt+0x310c>
   13644:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13648:	andeq	r0, r1, r8, lsl #18
   1364c:	andeq	r0, r1, r0, lsl #18
   13650:	bx	lr

Disassembly of section .fini:

00013654 <.fini>:
   13654:	push	{r3, lr}
   13658:	pop	{r3, pc}
