int F_1 ( T_1 * V_1 )\r\n{\r\nint V_2 ;\r\nfor ( V_2 = 0 ; V_2 < V_3 ; ++ V_2 )\r\nif ( V_4 [ V_2 ] == NULL )\r\nbreak;\r\nif ( V_2 == V_3 )\r\nreturn - V_5 ;\r\nV_4 [ V_2 ] = V_1 ;\r\n++ V_6 ;\r\nreturn 0 ;\r\n}\r\nvoid F_2 ( T_1 * V_1 )\r\n{\r\nint V_2 ;\r\nfor ( V_2 = 0 ; V_2 < V_3 ; ++ V_2 )\r\nif ( V_4 [ V_2 ] == V_1 )\r\nbreak;\r\nif ( V_2 == V_3 ) {\r\nF_3 (KERN_WARNING LOGNAME L_1 ) ;\r\nreturn;\r\n}\r\nV_4 [ V_2 ] = NULL ;\r\n-- V_6 ;\r\n}\r\nvoid F_4 ( void T_2 * V_7 , int V_8 , int V_9 )\r\n{\r\nF_5 ( F_6 ( V_8 ) , V_7 + V_10 ) ;\r\nF_5 ( F_7 ( V_9 ) - 1 , V_7 + V_11 ) ;\r\nF_5 ( 0 , V_7 + V_12 ) ;\r\nF_5 ( 0 , V_7 + V_13 ) ;\r\n}\r\nvoid F_8 ( T_3 * V_14 )\r\n{\r\nV_14 -> V_15 = NULL ;\r\n}\r\nvoid F_9 ( T_3 * V_14 )\r\n{\r\nF_10 ( V_14 -> V_15 ) ;\r\nV_14 -> V_15 = NULL ;\r\n}\r\nint F_11 ( T_3 * V_14 , T_4 V_16 )\r\n{\r\nF_9 ( V_14 ) ;\r\nV_14 -> V_15 = F_12 ( V_16 ) ;\r\nV_14 -> V_16 = V_16 ;\r\nV_14 -> V_17 = 0 ;\r\nV_14 -> V_18 = 0 ;\r\nV_14 -> V_19 = 0 ;\r\nif ( ! V_14 -> V_15 )\r\nreturn - V_5 ;\r\nreturn 0 ;\r\n}\r\nvoid F_13 ( T_3 * V_14 )\r\n{\r\nV_14 -> V_19 = V_14 -> V_17 = V_14 -> V_18 = 0 ;\r\n}\r\nint F_14 ( T_3 * V_14 , char T_2 * V_20 , T_4 V_19 )\r\n{\r\nint V_21 = 0 ;\r\nwhile ( ( V_21 < V_19 ) && ( V_14 -> V_19 != V_14 -> V_16 ) ) {\r\nint V_22 ;\r\nif ( V_14 -> V_18 <= V_14 -> V_17 ) {\r\nV_22 = V_19 - V_21 ;\r\nif ( V_22 > V_14 -> V_16 - V_14 -> V_17 )\r\nV_22 = V_14 -> V_16 - V_14 -> V_17 ;\r\n}\r\nelse {\r\nV_22 = V_14 -> V_18 - V_14 -> V_17 ;\r\nif ( V_22 > V_19 - V_21 )\r\nV_22 = V_19 - V_21 ;\r\n}\r\nF_15 ( V_14 -> V_15 + V_14 -> V_17 , V_20 , V_22 ) ;\r\nV_21 += V_22 ;\r\nV_20 += V_22 ;\r\nV_14 -> V_19 += V_22 ;\r\nV_14 -> V_17 += V_22 ;\r\nV_14 -> V_17 %= V_14 -> V_16 ;\r\n}\r\nreturn V_21 ;\r\n}\r\nint F_16 ( T_3 * V_14 , const char * V_20 , T_4 V_19 )\r\n{\r\nint V_21 = 0 ;\r\nwhile ( ( V_21 < V_19 ) && ( V_14 -> V_19 != V_14 -> V_16 ) ) {\r\nint V_22 ;\r\nif ( V_14 -> V_18 <= V_14 -> V_17 ) {\r\nV_22 = V_19 - V_21 ;\r\nif ( V_22 > V_14 -> V_16 - V_14 -> V_17 )\r\nV_22 = V_14 -> V_16 - V_14 -> V_17 ;\r\n}\r\nelse {\r\nV_22 = V_14 -> V_18 - V_14 -> V_17 ;\r\nif ( V_22 > V_19 - V_21 )\r\nV_22 = V_19 - V_21 ;\r\n}\r\nmemcpy ( V_14 -> V_15 + V_14 -> V_17 , V_20 , V_22 ) ;\r\nV_21 += V_22 ;\r\nV_20 += V_22 ;\r\nV_14 -> V_19 += V_22 ;\r\nV_14 -> V_17 += V_22 ;\r\nV_14 -> V_17 %= V_14 -> V_16 ;\r\n}\r\nreturn V_21 ;\r\n}\r\nint F_17 ( T_3 * V_14 , char T_2 * V_20 , T_4 V_19 )\r\n{\r\nint V_21 = 0 ;\r\nwhile ( ( V_21 < V_19 ) && ( V_14 -> V_19 > 0 ) ) {\r\nint V_23 ;\r\nif ( V_14 -> V_17 <= V_14 -> V_18 ) {\r\nV_23 = V_19 - V_21 ;\r\nif ( V_23 > V_14 -> V_16 - V_14 -> V_18 )\r\nV_23 = V_14 -> V_16 - V_14 -> V_18 ;\r\n}\r\nelse {\r\nV_23 = V_14 -> V_17 - V_14 -> V_18 ;\r\nif ( V_23 > V_19 - V_21 )\r\nV_23 = V_19 - V_21 ;\r\n}\r\nF_18 ( V_20 , V_14 -> V_15 + V_14 -> V_18 , V_23 ) ;\r\nV_21 += V_23 ;\r\nV_20 += V_23 ;\r\nV_14 -> V_19 -= V_23 ;\r\nV_14 -> V_18 += V_23 ;\r\nV_14 -> V_18 %= V_14 -> V_16 ;\r\n}\r\nreturn V_21 ;\r\n}\r\nint F_19 ( T_3 * V_14 , char * V_20 , T_4 V_19 )\r\n{\r\nint V_21 = 0 ;\r\nwhile ( ( V_21 < V_19 ) && ( V_14 -> V_19 > 0 ) ) {\r\nint V_23 ;\r\nif ( V_14 -> V_17 <= V_14 -> V_18 ) {\r\nV_23 = V_19 - V_21 ;\r\nif ( V_23 > V_14 -> V_16 - V_14 -> V_18 )\r\nV_23 = V_14 -> V_16 - V_14 -> V_18 ;\r\n}\r\nelse {\r\nV_23 = V_14 -> V_17 - V_14 -> V_18 ;\r\nif ( V_23 > V_19 - V_21 )\r\nV_23 = V_19 - V_21 ;\r\n}\r\nmemcpy ( V_20 , V_14 -> V_15 + V_14 -> V_18 , V_23 ) ;\r\nV_21 += V_23 ;\r\nV_20 += V_23 ;\r\nV_14 -> V_19 -= V_23 ;\r\nV_14 -> V_18 += V_23 ;\r\nV_14 -> V_18 %= V_14 -> V_16 ;\r\n}\r\nreturn V_21 ;\r\n}\r\nstatic int F_20 ( T_1 * V_1 )\r\n{\r\nregister unsigned int V_24 = V_1 -> V_24 ;\r\nregister int V_25 = 1000 ;\r\nwhile( V_25 -- > 0 )\r\nif ( F_21 ( V_24 + V_26 ) & V_27 )\r\nreturn 0 ;\r\nreturn - V_28 ;\r\n}\r\nstatic int F_22 ( T_1 * V_1 )\r\n{\r\nregister unsigned int V_24 = V_1 -> V_24 ;\r\nregister int V_25 = 1000 ;\r\nwhile( V_25 -- > 0 )\r\nif ( ! ( F_21 ( V_24 + V_29 ) & V_30 ) )\r\nreturn 0 ;\r\nreturn - V_28 ;\r\n}\r\nint F_23 ( T_1 * V_1 , T_5 V_31 )\r\n{\r\nunsigned long V_32 ;\r\nF_24 ( & V_1 -> V_33 , V_32 ) ;\r\nif ( F_22 ( V_1 ) == 0 ) {\r\nF_25 ( V_31 , V_1 -> V_24 + V_29 ) ;\r\nF_26 ( & V_1 -> V_33 , V_32 ) ;\r\nreturn 0 ;\r\n}\r\nF_26 ( & V_1 -> V_33 , V_32 ) ;\r\nF_3 (KERN_DEBUG LOGNAME L_2 ) ;\r\nreturn - V_28 ;\r\n}\r\nint F_27 ( T_1 * V_1 , unsigned char V_34 ,\r\nunsigned char V_35 , unsigned char V_36 )\r\n{\r\nregister unsigned int V_24 = V_1 -> V_24 ;\r\nif ( F_20 ( V_1 ) == 0 ) {\r\nF_25 ( V_34 , V_24 + V_37 ) ;\r\nF_25 ( V_35 , V_24 + V_38 ) ;\r\nF_25 ( V_36 , V_24 + V_39 ) ;\r\nreturn 0 ;\r\n}\r\nF_3 (KERN_DEBUG LOGNAME L_3 ) ;\r\nreturn - V_28 ;\r\n}\r\nint F_28 ( T_1 * V_1 , char * V_40 , int V_19 )\r\n{\r\nint V_2 ;\r\nif ( V_19 % 3 != 0 ) {\r\nF_3 (KERN_WARNING LOGNAME L_4 ) ;\r\nreturn - V_41 ;\r\n}\r\nfor ( V_2 = 0 ; V_2 < V_19 ; V_2 += 3 )\r\nif ( F_27 ( V_1 , V_40 [ V_2 ] , V_40 [ V_2 + 1 ] , V_40 [ V_2 + 2 ] ) != 0 )\r\nreturn - V_28 ;\r\nF_21 ( V_1 -> V_24 + V_42 ) ;\r\nF_21 ( V_1 -> V_24 + V_29 ) ;\r\nreturn 0 ;\r\n}\r\nint F_29 ( T_1 * V_1 )\r\n{\r\nunsigned long V_32 ;\r\nif ( V_1 -> V_43 ++ )\r\nreturn 0 ;\r\nF_3 (KERN_DEBUG LOGNAME L_5 ) ;\r\nF_24 ( & V_1 -> V_33 , V_32 ) ;\r\nif ( F_20 ( V_1 ) == 0 ) {\r\nF_25 ( F_21 ( V_1 -> V_24 + V_44 ) | V_45 , V_1 -> V_24 + V_44 ) ;\r\nif ( V_1 -> type == V_46 )\r\nF_25 ( V_1 -> V_47 , V_1 -> V_24 + V_48 ) ;\r\nF_25 ( F_21 ( V_1 -> V_24 + V_44 ) & ~ V_45 , V_1 -> V_24 + V_44 ) ;\r\nF_25 ( F_21 ( V_1 -> V_24 + V_44 ) | V_49 , V_1 -> V_24 + V_44 ) ;\r\nF_30 ( V_1 -> V_50 ) ;\r\nF_4 ( V_1 -> V_51 , V_1 -> V_52 , V_1 -> V_53 ) ;\r\nF_26 ( & V_1 -> V_33 , V_32 ) ;\r\nreturn 0 ;\r\n}\r\nF_26 ( & V_1 -> V_33 , V_32 ) ;\r\nF_3 (KERN_DEBUG LOGNAME L_6 ) ;\r\nreturn - V_28 ;\r\n}\r\nint F_31 ( T_1 * V_1 )\r\n{\r\nunsigned long V_32 ;\r\nif ( -- V_1 -> V_43 > 0 )\r\nreturn 0 ;\r\nif ( V_1 -> V_43 < 0 )\r\nF_3 (KERN_DEBUG LOGNAME L_7 , dev->irq_ref) ;\r\nF_3 (KERN_DEBUG LOGNAME L_8 ) ;\r\nF_24 ( & V_1 -> V_33 , V_32 ) ;\r\nif ( F_20 ( V_1 ) == 0 ) {\r\nF_25 ( F_21 ( V_1 -> V_24 + V_44 ) & ~ V_49 , V_1 -> V_24 + V_44 ) ;\r\nif ( V_1 -> type == V_46 )\r\nF_25 ( V_54 , V_1 -> V_24 + V_48 ) ;\r\nF_32 ( V_1 -> V_50 ) ;\r\nF_26 ( & V_1 -> V_33 , V_32 ) ;\r\nreturn 0 ;\r\n}\r\nF_26 ( & V_1 -> V_33 , V_32 ) ;\r\nF_3 (KERN_DEBUG LOGNAME L_9 ) ;\r\nreturn - V_28 ;\r\n}\r\nint F_33 ( void )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid F_34 ( void )\r\n{\r\n}
