/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] _00_;
  wire [6:0] _01_;
  wire [4:0] _02_;
  wire [7:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [26:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_6z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_3z ? celloutsig_0_0z[2] : in_data[37]);
  assign celloutsig_1_0z = ~in_data[102];
  assign celloutsig_1_18z = ~celloutsig_1_6z[3];
  assign celloutsig_1_19z = ~celloutsig_1_1z[11];
  assign celloutsig_1_1z = in_data[139:116] + { in_data[140:118], celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z } + { in_data[50:45], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_22z = _00_ + { _01_[6:2], celloutsig_0_7z, celloutsig_0_1z };
  reg [2:0] _10_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 3'h0;
    else _10_ <= in_data[95:93];
  assign _00_[5:3] = _10_;
  reg [4:0] _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 5'h00;
    else _11_ <= celloutsig_0_13z[4:0];
  assign _01_[6:2] = _11_;
  reg [2:0] _12_;
  always_ff @(posedge celloutsig_1_1z[11], negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 3'h0;
    else _12_ <= celloutsig_0_0z[3:1];
  assign _00_[2:0] = _12_;
  reg [4:0] _13_;
  always_ff @(posedge celloutsig_1_1z[11], negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 5'h00;
    else _13_ <= { celloutsig_0_13z[3:0], celloutsig_0_2z };
  assign { _02_[4:3], _00_[6], _02_[1:0] } = _13_;
  assign celloutsig_0_0z = in_data[62:55] & in_data[67:60];
  assign celloutsig_1_2z = { celloutsig_1_1z[16:10], celloutsig_1_0z } & celloutsig_1_1z[8:1];
  assign celloutsig_0_13z = { celloutsig_0_8z[6:1], celloutsig_0_1z, celloutsig_0_5z } & in_data[66:59];
  assign celloutsig_0_20z = { celloutsig_0_10z[4:1], celloutsig_0_10z[3] } & { celloutsig_0_15z[6:3], celloutsig_0_9z };
  assign celloutsig_0_8z = in_data[32:23] / { 1'h1, celloutsig_0_6z[17:10], celloutsig_0_7z };
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z } <= celloutsig_0_6z[24:22];
  assign celloutsig_0_1z = celloutsig_0_0z[6:3] && in_data[74:71];
  assign celloutsig_0_2z = { celloutsig_0_0z[6], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } && in_data[26:16];
  assign celloutsig_0_5z = ! { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_9z = ! { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_27z = { celloutsig_0_20z[4:1], celloutsig_0_22z } < { celloutsig_0_13z[6:2], celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_42z = ~ celloutsig_0_22z[5:0];
  assign celloutsig_1_6z = ~ celloutsig_1_2z[6:1];
  assign celloutsig_0_15z = { in_data[50:43], celloutsig_0_4z } | in_data[24:16];
  assign celloutsig_0_43z = celloutsig_0_2z & celloutsig_0_27z;
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_0z[7]) | (in_data[58] & celloutsig_0_0z[5]));
  assign { celloutsig_0_10z[4], celloutsig_0_10z[2:1], celloutsig_0_10z[3] } = ~ { celloutsig_0_6z[18], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign _01_[1:0] = { celloutsig_0_7z, celloutsig_0_1z };
  assign _02_[2] = _00_[6];
  assign celloutsig_0_10z[0] = celloutsig_0_10z[3];
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
