<?xml version='1.0' encoding='utf-8'?>
<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" num_pb="1" name="ASSPL">
  <blif_model>.subckt ASSPL</blif_model>
  <input  name="SEL_18_top" num_pins="1"/>
  <input  name="SEL_18_bottom" num_pins="1"/>
  <input  name="SEL_18_left" num_pins="1"/>
  <input  name="SEL_18_right" num_pins="1"/>
  <clock  name="SPI_CLK" num_pins="1"/>
  <input  name="default_SPI_IO_mux" num_pins="1"/>
  <input  name="SPI_SSn" num_pins="1"/>
  <input  name="SPI_MOSI" num_pins="1"/>
  <input  name="RAM8K_P1_mux" num_pins="1"/>
  <input  name="RAM8K_RM_af" num_pins="4"/>
  <input  name="RAM8K_RME_af" num_pins="1"/>
  <clock  name="RAM8K_P0_CLK" num_pins="1"/>
  <input  name="af_burnin_mode" num_pins="4"/>
  <input  name="osc_en" num_pins="1"/>
  <input  name="osc_fsel" num_pins="1"/>
  <input  name="osc_sel" num_pins="3"/>
  <input  name="RAM8K_P0_WR_DATA" num_pins="17"/>
  <input  name="RAM8K_P0_WR_BE" num_pins="2"/>
  <input  name="af_spi_cpha" num_pins="1"/>
  <input  name="af_spi_cpol" num_pins="1"/>
  <input  name="af_spi_lsbf" num_pins="1"/>
  <input  name="RAM8K_P0_WR_EN" num_pins="1"/>
  <input  name="RAM8K_TEST1_af" num_pins="1"/>
  <input  name="RAM8K_P0_ADDR" num_pins="12"/>
  <clock  name="RAM8K_P1_CLK" num_pins="1"/>
  <input  name="RAM8K_P1_ADDR" num_pins="12"/>
  <input  name="RAM8K_P1_RD_EN" num_pins="1"/>
  <input  name="RESET_n" num_pins="1"/>
  <input  name="RAM8K_fifo_en" num_pins="1"/>
  <input  name="int_i" num_pins="8"/>
  <clock  name="reg_clk_int" num_pins="1"/>
  <input  name="reg_wr_en_int" num_pins="1"/>
  <input  name="reg_rd_en_int" num_pins="1"/>
  <input  name="reg_wr_data_int" num_pins="8"/>
  <input  name="drive_io_en_4" num_pins="1"/>
  <input  name="drive_io_en_5" num_pins="1"/>
  <input  name="reg_addr_int" num_pins="2"/>
  <input  name="A2F_Status" num_pins="7"/>
  <input  name="af_fpga_int_en" num_pins="1"/>
  <input  name="af_dev_id" num_pins="32"/>
  <input  name="A2F_GP_IN" num_pins="8"/>
  <input  name="A2F_RD_DATA" num_pins="8"/>
  <input  name="A2F_ACK" num_pins="1"/>
  <input  name="Amult0" num_pins="32"/>
  <input  name="drive_io_en_2" num_pins="1"/>
  <input  name="drive_io_en_3" num_pins="1"/>
  <input  name="drive_io_en_0" num_pins="1"/>
  <input  name="drive_io_en_1" num_pins="1"/>
  <input  name="Bmult0" num_pins="32"/>
  <clock  name="RAM0_CLK" num_pins="1"/>
  <input  name="Valid_mult0" num_pins="1"/>
  <input  name="af_opt_0" num_pins="1"/>
  <input  name="af_opt_1" num_pins="1"/>
  <input  name="RAM0_RM_af" num_pins="4"/>
  <input  name="RAM0_RME_af" num_pins="1"/>
  <input  name="af_plat_id" num_pins="8"/>
  <input  name="RAM0_WR_DATA" num_pins="36"/>
  <input  name="RAM0_WR_BE" num_pins="4"/>
  <input  name="RAM0_RD_EN" num_pins="1"/>
  <input  name="RAM0_WR_EN" num_pins="1"/>
  <input  name="RAM0_TEST1_af" num_pins="1"/>
  <input  name="RAM0_ADDR" num_pins="9"/>
  <output name="SPI_MISO" num_pins="1"/>
  <output name="SPI_MISOe" num_pins="1"/>
  <output name="RAM8K_P1_RD_DATA" num_pins="17"/>
  <output name="SYSCLK_x2" num_pins="1"/>
  <output name="SYSCLK" num_pins="1"/>
  <output name="fast_clk_out" num_pins="1"/>
  <output name="RAM8K_fifo_almost_full" num_pins="1"/>
  <output name="RAM8K_fifo_full_flag" num_pins="4"/>
  <output name="RAM8K_fifo_almost_empty" num_pins="1"/>
  <output name="RAM8K_fifo_empty_flag" num_pins="4"/>
  <output name="int_o" num_pins="1"/>
  <output name="reg_rd_data_int" num_pins="8"/>
  <output name="A2F_Control" num_pins="8"/>
  <output name="A2F_GP_OUT" num_pins="8"/>
  <output name="A2F_REQ" num_pins="1"/>
  <output name="A2F_RWn" num_pins="1"/>
  <output name="A2F_WR_DATA" num_pins="8"/>
  <output name="A2F_ADDR" num_pins="8"/>
  <output name="Cmult0" num_pins="64"/>
  <output name="RAM0_RD_DATA" num_pins="36"/>
</pb_type>
