<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86RegisterBankInfo.h source code [llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::X86GenRegisterBankInfo,llvm::X86RegisterBankInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86RegisterBankInfo.h.html'>X86RegisterBankInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- X86RegisterBankInfo ---------------------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file declares the targeting of the RegisterBankInfo class for X86.</i></td></tr>
<tr><th id="10">10</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_X86REGISTERBANKINFO_H">LLVM_LIB_TARGET_X86_X86REGISTERBANKINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_X86REGISTERBANKINFO_H" data-ref="_M/LLVM_LIB_TARGET_X86_X86REGISTERBANKINFO_H">LLVM_LIB_TARGET_X86_X86REGISTERBANKINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html">"llvm/CodeGen/GlobalISel/RegisterBankInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/GET_REGBANK_DECLARATIONS" data-ref="_M/GET_REGBANK_DECLARATIONS">GET_REGBANK_DECLARATIONS</dfn></u></td></tr>
<tr><th id="19">19</th><td><u>#include <span class='error' title="&apos;X86GenRegisterBank.inc&apos; file not found">"X86GenRegisterBank.inc"</span></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" id="llvm::LLT">LLT</a>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>class</b> <dfn class="type def" id="llvm::X86GenRegisterBankInfo" title='llvm::X86GenRegisterBankInfo' data-ref="llvm::X86GenRegisterBankInfo">X86GenRegisterBankInfo</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> {</td></tr>
<tr><th id="26">26</th><td><b>protected</b>:</td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/GET_TARGET_REGBANK_CLASS" data-ref="_M/GET_TARGET_REGBANK_CLASS">GET_TARGET_REGBANK_CLASS</dfn></u></td></tr>
<tr><th id="28">28</th><td><u>#include "X86GenRegisterBank.inc"</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/GET_TARGET_REGBANK_INFO_CLASS" data-ref="_M/GET_TARGET_REGBANK_INFO_CLASS">GET_TARGET_REGBANK_INFO_CLASS</dfn></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="X86GenRegisterBankInfo.def.html">"X86GenRegisterBankInfo.def"</a></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <em>static</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::PartialMapping" title='llvm::RegisterBankInfo::PartialMapping' data-ref="llvm::RegisterBankInfo::PartialMapping">PartialMapping</a> <dfn class="decl" id="llvm::X86GenRegisterBankInfo::PartMappings" title='llvm::X86GenRegisterBankInfo::PartMappings' data-ref="llvm::X86GenRegisterBankInfo::PartMappings">PartMappings</dfn>[];</td></tr>
<tr><th id="33">33</th><td>  <em>static</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> <dfn class="decl" id="llvm::X86GenRegisterBankInfo::ValMappings" title='llvm::X86GenRegisterBankInfo::ValMappings' data-ref="llvm::X86GenRegisterBankInfo::ValMappings">ValMappings</dfn>[];</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <em>static</em> <a class="type" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a> <dfn class="decl" id="_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb" title='llvm::X86GenRegisterBankInfo::getPartialMappingIdx' data-ref="_ZN4llvm22X86GenRegisterBankInfo20getPartialMappingIdxERKNS_3LLTEb">getPartialMappingIdx</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> &amp;<dfn class="local col1 decl" id="1Ty" title='Ty' data-type='const llvm::LLT &amp;' data-ref="1Ty">Ty</dfn>, <em>bool</em> <dfn class="local col2 decl" id="2isFP" title='isFP' data-type='bool' data-ref="2isFP">isFP</dfn>);</td></tr>
<tr><th id="36">36</th><td>  <em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *</td></tr>
<tr><th id="37">37</th><td>  <dfn class="decl" id="_ZN4llvm22X86GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj" title='llvm::X86GenRegisterBankInfo::getValueMapping' data-ref="_ZN4llvm22X86GenRegisterBankInfo15getValueMappingENS0_17PartialMappingIdxEj">getValueMapping</dfn>(<a class="type" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a> <dfn class="local col3 decl" id="3Idx" title='Idx' data-type='llvm::X86GenRegisterBankInfo::PartialMappingIdx' data-ref="3Idx">Idx</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="4NumOperands" title='NumOperands' data-type='unsigned int' data-ref="4NumOperands">NumOperands</dfn>);</td></tr>
<tr><th id="38">38</th><td>};</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// This class provides the information for the target register banks.</i></td></tr>
<tr><th id="43">43</th><td><b>class</b> <dfn class="type def" id="llvm::X86RegisterBankInfo" title='llvm::X86RegisterBankInfo' data-ref="llvm::X86RegisterBankInfo">X86RegisterBankInfo</dfn> final : <b>public</b> <a class="type" href="#llvm::X86GenRegisterBankInfo" title='llvm::X86GenRegisterBankInfo' data-ref="llvm::X86GenRegisterBankInfo">X86GenRegisterBankInfo</a> {</td></tr>
<tr><th id="44">44</th><td><b>private</b>:</td></tr>
<tr><th id="45">45</th><td>  <i class="doc">/// Get an instruction mapping.</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">  /// <span class="command">\return</span> An InstructionMappings with a statically allocated</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">  /// OperandsMapping.</i></td></tr>
<tr><th id="48">48</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;<dfn class="decl" id="_ZNK4llvm19X86RegisterBankInfo22getSameOperandsMappingERKNS_12MachineInstrEb" title='llvm::X86RegisterBankInfo::getSameOperandsMapping' data-ref="_ZNK4llvm19X86RegisterBankInfo22getSameOperandsMappingERKNS_12MachineInstrEb">getSameOperandsMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="5MI">MI</dfn>,</td></tr>
<tr><th id="49">49</th><td>                                                   <em>bool</em> <dfn class="local col6 decl" id="6isFP" title='isFP' data-type='bool' data-ref="6isFP">isFP</dfn>) <em>const</em>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <i class="doc">/// Track the bank of each instruction operand(register)</i></td></tr>
<tr><th id="52">52</th><td>  <em>static</em> <em>void</em></td></tr>
<tr><th id="53">53</th><td>  <dfn class="decl" id="_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627" title='llvm::X86RegisterBankInfo::getInstrPartialMappingIdxs' data-ref="_ZN4llvm19X86RegisterBankInfo26getInstrPartialMappingIdxsERKNS_12MachineInstrERKNS_19MachineRegisterInfoEbRNS_15SmallVectorImplINS_22X86GenRegisterBan5585627">getInstrPartialMappingIdxs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="7MI">MI</dfn>,</td></tr>
<tr><th id="54">54</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="8MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="8MRI">MRI</dfn>, <em>const</em> <em>bool</em> <dfn class="local col9 decl" id="9isFP" title='isFP' data-type='const bool' data-ref="9isFP">isFP</dfn>,</td></tr>
<tr><th id="55">55</th><td>                             <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a>&gt; &amp;<dfn class="local col0 decl" id="10OpRegBankIdx" title='OpRegBankIdx' data-type='SmallVectorImpl&lt;llvm::X86GenRegisterBankInfo::PartialMappingIdx&gt; &amp;' data-ref="10OpRegBankIdx">OpRegBankIdx</dfn>);</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i class="doc">/// Construct the instruction ValueMapping from PartialMappingIdxs</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">  /// <span class="command">\return</span> true if mapping succeeded.</i></td></tr>
<tr><th id="59">59</th><td>  <em>static</em> <em>bool</em></td></tr>
<tr><th id="60">60</th><td>  <dfn class="decl" id="_ZN4llvm19X86RegisterBankInfo20getInstrValueMappingERKNS_12MachineInstrERKNS_15SmallVectorImplINS_22X86GenRegisterBankInfo17PartialMappingIdxEEERNS4_I15922605" title='llvm::X86RegisterBankInfo::getInstrValueMapping' data-ref="_ZN4llvm19X86RegisterBankInfo20getInstrValueMappingERKNS_12MachineInstrERKNS_15SmallVectorImplINS_22X86GenRegisterBankInfo17PartialMappingIdxEEERNS4_I15922605">getInstrValueMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn>,</td></tr>
<tr><th id="61">61</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="X86GenRegisterBankInfo.def.html#llvm::X86GenRegisterBankInfo::PartialMappingIdx" title='llvm::X86GenRegisterBankInfo::PartialMappingIdx' data-ref="llvm::X86GenRegisterBankInfo::PartialMappingIdx">PartialMappingIdx</a>&gt; &amp;<dfn class="local col2 decl" id="12OpRegBankIdx" title='OpRegBankIdx' data-type='const SmallVectorImpl&lt;llvm::X86GenRegisterBankInfo::PartialMappingIdx&gt; &amp;' data-ref="12OpRegBankIdx">OpRegBankIdx</dfn>,</td></tr>
<tr><th id="62">62</th><td>                       <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::ValueMapping" title='llvm::RegisterBankInfo::ValueMapping' data-ref="llvm::RegisterBankInfo::ValueMapping">ValueMapping</a> *&gt; &amp;<dfn class="local col3 decl" id="13OpdsMapping" title='OpdsMapping' data-type='SmallVectorImpl&lt;const llvm::RegisterBankInfo::ValueMapping *&gt; &amp;' data-ref="13OpdsMapping">OpdsMapping</dfn>);</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><b>public</b>:</td></tr>
<tr><th id="65">65</th><td>  <dfn class="decl" id="_ZN4llvm19X86RegisterBankInfoC1ERKNS_18TargetRegisterInfoE" title='llvm::X86RegisterBankInfo::X86RegisterBankInfo' data-ref="_ZN4llvm19X86RegisterBankInfoC1ERKNS_18TargetRegisterInfoE">X86RegisterBankInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="14TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="14TRI">TRI</dfn>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;</td></tr>
<tr><th id="68">68</th><td>  <dfn class="virtual decl" id="_ZNK4llvm19X86RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE" title='llvm::X86RegisterBankInfo::getRegBankFromRegClass' data-ref="_ZNK4llvm19X86RegisterBankInfo22getRegBankFromRegClassERKNS_19TargetRegisterClassE">getRegBankFromRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col5 decl" id="15RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="15RC">RC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMappings" title='llvm::RegisterBankInfo::InstructionMappings' data-type='SmallVector&lt;const llvm::RegisterBankInfo::InstructionMapping *, 4&gt;' data-ref="llvm::RegisterBankInfo::InstructionMappings">InstructionMappings</a></td></tr>
<tr><th id="71">71</th><td>  <dfn class="virtual decl" id="_ZNK4llvm19X86RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE" title='llvm::X86RegisterBankInfo::getInstrAlternativeMappings' data-ref="_ZNK4llvm19X86RegisterBankInfo27getInstrAlternativeMappingsERKNS_12MachineInstrE">getInstrAlternativeMappings</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="16MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i class="doc">/// See RegisterBankInfo::applyMapping.</i></td></tr>
<tr><th id="74">74</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm19X86RegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE" title='llvm::X86RegisterBankInfo::applyMappingImpl' data-ref="_ZNK4llvm19X86RegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE">applyMappingImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::OperandsMapper" title='llvm::RegisterBankInfo::OperandsMapper' data-ref="llvm::RegisterBankInfo::OperandsMapper">OperandsMapper</a> &amp;<dfn class="local col7 decl" id="17OpdMapper" title='OpdMapper' data-type='const llvm::RegisterBankInfo::OperandsMapper &amp;' data-ref="17OpdMapper">OpdMapper</dfn>) <em>const</em> override;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#llvm::RegisterBankInfo::InstructionMapping" title='llvm::RegisterBankInfo::InstructionMapping' data-ref="llvm::RegisterBankInfo::InstructionMapping">InstructionMapping</a> &amp;</td></tr>
<tr><th id="77">77</th><td>  <dfn class="virtual decl" id="_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE" title='llvm::X86RegisterBankInfo::getInstrMapping' data-ref="_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE">getInstrMapping</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="18MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="18MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="78">78</th><td>};</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="81">81</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="82">82</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='X86InstructionSelector.cpp.html'>llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
