Classic Timing Analyzer report for swap
Tue Jul 09 15:01:06 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.557 ns                                       ; busWires[3]         ; regn:reg1|Q[3] ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.929 ns                                      ; shiftr:control|q[2] ; busWires[3]    ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 15.793 ns                                      ; data[3]             ; busWires[3]    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.381 ns                                      ; busWires[4]         ; regn:reg2|Q[4] ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[1] ; regn:reg3|Q[7] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                     ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                           ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[1] ; regn:reg3|Q[0]      ; clock      ; clock    ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[1] ; regn:reg3|Q[1]      ; clock      ; clock    ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[1] ; regn:reg3|Q[2]      ; clock      ; clock    ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[1] ; regn:reg3|Q[3]      ; clock      ; clock    ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[1] ; regn:reg3|Q[4]      ; clock      ; clock    ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[1] ; regn:reg3|Q[5]      ; clock      ; clock    ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[1] ; regn:reg3|Q[6]      ; clock      ; clock    ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[1] ; regn:reg3|Q[7]      ; clock      ; clock    ; None                        ; None                      ; 1.818 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[2] ; regn:reg2|Q[0]      ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[2] ; regn:reg2|Q[1]      ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[2] ; regn:reg2|Q[2]      ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[2] ; regn:reg2|Q[3]      ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[2] ; regn:reg2|Q[4]      ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[2] ; regn:reg2|Q[5]      ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[2] ; regn:reg2|Q[6]      ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[2] ; regn:reg2|Q[7]      ; clock      ; clock    ; None                        ; None                      ; 1.773 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[3] ; regn:reg1|Q[0]      ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[3] ; regn:reg1|Q[1]      ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[3] ; regn:reg1|Q[2]      ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[3] ; regn:reg1|Q[3]      ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[3] ; regn:reg1|Q[4]      ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[3] ; regn:reg1|Q[5]      ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[3] ; regn:reg1|Q[6]      ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[3] ; regn:reg1|Q[7]      ; clock      ; clock    ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[2] ; shiftr:control|q[3] ; clock      ; clock    ; None                        ; None                      ; 1.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; shiftr:control|q[1] ; shiftr:control|q[2] ; clock      ; clock    ; None                        ; None                      ; 1.010 ns                ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                  ; To Clock ;
+-------+--------------+------------+-------------+---------------------+----------+
; N/A   ; None         ; 5.557 ns   ; busWires[3] ; regn:reg1|Q[3]      ; clock    ;
; N/A   ; None         ; 5.032 ns   ; RinExt[3]   ; regn:reg3|Q[0]      ; clock    ;
; N/A   ; None         ; 5.032 ns   ; RinExt[3]   ; regn:reg3|Q[1]      ; clock    ;
; N/A   ; None         ; 5.032 ns   ; RinExt[3]   ; regn:reg3|Q[2]      ; clock    ;
; N/A   ; None         ; 5.032 ns   ; RinExt[3]   ; regn:reg3|Q[3]      ; clock    ;
; N/A   ; None         ; 5.032 ns   ; RinExt[3]   ; regn:reg3|Q[4]      ; clock    ;
; N/A   ; None         ; 5.032 ns   ; RinExt[3]   ; regn:reg3|Q[5]      ; clock    ;
; N/A   ; None         ; 5.032 ns   ; RinExt[3]   ; regn:reg3|Q[6]      ; clock    ;
; N/A   ; None         ; 5.032 ns   ; RinExt[3]   ; regn:reg3|Q[7]      ; clock    ;
; N/A   ; None         ; 4.974 ns   ; busWires[3] ; regn:reg2|Q[3]      ; clock    ;
; N/A   ; None         ; 4.973 ns   ; busWires[3] ; regn:reg3|Q[3]      ; clock    ;
; N/A   ; None         ; 4.946 ns   ; RinExt[1]   ; regn:reg1|Q[0]      ; clock    ;
; N/A   ; None         ; 4.946 ns   ; RinExt[1]   ; regn:reg1|Q[1]      ; clock    ;
; N/A   ; None         ; 4.946 ns   ; RinExt[1]   ; regn:reg1|Q[2]      ; clock    ;
; N/A   ; None         ; 4.946 ns   ; RinExt[1]   ; regn:reg1|Q[3]      ; clock    ;
; N/A   ; None         ; 4.946 ns   ; RinExt[1]   ; regn:reg1|Q[4]      ; clock    ;
; N/A   ; None         ; 4.946 ns   ; RinExt[1]   ; regn:reg1|Q[5]      ; clock    ;
; N/A   ; None         ; 4.946 ns   ; RinExt[1]   ; regn:reg1|Q[6]      ; clock    ;
; N/A   ; None         ; 4.946 ns   ; RinExt[1]   ; regn:reg1|Q[7]      ; clock    ;
; N/A   ; None         ; 4.936 ns   ; RinExt[2]   ; regn:reg2|Q[0]      ; clock    ;
; N/A   ; None         ; 4.936 ns   ; RinExt[2]   ; regn:reg2|Q[1]      ; clock    ;
; N/A   ; None         ; 4.936 ns   ; RinExt[2]   ; regn:reg2|Q[2]      ; clock    ;
; N/A   ; None         ; 4.936 ns   ; RinExt[2]   ; regn:reg2|Q[3]      ; clock    ;
; N/A   ; None         ; 4.936 ns   ; RinExt[2]   ; regn:reg2|Q[4]      ; clock    ;
; N/A   ; None         ; 4.936 ns   ; RinExt[2]   ; regn:reg2|Q[5]      ; clock    ;
; N/A   ; None         ; 4.936 ns   ; RinExt[2]   ; regn:reg2|Q[6]      ; clock    ;
; N/A   ; None         ; 4.936 ns   ; RinExt[2]   ; regn:reg2|Q[7]      ; clock    ;
; N/A   ; None         ; 4.857 ns   ; busWires[6] ; regn:reg2|Q[6]      ; clock    ;
; N/A   ; None         ; 4.857 ns   ; busWires[6] ; regn:reg3|Q[6]      ; clock    ;
; N/A   ; None         ; 4.576 ns   ; busWires[6] ; regn:reg1|Q[6]      ; clock    ;
; N/A   ; None         ; 4.403 ns   ; busWires[2] ; regn:reg1|Q[2]      ; clock    ;
; N/A   ; None         ; 4.316 ns   ; busWires[5] ; regn:reg1|Q[5]      ; clock    ;
; N/A   ; None         ; 4.261 ns   ; busWires[1] ; regn:reg2|Q[1]      ; clock    ;
; N/A   ; None         ; 4.258 ns   ; busWires[1] ; regn:reg3|Q[1]      ; clock    ;
; N/A   ; None         ; 4.103 ns   ; busWires[0] ; regn:reg1|Q[0]      ; clock    ;
; N/A   ; None         ; 4.091 ns   ; busWires[0] ; regn:reg2|Q[0]      ; clock    ;
; N/A   ; None         ; 4.090 ns   ; busWires[0] ; regn:reg3|Q[0]      ; clock    ;
; N/A   ; None         ; 4.061 ns   ; busWires[2] ; regn:reg2|Q[2]      ; clock    ;
; N/A   ; None         ; 4.059 ns   ; busWires[5] ; regn:reg3|Q[5]      ; clock    ;
; N/A   ; None         ; 4.059 ns   ; busWires[2] ; regn:reg3|Q[2]      ; clock    ;
; N/A   ; None         ; 4.058 ns   ; busWires[5] ; regn:reg2|Q[5]      ; clock    ;
; N/A   ; None         ; 3.982 ns   ; busWires[1] ; regn:reg1|Q[1]      ; clock    ;
; N/A   ; None         ; 3.879 ns   ; w           ; shiftr:control|q[1] ; clock    ;
; N/A   ; None         ; 3.670 ns   ; busWires[7] ; regn:reg2|Q[7]      ; clock    ;
; N/A   ; None         ; 3.670 ns   ; busWires[7] ; regn:reg3|Q[7]      ; clock    ;
; N/A   ; None         ; 3.653 ns   ; busWires[7] ; regn:reg1|Q[7]      ; clock    ;
; N/A   ; None         ; 3.641 ns   ; busWires[4] ; regn:reg1|Q[4]      ; clock    ;
; N/A   ; None         ; 3.633 ns   ; busWires[4] ; regn:reg3|Q[4]      ; clock    ;
; N/A   ; None         ; 3.629 ns   ; busWires[4] ; regn:reg2|Q[4]      ; clock    ;
+-------+--------------+------------+-------------+---------------------+----------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+---------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To          ; From Clock ;
+-------+--------------+------------+---------------------+-------------+------------+
; N/A   ; None         ; 12.929 ns  ; shiftr:control|q[2] ; busWires[3] ; clock      ;
; N/A   ; None         ; 12.880 ns  ; regn:reg2|Q[3]      ; busWires[3] ; clock      ;
; N/A   ; None         ; 12.812 ns  ; shiftr:control|q[3] ; busWires[3] ; clock      ;
; N/A   ; None         ; 12.104 ns  ; regn:reg2|Q[6]      ; busWires[6] ; clock      ;
; N/A   ; None         ; 12.043 ns  ; shiftr:control|q[1] ; busWires[3] ; clock      ;
; N/A   ; None         ; 11.790 ns  ; regn:reg1|Q[3]      ; busWires[3] ; clock      ;
; N/A   ; None         ; 11.717 ns  ; regn:reg3|Q[3]      ; busWires[3] ; clock      ;
; N/A   ; None         ; 11.470 ns  ; shiftr:control|q[2] ; busWires[6] ; clock      ;
; N/A   ; None         ; 11.077 ns  ; shiftr:control|q[3] ; busWires[6] ; clock      ;
; N/A   ; None         ; 10.895 ns  ; shiftr:control|q[2] ; busWires[2] ; clock      ;
; N/A   ; None         ; 10.721 ns  ; shiftr:control|q[3] ; busWires[2] ; clock      ;
; N/A   ; None         ; 10.584 ns  ; shiftr:control|q[1] ; busWires[6] ; clock      ;
; N/A   ; None         ; 10.576 ns  ; shiftr:control|q[1] ; busWires[0] ; clock      ;
; N/A   ; None         ; 10.481 ns  ; regn:reg1|Q[0]      ; busWires[0] ; clock      ;
; N/A   ; None         ; 10.438 ns  ; regn:reg2|Q[2]      ; busWires[2] ; clock      ;
; N/A   ; None         ; 10.383 ns  ; regn:reg2|Q[0]      ; busWires[0] ; clock      ;
; N/A   ; None         ; 10.381 ns  ; shiftr:control|q[2] ; busWires[5] ; clock      ;
; N/A   ; None         ; 10.370 ns  ; shiftr:control|q[1] ; busWires[2] ; clock      ;
; N/A   ; None         ; 10.360 ns  ; shiftr:control|q[3] ; busWires[0] ; clock      ;
; N/A   ; None         ; 10.348 ns  ; shiftr:control|q[3] ; busWires[5] ; clock      ;
; N/A   ; None         ; 10.334 ns  ; regn:reg1|Q[6]      ; busWires[6] ; clock      ;
; N/A   ; None         ; 10.175 ns  ; shiftr:control|q[2] ; busWires[1] ; clock      ;
; N/A   ; None         ; 9.996 ns   ; shiftr:control|q[3] ; busWires[1] ; clock      ;
; N/A   ; None         ; 9.985 ns   ; regn:reg3|Q[6]      ; busWires[6] ; clock      ;
; N/A   ; None         ; 9.971 ns   ; shiftr:control|q[2] ; busWires[0] ; clock      ;
; N/A   ; None         ; 9.857 ns   ; shiftr:control|q[1] ; busWires[5] ; clock      ;
; N/A   ; None         ; 9.761 ns   ; regn:reg1|Q[2]      ; busWires[2] ; clock      ;
; N/A   ; None         ; 9.677 ns   ; shiftr:control|q[2] ; busWires[4] ; clock      ;
; N/A   ; None         ; 9.657 ns   ; regn:reg2|Q[5]      ; busWires[5] ; clock      ;
; N/A   ; None         ; 9.650 ns   ; shiftr:control|q[1] ; busWires[1] ; clock      ;
; N/A   ; None         ; 9.619 ns   ; regn:reg3|Q[2]      ; busWires[2] ; clock      ;
; N/A   ; None         ; 9.608 ns   ; regn:reg2|Q[4]      ; busWires[4] ; clock      ;
; N/A   ; None         ; 9.591 ns   ; shiftr:control|q[3] ; busWires[4] ; clock      ;
; N/A   ; None         ; 9.557 ns   ; shiftr:control|q[3] ; busWires[7] ; clock      ;
; N/A   ; None         ; 9.456 ns   ; regn:reg2|Q[1]      ; busWires[1] ; clock      ;
; N/A   ; None         ; 9.247 ns   ; regn:reg1|Q[5]      ; busWires[5] ; clock      ;
; N/A   ; None         ; 9.198 ns   ; shiftr:control|q[2] ; busWires[7] ; clock      ;
; N/A   ; None         ; 9.044 ns   ; regn:reg1|Q[1]      ; busWires[1] ; clock      ;
; N/A   ; None         ; 8.917 ns   ; regn:reg3|Q[5]      ; busWires[5] ; clock      ;
; N/A   ; None         ; 8.790 ns   ; shiftr:control|q[1] ; busWires[4] ; clock      ;
; N/A   ; None         ; 8.742 ns   ; regn:reg2|Q[7]      ; busWires[7] ; clock      ;
; N/A   ; None         ; 8.721 ns   ; regn:reg3|Q[0]      ; busWires[0] ; clock      ;
; N/A   ; None         ; 8.673 ns   ; shiftr:control|q[1] ; busWires[7] ; clock      ;
; N/A   ; None         ; 8.636 ns   ; regn:reg3|Q[1]      ; busWires[1] ; clock      ;
; N/A   ; None         ; 8.536 ns   ; regn:reg1|Q[4]      ; busWires[4] ; clock      ;
; N/A   ; None         ; 8.486 ns   ; regn:reg3|Q[4]      ; busWires[4] ; clock      ;
; N/A   ; None         ; 8.063 ns   ; regn:reg1|Q[7]      ; busWires[7] ; clock      ;
; N/A   ; None         ; 7.988 ns   ; regn:reg3|Q[7]      ; busWires[7] ; clock      ;
+-------+--------------+------------+---------------------+-------------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+---------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To          ;
+-------+-------------------+-----------------+---------+-------------+
; N/A   ; None              ; 15.793 ns       ; data[3] ; busWires[3] ;
; N/A   ; None              ; 15.466 ns       ; extern  ; busWires[3] ;
; N/A   ; None              ; 14.094 ns       ; extern  ; busWires[6] ;
; N/A   ; None              ; 13.375 ns       ; extern  ; busWires[2] ;
; N/A   ; None              ; 13.183 ns       ; data[2] ; busWires[2] ;
; N/A   ; None              ; 13.128 ns       ; data[6] ; busWires[6] ;
; N/A   ; None              ; 12.747 ns       ; extern  ; busWires[1] ;
; N/A   ; None              ; 12.669 ns       ; extern  ; busWires[5] ;
; N/A   ; None              ; 12.501 ns       ; data[5] ; busWires[5] ;
; N/A   ; None              ; 12.468 ns       ; extern  ; busWires[0] ;
; N/A   ; None              ; 12.243 ns       ; extern  ; busWires[4] ;
; N/A   ; None              ; 12.209 ns       ; data[0] ; busWires[0] ;
; N/A   ; None              ; 12.104 ns       ; extern  ; busWires[7] ;
; N/A   ; None              ; 11.978 ns       ; data[4] ; busWires[4] ;
; N/A   ; None              ; 11.818 ns       ; data[1] ; busWires[1] ;
; N/A   ; None              ; 11.241 ns       ; data[7] ; busWires[7] ;
+-------+-------------------+-----------------+---------+-------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                  ; To Clock ;
+---------------+-------------+-----------+-------------+---------------------+----------+
; N/A           ; None        ; -3.381 ns ; busWires[4] ; regn:reg2|Q[4]      ; clock    ;
; N/A           ; None        ; -3.385 ns ; busWires[4] ; regn:reg3|Q[4]      ; clock    ;
; N/A           ; None        ; -3.393 ns ; busWires[4] ; regn:reg1|Q[4]      ; clock    ;
; N/A           ; None        ; -3.405 ns ; busWires[7] ; regn:reg1|Q[7]      ; clock    ;
; N/A           ; None        ; -3.422 ns ; busWires[7] ; regn:reg2|Q[7]      ; clock    ;
; N/A           ; None        ; -3.422 ns ; busWires[7] ; regn:reg3|Q[7]      ; clock    ;
; N/A           ; None        ; -3.631 ns ; w           ; shiftr:control|q[1] ; clock    ;
; N/A           ; None        ; -3.734 ns ; busWires[1] ; regn:reg1|Q[1]      ; clock    ;
; N/A           ; None        ; -3.810 ns ; busWires[5] ; regn:reg2|Q[5]      ; clock    ;
; N/A           ; None        ; -3.811 ns ; busWires[5] ; regn:reg3|Q[5]      ; clock    ;
; N/A           ; None        ; -3.811 ns ; busWires[2] ; regn:reg3|Q[2]      ; clock    ;
; N/A           ; None        ; -3.813 ns ; busWires[2] ; regn:reg2|Q[2]      ; clock    ;
; N/A           ; None        ; -3.842 ns ; busWires[0] ; regn:reg3|Q[0]      ; clock    ;
; N/A           ; None        ; -3.843 ns ; busWires[0] ; regn:reg2|Q[0]      ; clock    ;
; N/A           ; None        ; -3.855 ns ; busWires[0] ; regn:reg1|Q[0]      ; clock    ;
; N/A           ; None        ; -4.010 ns ; busWires[1] ; regn:reg3|Q[1]      ; clock    ;
; N/A           ; None        ; -4.013 ns ; busWires[1] ; regn:reg2|Q[1]      ; clock    ;
; N/A           ; None        ; -4.068 ns ; busWires[5] ; regn:reg1|Q[5]      ; clock    ;
; N/A           ; None        ; -4.155 ns ; busWires[2] ; regn:reg1|Q[2]      ; clock    ;
; N/A           ; None        ; -4.328 ns ; busWires[6] ; regn:reg1|Q[6]      ; clock    ;
; N/A           ; None        ; -4.609 ns ; busWires[6] ; regn:reg2|Q[6]      ; clock    ;
; N/A           ; None        ; -4.609 ns ; busWires[6] ; regn:reg3|Q[6]      ; clock    ;
; N/A           ; None        ; -4.688 ns ; RinExt[2]   ; regn:reg2|Q[0]      ; clock    ;
; N/A           ; None        ; -4.688 ns ; RinExt[2]   ; regn:reg2|Q[1]      ; clock    ;
; N/A           ; None        ; -4.688 ns ; RinExt[2]   ; regn:reg2|Q[2]      ; clock    ;
; N/A           ; None        ; -4.688 ns ; RinExt[2]   ; regn:reg2|Q[3]      ; clock    ;
; N/A           ; None        ; -4.688 ns ; RinExt[2]   ; regn:reg2|Q[4]      ; clock    ;
; N/A           ; None        ; -4.688 ns ; RinExt[2]   ; regn:reg2|Q[5]      ; clock    ;
; N/A           ; None        ; -4.688 ns ; RinExt[2]   ; regn:reg2|Q[6]      ; clock    ;
; N/A           ; None        ; -4.688 ns ; RinExt[2]   ; regn:reg2|Q[7]      ; clock    ;
; N/A           ; None        ; -4.698 ns ; RinExt[1]   ; regn:reg1|Q[0]      ; clock    ;
; N/A           ; None        ; -4.698 ns ; RinExt[1]   ; regn:reg1|Q[1]      ; clock    ;
; N/A           ; None        ; -4.698 ns ; RinExt[1]   ; regn:reg1|Q[2]      ; clock    ;
; N/A           ; None        ; -4.698 ns ; RinExt[1]   ; regn:reg1|Q[3]      ; clock    ;
; N/A           ; None        ; -4.698 ns ; RinExt[1]   ; regn:reg1|Q[4]      ; clock    ;
; N/A           ; None        ; -4.698 ns ; RinExt[1]   ; regn:reg1|Q[5]      ; clock    ;
; N/A           ; None        ; -4.698 ns ; RinExt[1]   ; regn:reg1|Q[6]      ; clock    ;
; N/A           ; None        ; -4.698 ns ; RinExt[1]   ; regn:reg1|Q[7]      ; clock    ;
; N/A           ; None        ; -4.725 ns ; busWires[3] ; regn:reg3|Q[3]      ; clock    ;
; N/A           ; None        ; -4.726 ns ; busWires[3] ; regn:reg2|Q[3]      ; clock    ;
; N/A           ; None        ; -4.784 ns ; RinExt[3]   ; regn:reg3|Q[0]      ; clock    ;
; N/A           ; None        ; -4.784 ns ; RinExt[3]   ; regn:reg3|Q[1]      ; clock    ;
; N/A           ; None        ; -4.784 ns ; RinExt[3]   ; regn:reg3|Q[2]      ; clock    ;
; N/A           ; None        ; -4.784 ns ; RinExt[3]   ; regn:reg3|Q[3]      ; clock    ;
; N/A           ; None        ; -4.784 ns ; RinExt[3]   ; regn:reg3|Q[4]      ; clock    ;
; N/A           ; None        ; -4.784 ns ; RinExt[3]   ; regn:reg3|Q[5]      ; clock    ;
; N/A           ; None        ; -4.784 ns ; RinExt[3]   ; regn:reg3|Q[6]      ; clock    ;
; N/A           ; None        ; -4.784 ns ; RinExt[3]   ; regn:reg3|Q[7]      ; clock    ;
; N/A           ; None        ; -5.309 ns ; busWires[3] ; regn:reg1|Q[3]      ; clock    ;
+---------------+-------------+-----------+-------------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jul 09 15:01:06 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off swap -c swap --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 380.08 MHz between source register "shiftr:control|q[1]" and destination register "regn:reg3|Q[0]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.818 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y4_N13; Fanout = 11; REG Node = 'shiftr:control|q[1]'
            Info: 2: + IC(0.431 ns) + CELL(0.178 ns) = 0.609 ns; Loc. = LCCOMB_X11_Y4_N30; Fanout = 8; COMB Node = 'rin[3]'
            Info: 3: + IC(0.451 ns) + CELL(0.758 ns) = 1.818 ns; Loc. = LCFF_X12_Y4_N3; Fanout = 1; REG Node = 'regn:reg3|Q[0]'
            Info: Total cell delay = 0.936 ns ( 51.49 % )
            Info: Total interconnect delay = 0.882 ns ( 48.51 % )
        Info: - Smallest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X12_Y4_N3; Fanout = 1; REG Node = 'regn:reg3|Q[0]'
                Info: Total cell delay = 1.628 ns ( 56.82 % )
                Info: Total interconnect delay = 1.237 ns ( 43.18 % )
            Info: - Longest clock path from clock "clock" to source register is 2.864 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X11_Y4_N13; Fanout = 11; REG Node = 'shiftr:control|q[1]'
                Info: Total cell delay = 1.628 ns ( 56.84 % )
                Info: Total interconnect delay = 1.236 ns ( 43.16 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "regn:reg1|Q[3]" (data pin = "busWires[3]", clock pin = "clock") is 5.557 ns
    Info: + Longest pin to register delay is 8.459 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N15; Fanout = 1; PIN Node = 'busWires[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = IOC_X50_Y11_N1; Fanout = 3; COMB Node = 'busWires[3]~3'
        Info: 3: + IC(7.192 ns) + CELL(0.413 ns) = 8.459 ns; Loc. = LCFF_X11_Y4_N29; Fanout = 1; REG Node = 'regn:reg1|Q[3]'
        Info: Total cell delay = 1.267 ns ( 14.98 % )
        Info: Total interconnect delay = 7.192 ns ( 85.02 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.864 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X11_Y4_N29; Fanout = 1; REG Node = 'regn:reg1|Q[3]'
        Info: Total cell delay = 1.628 ns ( 56.84 % )
        Info: Total interconnect delay = 1.236 ns ( 43.16 % )
Info: tco from clock "clock" to destination pin "busWires[3]" through register "shiftr:control|q[2]" is 12.929 ns
    Info: + Longest clock path from clock "clock" to source register is 2.864 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X11_Y4_N11; Fanout = 11; REG Node = 'shiftr:control|q[2]'
        Info: Total cell delay = 1.628 ns ( 56.84 % )
        Info: Total interconnect delay = 1.236 ns ( 43.16 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 9.788 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X11_Y4_N11; Fanout = 11; REG Node = 'shiftr:control|q[2]'
        Info: 2: + IC(0.976 ns) + CELL(0.521 ns) = 1.497 ns; Loc. = LCCOMB_X11_Y4_N28; Fanout = 1; COMB Node = 'trin:tri3|F[3]~18'
        Info: 3: + IC(0.291 ns) + CELL(0.491 ns) = 2.279 ns; Loc. = LCCOMB_X11_Y4_N0; Fanout = 1; COMB Node = 'trin:tri3|F[3]~20'
        Info: 4: + IC(4.679 ns) + CELL(2.830 ns) = 9.788 ns; Loc. = PIN_N15; Fanout = 0; PIN Node = 'busWires[3]'
        Info: Total cell delay = 3.842 ns ( 39.25 % )
        Info: Total interconnect delay = 5.946 ns ( 60.75 % )
Info: Longest tpd from source pin "data[3]" to destination pin "busWires[3]" is 15.793 ns
    Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W21; Fanout = 1; PIN Node = 'data[3]'
    Info: 2: + IC(6.147 ns) + CELL(0.545 ns) = 7.576 ns; Loc. = LCCOMB_X12_Y4_N6; Fanout = 1; COMB Node = 'trin:tri3|F[3]~19'
    Info: 3: + IC(0.530 ns) + CELL(0.178 ns) = 8.284 ns; Loc. = LCCOMB_X11_Y4_N0; Fanout = 1; COMB Node = 'trin:tri3|F[3]~20'
    Info: 4: + IC(4.679 ns) + CELL(2.830 ns) = 15.793 ns; Loc. = PIN_N15; Fanout = 0; PIN Node = 'busWires[3]'
    Info: Total cell delay = 4.437 ns ( 28.09 % )
    Info: Total interconnect delay = 11.356 ns ( 71.91 % )
Info: th for register "regn:reg2|Q[4]" (data pin = "busWires[4]", clock pin = "clock") is -3.381 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.865 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X12_Y4_N9; Fanout = 1; REG Node = 'regn:reg2|Q[4]'
        Info: Total cell delay = 1.628 ns ( 56.82 % )
        Info: Total interconnect delay = 1.237 ns ( 43.18 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.532 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_W9; Fanout = 1; PIN Node = 'busWires[4]'
        Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X11_Y0_N0; Fanout = 3; COMB Node = 'busWires[4]~4'
        Info: 3: + IC(5.276 ns) + CELL(0.413 ns) = 6.532 ns; Loc. = LCFF_X12_Y4_N9; Fanout = 1; REG Node = 'regn:reg2|Q[4]'
        Info: Total cell delay = 1.256 ns ( 19.23 % )
        Info: Total interconnect delay = 5.276 ns ( 80.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Tue Jul 09 15:01:06 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


