{
  "Top": "inference",
  "RtlTop": "inference",
  "RtlPrefix": "",
  "RtlSubPrefix": "inference_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "result": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "result",
          "name": "result",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "result_ap_vld",
          "name": "result_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_schedule -enable_dsp_full_reg=0",
      "config_export -display_name=inference",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top inference -name inference"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "inference"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "12",
    "Uncertainty": "1.5",
    "IsCombinational": "0",
    "II": "799",
    "Latency": "798"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 12.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "inference",
    "Version": "1.0",
    "DisplayName": "inference",
    "Revision": "2114034776",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_inference_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/inference_dense_latency_ap_fixed_8_3_5_3_0_ap_fixed_16_6_5_3_0_config5_s.vhd",
      "impl\/vhdl\/inference_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s.vhd",
      "impl\/vhdl\/inference_dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config8_s.vhd",
      "impl\/vhdl\/inference_dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config11_s.vhd",
      "impl\/vhdl\/inference_linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s.vhd",
      "impl\/vhdl\/inference_linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_5_3_0_linear_config4_s.vhd",
      "impl\/vhdl\/inference_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config7_s.vhd",
      "impl\/vhdl\/inference_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config10_s.vhd",
      "impl\/vhdl\/inference_mul_8s_6ns_14_1_1.vhd",
      "impl\/vhdl\/inference_mul_8s_6s_14_1_1.vhd",
      "impl\/vhdl\/inference_mul_16s_5ns_19_1_1.vhd",
      "impl\/vhdl\/inference_mul_16s_5s_19_1_1.vhd",
      "impl\/vhdl\/inference_mul_32s_34ns_65_1_1.vhd",
      "impl\/vhdl\/inference_regslice_both.vhd",
      "impl\/vhdl\/inference.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/inference_dense_latency_ap_fixed_8_3_5_3_0_ap_fixed_16_6_5_3_0_config5_s.v",
      "impl\/verilog\/inference_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s.v",
      "impl\/verilog\/inference_dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config8_s.v",
      "impl\/verilog\/inference_dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config11_s.v",
      "impl\/verilog\/inference_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/inference_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/inference_linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s.v",
      "impl\/verilog\/inference_linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_5_3_0_linear_config4_s.v",
      "impl\/verilog\/inference_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config7_s.v",
      "impl\/verilog\/inference_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config10_s.v",
      "impl\/verilog\/inference_mul_8s_6ns_14_1_1.v",
      "impl\/verilog\/inference_mul_8s_6s_14_1_1.v",
      "impl\/verilog\/inference_mul_16s_5ns_19_1_1.v",
      "impl\/verilog\/inference_mul_16s_5s_19_1_1.v",
      "impl\/verilog\/inference_mul_32s_34ns_65_1_1.v",
      "impl\/verilog\/inference_regslice_both.v",
      "impl\/verilog\/inference.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/myproject.protoinst",
      ".debug\/inference.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TDEST",
        "input_r_TID",
        "input_r_TKEEP",
        "input_r_TLAST",
        "input_r_TREADY",
        "input_r_TSTRB",
        "input_r_TUSER",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "result": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"result": "DATA"},
      "ports": ["result"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "1",
          "argName": "result"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "input_r_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "input_r_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "input_r_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "input_r_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "input_r_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input_r_TID": {
      "dir": "in",
      "width": "5"
    },
    "result": {
      "dir": "out",
      "width": "32"
    },
    "result_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "inference",
      "Instances": [
        {
          "ModuleName": "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s",
          "InstanceName": "grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s_fu_4719"
        },
        {
          "ModuleName": "linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s",
          "InstanceName": "call_ret_linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s_fu_5479"
        },
        {
          "ModuleName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_5_3_0_linear_config4_s",
          "InstanceName": "call_ret2_linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_5_3_0_linear_config4_s_fu_5488"
        },
        {
          "ModuleName": "dense_latency_ap_fixed_8_3_5_3_0_ap_fixed_16_6_5_3_0_config5_s",
          "InstanceName": "grp_dense_latency_ap_fixed_8_3_5_3_0_ap_fixed_16_6_5_3_0_config5_s_fu_5497"
        },
        {
          "ModuleName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config7_s",
          "InstanceName": "call_ret4_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config7_s_fu_5506"
        },
        {
          "ModuleName": "dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config8_s",
          "InstanceName": "grp_dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config8_s_fu_5517"
        },
        {
          "ModuleName": "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config10_s",
          "InstanceName": "call_ret6_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config10_s_fu_5528"
        },
        {
          "ModuleName": "dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config11_s",
          "InstanceName": "layer11_out_V_dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config11_s_fu_5538"
        }
      ]
    },
    "Info": {
      "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_5_3_0_linear_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_fixed_8_3_5_3_0_ap_fixed_16_6_5_3_0_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config11_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "inference": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_8_2_5_3_0_config2_s": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "12.00",
          "Uncertainty": "1.50",
          "Estimate": "9.576"
        },
        "Area": {
          "FF": "17184",
          "AVAIL_FF": "106400",
          "UTIL_FF": "16",
          "LUT": "31537",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "59",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "linear_ap_fixed_8_2_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "12.00",
          "Uncertainty": "1.50",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "0",
          "AVAIL_FF": "106400",
          "UTIL_FF": "0",
          "LUT": "0",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_5_3_0_linear_config4_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "12.00",
          "Uncertainty": "1.50",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "0",
          "AVAIL_FF": "106400",
          "UTIL_FF": "0",
          "LUT": "0",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_fixed_8_3_5_3_0_ap_fixed_16_6_5_3_0_config5_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "12.00",
          "Uncertainty": "1.50",
          "Estimate": "9.339"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "68",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "664",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config7_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "12.00",
          "Uncertainty": "1.50",
          "Estimate": "1.944"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "106400",
          "UTIL_FF": "0",
          "LUT": "175",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config8_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "12.00",
          "Uncertainty": "1.50",
          "Estimate": "9.972"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "190",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1144",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "linear_ap_fixed_16_6_5_3_0_ap_fixed_16_7_4_0_0_linear_config10_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "12.00",
          "Uncertainty": "1.50",
          "Estimate": "1.944"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "106400",
          "UTIL_FF": "0",
          "LUT": "150",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_fixed_16_7_4_0_0_ap_fixed_16_6_5_3_0_config11_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "12.00",
          "Uncertainty": "1.50",
          "Estimate": "9.972"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "106400",
          "UTIL_FF": "0",
          "LUT": "217",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "inference": {
        "Latency": {
          "LatencyBest": "798",
          "LatencyAvg": "798",
          "LatencyWorst": "798",
          "PipelineII": "799",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "12.00",
          "Uncertainty": "1.50",
          "Estimate": "10.150"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_37_1",
            "TripCount": "784",
            "Latency": "784",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "22395",
          "AVAIL_FF": "106400",
          "UTIL_FF": "21",
          "LUT": "34142",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "64",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-11 03:56:31 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
