# PC â€” Program Counter (í”„ë¡œê·¸ë¨ ì¹´ìš´í„°)

> Module: `PC`  
> Timescale: `1ns/1ps`  
> Nettype: ``default_nettype none``  
> Design Type: **Synchronous Up-Counter with Branch/Jump**

---

## ğŸ“˜ 1. Program Counter ê°œìš”

Program Counter(PC)ëŠ” CPUì—ì„œ **í˜„ì¬ ì‹¤í–‰ ì¤‘ì¸ ëª…ë ¹ì–´ì˜ ì£¼ì†Œë¥¼ ì €ì¥**í•˜ëŠ” ë ˆì§€ìŠ¤í„°ì…ë‹ˆë‹¤.  
ê° ëª…ë ¹ì–´ ì‹¤í–‰ì´ ëë‚  ë•Œë§ˆë‹¤ PCëŠ” ìë™ìœ¼ë¡œ ì¦ê°€í•˜ë©°, **ë¶„ê¸°(Branch)**ë‚˜ **ì í”„(Jump)** ëª…ë ¹ì´ ë°œìƒí•˜ë©´ ìƒˆë¡œìš´ ì£¼ì†Œë¡œ ë³€ê²½ë©ë‹ˆë‹¤.

```
[PC] â†’ [Instruction Memory] â†’ [Decoder] â†’ [ALU] â†’ [FSM]
```

> CPUì˜ ëª¨ë“  ì‹¤í–‰ íë¦„ì€ PC ê°’ìœ¼ë¡œ ê²°ì •ë©ë‹ˆë‹¤.  
> PCëŠ” â€œì–´ë–¤ ëª…ë ¹ì„ ë‹¤ìŒì— ì‹¤í–‰í• ì§€â€ë¥¼ ì•Œë ¤ì£¼ëŠ” **CPUì˜ ë‚˜ì¹¨ë°˜ ì—­í• **ì„ í•©ë‹ˆë‹¤.

---

## ğŸ§© 2. ì´ë¡  ë° ë™ì‘ ì›ë¦¬

### âš™ï¸ ê¸°ë³¸ ë™ì‘
1. **ìˆœì°¨ ì‹¤í–‰(Sequential Execution)**  
   - ê¸°ë³¸ì ìœ¼ë¡œ PCëŠ” ë§¤ í´ëŸ­ë§ˆë‹¤ +1ì”© ì¦ê°€í•©ë‹ˆë‹¤.  
   - ì˜ˆ: PC = 0x0000 â†’ 0x0001 â†’ 0x0002 â€¦

2. **ë¶„ê¸°(Branch)**  
   - ì¡°ê±´ì´ ì°¸ì¼ ê²½ìš° `PC = PC + offset` í˜•íƒœë¡œ ì´ë™.  
   - ì¡°ê±´ì´ ê±°ì§“ì¼ ê²½ìš° ê¸°ì¡´ ìˆœì°¨ ì¦ê°€ ìœ ì§€.

3. **ì í”„(Jump)**  
   - ì¦‰ì‹œê°’ ë˜ëŠ” ì ˆëŒ€ ì£¼ì†Œë¡œ ì´ë™ (`PC = target_addr`).

4. **ë¦¬ì…‹(Reset)**  
   - ì´ˆê¸° PCë¥¼ 0 ë˜ëŠ” ì§€ì •ëœ ì‹œì‘ ì£¼ì†Œ(`RESET_ADDR`)ë¡œ ë³µê·€.

---

## ğŸ§  3. êµ¬ì¡°ì  ì´í•´

```
                  +-----------------------+
        +-------->|    Program Counter    |--------+
        |         +----------+------------+        |
        |                    |                     |
        |                    v                     v
     [RESET]         +---------------+      +-------------+
                     | Branch Logic  | ---> | Instruction |
                     | (Adder/MUX)   |      |   Memory    |
                     +---------------+      +-------------+
```

### ë‚´ë¶€ ë™ì‘ ìš”ì•½
| ìš°ì„ ìˆœìœ„ | ì‹ í˜¸ | ë™ì‘ |
|-----------|-------|------|
| 1 | `!rst_n` | Reset: PC â† RESET_ADDR |
| 2 | `pc_load` | Jump: PC â† pc_next |
| 3 | `branch_taken` | Branch: PC â† PC + pc_offset |
| 4 | Default | Sequential: PC â† PC + STEP |

---

## ğŸ”§ 4. ì½”ë“œ êµ¬ì¡° ì˜ˆì‹œ

```verilog
module PC #(
    parameter PC_W = 16,          // ì£¼ì†Œ í­
    parameter STEP = 1,           // ì¦ê°€ ë‹¨ìœ„
    parameter RESET_ADDR = 0      // ì´ˆê¸°í™” ì£¼ì†Œ
)(
    input  wire clk,
    input  wire rst_n,
    input  wire pc_load,
    input  wire [PC_W-1:0] pc_next,
    input  wire branch_taken,
    input  wire [PC_W-1:0] pc_offset,
    output reg  [PC_W-1:0] pc_curr
);

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            pc_curr <= RESET_ADDR;
        else if (pc_load)
            pc_curr <= pc_next;
        else if (branch_taken)
            pc_curr <= pc_curr + pc_offset;
        else
            pc_curr <= pc_curr + STEP;
    end

endmodule
```

---

## â± 5. ë™ì‘ íƒ€ì´ë° ì˜ˆì‹œ

| Cycle | rst_n | pc_load | branch_taken | pc_next | pc_offset | pc_curr ê²°ê³¼ |
|--------|--------|----------|---------------|----------|------------|----------------|
| 1 | 0 | 0 | 0 | â€” | â€” | 0x0000 (Reset) |
| 2 | 1 | 0 | 0 | â€” | â€” | 0x0001 |
| 3 | 1 | 1 | 0 | 0x0100 | â€” | 0x0100 (Jump) |
| 4 | 1 | 0 | 1 | â€” | +2 | 0x0102 (Branch) |
| 5 | 1 | 0 | 1 | â€” | -1 | 0x0101 (Back Branch) |

> BranchëŠ” signed offsetì„ ì‚¬ìš©í•˜ë¯€ë¡œ ìŒìˆ˜ ì´ë™ë„ ê°€ëŠ¥í•©ë‹ˆë‹¤.

---

## ğŸ§ª 6. Testbench ì˜ˆì‹œ

```verilog
`timescale 1ns/1ps
module tb_pc;
  reg clk=0, rst_n=0, pc_load=0, branch_taken=0;
  reg [15:0] pc_next=0, pc_offset=0;
  wire [15:0] pc_curr;

  PC #(.PC_W(16), .STEP(1), .RESET_ADDR(16'h0000)) uut (
    .clk(clk), .rst_n(rst_n),
    .pc_load(pc_load), .pc_next(pc_next),
    .branch_taken(branch_taken), .pc_offset(pc_offset),
    .pc_curr(pc_curr)
  );

  always #5 clk = ~clk;

  initial begin
    $display("=== PC TEST START ===");
    rst_n=0; #10; rst_n=1;
    repeat(3) @(posedge clk);
    pc_load=1; pc_next=16'h0100; @(posedge clk); pc_load=0;
    branch_taken=1; pc_offset=16'd2; @(posedge clk);
    branch_taken=1; pc_offset=-16'sd1; @(posedge clk); branch_taken=0;
    #10 $finish;
  end
endmodule
```

---

## ğŸ§° 7. ì„¤ê³„ì  ê³ ë ¤ì‚¬í•­

1. **ìš°ì„ ìˆœìœ„ ì¤‘ìš”ë„**: Reset > Jump > Branch > Increment ìˆœìœ¼ë¡œ ì •ì˜í•´ì•¼ í•¨.  
2. **Signed Offset ì²˜ë¦¬**: Branch ì´ë™ ì‹œ 2â€™s complementë¡œ ê³„ì‚°.  
3. **Pipeline êµ¬ì¡° í™•ì¥**: IF/ID ë‹¨ê³„ ë¶„ë¦¬ ì‹œ, PC ì—…ë°ì´íŠ¸ëŠ” Fetch Stageì—ì„œ ìˆ˜í–‰.  
4. **ë™ê¸°ì‹ ì„¤ê³„**: ëª¨ë“  ê°±ì‹ ì€ `posedge clk`ì—ì„œ ì¼ì–´ë‚˜ì•¼ í•¨.  
5. **Fetch Stall ì²˜ë¦¬**: Memory latencyê°€ ì¡´ì¬í•  ê²½ìš° PC Hold ë¡œì§ ì¶”ê°€ í•„ìš”.

---

## âš™ï¸ 8. í™•ì¥ êµ¬ì¡°

| ê¸°ëŠ¥ | ì„¤ëª… |
|------|------|
| **Interrupt/Exception ì§€ì›** | Interrupt ë°œìƒ ì‹œ PC â† ISR ì£¼ì†Œ |
| **PC+4 êµ¬ì¡°** | Word ë‹¨ìœ„ ëª…ë ¹ (32bit) CPUì—ì„œ +4 ì¦ê°€ |
| **Pipeline ì§€ì›** | Branch Prediction, Delay Slot í¬í•¨ ê°€ëŠ¥ |
| **Dual PC** | Shadow PC, Return Address Stack ë“± í™•ì¥ |

---

## ğŸ“‚ 9. í”„ë¡œì íŠ¸ êµ¬ì¡° ì˜ˆì‹œ

```
â”œâ”€ rtl/
â”‚  â””â”€ PC.v
â”œâ”€ sim/
â”‚  â””â”€ tb_pc.v
â””â”€ docs/
   â””â”€ README_PC_FULL.md
```

---

**ì‘ì„±ì:** MultiMix Tech (NAMWOO KIM)  
**ë²„ì „:** 1.0 (PC with Branch/Jump)  
**ì—…ë°ì´íŠ¸:** 2025-11-12 22:46
