<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">13.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AArch64AdvSIMDScalarPass.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64_8h_source.html">AArch64.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64RegisterInfo_8h_source.html">AArch64RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64AdvSIMDScalarPass.cpp:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="AArch64AdvSIMDScalarPass_8cpp__incl.svg" width="4568" height="932"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="AArch64AdvSIMDScalarPass_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-simd-scalar&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a155f0a0714da67eeb613f55cd5bff739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>&#160;&#160;&#160;&quot;AdvSIMD Scalar <a class="el" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a> <a class="el" href="MemCpyOptimizer_8cpp.html#a4c36a0753cd006d97b1aee018fe423bc">Optimization</a>&quot;</td></tr>
<tr class="separator:a155f0a0714da67eeb613f55cd5bff739"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:acac1bf58543704f4241435547bb846d7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#acac1bf58543704f4241435547bb846d7">STATISTIC</a> (NumScalarInsnsUsed, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> scalar <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="README-SSE_8txt.html#aae2d2977835e891eef9c1569d44462d7">used</a>&quot;)</td></tr>
<tr class="separator:acac1bf58543704f4241435547bb846d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc7b14f41e8cf70fccd79f6c967fed9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a7fc7b14f41e8cf70fccd79f6c967fed9">STATISTIC</a> (NumCopiesDeleted, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> cross-class <a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a> deleted&quot;)</td></tr>
<tr class="separator:a7fc7b14f41e8cf70fccd79f6c967fed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323a8da651b52638af71198c22c0df32"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a323a8da651b52638af71198c22c0df32">STATISTIC</a> (NumCopiesInserted, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> cross-class <a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a> inserted&quot;)</td></tr>
<tr class="separator:a323a8da651b52638af71198c22c0df32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f9183f21b42d44056b2dfb0a872d20"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a34f9183f21b42d44056b2dfb0a872d20">INITIALIZE_PASS</a> (AArch64AdvSIMDScalar, &quot;aarch64-simd-scalar&quot;, AARCH64_ADVSIMD_NAME, <a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>, <a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>) static bool isGPR64(unsigned <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></td></tr>
<tr class="separator:a34f9183f21b42d44056b2dfb0a872d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb944a33b354e4709fb99864f82b9c16"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#afb944a33b354e4709fb99864f82b9c16">if</a> (Register::isVirtualRegister(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) <a class="el" href="lib_2Target_2X86_2README_8txt.html#a9717e7bbecb906637e86cef6da3d83c2">return</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> -&gt; <a class="el" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) -&gt;hasSuperClassEq(&amp;AArch64::GPR64RegClass)</td></tr>
<tr class="separator:afb944a33b354e4709fb99864f82b9c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1112b818386ec01ddfdf3a5d0024eb17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2X86_2README_8txt.html#a9717e7bbecb906637e86cef6da3d83c2">return</a> AArch64::GPR64RegClass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a> (<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a1112b818386ec01ddfdf3a5d0024eb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67ddee154305e17ed2acb0303fe4f80"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ac67ddee154305e17ed2acb0303fe4f80">isFPR64</a> (unsigned <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, unsigned <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:ac67ddee154305e17ed2acb0303fe4f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab954785c416c5262ea6c87d47ff75712"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#ab954785c416c5262ea6c87d47ff75712">getSrcFromCopy</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, unsigned &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="separator:ab954785c416c5262ea6c87d47ff75712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e13637d0c20d7511db31722e34afd5"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aa5e13637d0c20d7511db31722e34afd5">getTransformOpcode</a> (unsigned Opc)</td></tr>
<tr class="separator:aa5e13637d0c20d7511db31722e34afd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b71ce362681a4722b85397b9b7e8c8"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a73b71ce362681a4722b85397b9b7e8c8">isTransformable</a> (<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a73b71ce362681a4722b85397b9b7e8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36ac2d2179f849614e6b44f8ad507304"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a36ac2d2179f849614e6b44f8ad507304">insertCopy</a> (<a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, unsigned Dst, unsigned Src, bool IsKill)</td></tr>
<tr class="separator:a36ac2d2179f849614e6b44f8ad507304"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a55af2e39dd0923857899a4f2024d56bb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a55af2e39dd0923857899a4f2024d56bb">TransformAll</a> (&quot;aarch64-simd-scalar-<a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#aeb73474502cd3b5f87e8d095252e95c3">force</a>-all&quot;, cl::desc(&quot;Force <a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> AdvSIMD scalar <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> everywhere&quot;), cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>), cl::Hidden)</td></tr>
<tr class="separator:a55af2e39dd0923857899a4f2024d56bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a6b0a9b7228d190b0a7d8ae3ef03c7"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></td></tr>
<tr class="separator:a92a6b0a9b7228d190b0a7d8ae3ef03c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd2ab195054a3e6a74bfbb9d5d571c8"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></td></tr>
<tr class="separator:aacd2ab195054a3e6a74bfbb9d5d571c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a155f0a0714da67eeb613f55cd5bff739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a155f0a0714da67eeb613f55cd5bff739">&#9670;&nbsp;</a></span>AARCH64_ADVSIMD_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64_ADVSIMD_NAME&#160;&#160;&#160;&quot;AdvSIMD Scalar <a class="el" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a> <a class="el" href="MemCpyOptimizer_8cpp.html#a4c36a0753cd006d97b1aee018fe423bc">Optimization</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00062">62</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-simd-scalar&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00049">49</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a1112b818386ec01ddfdf3a5d0024eb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1112b818386ec01ddfdf3a5d0024eb17">&#9670;&nbsp;</a></span>contains()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2X86_2README_8txt.html#a9717e7bbecb906637e86cef6da3d83c2">return</a> AArch64::GPR64RegClass contains </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="LoopInfoImpl_8h_source.html#l00242">llvm::LoopBase&lt; BlockT, LoopT &gt;::addBasicBlockToLoop()</a>, <a class="el" href="X86Operand_8h_source.html#l00531">llvm::X86Operand::addGR16orGR32orGR64Operands()</a>, <a class="el" href="X86Operand_8h_source.html#l00523">llvm::X86Operand::addGR32orGR64Operands()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02307">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00067">llvm::SystemZFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02412">llvm::X86FrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05274">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05299">llvm::X86InstrInfo::breakPartialRegDependency()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00117">canBeFeederToNewValueJump()</a>, <a class="el" href="X86AsmParser_8cpp_source.html#l01274">CheckBaseRegAndIndexRegAndScale()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02248">computeCalleeSaveRegisterPairs()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00121">llvm::RegionBase&lt; RegionTraits&lt; Function &gt; &gt;::contains()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00121">llvm::RegionBase&lt; Tr &gt;::contains()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03282">llvm::AArch64InstrInfo::copyPhysReg()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00281">llvm::ARCInstrInfo::copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00889">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00039">llvm::Thumb1InstrInfo::copyPhysReg()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00150">llvm::Thumb2InstrInfo::copyPhysReg()</a>, <a class="el" href="BPFInstrInfo_8cpp_source.html#l00031">llvm::BPFInstrInfo::copyPhysReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00812">llvm::HexagonInstrInfo::copyPhysReg()</a>, <a class="el" href="MSP430InstrInfo_8cpp_source.html#l00090">llvm::MSP430InstrInfo::copyPhysReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01681">llvm::PPCInstrInfo::copyPhysReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00305">llvm::SparcInstrInfo::copyPhysReg()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00359">llvm::VEInstrInfo::copyPhysReg()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00770">llvm::SystemZInstrInfo::copyPhysReg()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00121">llvm::RISCVInstrInfo::copyPhysReg()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00038">llvm::R600InstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00654">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="AVRInstrInfo_8cpp_source.html#l00041">llvm::AVRInstrInfo::copyPhysReg()</a>, <a class="el" href="M68kInstrInfo_8cpp_source.html#l00640">llvm::M68kInstrInfo::copyPhysReg()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00069">llvm::Mips16InstrInfo::copyPhysReg()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00083">llvm::MipsSEInstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03494">llvm::X86InstrInfo::copyPhysReg()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00034">llvm::LanaiInstrInfo::copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03418">CopyToFromAsymmetricReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08468">llvm::X86InstrInfo::describeLoadedValue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02733">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01795">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00786">llvm::RISCVFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00133">llvm::SystemZFrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARCRegisterInfo_8cpp_source.html#l00160">llvm::ARCRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="XCoreRegisterInfo_8cpp_source.html#l00254">llvm::XCoreRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00724">llvm::X86RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AArch64LowerHomogeneousPrologEpilog_8cpp_source.html#l00220">emitLoad()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00605">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00413">llvm::SystemZFrameLowering::emitPrologue()</a>, <a class="el" href="AArch64LowerHomogeneousPrologEpilog_8cpp_source.html#l00197">emitStore()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01643">llvm::ARMBaseInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02993">llvm::PPCInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00585">llvm::R600InstrInfo::fitsConstReadLimitations()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04138">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00994">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01108">llvm::ARMAsmBackendDarwin::generateCompactUnwindEncoding()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00359">llvm::RegionBase&lt; Tr &gt;::getBBNode()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03326">llvm::HexagonInstrInfo::getCompoundCandidateGroup()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03816">llvm::HexagonInstrInfo::getDuplexCandidateGroup()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00163">llvm::RegionBase&lt; Tr &gt;::getEnteringBlock()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00062">llvm::LoopBase&lt; BlockT, LoopT &gt;::getExitBlocks()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00148">llvm::LoopBase&lt; BasicBlock, Loop &gt;::getExitEdges()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00148">llvm::LoopBase&lt; BlockT, LoopT &gt;::getExitEdges()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00204">llvm::RegionBase&lt; Tr &gt;::getExitingBlock()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00034">llvm::LoopBase&lt; BlockT, LoopT &gt;::getExitingBlocks()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00181">llvm::RegionBase&lt; Tr &gt;::getExitingBlocks()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00459">llvm::RegionBase&lt; Tr &gt;::getExpandedRegion()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00066">getHexagonRegisterPair()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00216">llvm::LoopBase&lt; BlockT, LoopT &gt;::getLoopLatch()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00195">llvm::LoopBase&lt; BlockT, LoopT &gt;::getLoopPredecessor()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00167">llvm::LoopBase&lt; BasicBlock, Loop &gt;::getLoopPreheader()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00049">getMFHiLoOpc()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l04428">getNextRegister()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00375">llvm::RegionBase&lt; Tr &gt;::getNode()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00314">getPairedGPR()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05213">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00027">getRC32()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00217">getRegClassFromGRPhysReg()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00764">llvm::SystemZFrameLowering::getRegSpillOffset()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00443">llvm::SIRegisterInfo::getReservedRegs()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02956">getSVECalleeSaveSlotRange()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00092">llvm::LoopBase&lt; BlockT, LoopT &gt;::hasDedicatedExits()</a>, <a class="el" href="LoopInfoImpl_8h_source.html#l00073">llvm::LoopBase&lt; BasicBlock, Loop &gt;::hasNoExitBlocks()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00502">indirectCopyToAGPR()</a>, <a class="el" href="X86MCCodeEmitter_8cpp_source.html#l00161">is16BitMemOperand()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00457">isCSRestore()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00230">isEvenReg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02101">llvm::AArch64InstrInfo::isFPRCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02071">llvm::AArch64InstrInfo::isGPRCopy()</a>, <a class="el" href="SystemZRegisterInfo_8h_source.html#l00034">llvm::SystemZ::isHighReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02554">llvm::SITargetLowering::LowerReturn()</a>, <a class="el" href="RISCVMCInstLower_8cpp_source.html#l00132">lowerRISCVVMachineInstrToMCInst()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l06794">mapArgRegToOffsetAIX()</a>, <a class="el" href="CorrelatedValuePropagation_8cpp_source.html#l00672">narrowSDivOrSRem()</a>, <a class="el" href="MipsAsmParser_8cpp_source.html#l03222">nextReg()</a>, <a class="el" href="RegionInfoImpl_8h_source.html#l00143">llvm::RegionBase&lt; Tr &gt;::outermostLoopInRegion()</a>, <a class="el" href="X86AsmPrinter_8cpp_source.html#l00407">printAsmMRegister()</a>, <a class="el" href="HexagonAsmPrinter_8cpp_source.html#l00114">llvm::HexagonAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00272">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="X86AsmPrinter_8cpp_source.html#l00449">printAsmVRegister()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00209">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00328">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02049">llvm::PPCFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00215">llvm::R600InstrInfo::readsLDSSrcReg()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00048">llvm::AArch64RegisterInfo::regNeedsCFI()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00259">llvm::SystemZFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00930">llvm::Thumb1FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02626">llvm::X86FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="X86MachineFunctionInfo_8cpp_source.html#l00018">llvm::X86MachineFunctionInfo::setRestoreBasePointer()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00199">llvm::SystemZFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00809">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02525">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00271">llvm::AVRRegisterInfo::splitReg()</a>, and <a class="el" href="CFGPrinter_8cpp_source.html#l00265">llvm::Function::viewCFG()</a>.</p>

</div>
</div>
<a id="ab954785c416c5262ea6c87d47ff75712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab954785c416c5262ea6c87d47ff75712">&#9670;&nbsp;</a></span>getSrcFromCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a>* getSrcFromCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>SubReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">127</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

</div>
</div>
<a id="aa5e13637d0c20d7511db31722e34afd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e13637d0c20d7511db31722e34afd5">&#9670;&nbsp;</a></span>getTransformOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getTransformOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00164">164</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">isTransformable()</a>.</p>

</div>
</div>
<a id="afb944a33b354e4709fb99864f82b9c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb944a33b354e4709fb99864f82b9c16">&#9670;&nbsp;</a></span>if()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype">Register::isVirtualRegister(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> -&gt;  <a class="el" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(<a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) -&gt;hasSuperClassEq(&amp;AArch64::GPR64RegClass)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34f9183f21b42d44056b2dfb0a872d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f9183f21b42d44056b2dfb0a872d20">&#9670;&nbsp;</a></span>INITIALIZE_PASS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">AArch64AdvSIMDScalar&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;aarch64-simd-scalar&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a155f0a0714da67eeb613f55cd5bff739">AARCH64_ADVSIMD_NAME</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36ac2d2179f849614e6b44f8ad507304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36ac2d2179f849614e6b44f8ad507304">&#9670;&nbsp;</a></span>insertCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* insertCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsKill</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00274">274</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00508">llvm::getKillRegState()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00129">TII</a>.</p>

</div>
</div>
<a id="ac67ddee154305e17ed2acb0303fe4f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67ddee154305e17ed2acb0303fe4f80">&#9670;&nbsp;</a></span>isFPR64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isFPR64 </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">113</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00634">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00136">llvm::TargetRegisterClass::hasSuperClassEq()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01566">Reg</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>.</p>

</div>
</div>
<a id="a73b71ce362681a4722b85397b9b7e8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b71ce362681a4722b85397b9b7e8c8">&#9670;&nbsp;</a></span>isTransformable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isTransformable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00184">184</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00164">getTransformOpcode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>.</p>

</div>
</div>
<a id="a7fc7b14f41e8cf70fccd79f6c967fed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc7b14f41e8cf70fccd79f6c967fed9">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCopiesDeleted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> cross-class <a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a> deleted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a323a8da651b52638af71198c22c0df32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a323a8da651b52638af71198c22c0df32">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumCopiesInserted&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> cross-class <a class="el" href="lib_2Target_2README_8txt.html#abc50017d721e84846818477f799196da">copies</a> inserted&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acac1bf58543704f4241435547bb846d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac1bf58543704f4241435547bb846d7">&#9670;&nbsp;</a></span>STATISTIC() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumScalarInsnsUsed&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> scalar <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="README-SSE_8txt.html#aae2d2977835e891eef9c1569d44462d7">used</a>&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="aacd2ab195054a3e6a74bfbb9d5d571c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd2ab195054a3e6a74bfbb9d5d571c8">&#9670;&nbsp;</a></span>MRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa42e87e0390b06551b80f92540a485f8">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>* MRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">  <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</div>
<div class="line">    <span class="keywordflow">return</span> <span class="keyword">false</span></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">105</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AliasSetTracker_8cpp_source.html#l00456">llvm::AliasSetTracker::add()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00172">addCalleeSavedRegs()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00073">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00057">addHints()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11228">llvm::SITargetLowering::AddIMGInit()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00949">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00659">llvm::PressureDiffs::addInstruction()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00602">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00653">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00257">llvm::addLiveIns()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00298">llvm::AMDGPURegisterBankInfo::addMappingFromTable()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00207">llvm::MachineInstr::addOperand()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00672">llvm::PressureDiff::addPressureChange()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04500">adjustAllocatableRegClass()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02728">AdjustBaseAndOffset()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l02439">llvm::ARMFrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00601">llvm::RegisterOperands::adjustLaneLiveness()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00948">llvm::RegPressureTracker::advance()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02055">llvm::SITargetLowering::allocateHSAUserSGPRs()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00442">allocateHSAUserSGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00287">llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01863">llvm::SITargetLowering::allocateSpecialEntryInputVGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00384">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00260">allPhiOperandsUndefined()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05430">llvm::PPCInstrInfo::analyzeLoopForPipelining()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00629">applyAdjustICmpImmAndPred()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00232">AMDGPUPostLegalizerCombinerHelper::applyCvtF32UByteN()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00438">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00696">applyDupLane()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00182">applyFoldGlobalOffset()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00093">applyICmpRedundantTrunc()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00456">applyINS()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01535">llvm::AMDGPURegisterBankInfo::applyMappingBFE()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01245">llvm::AMDGPURegisterBankInfo::applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01292">llvm::AMDGPURegisterBankInfo::applyMappingImage()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02136">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00728">llvm::MipsRegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01140">llvm::AMDGPURegisterBankInfo::applyMappingLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01416">llvm::AMDGPURegisterBankInfo::applyMappingSBufferLoad()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00180">AMDGPUPostLegalizerCombinerHelper::applyUCharToFloat()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00972">llvm::AMDGPUCallLowering::areCalleeOutgoingArgsTailCallable()</a>, <a class="el" href="ARMAsmBackendDarwin_8h_source.html#l00022">llvm::ARMAsmBackendDarwin::ARMAsmBackendDarwin()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01154">llvm::CallLowering::IncomingValueHandler::assignValueToReg()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01033">attemptDebugCopyProp()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00139">llvm::LivePhysRegs::available()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00207">llvm::MIPatternMatch::bind_helper&lt; const ConstantFP * &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00198">llvm::MIPatternMatch::bind_helper&lt; LLT &gt;::bind()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00183">llvm::MIPatternMatch::bind_helper&lt; MachineInstr * &gt;::bind()</a>, <a class="el" href="RDFGraph_8cpp_source.html#l00868">llvm::rdf::DataFlowGraph::build()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04036">buildAddr64RSrc()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00240">buildAnyextOrCopy()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00303">buildCopyFromRegs()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00450">buildCopyToRegs()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00399">buildDefCFAReg()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01112">llvm::CallLowering::IncomingValueHandler::buildExtensionHint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04598">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04630">llvm::SIInstrInfo::buildExtractSubRegOrImm()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04045">buildOffsetSrc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07238">llvm::AArch64InstrInfo::buildOutlinedFrame()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03993">buildRSRC()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00699">buildScratchExecCopy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01869">llvm::AMDGPURegisterBankInfo::buildVCopy()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01284">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01043">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00052">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00032">llvm::VirtRegAuxInfo::calculateSpillWeightsAndHints()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04564">canCombine()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00238">canCompareBeNewValueJump()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00444">canFoldCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00545">canFoldIntoCSel()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00457">canFoldIntoSelect()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00611">llvm::AArch64InstrInfo::canInsertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01531">llvm::PPCInstrInfo::canInsertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00533">llvm::SystemZInstrInfo::canInsertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03358">llvm::X86InstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02545">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00440">llvm::ARMBaseRegisterInfo::canRealignStack()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00241">llvm::M68kRegisterInfo::canRealignStack()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00664">llvm::X86RegisterInfo::canRealignStack()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00180">llvm::canReplaceReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03545">llvm::SIInstrInfo::canShrink()</a>, <a class="el" href="LICM_8cpp_source.html#l01187">llvm::canSinkOrHoistInst()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02297">llvm::MachineInstr::changeDebugValuesDefReg()</a>, <a class="el" href="GISelChangeObserver_8cpp_source.html#l00018">llvm::GISelChangeObserver::changingAllUsesOfReg()</a>, <a class="el" href="X86VZeroUpper_8cpp_source.html#l00138">checkFnHasLiveInYmmOrZmm()</a>, <a class="el" href="FunctionAttrs_8cpp_source.html#l00112">checkFunctionMemoryAccess()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00222">llvm::clearMod()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00228">llvm::clearMust()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00225">llvm::clearRef()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00415">llvm::X86_MC::X86MCInstrAnalysis::clearsSuperRegisters()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00570">llvm::RegisterOperands::collect()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00219">collectVirtualRegUses()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01044">llvm::AMDGPURegisterBankInfo::collectWaterfallOperands()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00104">CombineCVTAToLocal()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03708">llvm::PPCInstrInfo::combineRLWINM()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00431">llvm::HexagonBlockRanges::computeDeadMap()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02627">computeIndirectRegIndex()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11862">llvm::SITargetLowering::computeKnownAlignForTargetInstr()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11820">llvm::SITargetLowering::computeKnownBitsForTargetInstr()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00246">llvm::computeLiveIns()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01606">computeLiveOuts()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04701">llvm::AMDGPUTargetLowering::computeNumSignBitsForTargetInstr()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00976">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00437">llvm::ConstantFoldBinOp()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00659">llvm::ConstantFoldExtOp()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00492">llvm::ConstantFoldFPBinOp()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01634">constantFoldFpUnary()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00676">llvm::ConstantFoldIntToFloat()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00048">llvm::constrainOperandRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01082">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">constrainRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02033">constrainRegToBank()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00038">llvm::constrainRegToClass()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00134">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="Context_8h_source.html#l00057">llvm::mca::Context::Context()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00099">convertImplicitDefToConstZero()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07245">llvm::SIInstrInfo::convertNonUniformIfRegion()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07270">llvm::SIInstrInfo::convertNonUniformLoopRegion()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03656">llvm::PPCInstrInfo::convertToImmediateForm()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01039">llvm::CallLowering::ValueHandler::copyArgumentMemory()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00046">copyHint()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00032">llvm::NVPTXInstrInfo::copyPhysReg()</a>, <a class="el" href="WebAssemblyInstrInfo_8cpp_source.html#l00057">llvm::WebAssemblyInstrInfo::copyPhysReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00856">copySubReg()</a>, <a class="el" href="AArch64AsmBackend_8cpp_source.html#l00746">llvm::createAArch64leAsmBackend()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00244">createAArch64MCAsmInfo()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00267">createAArch64MCInstPrinter()</a>, <a class="el" href="AMDGPUMCTargetDesc_8cpp_source.html#l00081">createAMDGPUMCInstPrinter()</a>, <a class="el" href="ARCMCTargetDesc_8cpp_source.html#l00066">createARCMCInstPrinter()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01290">createARMAsmBackend()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01318">llvm::createARMBEAsmBackend()</a>, <a class="el" href="ARMAsmBackend_8cpp_source.html#l01311">llvm::createARMLEAsmBackend()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00352">createARMMCAsmInfo()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00391">createARMMCInstPrinter()</a>, <a class="el" href="AVRMCTargetDesc_8cpp_source.html#l00059">createAVRMCInstPrinter()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00599">createBBSelectReg()</a>, <a class="el" href="BPFMCCodeEmitter_8cpp_source.html#l00081">llvm::createBPFbeMCCodeEmitter()</a>, <a class="el" href="BPFMCCodeEmitter_8cpp_source.html#l00075">llvm::createBPFMCCodeEmitter()</a>, <a class="el" href="BPFMCTargetDesc_8cpp_source.html#l00061">createBPFMCInstPrinter()</a>, <a class="el" href="CSKYMCTargetDesc_8cpp_source.html#l00035">createCSKYMCAsmInfo()</a>, <a class="el" href="CSKYMCTargetDesc_8cpp_source.html#l00053">createCSKYMCInstPrinter()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00133">llvm::LiveIntervalCalc::createDeadDefs()</a>, <a class="el" href="HexagonMCTargetDesc_8cpp_source.html#l00292">createHexagonMCAsmInfo()</a>, <a class="el" href="HexagonMCTargetDesc_8cpp_source.html#l00305">createHexagonMCInstPrinter()</a>, <a class="el" href="LanaiMCTargetDesc_8cpp_source.html#l00074">createLanaiMCInstPrinter()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00417">createLaneMaskReg()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04217">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="M68kMCTargetDesc_8cpp_source.html#l00072">createM68kMCAsmInfo()</a>, <a class="el" href="M68kMCTargetDesc_8cpp_source.html#l00101">createM68kMCInstPrinter()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00434">llvm::Target::createMCAsmBackend()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00353">llvm::Target::createMCAsmInfo()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00481">llvm::Target::createMCCodeEmitter()</a>, <a class="el" href="WebAssemblyMCTargetDesc_8cpp_source.html#l00055">createMCInstPrinter()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00471">llvm::Target::createMCInstPrinter()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00594">llvm::createMemLibcall()</a>, <a class="el" href="MipsAsmBackend_8cpp_source.html#l00584">llvm::createMipsAsmBackend()</a>, <a class="el" href="MipsMCTargetDesc_8cpp_source.html#l00083">createMipsMCAsmInfo()</a>, <a class="el" href="MipsMCTargetDesc_8cpp_source.html#l00095">createMipsMCInstPrinter()</a>, <a class="el" href="MSP430MCTargetDesc_8cpp_source.html#l00050">createMSP430MCInstPrinter()</a>, <a class="el" href="NVPTXMCTargetDesc_8cpp_source.html#l00052">createNVPTXMCInstPrinter()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp_source.html#l02783">createPostIncLoadStore()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00095">createPPCMCAsmInfo()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00363">createPPCMCInstPrinter()</a>, <a class="el" href="R600MCCodeEmitter_8cpp_source.html#l00086">llvm::createR600MCCodeEmitter()</a>, <a class="el" href="RISCVMCTargetDesc_8cpp_source.html#l00056">createRISCVMCAsmInfo()</a>, <a class="el" href="RISCVMCTargetDesc_8cpp_source.html#l00078">createRISCVMCInstPrinter()</a>, <a class="el" href="SIMCCodeEmitter_8cpp_source.html#l00081">llvm::createSIMCCodeEmitter()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00035">createSparcMCAsmInfo()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00086">createSparcMCInstPrinter()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00045">createSparcV9MCAsmInfo()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00149">createSystemZMCAsmInfo()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00177">createSystemZMCInstPrinter()</a>, <a class="el" href="VEMCTargetDesc_8cpp_source.html#l00035">createVEMCAsmInfo()</a>, <a class="el" href="VEMCTargetDesc_8cpp_source.html#l00075">createVEMCInstPrinter()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l02013">llvm::HexagonInstrInfo::createVR()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00697">llvm::RegisterBankInfo::OperandsMapper::createVRegs()</a>, <a class="el" href="X86AsmBackend_8cpp_source.html#l01602">llvm::createX86_32AsmBackend()</a>, <a class="el" href="X86AsmBackend_8cpp_source.html#l01621">llvm::createX86_64AsmBackend()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00319">createX86MCAsmInfo()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00366">createX86MCInstPrinter()</a>, <a class="el" href="XCoreMCTargetDesc_8cpp_source.html#l00069">createXCoreMCInstPrinter()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00281">decodeOperand_AVLdSt_Any()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00064">decreaseSetPressure()</a>, <a class="el" href="TileShapeInfo_8h_source.html#l00067">llvm::ShapeT::deduceImm()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02733">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01795">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l02124">llvm::HexagonFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00078">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00527">llvm::XCoreFrameLowering::determineCalleeSaves()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00715">llvm::RegPressureTracker::discoverLiveInOrOut()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l01360">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00139">dominatesAllUsesOf()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00082">llvm::dwarf::UnwindLocation::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00152">llvm::dwarf::RegisterLocations::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00172">llvm::dwarf::UnwindRow::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00191">llvm::dwarf::UnwindTable::dump()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00185">llvm::DWARFDebugLoc::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00941">llvm::dwarf::CIE::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00990">llvm::dwarf::FDE::dump()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00916">llvm::dwarf::CFIProgram::dump()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00109">dumpExpression()</a>, <a class="el" href="DWARFDie_8cpp_source.html#l00095">dumpLocationExpr()</a>, <a class="el" href="DWARFDie_8cpp_source.html#l00072">dumpLocationList()</a>, <a class="el" href="DWARFContext_8cpp_source.html#l00305">dumpLoclistsSection()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01570">llvm::MachineInstr::dumpr()</a>, <a class="el" href="DWARFDebugLoc_8cpp_source.html#l00387">llvm::DWARFDebugLoclists::dumpRange()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00203">llvm::HexagonRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00159">llvm::RISCVRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00437">llvm::X86FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00104">emitCallSPUpdate()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11559">llvm::PPCTargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02086">llvm::VETargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11417">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01955">llvm::VETargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00395">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00975">llvm::SIFrameLowering::emitEpilogue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00324">llvm::WebAssemblyFrameLowering::emitEpilogue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01994">llvm::X86FrameLowering::emitEpilogue()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03486">llvm::SITargetLowering::emitGWSMemViolTestLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03816">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03730">emitIndirectSrc()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00264">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03920">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11536">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l34231">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03536">emitLoadM0FromVGPRLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05198">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11693">llvm::PPCTargetLowering::emitProbedAlloca()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00735">llvm::SIFrameLowering::emitPrologue()</a>, <a class="el" href="ARCFrameLowering_8cpp_source.html#l00115">llvm::ARCFrameLowering::emitPrologue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00466">llvm::ARMFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00147">llvm::Thumb1FrameLowering::emitPrologue()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00042">llvm::Mips16FrameLowering::emitPrologue()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00605">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00413">llvm::SystemZFrameLowering::emitPrologue()</a>, <a class="el" href="WebAssemblyFrameLowering_8cpp_source.html#l00254">llvm::WebAssemblyFrameLowering::emitPrologue()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00223">llvm::XCoreFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00067">emitPrologueEpilogueSPUpdate()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l02153">llvm::VETargetLowering::emitSjLjDispatchBlock()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00185">llvm::emitThumbRegPlusImmediate()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00123">emitThumbRegPlusImmInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32205">emitXBegin()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00682">llvm::MachineInstr::eraseFromParentAndMarkDBGValuesForRemoval()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07754">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07721">llvm::execMayBeModifiedBeforeUse()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00705">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00049">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02003">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01002">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="CallLowering_8cpp_source.html#l01062">llvm::CallLowering::ValueHandler::extendRegister()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00842">extractParts()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05389">extractRsrcPtr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00543">llvm::PPCInstrInfo::finalizeInsInstrs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11741">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="MVETPAndVPTOptimisationsPass_8cpp_source.html#l00106">findLoopComponents()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00377">findOnlyInterestingUse()</a>, <a class="el" href="PHIEliminationUtils_8cpp_source.html#l00021">llvm::findPHICopyInsertPoint()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02460">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00588">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00286">findSingleRegDef()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00264">findSingleRegUse()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00184">findStartOfTree()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00359">findSurvivorBackwards()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02283">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01224">findUseBetween()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00708">llvm::LegalizationArtifactCombiner::ArtifactValueFinder::findValueFromDef()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03783">llvm::AMDGPULegalizerInfo::fixStoreSourceType()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03328">llvm::PPCInstrInfo::fixupIsDeadOrKill()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01113">llvm::ScheduleDAGInstrs::fixupKills()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l06138">fixupPHIOpBanks()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03447">llvm::PPCInstrInfo::foldFrameOffset()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02749">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03267">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02125">llvm::PPCInstrInfo::FoldImmediate()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00609">llvm::SystemZInstrInfo::FoldImmediate()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00546">llvm::VEInstrInfo::FoldImmediate()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00062">foldImmediates()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04138">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07847">llvm::SIInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00994">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00216">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l07072">forceReg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00157">llvm::RegScavenger::forward()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00891">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05254">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05065">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05129">genFusedMultiplyAcc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05158">genFusedMultiplyAccNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05175">genFusedMultiplyIdx()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05185">genFusedMultiplyIdxNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05218">genMaddR()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05139">genNeg()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11398">genTPEntry()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l11436">genTPLoopBody()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00021">llvm::AArch64GISelUtils::getAArch64VectorSplat()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00035">llvm::AArch64GISelUtils::getAArch64VectorSplatScalar()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00331">llvm::LegalizerInfo::getAction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07369">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03384">llvm::AMDGPURegisterBankInfo::getAGPROpMapping()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00255">llvm::TargetRegisterInfo::getAllocatableSet()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00017">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01721">getBaseWithConstantOffset()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00906">llvm::getBuildVectorConstantSplat()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00540">llvm::FunctionLoweringInfo::getCatchPadExceptionPointerVReg()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00747">getCmpOperandFoldingProfit()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00377">llvm::getConstantFPVRegVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00368">llvm::getConstantIntVRegVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00281">llvm::getConstantVRegSExtVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00270">llvm::getConstantVRegVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00289">llvm::getConstantVRegValWithLookThrough()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l04307">getConstantZext32Val()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02424">llvm::SIRegisterInfo::getConstrainedRegClassForOperand()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00141">getCopyRegClasses()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00651">getDataDeps()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03232">llvm::AMDGPURegisterBankInfo::getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03190">llvm::AMDGPURegisterBankInfo::getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03208">llvm::AMDGPURegisterBankInfo::getDefaultMappingVOP()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00404">llvm::getDefIgnoringCopies()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00187">getDefRegMask()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00385">llvm::getDefSrcRegIgnoringCopies()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00367">llvm::PPCInstrInfo::getFMAPatterns()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03072">getFoldableImm()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00625">llvm::getFunctionLiveInPhysReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03251">llvm::AMDGPURegisterBankInfo::getImageMapping()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00643">getImmedFromMO()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01029">getImmOrMaterializedImm()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03598">llvm::AMDGPULegalizerInfo::getImplicitArgPtr()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01157">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03711">getIndirectSGPRIdx()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00286">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00459">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00278">llvm::X86RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00335">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00375">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00562">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03401">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00216">llvm::ARMRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00426">llvm::MipsRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00162">llvm::X86RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03310">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00162">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00719">llvm::RISCVInstrInfo::getInstSizeInBytes()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00422">getLanesWithProperty()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01255">llvm::RegPressureTracker::getLastUsedLanes()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00244">llvm::getLiveLaneMask()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00450">getLiveLanesAt()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01245">llvm::RegPressureTracker::getLiveLanesAt()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00212">llvm::getLiveRegMap()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00263">llvm::getLiveRegs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01266">llvm::RegPressureTracker::getLiveThroughAt()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00087">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00158">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03156">llvm::AMDGPURegisterBankInfo::getMappingType()</a>, <a class="el" href="Context_8h_source.html#l00061">llvm::mca::Context::getMCRegisterInfo()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01179">getMemsetValue()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00335">llvm::RegisterBankInfo::OperandsMapper::getMRI()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01132">getNewSource()</a>, <a class="el" href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html#l00238">llvm::getOpcodeDef()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00166">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04553">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00681">getPHIDeps()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00115">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00027">getRC32()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00323">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00475">llvm::PPCRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00074">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00910">llvm::X86RegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00421">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00083">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00112">llvm::RegisterBankInfo::getRegBankFromConstraints()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03357">llvm::AMDGPURegisterBankInfo::getRegBankID()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00882">getRegClassesForCopy()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02315">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00268">llvm::SIRegisterInfo::getRegClassForTypeOnBank()</a>, <a class="el" href="LiveRangeCalc_8h_source.html#l00168">llvm::LiveRangeCalc::getRegInfo()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00093">llvm::VirtRegMap::getRegInfo()</a>, <a class="el" href="MCContext_8h_source.html#l00425">llvm::MCContext::getRegisterInfo()</a>, <a class="el" href="lib_2MC_2MCDisassembler_2Disassembler_8h_source.html#l00112">llvm::LLVMDisasmContext::getRegisterInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01701">llvm::AMDGPU::getRegOperandSize()</a>, <a class="el" href="GCNRegPressure_8h_source.html#l00262">llvm::getRegPressure()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00497">getRegSeqInit()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00501">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01005">llvm::LiveIntervals::HMEditor::getRegUnitLI()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01770">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03365">llvm::AMDGPURegisterBankInfo::getSGPROpMapping()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00203">getSingleDef()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00493">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01319">getSrcRegIgnoringCopies()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00411">llvm::getSrcRegIgnoringCopies()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00426">getSubRegForIndex()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01301">getTestBitReg()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00875">getTileShape()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00255">getTypeFromTypeIdx()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01515">llvm::MachineInstr::getTypeToPrint()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00199">getUsedRegMask()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03295">llvm::AMDGPURegisterBankInfo::getValueMappingForPtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04419">llvm::SIInstrInfo::getVALUOp()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00857">getVectorFCMP()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01690">getVectorShiftImm()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01700">getVectorSHLImm()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00937">llvm::getVectorSplat()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03376">llvm::AMDGPURegisterBankInfo::getVGPROpMapping()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l00578">llvm::NVPTXAsmPrinter::getVirtualRegisterName()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01466">llvm::RISCVInstrInfo::getVLENFactoredAmount()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00266">getVRegDef()</a>, <a class="el" href="MIParser_8cpp_source.html#l00324">llvm::PerFunctionMIParsingState::getVRegInfo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07686">llvm::getVRegSubRegDef()</a>, <a class="el" href="X86WinAllocaExpander_8cpp_source.html#l00080">getWinAllocaAmount()</a>, <a class="el" href="CSEInfo_8h_source.html#l00172">llvm::GISelInstProfileBuilder::GISelInstProfileBuilder()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00603">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01696">llvm::AMDGPURegisterBankInfo::handleD16VData()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03724">llvm::AMDGPULegalizerInfo::handleD16VData()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01512">llvm::LiveIntervals::handleMove()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01528">llvm::LiveIntervals::handleMoveIntoNewBundle()</a>, <a class="el" href="AMDGPUResourceUsageAnalysis_8cpp_source.html#l00068">hasAnyNonFlatUseOfReg()</a>, <a class="el" href="WebAssemblyPrepareForLiveIntervals_8cpp_source.html#l00065">hasArgumentDef()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02690">llvm::X86InstrInfo::hasCommutePreference()</a>, <a class="el" href="MCInstrDesc_8cpp_source.html#l00033">llvm::MCInstrDesc::hasImplicitDefOfPhysReg()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00284">hasOneUse()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00700">llvm::TargetInstrInfo::hasReassociableOperands()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00719">llvm::TargetInstrInfo::hasReassociableSibling()</a>, <a class="el" href="EarlyIfConversion_8cpp_source.html#l00561">hasSameValue()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l02538">hasTiedDef()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00351">hasUseAfterLoop()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00127">hasVectorOperands()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00737">llvm::SIInstrInfo::hasVGPRUses()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00995">llvm::LiveIntervals::HMEditor::HMEditor()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00393">hoistAndMergeSGPRInits()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00084">llvm::GCNRegPressure::inc()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00050">increaseSetPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00225">llvm::LiveRegSet::init()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00059">INITIALIZE_PASS()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00434">llvm::MIRParserImpl::initializeMachineFunction()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00063">llvm::AArch64_MC::initLLVMToCVRegMapping()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00235">llvm::ARM_MC::initLLVMToCVRegMapping()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00075">llvm::X86_MC::initLLVMToSEHAndCVRegMapping()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8cpp_source.html#l00027">llvm::WebAssemblyFunctionInfo::initWARegs()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01231">llvm::PPCFrameLowering::inlineStackProbe()</a>, <a class="el" href="VEInstrInfo_8cpp_source.html#l00226">llvm::VEInstrInfo::insertBranch()</a>, <a class="el" href="SILowerSGPRSpills_8cpp_source.html#l00076">insertCSRSaves()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01174">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02211">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00644">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01187">llvm::SIInstrInfo::insertNE()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00119">InsertNewDef()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00776">insertPHI()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02587">llvm::SIInstrInfo::insertSelect()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00660">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01569">llvm::PPCInstrInfo::insertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00567">llvm::SystemZInstrInfo::insertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03395">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00821">llvm::CallLowering::insertSRetIncomingArgument()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00760">llvm::CallLowering::insertSRetLoads()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00790">llvm::CallLowering::insertSRetStores()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01048">llvm::SIInstrInfo::insertVectorSelect()</a>, <a class="el" href="ARMLoadStoreOptimizer_8cpp.html#ad299727e45d144c27843f00d849cdc2c">InstReorderLimit()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02327">llvm::SIRegisterInfo::isAGPR()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04047">IsAGPROperand()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00754">isBackwardPropagatableCopy()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00045">llvm::InstructionSelector::isBaseWithConstantOffset()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00932">llvm::isBuildVectorAllOnes()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00927">llvm::isBuildVectorAllZeros()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00889">isBuildVectorConstantSplat()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l09641">llvm::SITargetLowering::isCanonicalized()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00043">llvm::AArch64GISelUtils::isCMN()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00926">isCopyFeedingInvariantStore()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00149">isCrossCopy()</a>, <a class="el" href="NVPTXPeephole_8cpp_source.html#l00073">isCVTAToLocalCombinationCandidate()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00289">isDefBetween()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00302">isDefLiveOut()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02886">llvm::SITargetLowering::isEligibleForTailCallOptimization()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07573">llvm::AArch64InstrInfo::isExtendLikelyToBeFolded()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00040">isImplicitlyDef()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00251">isImplicitlyDefined()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00892">isInvariantStore()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00330">isKilled()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00546">llvm::isKnownNeverNaN()</a>, <a class="el" href="llvm_2CodeGen_2GlobalISel_2Utils_8h_source.html#l00276">llvm::isKnownNeverSNaN()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00689">llvm::isKnownToBeAPowerOfTwo()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00361">llvm::LegalizerInfo::isLegal()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00366">llvm::LegalizerInfo::isLegalOrCustom()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04659">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04686">llvm::SIInstrInfo::isLegalVSrcOperand()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00715">llvm::LiveVariables::VarInfo::isLiveIn()</a>, <a class="el" href="LiveVariables_8h_source.html#l00283">llvm::LiveVariables::isLiveIn()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02666">llvm::SMSchedule::isLoopCarried()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l02694">llvm::SMSchedule::isLoopCarriedDefOfUse()</a>, <a class="el" href="MachineLoopInfo_8cpp_source.html#l00154">llvm::MachineLoop::isLoopInvariant()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00192">llvm::isModAndRefSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00189">llvm::isModOrRefSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00196">llvm::isModSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00202">llvm::isMustSet()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00185">llvm::isNoModRef()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l05798">isNonZeroModBitWidthOrUndef()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02749">isNot()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01125">llvm::isOfRegClass()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00036">llvm::InstructionSelector::isOperandImmEqual()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00780">isOperandKill()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04697">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="HexagonMCInstrInfo_8cpp_source.html#l00748">llvm::HexagonMCInstrInfo::isPredReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00966">llvm::X86InstrInfo::isReallyTriviallyReMaterializable()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00199">llvm::isRefSet()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00313">isSafeToMove()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03174">llvm::AMDGPURegisterBankInfo::isSALUMapping()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11967">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02145">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00111">isSignExtended()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l05196">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="SILowerControlFlow_8cpp_source.html#l00186">isSimpleIf()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00333">isSSA()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03936">isTerminalReg()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00194">llvm::isTriviallyDead()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00823">isValidCopy()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00231">llvm::SIRegisterInfo::isVectorRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02320">llvm::SIRegisterInfo::isVGPR()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00729">llvm::SIInstrInfo::isVGPRCopy()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00068">AMDGPURegBankCombinerHelper::isVgprRegBank()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00488">isVRegCompatibleReg()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00476">isVShiftRImm()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01778">isZero()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00117">isZeroExtended()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01829">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02572">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03893">llvm::AMDGPULegalizerInfo::legalizeBufferLoad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03806">llvm::AMDGPULegalizerInfo::legalizeBufferStore()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02731">llvm::AMDGPULegalizerInfo::legalizeBuildVector()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04752">llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00787">llvm::AArch64LegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01693">llvm::AMDGPULegalizerInfo::legalizeCustom()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00364">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00331">llvm::MipsLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02177">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03182">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03231">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01951">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02854">llvm::AMDGPULegalizerInfo::legalizeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03268">llvm::AMDGPULegalizerInfo::legalizeFDIV16()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03333">llvm::AMDGPULegalizerInfo::legalizeFDIV32()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03402">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02673">llvm::AMDGPULegalizerInfo::legalizeFFloor()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02550">llvm::AMDGPULegalizerInfo::legalizeFMad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02091">llvm::AMDGPULegalizerInfo::legalizeFPTOI()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01979">llvm::AMDGPULegalizerInfo::legalizeFrem()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01925">llvm::AMDGPULegalizerInfo::legalizeFrint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05151">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02350">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04251">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03617">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02209">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04832">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02013">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03634">llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02058">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02466">llvm::AMDGPULegalizerInfo::legalizeLoad()</a>, <a class="el" href="Legalizer_8cpp_source.html#l00177">llvm::Legalizer::legalizeMachineFunction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05431">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05133">llvm::SIInstrInfo::legalizeOperandsFLAT()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05033">llvm::SIInstrInfo::legalizeOperandsSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04792">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04904">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04571">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03524">llvm::AMDGPULegalizerInfo::legalizeRsqClampIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02242">llvm::AMDGPULegalizerInfo::legalizeShuffleVector()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03114">llvm::AMDGPULegalizerInfo::legalizeSignedDIV_REM()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02262">llvm::AMDGPULegalizerInfo::legalizeSinCos()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04704">llvm::AMDGPULegalizerInfo::legalizeTrapHsaQueuePtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04675">llvm::AMDGPULegalizerInfo::legalizeTrapIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03074">llvm::AMDGPULegalizerInfo::legalizeUnsignedDIV_REM()</a>, <a class="el" href="LiveRangeEdit_8h_source.html#l00134">llvm::LiveRangeEdit::LiveRangeEdit()</a>, <a class="el" href="Disassembler_8cpp_source.html#l00046">LLVMCreateDisasmCPUFeatures()</a>, <a class="el" href="lib_2MC_2MCDisassembler_2Disassembler_8h_source.html#l00085">llvm::LLVMDisasmContext::LLVMDisasmContext()</a>, <a class="el" href="Disassembler_8cpp_source.html#l00303">LLVMSetDisasmOptions()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03628">loadM0FromVGPR()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00207">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01553">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="MVETPAndVPTOptimisationsPass_8cpp_source.html#l00095">LookThroughCOPY()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00595">llvm::TargetRegisterInfo::lookThruCopyLike()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00617">llvm::TargetRegisterInfo::lookThruSingleUseCopyChain()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00187">llvm::WebAssemblyMCInstLower::lower()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03140">llvm::LegalizerHelper::lower()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l01033">llvm::AArch64CallLowering::lowerCall()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01241">llvm::AMDGPUCallLowering::lowerCall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00445">llvm::ARMCallLowering::lowerCall()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00286">llvm::X86CallLowering::lowerCall()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00349">llvm::HexagonTargetLowering::LowerCallResult()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00500">LowerCallResults()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00567">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00516">llvm::AArch64CallLowering::lowerFormalArguments()</a>, <a class="el" href="M68kCallLowering_8cpp_source.html#l00084">llvm::M68kCallLowering::lowerFormalArguments()</a>, <a class="el" href="PPCCallLowering_8cpp_source.html#l00050">llvm::PPCCallLowering::lowerFormalArguments()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00237">llvm::X86CallLowering::lowerFormalArguments()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00779">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01420">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00493">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00406">LowerFPToInt()</a>, <a class="el" href="InlineAsmLowering_8cpp_source.html#l00273">llvm::InlineAsmLowering::lowerInlineAsm()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00335">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00132">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00335">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="M68kCallLowering_8cpp_source.html#l00055">llvm::M68kCallLowering::lowerReturn()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l01103">llvm::AMDGPUCallLowering::lowerTailCall()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00911">lowerVectorFCMP()</a>, <a class="el" href="BitTracker_8h_source.html#l00393">llvm::BitTracker::MachineEvaluator::MachineEvaluator()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00427">llvm::machineFunctionIsIllegal()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00221">llvm::MIPatternMatch::bind_ty&lt; Class &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00144">llvm::MIPatternMatch::And&lt; Pred, Preds... &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00162">llvm::MIPatternMatch::Or&lt; Pred, Preds... &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00244">llvm::MIPatternMatch::BinaryOp_match&lt; LHS_P, RHS_P, Opcode, Commutable &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00268">llvm::MIPatternMatch::BinaryOpc_match&lt; LHS_P, RHS_P, Commutable &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00391">llvm::MIPatternMatch::UnaryOp_match&lt; SrcTy, Opcode &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00479">llvm::MIPatternMatch::CompareOp_match&lt; Pred_P, LHS_P, RHS_P, Opcode &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00527">llvm::MIPatternMatch::TernaryOp_match&lt; Src0Ty, Src1Ty, Src2Ty, Opcode &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00038">llvm::MIPatternMatch::OneUse_match&lt; SubPatternT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00052">llvm::MIPatternMatch::OneNonDBGUse_match&lt; SubPatternT &gt;::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00065">llvm::MIPatternMatch::ConstantMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00079">llvm::MIPatternMatch::ICstRegMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00096">llvm::MIPatternMatch::SpecificConstantMatch::match()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00511">llvm::MIPatternMatch::CheckType::match()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00122">matchAArch64MulConstCombine()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00616">matchAdjustICmpImmAndPred()</a>, <a class="el" href="MCInstPrinter_8cpp_source.html#l00062">matchAliasCondition()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00722">matchBuildVectorToDup()</a>, <a class="el" href="AMDGPUPreLegalizerCombiner_8cpp_source.html#l00057">AMDGPUPreLegalizerCombinerHelper::matchClampI64ToI16()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00204">AMDGPUPostLegalizerCombinerHelper::matchCvtF32UByteN()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00356">matchDup()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00340">matchDupFromBuildVector()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00301">matchDupFromInsertVectorElt()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00644">matchDupLane()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00373">matchEXT()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00051">matchExtractVecEltPairwiseAdd()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00037">matchFConstantToConstant()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00073">AMDGPUPostLegalizerCombinerHelper::matchFMinFMaxLegacy()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00116">matchFoldGlobalOffset()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00246">matchFoldMergeToZext()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00955">matchFormTruncstore()</a>, <a class="el" href="AArch64PreLegalizerCombiner_8cpp_source.html#l00064">matchICmpRedundantTrunc()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02851">MatchingStackOffset()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00429">matchINS()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00108">AMDGPURegBankCombinerHelper::matchIntMinMaxToMed3()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l03460">matchLoadAndBytePosition()</a>, <a class="el" href="AMDGPURegBankCombiner_8cpp_source.html#l00087">AMDGPURegBankCombinerHelper::matchMed()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00218">matchREV()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00473">matchSwap()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00247">matchTRN()</a>, <a class="el" href="AMDGPUPostLegalizerCombiner_8cpp_source.html#l00161">AMDGPUPostLegalizerCombinerHelper::matchUCharToFloat()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00951">llvm::matchUnaryPredicate()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00268">matchUZP()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00489">matchVAshrLshrImm()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03542">matchZeroExtendFromS32()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00284">matchZip()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00546">llvm::AArch64RegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00680">llvm::SIRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00650">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01600">llvm::PPCRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00987">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="WebAssemblyPeephole_8cpp_source.html#l00060">maybeRewriteToDrop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03324">llvm::SIInstrInfo::mayReadEXEC()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00247">mergeVectorRegsToResultRegs()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00024">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="ModuloSchedule_8h_source.html#l00261">llvm::ModuloScheduleExpander::ModuloScheduleExpander()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00626">moveAndTeeForMultiUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05052">llvm::SIInstrInfo::moveFlatAddrToVGPR()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00513">moveForSingleUse()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00194">moveOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05757">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00429">llvm::RISCVInstrInfo::movImm()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01579">needToReserveScavengingSpillSlots()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00430">oneUseDominatesOtherUses()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00149">optimizeCall()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01439">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02969">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00283">llvm::LanaiInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04191">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02375">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06129">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00178">llvm::BranchFolder::OptimizeFunction()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04479">llvm::X86InstrInfo::optimizeLoadInstr()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00493">llvm::LanaiInstrInfo::optimizeSelect()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02319">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00910">llvm::CallLowering::parametersInCSRMatch()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00080">llvm::TargetLowering::parametersInCSRMatch()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00750">llvm::AMDGPUCallLowering::passSpecialInputs()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l02036">peekThroughBitcast()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00027">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01585">llvm::HexagonInstrInfo::PredicateInstruction()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01800">llvm::VETargetLowering::prepareMBB()</a>, <a class="el" href="VEISelLowering_8cpp_source.html#l01849">llvm::VETargetLowering::prepareSymbol()</a>, <a class="el" href="DWARFExpression_8cpp_source.html#l00227">llvm::prettyPrintRegisterOp()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00657">llvm::MIPrinter::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01595">llvm::MachineInstr::print()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00348">llvm::MachineBasicBlock::print()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00742">llvm::MachineOperand::print()</a>, <a class="el" href="SystemZAsmPrinter_8cpp_source.html#l00764">llvm::SystemZAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="DWARFExpression_8cpp_source.html#l00511">llvm::DWARFExpression::printCompact()</a>, <a class="el" href="DWARFExpression_8cpp_source.html#l00407">llvm::printCompactDWARFExpr()</a>, <a class="el" href="X86WinCOFFTargetStreamer_8cpp_source.html#l00290">printFPOReg()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00023">llvm::printLivesAt()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00887">PrintNodeInfo()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00110">llvm::printReg()</a>, <a class="el" href="DWARFDebugFrame_8cpp_source.html#l00031">printRegister()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00316">llvm::SystemZFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01136">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01820">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00300">propagateLocalCopies()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01199">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04991">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00807">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00765">llvm::RegPressureTracker::recede()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00279">llvm::recomputeLivenessFlags()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00950">regIsPICBase()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01904">reinsertVectorIndexAdd()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00558">rematerializeCheapDef()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00532">removeCopies()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00303">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00084">replaceDominatedUses()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00502">llvm::LegalizationArtifactCombiner::replaceRegOrBuildCopy()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00333">replaceRegUsesAfterLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12224">llvm::SITargetLowering::requiresUniformRegister()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00134">rescheduleCanonically()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02161">reservePrivateMemoryRegs()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01625">llvm::PPCRegisterInfo::resolveFrameIndex()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00870">llvm::M68kFrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00518">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00084">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00063">llvm::VirtRegMap::runOnMachineFunction()</a>, <a class="el" href="WebAssemblyAsmPrinter_8h_source.html#l00055">llvm::WebAssemblyAsmPrinter::runOnMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01008">llvm::MachineFunction::salvageCopySSA()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00738">llvm::scavengeFrameVirtualRegs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00664">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00566">llvm::RegScavenger::scavengeRegisterBackwards()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00611">scavengeVReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00907">selectCopy()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00231">selectMergeValues()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01793">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00262">selectUnmergeValues()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01331">setBufferOffsets()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00101">llvm::MachineOperand::setIsDef()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00206">llvm::setMod()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00218">llvm::setModAndRef()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00214">llvm::setMust()</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00210">llvm::setRef()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00055">llvm::MachineOperand::setReg()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00691">llvm::MipsRegisterBankInfo::setRegBank()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00457">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00668">setRegsToType()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00633">llvm::MIRParserImpl::setupRegisterInfo()</a>, <a class="el" href="TileShapeInfo_8h_source.html#l00032">llvm::ShapeT::ShapeT()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00860">llvm::ARMBaseRegisterInfo::shouldCoalesce()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l02288">llvm::TargetLoweringBase::shouldLocalize()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00613">llvm::PPCInstrInfo::shouldReduceRegisterPressure()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00068">llvm::TargetRegisterInfo::shouldRegionSplitForVirtReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00314">shrinkScalarLogicOp()</a>, <a class="el" href="MachinePipeliner_8h_source.html#l00515">llvm::SMSchedule::SMSchedule()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02448">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00809">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="M68kFrameLowering_8cpp_source.html#l00835">llvm::M68kFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02368">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02525">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00935">spillVGPRtoAGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00645">llvm::AMDGPURegisterBankInfo::split64BitValueForMapping()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03654">llvm::AMDGPULegalizerInfo::splitBufferOffsets()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01006">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00140">splitMBB()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01738">llvm::LiveIntervals::splitSeparateComponents()</a>, <a class="el" href="MachineStableHash_8cpp_source.html#l00062">llvm::stableHashValue()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8h_source.html#l00124">llvm::WebAssemblyFunctionInfo::stackifyVReg()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00164">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01414">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02662">stripAnySourceMods()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01096">toggleKills()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00346">tryAddToFoldList()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00520">tryAdjustICmpImmAndPred()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00175">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00053">llvm::LegalizationArtifactCombiner::tryCombineAnyExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00973">llvm::LegalizationArtifactCombiner::tryCombineExtract()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l01026">llvm::LegalizationArtifactCombiner::tryCombineInstruction()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00161">llvm::LegalizationArtifactCombiner::tryCombineSExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00217">llvm::LegalizationArtifactCombiner::tryCombineTrunc()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00748">llvm::LegalizationArtifactCombiner::tryCombineUnmergeValues()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00101">llvm::LegalizationArtifactCombiner::tryCombineZExt()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01050">tryConstantFoldOp()</a>, <a class="el" href="AArch64GlobalISelUtils_8cpp_source.html#l00063">llvm::AArch64GISelUtils::tryEmitBZero()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00319">llvm::LegalizationArtifactCombiner::tryFoldImplicitDef()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00355">llvm::LegalizationArtifactCombiner::tryFoldUnmergeCast()</a>, <a class="el" href="AArch64PostLegalizerLowering_8cpp_source.html#l00802">trySwapICmpOperands()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00530">tryToFoldACImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00090">tryToGetTargetInfo()</a>, <a class="el" href="WebAssemblyCFGStackify_8cpp_source.html#l00805">unstackifyVRegsUsedInSplitBB()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00670">unsupportedBinOp()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01013">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03699">llvm::AMDGPULegalizerInfo::updateBufferMMO()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00202">updateOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01186">UpdateOperandRegClass()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05364">updateOperandRegConstraints()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00056">updatePHIs()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00378">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03663">llvm::SIInstrInfo::usesConstantBus()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l01085">llvm::LiveInterval::verify()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02758">verifyCFIntrinsic()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03748">llvm::SIInstrInfo::verifyInstruction()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00299">verifyLeafProcRegUse()</a>, <a class="el" href="VirtRegMap_8h_source.html#l00074">llvm::VirtRegMap::VirtRegMap()</a>, <a class="el" href="MIRVRegNamerUtils_8h_source.html#l00085">llvm::VRegRenamer::VRegRenamer()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00474">X86SelectAddress()</a>, and <a class="el" href="LiveRangeEdit_8h_source.html#l00144">llvm::LiveRangeEdit::~LiveRangeEdit()</a>.</p>

</div>
</div>
<a id="a92a6b0a9b7228d190b0a7d8ae3ef03c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a6b0a9b7228d190b0a7d8ae3ef03c7">&#9670;&nbsp;</a></span>SubReg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned SubReg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">104</a> of file <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html">AArch64AdvSIMDScalarPass.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstrBuilder_8h_source.html#l00116">llvm::MachineInstrBuilder::addDef()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11228">llvm::SITargetLowering::AddIMGInit()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00704">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00291">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00123">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04598">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04630">llvm::SIInstrInfo::buildExtractSubRegOrImm()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01039">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="LiveIntervalCalc_8cpp_source.html#l00052">llvm::LiveIntervalCalc::calculate()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00976">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03257">llvm::AArch64InstrInfo::copyGPRRegTuple()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03230">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00856">copySubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00791">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03816">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03730">emitIndirectSrc()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00049">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01647">llvm::SIInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03346">extractSubReg()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00123">llvm::finalizeBundle()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02460">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00560">llvm::TargetInstrInfo::foldMemoryOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05743">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00216">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00157">llvm::RegScavenger::forward()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00319">llvm::SIRegisterInfo::getChannelFromSubReg()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00368">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00324">llvm::SIRegisterInfo::getNumChannelsFromSubReg()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00883">llvm::SIInstrInfo::getOpSize()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07649">llvm::getRegSequenceSubReg()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00529">llvm::X86RegisterInfo::getReservedRegs()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00127">getSrcFromCopy()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01139">llvm::SuperRegClassIterator::getSubReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00552">getSubRegForClass()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00044">llvm::MCRegisterInfo::getSubRegIndex()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00199">getUsedRegMask()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00776">insertPHI()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03373">insertSubReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00393">instAccessReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00419">instModifiesReg()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00413">instReadsReg()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00149">isCrossCopy()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03738">isSubRegOf()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00768">narrowIfNeeded()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01147">llvm::SuperRegClassIterator::operator++()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00742">llvm::MachineOperand::print()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00272">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01438">llvm::SIRegisterInfo::restoreSGPR()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01008">llvm::MachineFunction::salvageCopySSA()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00907">selectCopy()</a>, <a class="el" href="MipsOptionRecord_8cpp_source.html#l00073">llvm::MipsRegInfoRecord::SetPhysRegUsed()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00279">llvm::AVRRegisterInfo::shouldCoalesce()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00563">llvm::LiveIntervals::shrinkToUses()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01322">llvm::SIRegisterInfo::spillSGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02080">swapRegAndNonRegOperand()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l01013">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00270">llvm::AArch64RegisterInfo::UpdateCustomCallPreservedMask()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01015">Widen()</a>.</p>

</div>
</div>
<a id="a55af2e39dd0923857899a4f2024d56bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55af2e39dd0923857899a4f2024d56bb">&#9670;&nbsp;</a></span>TransformAll</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; TransformAll(&quot;aarch64-simd-scalar-<a class="el" href="lib_2Target_2SystemZ_2README_8txt.html#aeb73474502cd3b5f87e8d095252e95c3">force</a>-all&quot;, cl::desc(&quot;Force <a class="el" href="PGOInstrumentation_8cpp.html#a72bccf07dbc39aa2557bf2298d0024a7">use</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> AdvSIMD scalar <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> everywhere&quot;), cl::init(<a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a>), cl::Hidden)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 8 2022 05:07:04 for LLVM by&#160;<a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20
</small></address>
</body>
</html>
