vendor_name = ModelSim
source_file = 1, C:/altera/newPro/one_instruction.vwf
source_file = 1, C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vwf
source_file = 1, C:/altera/newPro/select_com.vhd
source_file = 1, C:/altera/newPro/select_1.vhd
source_file = 1, C:/altera/newPro/ram.vhd
source_file = 1, C:/altera/newPro/pc.vhd
source_file = 1, C:/altera/newPro/one_instruction.vhd
source_file = 1, C:/altera/newPro/IR_ins_selc1_alu_selc2_control_mem_pc.vhd
source_file = 1, C:/altera/newPro/IR.vhd
source_file = 1, C:/altera/newPro/controller.vhd
source_file = 1, C:/altera/newPro/alu_selCom_mem.vhd
source_file = 1, C:/altera/newPro/alu.vhd
source_file = 1, C:/altera/newPro/db/main.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = IR_ins_selc1_alu_selc2_control_mem_pc
instance = comp, \data_out[0]~output , data_out[0]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \data_out[1]~output , data_out[1]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \data_out[2]~output , data_out[2]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \data_out[3]~output , data_out[3]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_data_outA[0]~output , t_data_outA[0]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_data_outA[1]~output , t_data_outA[1]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_data_outA[2]~output , t_data_outA[2]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_data_outA[3]~output , t_data_outA[3]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_data_outB[0]~output , t_data_outB[0]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_data_outB[1]~output , t_data_outB[1]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_data_outB[2]~output , t_data_outB[2]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_data_outB[3]~output , t_data_outB[3]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_opCode[0]~output , t_opCode[0]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_opCode[1]~output , t_opCode[1]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_opCode[2]~output , t_opCode[2]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_sig_pc~output , t_sig_pc~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_pc[0]~output , t_pc[0]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_pc[1]~output , t_pc[1]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_pc[2]~output , t_pc[2]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \t_pc[3]~output , t_pc[3]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \test_out_ins[0]~output , test_out_ins[0]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \test_out_ins[1]~output , test_out_ins[1]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \test_out_ins[2]~output , test_out_ins[2]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \test_out_ins[3]~output , test_out_ins[3]~output, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \clk~input , clk~input, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \start_but~input , start_but~input, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \rst~input , rst~input, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U1|o_select_1[1] , U1|o_select_1[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|Selector0~0 , U4|Selector0~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|state.start_st , U4|state.start_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|state.buffer_st , U0|state.buffer_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|state.buffer_st2 , U0|state.buffer_st2, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|state.fetch_data , U0|state.fetch_data, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|sign_out , U0|sign_out, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|Selector4~0 , U5|Selector4~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|state.wait_st~0 , U2|state.wait_st~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|state.wait_st , U2|state.wait_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|o_reg_A[2]~0 , U2|o_reg_A[2]~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|o_sign~0 , U2|o_sign~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|o_sign , U2|o_sign, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|Selector0~0 , U3|Selector0~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|state.start_st , U3|state.start_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|Selector1~1 , U3|Selector1~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|Selector1~0 , U3|Selector1~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|state.adder_st , U3|state.adder_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|o_alu[3]~0 , U3|o_alu[3]~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|sig_alu , U3|sig_alu, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|Selector1~0 , U4|Selector1~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|Selector2~0 , U4|Selector2~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|Selector2~1 , U4|Selector2~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|state.store_load_st , U4|state.store_load_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|Selector1~1 , U4|Selector1~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|Selector1~2 , U4|Selector1~2, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|Selector1~3 , U4|Selector1~3, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|state.adder_st , U4|state.adder_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|Selector3~0 , U4|Selector3~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|Selector3~1 , U4|Selector3~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|state.success_st , U4|state.success_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|sig_out , U4|sig_out, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|Selector2~0 , U5|Selector2~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|state.start_st , U5|state.start_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|Selector3~0 , U5|Selector3~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|Selector4~2 , U5|Selector4~2, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|state.adder_st , U5|state.adder_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|out_alu[0]~0 , U5|out_alu[0]~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|sign_pc , U5|sign_pc, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|Selector5~0 , U7|Selector5~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|temp_pc[1]~1 , U7|temp_pc[1]~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|temp_pc[1] , U7|temp_pc[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|temp_pc[2]~2 , U7|temp_pc[2]~2, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|temp_pc[2] , U7|temp_pc[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|temp_pc~0 , U7|temp_pc~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|temp_pc[0] , U7|temp_pc[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|temp_pc~3 , U7|temp_pc~3, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|temp_pc[3] , U7|temp_pc[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|Equal0~0 , U7|Equal0~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|Selector5~1 , U7|Selector5~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|state.start_pro , U7|state.start_pro, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|Selector0~0 , U7|Selector0~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|sign_o , U7|sign_o, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|Selector4~0 , U0|Selector4~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|state.wait_pc , U0|state.wait_pc, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|state~16 , U0|state~16, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|state.orgnize_data , U0|state.orgnize_data, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|state.fetch_opcode , U0|state.fetch_opcode, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|Selector2~0 , U7|Selector2~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|pc_o[0]~0 , U7|pc_o[0]~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|pc_o[2] , U7|pc_o[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|Selector1~0 , U7|Selector1~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|pc_o[3] , U7|pc_o[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|memory~7 , U0|memory~7, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_assambly[10]~0 , U0|temp_assambly[10]~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_assambly[9] , U0|temp_assambly[9], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_opcode[1] , U0|temp_opcode[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|o_opcode~0 , U0|o_opcode~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|o_opcode[1] , U0|o_opcode[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|Selector3~0 , U7|Selector3~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|pc_o[1] , U7|pc_o[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|memory~8 , U0|memory~8, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_assambly[10] , U0|temp_assambly[10], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_opcode[2] , U0|temp_opcode[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|o_opcode~1 , U0|o_opcode~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|o_opcode[2] , U0|o_opcode[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|memory~9 , U0|memory~9, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_assambly[8] , U0|temp_assambly[8], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_opcode[0] , U0|temp_opcode[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|o_opcode~2 , U0|o_opcode~2, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|o_opcode[0] , U0|o_opcode[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U1|state~13 , U1|state~13, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U1|state.wait_st , U1|state.wait_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U1|state~12 , U1|state~12, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U1|state.adder_st , U1|state.adder_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U1|o_one_instr~0 , U1|o_one_instr~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U1|o_select_1[0] , U1|o_select_1[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|Selector4~1 , U5|Selector4~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|state.store_load_st , U5|state.store_load_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|Selector1~0 , U5|Selector1~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|sig_mem , U5|sig_mem, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U1|state~14 , U1|state~14, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U1|state.store_st , U1|state.store_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U1|o_mem[0] , U1|o_mem[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U1|state~15 , U1|state~15, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U1|state.load_st , U1|state.load_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U1|o_mem[1] , U1|o_mem[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|Selector0~0 , U6|Selector0~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|state.start_st , U6|state.start_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|WideOr0~1 , U6|WideOr0~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|Selector1~0 , U6|Selector1~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|addr[1]~0 , U6|addr[1]~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|Selector1~1 , U6|Selector1~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|Selector1~2 , U6|Selector1~2, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|state.store_address_st , U6|state.store_address_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|Selector2~0 , U6|Selector2~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|state.store_data_st , U6|state.store_data_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|WideOr0~0 , U6|WideOr0~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|Selector3~0 , U6|Selector3~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|Selector3~1 , U6|Selector3~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|state.load_address_st , U6|state.load_address_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|Selector4~0 , U6|Selector4~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|state.load_data_st , U6|state.load_data_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|Selector5~0 , U6|Selector5~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|state.success_st , U6|state.success_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|sig_pc , U6|sig_pc, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|Selector6~0 , U7|Selector6~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|state.wait_sign , U7|state.wait_sign, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|Selector7~0 , U7|Selector7~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|state.add_pc , U7|state.add_pc, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|Selector8~0 , U7|Selector8~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|state.success_st , U7|state.success_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|Selector4~0 , U7|Selector4~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U7|pc_o[0] , U7|pc_o[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|memory~4 , U0|memory~4, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_assambly[0] , U0|temp_assambly[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_reg_B[0] , U0|temp_reg_B[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|o_reg_B[0] , U0|o_reg_B[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|o_alu[0] , U3|o_alu[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|memory~0 , U0|memory~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_assambly[4] , U0|temp_assambly[4], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_reg_A[0] , U0|temp_reg_A[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|o_reg_A[0] , U0|o_reg_A[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|o_reg_A[0] , U2|o_reg_A[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|temp_result[0]~4 , U4|temp_result[0]~4, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|temp_result[3]~8 , U4|temp_result[3]~8, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|temp_result[0] , U4|temp_result[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|result[0] , U4|result[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|out_alu[0] , U5|out_alu[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|Selector0~0 , U5|Selector0~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|sig_alu , U5|sig_alu, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|tem_reg_C~0 , U2|tem_reg_C~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|tem_reg_C[0]~1 , U2|tem_reg_C[0]~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|tem_reg_C[0] , U2|tem_reg_C[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|state.adder_st~0 , U2|state.adder_st~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|state.adder_st~1 , U2|state.adder_st~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|state.adder_st~2 , U2|state.adder_st~2, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|state.adder_st , U2|state.adder_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|Selector11~0 , U2|Selector11~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|o_reg_B[0] , U2|o_reg_B[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|Selector2~0 , U3|Selector2~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|state.store_load_st , U3|state.store_load_st, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|o_data_mem[0]~0 , U3|o_data_mem[0]~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|o_data_mem[0] , U3|o_data_mem[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|out_mem[0]~0 , U5|out_mem[0]~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|out_mem[0] , U5|out_mem[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|addr[0] , U6|addr[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|memory~5 , U0|memory~5, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_assambly[1] , U0|temp_assambly[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_reg_B[1] , U0|temp_reg_B[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|o_reg_B[1] , U0|o_reg_B[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|out_alu[1] , U5|out_alu[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|o_data_mem[1] , U3|o_data_mem[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|out_alu[2] , U5|out_alu[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|o_data_mem[2] , U3|o_data_mem[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~35 , U6|memory~35, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|memory~6 , U0|memory~6, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_assambly[3] , U0|temp_assambly[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_reg_B[3] , U0|temp_reg_B[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|o_reg_B[3] , U0|o_reg_B[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|out_alu[3] , U5|out_alu[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|o_data_mem[3] , U3|o_data_mem[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~32 , U6|memory~32, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~115 , U6|memory~115, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~116 , U6|memory~116, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~48 , U6|memory~48, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~131 , U6|memory~131, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~132 , U6|memory~132, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~16 , U6|memory~16, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~103 , U6|memory~103, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~137 , U6|memory~137, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~138 , U6|memory~138, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~64 , U6|memory~64, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~104 , U6|memory~104, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~52 , U6|memory~52, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~36 , U6|memory~36, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~129 , U6|memory~129, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~130 , U6|memory~130, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~20 , U6|memory~20, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~105 , U6|memory~105, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~139 , U6|memory~139, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~140 , U6|memory~140, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~68 , U6|memory~68, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~106 , U6|memory~106, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~117 , U6|memory~117, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~118 , U6|memory~118, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~44 , U6|memory~44, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~125 , U6|memory~125, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~126 , U6|memory~126, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~28 , U6|memory~28, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~133 , U6|memory~133, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~134 , U6|memory~134, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~12 , U6|memory~12, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~107 , U6|memory~107, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~141 , U6|memory~141, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~142 , U6|memory~142, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~60 , U6|memory~60, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~108 , U6|memory~108, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~109 , U6|memory~109, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~127 , U6|memory~127, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~128 , U6|memory~128, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~40 , U6|memory~40, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~119 , U6|memory~119, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~120 , U6|memory~120, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~56 , U6|memory~56, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~135 , U6|memory~135, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~136 , U6|memory~136, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~24 , U6|memory~24, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~110 , U6|memory~110, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~143 , U6|memory~143, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~144 , U6|memory~144, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~72 , U6|memory~72, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~111 , U6|memory~111, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~112 , U6|memory~112, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|data_out[3] , U6|data_out[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|tem_reg_C~4 , U2|tem_reg_C~4, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|tem_reg_C[3] , U2|tem_reg_C[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|Selector8~0 , U2|Selector8~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|o_reg_B[3] , U2|o_reg_B[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|o_alu[3] , U3|o_alu[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|memory~3 , U0|memory~3, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_assambly[7] , U0|temp_assambly[7], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_reg_A[3] , U0|temp_reg_A[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|o_reg_A[3] , U0|o_reg_A[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|o_reg_A[3] , U2|o_reg_A[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|memory~2 , U0|memory~2, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_assambly[6] , U0|temp_assambly[6], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_reg_A[2] , U0|temp_reg_A[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|o_reg_A[2] , U0|o_reg_A[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|o_reg_A[2] , U2|o_reg_A[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|memory~1 , U0|memory~1, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_assambly[5] , U0|temp_assambly[5], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|temp_reg_A[1] , U0|temp_reg_A[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U0|o_reg_A[1] , U0|o_reg_A[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|o_reg_A[1] , U2|o_reg_A[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|temp_result[1]~6 , U4|temp_result[1]~6, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|temp_result[2]~9 , U4|temp_result[2]~9, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|temp_result[3]~11 , U4|temp_result[3]~11, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|temp_result[3] , U4|temp_result[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|result[3] , U4|result[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|out_mem[3] , U5|out_mem[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|addr[3] , U6|addr[3], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~121 , U6|memory~121, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~122 , U6|memory~122, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~31 , U6|memory~31, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~27 , U6|memory~27, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~93 , U6|memory~93, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~39 , U6|memory~39, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~94 , U6|memory~94, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~47 , U6|memory~47, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~51 , U6|memory~51, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~43 , U6|memory~43, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~95 , U6|memory~95, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~55 , U6|memory~55, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~96 , U6|memory~96, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~15 , U6|memory~15, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~19 , U6|memory~19, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~11 , U6|memory~11, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~97 , U6|memory~97, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~23 , U6|memory~23, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~98 , U6|memory~98, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~99 , U6|memory~99, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~67 , U6|memory~67, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~63 , U6|memory~63, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~59 , U6|memory~59, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~100 , U6|memory~100, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~71 , U6|memory~71, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~101 , U6|memory~101, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~102 , U6|memory~102, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|data_out[2] , U6|data_out[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|tem_reg_C~3 , U2|tem_reg_C~3, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|tem_reg_C[2] , U2|tem_reg_C[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|Selector9~0 , U2|Selector9~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|o_reg_B[2] , U2|o_reg_B[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|o_alu[2] , U3|o_alu[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|temp_result[2] , U4|temp_result[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|result[2] , U4|result[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|out_mem[2] , U5|out_mem[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|addr[2] , U6|addr[2], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~123 , U6|memory~123, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~124 , U6|memory~124, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~34 , U6|memory~34, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~50 , U6|memory~50, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~18 , U6|memory~18, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~83 , U6|memory~83, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~66 , U6|memory~66, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~84 , U6|memory~84, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~46 , U6|memory~46, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~30 , U6|memory~30, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~14 , U6|memory~14, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~85 , U6|memory~85, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~62 , U6|memory~62, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~86 , U6|memory~86, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~26 , U6|memory~26, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~42 , U6|memory~42, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~10 , U6|memory~10, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~87 , U6|memory~87, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~58 , U6|memory~58, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~88 , U6|memory~88, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~89 , U6|memory~89, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~54 , U6|memory~54, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~38 , U6|memory~38, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~22 , U6|memory~22, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~90 , U6|memory~90, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~70 , U6|memory~70, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~91 , U6|memory~91, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~92 , U6|memory~92, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|data_out[1] , U6|data_out[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|tem_reg_C~2 , U2|tem_reg_C~2, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|tem_reg_C[1] , U2|tem_reg_C[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|Selector10~0 , U2|Selector10~0, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U2|o_reg_B[1] , U2|o_reg_B[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U3|o_alu[1] , U3|o_alu[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|temp_result[1] , U4|temp_result[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U4|result[1] , U4|result[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U5|out_mem[1] , U5|out_mem[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|addr[1] , U6|addr[1], IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~113 , U6|memory~113, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~114 , U6|memory~114, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~49 , U6|memory~49, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~45 , U6|memory~45, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~41 , U6|memory~41, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~73 , U6|memory~73, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~53 , U6|memory~53, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~74 , U6|memory~74, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~29 , U6|memory~29, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~33 , U6|memory~33, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~25 , U6|memory~25, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~75 , U6|memory~75, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~37 , U6|memory~37, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~76 , U6|memory~76, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~17 , U6|memory~17, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~13 , U6|memory~13, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~9 , U6|memory~9, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~77 , U6|memory~77, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~21 , U6|memory~21, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~78 , U6|memory~78, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~79 , U6|memory~79, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~61 , U6|memory~61, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~65 , U6|memory~65, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~57 , U6|memory~57, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~80 , U6|memory~80, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~69 , U6|memory~69, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~81 , U6|memory~81, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|memory~82 , U6|memory~82, IR_ins_selc1_alu_selc2_control_mem_pc, 1
instance = comp, \U6|data_out[0] , U6|data_out[0], IR_ins_selc1_alu_selc2_control_mem_pc, 1
