// Seed: 767120618
module module_0;
  wire id_1 = 1'h0;
  assign module_1._id_5 = 0;
  wire id_2 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd82,
    parameter id_2 = 32'd30,
    parameter id_4 = 32'd62,
    parameter id_5 = 32'd23,
    parameter id_6 = 32'd67
) (
    output tri1 id_0,
    input supply1 _id_1,
    output wire _id_2,
    output logic id_3,
    output wire _id_4,
    input supply1 _id_5,
    input tri _id_6
);
  parameter [id_5 : id_1] id_8 = -1;
  always @(*) begin : LABEL_0
    id_3 = id_8;
  end
  assign id_0 = 1;
  module_0 modCall_1 ();
  logic [id_2 : 1 'b0 *  id_6  -  id_4] id_9;
  ;
endmodule
