#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Mar  5 14:10:08 2023
# Process ID: 20620
# Current directory: H:/ELEC4907/Hardware/top_level_tests/top_level_tests.runs/synth_1
# Command line: vivado.exe -log sn_network_top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sn_network_top_wrapper.tcl
# Log file: H:/ELEC4907/Hardware/top_level_tests/top_level_tests.runs/synth_1/sn_network_top_wrapper.vds
# Journal file: H:/ELEC4907/Hardware/top_level_tests/top_level_tests.runs/synth_1\vivado.jou
# Running On: Guillaume, OS: Windows, CPU Frequency: 3187 MHz, CPU Physical cores: 16, Host memory: 68448 MB
#-----------------------------------------------------------
source sn_network_top_wrapper.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental H:/ELEC4907/Hardware/top_level_tests/top_level_tests.srcs/utils_1/imports/synth_1/sn_uart_tx.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from H:/ELEC4907/Hardware/top_level_tests/top_level_tests.srcs/utils_1/imports/synth_1/sn_uart_tx.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sn_network_top_wrapper -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23832
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.992 ; gain = 409.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sn_network_top_wrapper' [H:/ELEC4907/Hardware/RTL/sn_network_top_wrapper.sv:6]
INFO: [Synth 8-6157] synthesizing module 'sn_network_top_cfg' [H:/ELEC4907/Hardware/RTL/sn_network_top_cfg.sv:5]
	Parameter P_NUM_NEURONS bound to: 5 - type: integer 
	Parameter P_NUM_INPUTS bound to: 1 - type: integer 
	Parameter P_NUM_OUTPUTS bound to: 3 - type: integer 
	Parameter P_TABLE_NUM_ROWS_ARRAY bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001 
	Parameter P_TABLE_MAX_NUM_ROWS bound to: 2 - type: integer 
	Parameter P_NEUR_CONST_CURRENT_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000 
	Parameter P_NEUR_CNTR_VAL_ARRAY bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000101000 
	Parameter P_TABLE_DFLT_NUM_ROWS bound to: 0 - type: integer 
	Parameter P_TABLE_WEIGHT_BW bound to: 9 - type: integer 
	Parameter P_TABLE_WEIGHT_PRECISION bound to: 2 - type: integer 
	Parameter P_NEUR_CURRENT_BW bound to: 11 - type: integer 
	Parameter P_NEUR_MODEL_PRECISION bound to: 10 - type: integer 
	Parameter P_NEUR_IZH_HIGH_PREC_EN bound to: 0 - type: integer 
	Parameter P_DFLT_CNTR_VAL bound to: 40 - type: integer 
	Parameter P_NEUR_STEP_CNTR_BW bound to: 8 - type: integer 
	Parameter P_MAX_NUM_PERIODS bound to: 50000 - type: integer 
	Parameter P_NEUR_MODEL_CFG bound to: 0 - type: integer 
	Parameter P_UART_CLKS_PER_BIT bound to: 87 - type: integer 
	Parameter P_UART_BITS_PER_PKT bound to: 10 - type: integer 
	Parameter P_PROT_WATCHDOG_TIME bound to: 87000000 - type: integer 
	Parameter P_CLK_GEN_EN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [H:/ELEC4907/Hardware/top_level_tests/top_level_tests.runs/synth_1/.Xil/Vivado-20620-Guillaume/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [H:/ELEC4907/Hardware/top_level_tests/top_level_tests.runs/synth_1/.Xil/Vivado-20620-Guillaume/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sn_network_cfg' [H:/ELEC4907/Hardware/RTL/sn_network_cfg.sv:15]
	Parameter P_NUM_NEURONS bound to: 5 - type: integer 
	Parameter P_NUM_INPUTS bound to: 1 - type: integer 
	Parameter P_NUM_OUTPUTS bound to: 3 - type: integer 
	Parameter P_TABLE_NUM_ROWS_ARRAY bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001 
	Parameter P_TABLE_MAX_NUM_ROWS bound to: 2 - type: integer 
	Parameter P_NEUR_CONST_CURRENT_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000 
	Parameter P_NEUR_CNTR_VAL_ARRAY bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000101000 
	Parameter P_TABLE_DFLT_NUM_ROWS bound to: 0 - type: integer 
	Parameter P_TABLE_WEIGHT_BW bound to: 9 - type: integer 
	Parameter P_TABLE_WEIGHT_PRECISION bound to: 2 - type: integer 
	Parameter P_NEUR_CURRENT_BW bound to: 11 - type: integer 
	Parameter P_NEUR_MODEL_PRECISION bound to: 10 - type: integer 
	Parameter P_NEUR_IZH_HIGH_PREC_EN bound to: 0 - type: integer 
	Parameter P_DFLT_CNTR_VAL bound to: 40 - type: integer 
	Parameter P_NEUR_STEP_CNTR_BW bound to: 8 - type: integer 
	Parameter P_MAX_NUM_PERIODS bound to: 50000 - type: integer 
	Parameter P_NEUR_MODEL_CFG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sn_neuron_cfg' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:12]
	Parameter P_NEUR_CFG bound to: 0 - type: integer 
	Parameter P_TABLE_IS_MUTABLE bound to: 0 - type: integer 
	Parameter P_TABLE_NUM_ROWS bound to: 0 - type: integer 
	Parameter P_TABLE_IDX_BW bound to: 0 - type: integer 
	Parameter P_TABLE_WEIGHT_BW bound to: 0 - type: integer 
	Parameter P_TABLE_WEIGHT_PRECISION bound to: 2 - type: integer 
	Parameter P_CURRENT_CONST_IS_MUTABLE bound to: 1 - type: integer 
	Parameter P_CURRENT_CONST_VAL bound to: 0 - type: integer 
	Parameter P_CURRENT_BW bound to: 11 - type: integer 
	Parameter P_MEM_ADDR_BW bound to: 1 - type: integer 
	Parameter P_MEM_DATA_BW bound to: 11 - type: integer 
	Parameter P_API_IN_BW bound to: 0 - type: integer 
	Parameter P_API_OUT_INDEX bound to: 1 - type: integer 
	Parameter P_API_OUT_BW bound to: 2 - type: integer 
	Parameter P_CNTR_IS_MUTABLE bound to: 0 - type: integer 
	Parameter P_CNTR_VAL bound to: 40 - type: integer 
	Parameter P_CNTR_BW bound to: 6 - type: integer 
	Parameter P_NEUR_MODEL_CFG bound to: 0 - type: integer 
	Parameter P_NEUR_MODEL_PRECISION bound to: 10 - type: integer 
	Parameter P_IZH_HIGH_PREC_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sn_neuron_cfg' (0#1) [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:12]
INFO: [Synth 8-6157] synthesizing module 'sn_neuron_cfg__parameterized0' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:12]
	Parameter P_NEUR_CFG bound to: 1 - type: integer 
	Parameter P_TABLE_IS_MUTABLE bound to: 0 - type: integer 
	Parameter P_TABLE_NUM_ROWS bound to: 1 - type: integer 
	Parameter P_TABLE_IDX_BW bound to: 2 - type: integer 
	Parameter P_TABLE_WEIGHT_BW bound to: 9 - type: integer 
	Parameter P_TABLE_WEIGHT_PRECISION bound to: 2 - type: integer 
	Parameter P_CURRENT_CONST_IS_MUTABLE bound to: 0 - type: integer 
	Parameter P_CURRENT_CONST_VAL bound to: 80 - type: integer 
	Parameter P_CURRENT_BW bound to: 11 - type: integer 
	Parameter P_MEM_ADDR_BW bound to: 1 - type: integer 
	Parameter P_MEM_DATA_BW bound to: 11 - type: integer 
	Parameter P_API_IN_BW bound to: 2 - type: integer 
	Parameter P_API_OUT_INDEX bound to: 2 - type: integer 
	Parameter P_API_OUT_BW bound to: 2 - type: integer 
	Parameter P_CNTR_IS_MUTABLE bound to: 0 - type: integer 
	Parameter P_CNTR_VAL bound to: 40 - type: integer 
	Parameter P_CNTR_BW bound to: 6 - type: integer 
	Parameter P_NEUR_MODEL_CFG bound to: 0 - type: integer 
	Parameter P_NEUR_MODEL_PRECISION bound to: 10 - type: integer 
	Parameter P_IZH_HIGH_PREC_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sn_neuron_cfg__parameterized0' (0#1) [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:12]
INFO: [Synth 8-6157] synthesizing module 'sn_neuron_cfg__parameterized1' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:12]
	Parameter P_NEUR_CFG bound to: 2 - type: integer 
	Parameter P_TABLE_IS_MUTABLE bound to: 0 - type: integer 
	Parameter P_TABLE_NUM_ROWS bound to: 2 - type: integer 
	Parameter P_TABLE_IDX_BW bound to: 2 - type: integer 
	Parameter P_TABLE_WEIGHT_BW bound to: 9 - type: integer 
	Parameter P_TABLE_WEIGHT_PRECISION bound to: 2 - type: integer 
	Parameter P_CURRENT_CONST_IS_MUTABLE bound to: 0 - type: integer 
	Parameter P_CURRENT_CONST_VAL bound to: 0 - type: integer 
	Parameter P_CURRENT_BW bound to: 11 - type: integer 
	Parameter P_MEM_ADDR_BW bound to: 1 - type: integer 
	Parameter P_MEM_DATA_BW bound to: 11 - type: integer 
	Parameter P_API_IN_BW bound to: 2 - type: integer 
	Parameter P_API_OUT_INDEX bound to: 0 - type: integer 
	Parameter P_API_OUT_BW bound to: 0 - type: integer 
	Parameter P_NEUR_MODEL_CFG bound to: 0 - type: integer 
	Parameter P_NEUR_MODEL_PRECISION bound to: 10 - type: integer 
	Parameter P_IZH_HIGH_PREC_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sn_neuron_cfg__parameterized1' (0#1) [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:12]
INFO: [Synth 8-6157] synthesizing module 'sn_io_mgmt' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:15]
	Parameter P_NUM_NEURONS bound to: 5 - type: integer 
	Parameter P_NUM_INPUTS bound to: 1 - type: integer 
	Parameter P_NUM_OUTPUTS bound to: 3 - type: integer 
	Parameter P_TABLE_WEIGHT_BW bound to: 9 - type: integer 
	Parameter P_NEUR_CURRENT_BW bound to: 11 - type: integer 
	Parameter P_MAX_NUM_PERIODS bound to: 50000 - type: integer 
	Parameter P_NEUR_MEM_ADDR_MSB_BW bound to: 3 - type: integer 
	Parameter P_NEUR_MEM_ADDR_LSB_BW bound to: 1 - type: integer 
	Parameter P_NEUR_MEM_DATA_BW bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sn_1r1w_mem' [H:/ELEC4907/Hardware/RTL/sn_1r1w_mem.sv:12]
	Parameter P_DATA_WIDTH bound to: 2 - type: integer 
	Parameter P_NUM_ROWS bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sn_1r1w_mem' (0#1) [H:/ELEC4907/Hardware/RTL/sn_1r1w_mem.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'sn_io_mgmt' (0#1) [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:15]
INFO: [Synth 8-6157] synthesizing module 'sn_net_ctrlr' [H:/ELEC4907/Hardware/RTL/sn_net_ctrlr.sv:12]
	Parameter P_NUM_NEURONS bound to: 5 - type: integer 
	Parameter P_NUM_INPUTS bound to: 1 - type: integer 
	Parameter P_NUM_OUTPUTS bound to: 3 - type: integer 
	Parameter P_MAX_NUM_PERIODS bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sn_net_ctrlr' (0#1) [H:/ELEC4907/Hardware/RTL/sn_net_ctrlr.sv:12]
INFO: [Synth 8-6157] synthesizing module 'sn_api_ctrlr' [H:/ELEC4907/Hardware/RTL/sn_api_ctrlr.sv:11]
	Parameter P_NUM_NEURONS bound to: 5 - type: integer 
	Parameter P_NUM_INPUTS bound to: 1 - type: integer 
	Parameter P_NUM_OUTPUTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sn_api_ctrlr' (0#1) [H:/ELEC4907/Hardware/RTL/sn_api_ctrlr.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'sn_network_cfg' (0#1) [H:/ELEC4907/Hardware/RTL/sn_network_cfg.sv:15]
INFO: [Synth 8-6157] synthesizing module 'sn_io_protocol' [H:/ELEC4907/Hardware/RTL/sn_io_protocol.sv:23]
	Parameter P_CLKS_PER_BIT bound to: 87 - type: integer 
	Parameter P_BITS_TO_SEND bound to: 10 - type: integer 
	Parameter P_BITS_TO_RECEIVE bound to: 10 - type: integer 
	Parameter P_PROT_WATCHDOG_TIME bound to: 87000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sn_uart_rx' [H:/ELEC4907/Hardware/RTL/sn_uart_rx.sv:1]
	Parameter P_CLKS_PER_BIT bound to: 87 - type: integer 
	Parameter P_NUM_BITS_TO_RECEIVE bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [H:/ELEC4907/Hardware/RTL/sn_uart_rx.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'sn_uart_rx' (0#1) [H:/ELEC4907/Hardware/RTL/sn_uart_rx.sv:1]
WARNING: [Synth 8-7071] port 'rx_active' of module 'sn_uart_rx' is unconnected for instance 'uart_rx_DUT' [H:/ELEC4907/Hardware/RTL/sn_io_protocol.sv:70]
WARNING: [Synth 8-7023] instance 'uart_rx_DUT' of module 'sn_uart_rx' has 7 connections declared, but only 6 given [H:/ELEC4907/Hardware/RTL/sn_io_protocol.sv:70]
INFO: [Synth 8-6157] synthesizing module 'sn_uart_tx' [H:/ELEC4907/Hardware/RTL/sn_uart_tx.sv:1]
	Parameter P_CLKS_PER_BIT bound to: 87 - type: integer 
	Parameter P_NUM_BITS_TO_SEND bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sn_uart_tx' (0#1) [H:/ELEC4907/Hardware/RTL/sn_uart_tx.sv:1]
WARNING: [Synth 8-7071] port 'tx_active' of module 'sn_uart_tx' is unconnected for instance 'uart_tx_DUT' [H:/ELEC4907/Hardware/RTL/sn_io_protocol.sv:84]
WARNING: [Synth 8-7023] instance 'uart_tx_DUT' of module 'sn_uart_tx' has 7 connections declared, but only 6 given [H:/ELEC4907/Hardware/RTL/sn_io_protocol.sv:84]
INFO: [Synth 8-155] case statement is not full and has no default [H:/ELEC4907/Hardware/RTL/sn_io_protocol.sv:125]
INFO: [Synth 8-6155] done synthesizing module 'sn_io_protocol' (0#1) [H:/ELEC4907/Hardware/RTL/sn_io_protocol.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sn_network_top_cfg' (0#1) [H:/ELEC4907/Hardware/RTL/sn_network_top_cfg.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'sn_network_top_wrapper' (0#1) [H:/ELEC4907/Hardware/RTL/sn_network_top_wrapper.sv:6]
WARNING: [Synth 8-6014] Unused sequential element mmu_waddr_23_16_r_reg was removed.  [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:198]
WARNING: [Synth 8-6014] Unused sequential element mmu_wdata_23_16_r_reg was removed.  [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:201]
WARNING: [Synth 8-7129] Port nc_warmup in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port api_out_granted in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_we in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_waddr[0] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[10] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[9] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[8] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[7] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[6] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[5] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[4] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[3] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[2] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[1] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[0] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_we in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_waddr[0] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[10] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[9] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[8] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[7] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[6] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[5] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[4] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[3] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[2] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[1] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[0] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port api_in_vld in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port api_in_bus[-1] in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port api_in_bus[0] in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[-1][-1] in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[-1][0] in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[0][-1] in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[0][0] in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][10] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][9] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][8] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][7] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][6] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][5] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][4] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][3] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][2] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][1] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][0] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_clk in module sn_network_top_cfg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2495.250 ; gain = 511.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2513.152 ; gain = 529.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2513.152 ; gain = 529.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2513.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/ELEC4907/Hardware/top_level_tests/top_level_tests.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i'
Finished Parsing XDC File [h:/ELEC4907/Hardware/top_level_tests/top_level_tests.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'gen_dut_cfg.network_DUT/gen_clk_wiz.clk_wiz_0_i'
Parsing XDC File [H:/ELEC4907/Hardware/top_level_tests/Constraints/v707_constraints.xdc]
Finished Parsing XDC File [H:/ELEC4907/Hardware/top_level_tests/Constraints/v707_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/ELEC4907/Hardware/top_level_tests/Constraints/v707_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sn_network_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sn_network_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [H:/ELEC4907/Hardware/top_level_tests/top_level_tests.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/ELEC4907/Hardware/top_level_tests/top_level_tests.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2633.398 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_n. (constraint file  h:/ELEC4907/Hardware/top_level_tests/top_level_tests.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_n. (constraint file  h:/ELEC4907/Hardware/top_level_tests/top_level_tests.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_p. (constraint file  h:/ELEC4907/Hardware/top_level_tests/top_level_tests.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_p. (constraint file  h:/ELEC4907/Hardware/top_level_tests/top_level_tests.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for \gen_dut_cfg.network_DUT /\gen_clk_wiz.clk_wiz_0_i . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'SM_STATE_reg' in module 'sn_uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'SM_STATE_reg' in module 'sn_uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'sn_io_protocol'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
        S_WAIT_FOR_FIRST |                               01 |                               01
             S_FIRST_BIT |                               10 |                               10
               S_RECEIVE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_STATE_reg' using encoding 'sequential' in module 'sn_uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                                0 |                               00
              S_TRANSMIT |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_STATE_reg' using encoding 'sequential' in module 'sn_uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                      W1 |                              001 |                              010
                      W2 |                              010 |                              011
                      W3 |                              011 |                              100
                      R1 |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'sn_io_protocol'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 5     
	   2 Input   22 Bit       Adders := 5     
	   4 Input   22 Bit       Adders := 5     
	   2 Input   21 Bit       Adders := 10    
	   3 Input   21 Bit       Adders := 5     
	   5 Input   19 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 5     
	   3 Input   11 Bit       Adders := 7     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 27    
+---RAMs : 
	              97K Bit	(50000 X 2 bit)          RAMs := 1     
+---Muxes : 
	   5 Input   27 Bit        Muxes := 1     
	   4 Input   18 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 5     
	   2 Input   14 Bit        Muxes := 10    
	   2 Input   11 Bit        Muxes := 13    
	   2 Input   10 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 9     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   5 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 25    
	   4 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP gen_izh.v_sq, operation Mode is: A*B.
DSP Report: operator gen_izh.v_sq is absorbed into DSP gen_izh.v_sq.
DSP Report: Generating DSP gen_izh.v_sq, operation Mode is: A*B.
DSP Report: operator gen_izh.v_sq is absorbed into DSP gen_izh.v_sq.
DSP Report: Generating DSP gen_izh.v_sq, operation Mode is: A*B.
DSP Report: operator gen_izh.v_sq is absorbed into DSP gen_izh.v_sq.
DSP Report: Generating DSP gen_izh.v_sq, operation Mode is: A*B.
DSP Report: operator gen_izh.v_sq is absorbed into DSP gen_izh.v_sq.
DSP Report: Generating DSP gen_izh.v_sq, operation Mode is: A*B.
DSP Report: operator gen_izh.v_sq is absorbed into DSP gen_izh.v_sq.
WARNING: [Synth 8-7129] Port nc_warmup in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port api_out_granted in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_we in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_waddr[0] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[10] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[9] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[8] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[7] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[6] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[5] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[4] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[3] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[2] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[1] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[0] in module sn_neuron_cfg__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_we in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_waddr[0] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[10] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[9] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[8] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[7] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[6] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[5] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[4] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[3] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[2] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[1] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_wdata[0] in module sn_neuron_cfg__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port api_in_vld in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port api_in_bus[-1] in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port api_in_bus[0] in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[-1][-1] in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[-1][0] in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[0][-1] in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[0][0] in module sn_neuron_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][10] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][9] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][8] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][7] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][6] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][5] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][4] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][3] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][2] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][1] in module sn_network_cfg is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_table_contents[1][1][0] in module sn_network_cfg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\gen_dut_cfg.network_DUT/network_i /io_mgmt_i | dbg_mon_mem_i/mem_reg | 48 K x 2(READ_FIRST)   | W |   | 48 K x 2(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+----------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sn_neuron_cfg | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sn_neuron_cfg | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sn_neuron_cfg | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sn_neuron_cfg | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sn_neuron_cfg | A*B         | 13     | 13     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\gen_dut_cfg.network_DUT/network_i /io_mgmt_i | dbg_mon_mem_i/mem_reg | 48 K x 2(READ_FIRST)   | W |   | 48 K x 2(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+----------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:297]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:297]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:297]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:297]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:297]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:297]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:297]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:297]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:297]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:297]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:297]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:297]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:297]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:296]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:296]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:296]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:296]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_neuron_cfg.sv:180]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:296]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:296]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 1 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_608 /z' and propagated case_analysis 0 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_4 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:296]
WARNING: [Synth 8-199] conflicting constants: propagated case_analysis 0 on pin '\genblk1[2].gen_hidden_neurons.neuron_hidden_ii_607 /z' and propagated case_analysis 1 on pin '\genblk1[1].gen_in_neurons.neuron_input_ii_3 /z' [H:/ELEC4907/Hardware/RTL/sn_io_mgmt.sv:296]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sn_neuron_cfg | A*B         | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sn_neuron_cfg | A*B         | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sn_neuron_cfg | A*B         | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sn_neuron_cfg | A*B         | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sn_neuron_cfg | A*B         | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |CARRY4   |   245|
|3     |DSP48E1  |     5|
|4     |LUT1     |    63|
|5     |LUT2     |   398|
|6     |LUT3     |   329|
|7     |LUT4     |   372|
|8     |LUT5     |   192|
|9     |LUT6     |   273|
|10    |RAMB36E1 |     4|
|12    |FDRE     |   398|
|13    |FDSE     |    58|
|14    |IBUF     |     2|
|15    |OBUF     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 2633.398 ; gain = 650.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 100 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2633.398 ; gain = 529.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 2633.398 ; gain = 650.047
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2633.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2633.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9da8221f
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 2633.398 ; gain = 1202.680
INFO: [Common 17-1381] The checkpoint 'H:/ELEC4907/Hardware/top_level_tests/top_level_tests.runs/synth_1/sn_network_top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sn_network_top_wrapper_utilization_synth.rpt -pb sn_network_top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  5 14:10:47 2023...
