#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan  9 18:22:35 2024
# Process ID: 14660
# Current directory: C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25456 C:\Users\micle\Desktop\SSC\ProiectALU\ProiectALU\ProiectALU.xpr
# Log file: C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/vivado.log
# Journal file: C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU\vivado.jou
# Running On: LAPTOP-2S7D8UG8, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 8366 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1745.625 ; gain = 312.137
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.srcs/sources_1/new/SaveAn.vhd C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.srcs/sources_1/new/divider.vhd C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.srcs/sources_1/new/ShiftLoadReg.vhd C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.srcs/sources_1/new/ADD.vhd C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.srcs/sources_1/new/UC_DIV.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.srcs/sources_1/new/ShiftLoadReg.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.srcs/sources_1/new/ShiftLoadReg.vhd
add_files -norecurse C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.srcs/sources_1/new/ShiftLeftLoadReg.vhd
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.srcs/sources_1/new/RCA4b.vhd
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.srcs/sources_1/new/elementar_adder.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.runs/synth_1/ALU.dcp to C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
[Tue Jan  9 19:01:18 2024] Launched synth_1...
Run output will be captured here: C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jan  9 19:04:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jan  9 19:07:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/micle/Desktop/SSC/ProiectALU/ProiectALU/ProiectALU.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  9 22:31:10 2024...
