### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
# set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set hack_lef_dir /u/bcruik2/hacked_lefs
# set top_design ORCA_TOP
# set FCL 0
# set add_ios 0
# set pad_design 0
# set design_size {1000 644}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft  1
# set innovus_enable_manual_macro_placement 1
# set split_constraints 0
# set rtl_list [list ../../syn/rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax.tlup_-40
# set fast_metal Cmin.tlup_-40
# set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_lvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_lvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_"
# set sub_lib_type_target "saed32rvt_"
# set synth_corners_target "ss0p95vn40c ss0p75vn40c" 
# set tech_lef ${hack_lef_dir}/tech.lef 
# set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef"
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
# if {[info exists synopsys_program_name]} {
        if { $synopsys_program_name == "dc_shell" } {
           set_host_options -max_cores 4
        } 
        if { ( $synopsys_program_name == "icc2_shell" ) || ($synopsys_program_name == "fc_shell" ) } {
           set_host_options -max_cores 4
        }
} elseif {[get_db root: .program_short_name] == "innovus"} {
        if [is_common_ui_mode ] {set_multi_cpu_usage -local_cpu 8  
        } else { setMultiCpuUsage -localCpu 8 }
} elseif {[get_db root: .program_short_name] == "genus"} {
  set_db / .max_cpus_per_server 8 
}
### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
######## STARTING INITIALIZE and FLOORPLAN #################
set_default_view -setup func_worst_scenario
#% Begin Load MMMC data ... (date=05/26 02:55:07, mem=1508.6M)
#% End Load MMMC data ... (date=05/26 02:55:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1509.8M, current mem=1509.8M)

Loading LEF file /u/bcruik2/hacked_lefs/tech.lef ...

Loading LEF file saed32sram.lef ...
Set DBUPerIGU to M2 pitch 152.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32sram.lef at line 197399.

Loading LEF file saed32nm_rvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.

Loading LEF file saed32nm_hvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.

Loading LEF file saed32_PLL.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32_PLL.lef at line 372.

Loading LEF file saed32nm_lvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.tcl
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Message <TECHLIB-313> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 294 cells in library saed32rvt_ss0p75vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
Read 24 cells in library saed32rvt_dlvl_ss0p75vn40c_i0p95v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
Read 12 cells in library saed32rvt_ulvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
Read 24 cells in library saed32rvt_dlvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84709)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120047)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120098)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120149)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
Read 294 cells in library saed32rvt_ss0p95vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
Read 12 cells in library saed32rvt_ulvl_ss0p95vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84709)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
Read 294 cells in library saed32lvt_ss0p75vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
Read 24 cells in library saed32lvt_dlvl_ss0p75vn40c_i0p95v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
Read 12 cells in library saed32lvt_ulvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib.
Read 24 cells in library saed32lvt_dlvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84709)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
Read 294 cells in library saed32lvt_ss0p95vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib)
Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 12 cells in library saed32lvt_ulvl_ss0p95vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84815)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_HVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
Read 294 cells in library saed32hvt_ss0p75vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib.
Read 24 cells in library saed32hvt_dlvl_ss0p75vn40c_i0p95v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib.
Read 12 cells in library saed32hvt_ulvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib.
Read 24 cells in library saed32hvt_dlvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
Read 294 cells in library saed32hvt_ss0p95vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib.
Read 12 cells in library saed32hvt_ulvl_ss0p95vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib.
Read 35 cells in library saed32sram_ss0p95vn40c.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib.
Read 294 cells in library saed32rvt_ff0p95vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib.
Read 24 cells in library saed32rvt_dlvl_ff0p95vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib.
Read 12 cells in library saed32rvt_ulvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib.
Read 24 cells in library saed32rvt_dlvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib.
Read 294 cells in library saed32rvt_ff1p16vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib.
Read 12 cells in library saed32rvt_ulvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib.
Read 24 cells in library saed32rvt_dlvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib.
Read 12 cells in library saed32rvt_ulvl_ff1p16vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib.
Read 294 cells in library saed32lvt_ff0p95vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib.
Read 24 cells in library saed32lvt_dlvl_ff0p95vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib.
Read 12 cells in library saed32lvt_ulvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib.
Read 24 cells in library saed32lvt_dlvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib.
Read 294 cells in library saed32lvt_ff1p16vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib.
Read 12 cells in library saed32lvt_ulvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib.
Read 24 cells in library saed32lvt_dlvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib.
Read 12 cells in library saed32lvt_ulvl_ff1p16vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib.
Read 294 cells in library saed32hvt_ff0p95vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib.
Read 24 cells in library saed32hvt_dlvl_ff0p95vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib.
Read 12 cells in library saed32hvt_ulvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib.
Read 24 cells in library saed32hvt_dlvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib.
Read 294 cells in library saed32hvt_ff1p16vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib.
Read 12 cells in library saed32hvt_ulvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib.
Read 24 cells in library saed32hvt_dlvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib.
Read 12 cells in library saed32hvt_ulvl_ff1p16vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib.
Read 35 cells in library saed32sram_ff1p16vn40c.
Library reading multithread flow ended.
*** End library_loading (cpu=0.51min, real=0.17min, mem=146.0M, fe_cpu=1.31min, fe_real=1.52min, fe_mem=1935.5M) ***
#% Begin Load netlist data ... (date=05/26 02:55:19, mem=1609.0M)
*** Begin netlist parsing (mem=1935.5M) ***
Created 1025 new cells from 44 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../syn/outputs/ORCA_TOP.dct.vg'

*** Memory Usage v#2 (Current mem = 1935.504M, initial mem = 812.664M) ***
*** End netlist parsing (cpu=0:00:00.6, real=0:00:00.0, mem=1935.5M) ***
#% End Load netlist data ... (date=05/26 02:55:19, total cpu=0:00:00.6, real=0:00:00.0, peak res=1651.5M, current mem=1651.5M)
Set top cell to ORCA_TOP.
Hooked 4138 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ORCA_TOP ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 4264 modules.
** info: there are 38947 stdCell insts.
** info: there are 404 insts with no signal pins.
** info: there are 40 macros.

*** Memory Usage v#2 (Current mem = 1982.418M, initial mem = 812.664M) ***
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Start create_tracks
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
Extraction setup Started for TopCell ORCA_TOP 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
Process name: saed32nm_1p9m_Cmax.
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
Process name: saed32nm_1p9m_Cmin.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: test_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: func_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: test_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: func_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Multithreaded Timing Analysis is initialized with 8 threads

Reading timing constraints file '../../constraints/ORCA_TOP_func_best.sdc' ...
Current (total cpu=0:01:25, real=0:01:39, peak res=2218.1M, current mem=2218.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_func_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 261).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 286).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 289).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 292).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 786).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 787).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2236.1M, current mem=2234.7M)
Current (total cpu=0:01:25, real=0:01:39, peak res=2236.1M, current mem=2234.7M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_best.sdc' ...
Current (total cpu=0:01:25, real=0:01:39, peak res=2236.1M, current mem=2234.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 265).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 290).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 293).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 296).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 822).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 823).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2257.7M, current mem=2257.6M)
Current (total cpu=0:01:25, real=0:01:39, peak res=2257.7M, current mem=2257.6M)
Reading timing constraints file '../../constraints/ORCA_TOP_func_worst.sdc' ...
Current (total cpu=0:01:26, real=0:01:40, peak res=2257.7M, current mem=2257.7M)
**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 263).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 288).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 298).

INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_worst.sdc completed, with 4 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2258.1M, current mem=2258.1M)
Current (total cpu=0:01:26, real=0:01:40, peak res=2258.1M, current mem=2258.1M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_worst.sdc' ...
Current (total cpu=0:01:26, real=0:01:40, peak res=2258.1M, current mem=2258.1M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 9).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 266).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 294).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 301).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 831).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 832).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_worst.sdc completed, with 8 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2258.6M, current mem=2258.5M)
Current (total cpu=0:01:26, real=0:01:40, peak res=2258.6M, current mem=2258.5M)
Total number of combinational cells: 375
Total number of sequential cells: 396
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 27
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_LVT INVX8_HVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
ERROR     DMMMC-271            9  The software does not currently support ...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
WARNING   TECHLIB-313         72  Property '%s' can not be set on pin '%s'...
WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
*** Message Summary: 378 warning(s), 9 error(s)

Reading DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros_3B.def', current time is Sun May 26 02:55:29 2024 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Start create_tracks
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
--- DIEAREA (0 0) (982528 593712)
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pad_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ppar_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ppar_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[3]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[2]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[1]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[0]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pframe_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pframe_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ptrdy_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ptrdy_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pirdy_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pirdy_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pdevsel_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pdevsel_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pstop_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pstop_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pperr_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pperr_n_en' is inconsistent with netlist.
**WARN: (EMS-27):	Message (IMPDF-247) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (EMS-27):	Message (IMPDF-141) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros_3B.def' is parsed, current time is Sun May 26 02:55:29 2024.
Updating the floorplan ...
Start create_tracks
Generated pitch 2.432 in MRDL is different from previous one 0.228 in unpreferred direction.
Generated pitch 1.216 in M9 is different from previous one 0.152 in unpreferred direction.
Generated pitch 2.432 in M9 is different from previous one 0.228 in preferred direction.
Generated pitch 1.216 in M8 is different from previous one 0.152 in unpreferred direction.
Generated pitch 1.216 in M8 is different from previous one 0.152 in preferred direction.
Generated pitch 0.608 in M7 is different from previous one 0.152 in unpreferred direction.
Generated pitch 1.216 in M7 is different from previous one 0.152 in preferred direction.
Generated pitch 0.608 in M6 is different from previous one 0.152 in unpreferred direction.
Generated pitch 0.608 in M6 is different from previous one 0.152 in preferred direction.
Generated pitch 0.304 in M5 is different from previous one 0.152 in unpreferred direction.
Generated pitch 0.608 in M5 is different from previous one 0.152 in preferred direction.
Generated pitch 0.304 in M4 is different from previous one 0.152 in unpreferred direction.
Generated pitch 0.304 in M4 is different from previous one 0.152 in preferred direction.
Generated pitch 0.304 in M3 is different from previous one 0.152 in preferred direction.
READING SCANDEF
Reading DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def', current time is Sun May 26 02:55:29 2024 ...
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def' is parsed, current time is Sun May 26 02:55:29 2024.
FINISHED READING SCANDEF
Reading power intent file ../../syn/outputs/ORCA_TOP.dct.upf ...
Checking power intent
Checking scoped supply_net connected to top-level supply_net
IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
Checking supply_set/supply_net
IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.00 real=0:00:00.00
Setting boundaryports(3) from port_attr
IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.57 real=0:00:01.00
IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.10 real=0:00:00.00
IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.05 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.13 real=0:00:00.00
IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.60 real=0:00:01.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
number of pgNets = 3
IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
INFO: level_shifter strategy ls_out: added 62 level_shifter insts
INFO: level_shifter strategy ls_in: added 36 level_shifter insts
IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.06 real=0:00:00.00
Current (total cpu=0:01:29, real=0:01:44, peak res=2311.0M, current mem=2290.3M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2305.1M, current mem=2305.1M)
Current (total cpu=0:01:30, real=0:01:44, peak res=2311.0M, current mem=2305.1M)
Current (total cpu=0:01:30, real=0:01:44, peak res=2311.0M, current mem=2305.1M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2308.1M, current mem=2308.1M)
Current (total cpu=0:01:30, real=0:01:44, peak res=2311.0M, current mem=2308.1M)
Current (total cpu=0:01:30, real=0:01:44, peak res=2311.0M, current mem=2308.1M)
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2308.5M, current mem=2308.5M)
Current (total cpu=0:01:30, real=0:01:45, peak res=2311.0M, current mem=2308.5M)
Current (total cpu=0:01:30, real=0:01:45, peak res=2311.0M, current mem=2308.5M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2309.0M, current mem=2309.0M)
Current (total cpu=0:01:31, real=0:01:45, peak res=2311.0M, current mem=2309.0M)
IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:02.14 real=0:00:02.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: misc: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: update_pd_libset_by_voltages: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: setDenseRecIsoInstToDB: cpu=0:00:00.01 real=0:00:00.00
Total number of combinational cells: 357
Total number of sequential cells: 204
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 30
Total number of retention cells: 180
Total number of physical cells: 27
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_LVT INVX8_HVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
number of pgNets = 3
**WARN: (IMPMSMV-4010):	The '-box' parameter of the 'modifypowerdomainattr' command is obsolete and will be removed in a future release. Use 'setObjFPlanBox Group <domain_name>' instead.
Type 'man IMPMSMV-4010' for more detail.
Power Domain 'PD_RISC_CORE'.
	  Boundary = 10.0320 10.0320 420.0320 185.0320
	   minGaps = T:0.0560 B:0.0560 L:0.0560 R:0.0560
	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   rowSpaceType = 0
	   rowSpacing = 0.0000
	   rowFlip = first (fplan:auto)
	   site = unit
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
**WARN: (IMPOPT-3593):	The cell DELLN is not defined in any library file. If you wish to use this cell please ensure a timing library file defining this cell is bound to each timing analysis-view.
Type 'man IMPOPT-3593' for more detail.
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
Created reg2cgate path group
Effort level <high> specified for reg2cgate path_group
#% Begin save design ... (date=05/26 02:55:38, mem=2350.3M)
INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_floorplan.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_floorplan.innovus.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=05/26 02:55:38, mem=2350.3M)
% End Save ccopt configuration ... (date=05/26 02:55:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=2352.2M, current mem=2352.2M)
% Begin Save netlist data ... (date=05/26 02:55:38, mem=2352.2M)
Writing Binary DB to ORCA_TOP_floorplan.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/26 02:55:38, total cpu=0:00:00.4, real=0:00:00.0, peak res=2353.9M, current mem=2353.9M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 02:55:38, mem=2355.8M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 02:55:38, total cpu=0:00:00.1, real=0:00:01.0, peak res=2379.7M, current mem=2355.9M)
Saving preference file ORCA_TOP_floorplan.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving SCANDEF file ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_51" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__17_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__24_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__16_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sun May 26 02:55:43 2024)
** Saving stdCellPlacement_binary (version# 2) ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving property file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.prop
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2847.0M) ***
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=2847.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2847.0M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/26 02:55:44, mem=2370.5M)
% End Save power constraints data ... (date=05/26 02:55:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2370.6M, current mem=2370.6M)
Generated self-contained design ORCA_TOP_floorplan.innovus.dat.tmp
#% End save design ... (date=05/26 02:55:49, total cpu=0:00:07.8, real=0:00:11.0, peak res=2399.6M, current mem=2372.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1001           2  Unable to trace scan chain "%s". Check t...
WARNING   IMPSC-1138         111  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1143           1  Unable to apply DEF ordered sections for...
WARNING   IMPSC-1144           2  Scan chain "%s" was not traced through. ...
WARNING   IMPSC-1020           2  Instance's output pin "%s/%s" (Cell "%s"...
*** Message Summary: 118 warning(s), 0 error(s)

######## FINISHED INTIIALIZE and FLOORPLAN #################
Start create_tracks
Design check done.


---
--- Please refer to file pg.rpt for detailed report.
---
*** Message Summary: 0 warning(s), 0 error(s)

#% Begin addRing (date=05/26 02:55:49, mem=2373.0M)


viaInitial starts at Sun May 26 02:55:49 2024
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
viaInitial ends at Sun May 26 02:55:49 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
The power planner has cut rows, and such rows will be considered to be placement objects.
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
#% End addRing (date=05/26 02:55:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=2373.9M, current mem=2373.9M)
#% Begin addStripe (date=05/26 02:55:49, mem=2373.9M)

Initialize fgc environment(mem: 2651.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Stripe generation is complete.
vias are now being generated.
addStripe created 216 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M4   |       216      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/26 02:55:49, total cpu=0:00:00.3, real=0:00:00.0, peak res=2377.7M, current mem=2377.7M)
#% Begin addStripe (date=05/26 02:55:49, mem=2377.7M)

Initialize fgc environment(mem: 2652.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Stripe generation is complete.
vias are now being generated.
addStripe created 308 wires.
ViaGen created 1502 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA4  |      1502      |        0       |
|   M5   |       308      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/26 02:55:50, total cpu=0:00:00.3, real=0:00:00.0, peak res=2378.5M, current mem=2378.5M)
#% Begin addStripe (date=05/26 02:55:50, mem=2378.5M)

Initialize fgc environment(mem: 2653.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 185.12) (10.09, 414.35).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 483.97) (10.09, 511.40).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 581.02) (10.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (30.03, 185.12) (30.09, 405.39).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (30.03, 486.71) (30.09, 502.45).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (50.03, 185.12) (50.09, 405.39).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (50.03, 486.71) (50.09, 502.45).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (70.03, 185.12) (70.09, 404.75).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (70.03, 486.71) (70.09, 501.80).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (69.96, 486.33) (70.26, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (69.96, 583.38) (70.26, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (90.03, 185.12) (90.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (110.03, 185.12) (110.09, 404.75).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (110.03, 486.71) (110.09, 501.80).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (130.03, 185.12) (130.09, 404.49).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (130.03, 486.71) (130.09, 501.55).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (130.01, 486.33) (130.31, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (130.01, 583.38) (130.31, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (150.03, 185.12) (150.09, 404.75).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (150.03, 486.71) (150.09, 501.80).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (350.03, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (350.03, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 30.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 50.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 110.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 130.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (590.03, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (590.03, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (100.15, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (100.15, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (280.26, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (280.26, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (380.17, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (380.17, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (500.16, 20.21).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (520.26, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (520.26, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (760.15, 80.12).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (780.25, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (940.16, 10.18).
**WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 97 wires.
ViaGen created 1577 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA5  |      1577      |        0       |
|   M6   |       97       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/26 02:55:50, total cpu=0:00:00.3, real=0:00:00.0, peak res=2378.6M, current mem=2378.6M)
#% Begin addStripe (date=05/26 02:55:50, mem=2378.6M)

Initialize fgc environment(mem: 2653.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (420.12, 10.03) (431.85, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (484.52, 10.03) (501.45, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (554.12, 10.03) (571.06, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (623.73, 10.03) (640.66, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (693.33, 10.03) (709.82, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (762.49, 10.03) (779.87, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (832.54, 10.03) (849.48, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (902.15, 10.03) (919.08, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (971.75, 10.03) (972.50, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (920.52, 10.03) (920.82, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (929.52, 10.03) (929.82, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (928.62, 10.03) (928.92, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (925.02, 10.03) (925.32, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (924.12, 10.03) (924.42, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (947.52, 10.03) (947.82, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (945.72, 10.03) (946.02, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (946.62, 10.03) (946.92, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (944.82, 10.03) (945.12, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (941.22, 10.03) (941.52, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (931.32, 10.03) (931.62, 10.33).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA6 at (480.33, 10.03) (480.38, 10.33).
addStripe created 29 wires.
ViaGen created 3449 vias, deleted 375 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA4  |       756      |       370      |
|  VIA5  |      1113      |        5       |
|  VIA6  |      1580      |        0       |
|   M7   |       29       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/26 02:55:51, total cpu=0:00:00.5, real=0:00:01.0, peak res=2379.1M, current mem=2379.1M)
#% Begin addStripe (date=05/26 02:55:51, mem=2379.1M)

Initialize fgc environment(mem: 2653.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 185.12) (10.09, 414.35).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 483.97) (10.09, 511.40).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 581.02) (10.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (10.03, 185.12) (10.15, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (13.27, 486.33) (13.56, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (11.47, 486.33) (11.77, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (13.27, 583.38) (13.56, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (11.47, 583.38) (11.77, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (90.03, 185.12) (90.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (90.03, 185.12) (90.15, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (94.01, 486.33) (94.31, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (92.21, 486.33) (92.51, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (94.01, 583.38) (94.31, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (92.21, 583.38) (92.51, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (170.03, 185.12) (170.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (170.03, 185.12) (170.15, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (172.95, 486.33) (173.25, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (172.95, 583.38) (173.25, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (250.03, 185.12) (250.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (250.03, 185.12) (250.15, 583.68).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 30.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 50.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 110.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 130.09).
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (814.01, 583.53).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (538.01, 80.12).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (534.04, 486.48).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (534.04, 583.53).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (854.04, 583.53).
Type 'man IMPPP-610' for more detail.
addStripe created 24 wires.
ViaGen created 1835 vias, deleted 241 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA5  |       554      |       238      |
|  VIA6  |       554      |        3       |
|  VIA7  |       727      |        0       |
|   M8   |       24       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/26 02:55:51, total cpu=0:00:00.3, real=0:00:00.0, peak res=2381.5M, current mem=2381.5M)
#% Begin sroute (date=05/26 02:55:51, mem=2381.5M)
*** Begin SPECIAL ROUTE on Sun May 26 02:55:51 2024 ***
SPECIAL ROUTE ran on directory: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work
SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.114.2.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 441.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY showBlockEdgeNum not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY showBlockEdgeNum not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY showBlockEdgeNum not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
Finished reading floorplan and netlist information.
   A total of 23 warnings.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1054 macros, 114 used
Read in 219 components
  179 core components: 179 unplaced, 0 placed, 0 fixed
  40 block/ring components: 0 unplaced, 0 placed, 40 fixed
Read in 242 physical pins
  242 physical pins: 0 unplaced, 0 placed, 242 fixed
Read in 3 logical pins
Read in 1 blockages
Read in 220 nets
Read in 3 special nets, 2 routed
Read in 681 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDDH net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDDH. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-2031):	For net VDDH, no suitable cell can be taken as reference cell for followpin generation at (97.736 10.032) (112.632 11.704). Specify option -corePinLayer to generate followpin on M3 or above layers. Similar warnings suppressed.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (32.235, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (33.603, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (34.971, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (36.339, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (37.707, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (39.075, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (40.443, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (41.811, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (43.179, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (44.547, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (45.915, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.283, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (48.651, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (50.019, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (51.387, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (112.977, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (114.345, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (115.713, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (117.081, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (118.449, 501.570), it will not be connected.
**WARN: (EMS-27):	Message (IMPSR-481) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU time for VDD FollowPin 1 seconds
CPU time for VDDH FollowPin 0 seconds
CPU time for VSS FollowPin 1 seconds
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA4 at (560.08, 560.09) (560.35, 560.10).
  Number of IO ports routed: 0
  Number of Core ports routed: 3662  ignored: 123  open: 475
  Number of Followpin connections: 2486
End power routing: cpu: 0:00:30, real: 0:00:30, peak: 667.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 242 io pins ...
 Updating DB with 36 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sun May 26 02:56:22 2024
The viaGen is rebuilding shadow vias for net VSS.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (880.14, 473.58) (880.27, 473.69).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (880.14, 342.40) (880.27, 342.51).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (20.14, 486.80) (20.27, 486.91).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (100.14, 486.80) (100.27, 486.91).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (180.14, 486.80) (180.27, 486.91).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (20.14, 501.70) (20.27, 501.81).
sroute post-processing ends at Sun May 26 02:56:22 2024

sroute post-processing starts at Sun May 26 02:56:22 2024
The viaGen is rebuilding shadow vias for net VDD.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA4 at (972.58, 234.12) (972.60, 234.15).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 50.074000, 501.600000 between the M1 and M2 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Extended number of geometries exist around 50.040000, 501.875000 between the M1 and M4 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Extended number of geometries exist around 130.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (130.02, 502.00) (130.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 210.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (210.02, 502.00) (210.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 290.130000, 502.121000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (290.03, 501.96) (290.16, 502.07).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 370.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (370.02, 502.00) (370.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 450.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (450.02, 502.00) (450.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 530.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (530.02, 502.00) (530.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 610.092000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Extended number of geometries exist around 438.188000, 501.261000 between the M2 and M3 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Extended number of geometries exist around 438.188000, 501.331000 between the M1 and M2 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
sroute post-processing ends at Sun May 26 02:56:23 2024
sroute created 11109 wires.
ViaGen created 45086 vias, deleted 6 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |      6563      |       NA       |
|  VIA1  |      11678     |        0       |
|   M2   |       308      |       NA       |
|  VIA2  |      11652     |        0       |
|   M3   |       931      |       NA       |
|  VIA3  |      11651     |        0       |
|   M4   |       10       |       NA       |
|  VIA4  |      2709      |        0       |
|   M5   |       115      |       NA       |
|  VIA5  |      2703      |        0       |
|   M6   |       762      |       NA       |
|  VIA6  |      4585      |        5       |
|   M7   |      2420      |       NA       |
|  VIA7  |       108      |        1       |
+--------+----------------+----------------+
#% End sroute (date=05/26 02:56:23, total cpu=0:00:31.8, real=0:00:32.0, peak res=2612.1M, current mem=2403.9M)

Logfile message: writing def file completed ...
######## STARTING PLACE #################
### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.place.tcl' ...
# if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    if { ( ! [ info exists fc_rtl ] ) ||  ( ! $fc_rtl ) } {
        echo READING SCANDEF
        read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
        echo FINISHED READING SCANDEF
    }

    # Creating seperate voltage area for core area. 
    remove_voltage_areas *
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode true
  } else { setEcoMode -batchMode true }

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
     if { [ is_common_ui_mode ] } {  eco_update_cell -insts [get_db $i .name ] -cells $vt   
     } else { ecoChangeCell -inst [get_db $i .name ] -cell $vt  }
  }
  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode false
  } else { setEcoMode -batchMode false  }
}
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_35_test_si1', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_34_scan_enable', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_33_Instrn_0_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_32_Instrn_1_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_31_Instrn_2_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_30_Instrn_3_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_29_Instrn_4_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_28_Instrn_5_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_27_Instrn_6_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_26_Instrn_7_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_25_Instrn_8_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_24_Instrn_9_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_23_Instrn_10_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_22_Instrn_11_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_21_Instrn_12_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_20_Instrn_13_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_19_Instrn_14_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_18_Instrn_15_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_17_Instrn_16_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_16_Instrn_17_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-424):	 Missing library for some instance found in view(s). Please check the library binding of instances in active views and set the missing library in corresponding views.
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
**WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
**WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.

#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=3026.04 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
[NR-eGR] Started Early Global Route ( Curr Mem: 2.88 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.88 MB )
[NR-eGR] Read 41631 nets ( ignored 41631 )
[NR-eGR] No Net to Route
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] No Net to Route
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0     0 
[NR-eGR]  M2    (2V)             0     0 
[NR-eGR]  M3    (3H)             0     0 
[NR-eGR]  M4    (4V)             0     0 
[NR-eGR]  M5    (5H)             0     0 
[NR-eGR]  M6    (6V)             0     0 
[NR-eGR]  M7    (7H)             0     0 
[NR-eGR]  M8    (8V)             0     0 
[NR-eGR]  M9    (9H)             0     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total            0     0 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 940860um
[NR-eGR] Total length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.86 sec, Real: 0.78 sec, Curr Mem: 2.91 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.88 sec, Real: 0.79 sec, Curr Mem: 2.89 MB )
Extraction called for design 'ORCA_TOP' of instances=39085 and nets=42514 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3000.473M)
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2762.54)
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_35, driver I_RISC_CORE/ls_in_34_scan_enable/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U18/A (cell NBUFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_28, driver I_RISC_CORE/ls_in_27_Instrn_6_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_27, driver I_RISC_CORE/ls_in_26_Instrn_7_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_26, driver I_RISC_CORE/ls_in_25_Instrn_8_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_25, driver I_RISC_CORE/ls_in_24_Instrn_9_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_24, driver I_RISC_CORE/ls_in_23_Instrn_10_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_23, driver I_RISC_CORE/ls_in_22_Instrn_11_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_22, driver I_RISC_CORE/ls_in_21_Instrn_12_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_30, driver I_RISC_CORE/ls_in_29_Instrn_4_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_32, driver I_RISC_CORE/ls_in_31_Instrn_2_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_29, driver I_RISC_CORE/ls_in_28_Instrn_5_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_18, driver I_RISC_CORE/ls_in_17_Instrn_16_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_17, driver I_RISC_CORE/ls_in_16_Instrn_17_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_34, driver I_RISC_CORE/ls_in_33_Instrn_0_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_21, driver I_RISC_CORE/ls_in_20_Instrn_13_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_20, driver I_RISC_CORE/ls_in_19_Instrn_14_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_19, driver I_RISC_CORE/ls_in_18_Instrn_15_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_31, driver I_RISC_CORE/ls_in_30_Instrn_3_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_36, driver I_RISC_CORE/ls_in_35_test_si1/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/SI (cell SDFFX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_33, driver I_RISC_CORE/ls_in_32_Instrn_1_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 48210
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2812.41 CPU=0:00:24.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2765.29 CPU=0:00:34.0 REAL=0:00:14.0)
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:       16
 | signal nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:    41543
 | clock nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:       88
 +--------------------------------------------------------------
**INFO: Fewer than half of the nets are detail routed, this design is not in postRoute stage
Resize ls_out_61_test_so1 (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_60_STACK_FULL (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_59_OUT_VALID (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_58_RESULT_DATA_0_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_57_RESULT_DATA_1_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_56_RESULT_DATA_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_55_RESULT_DATA_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_54_RESULT_DATA_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_53_RESULT_DATA_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_52_RESULT_DATA_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_51_RESULT_DATA_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_50_RESULT_DATA_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_49_RESULT_DATA_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_48_RESULT_DATA_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_47_RESULT_DATA_11_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_46_RESULT_DATA_12_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_45_RESULT_DATA_13_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_44_RESULT_DATA_14_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_43_RESULT_DATA_15_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_42_Rd_Instr (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_41_PSW_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_40_PSW_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_39_PSW_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_38_PSW_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_37_PSW_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_36_PSW_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_35_PSW_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_34_PSW_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_33_PSW_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_32_EndOfInstrn (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_31_Xecutng_Instrn_0_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_30_Xecutng_Instrn_1_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_29_Xecutng_Instrn_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_28_Xecutng_Instrn_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_27_Xecutng_Instrn_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_26_Xecutng_Instrn_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_25_Xecutng_Instrn_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_24_Xecutng_Instrn_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_23_Xecutng_Instrn_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_22_Xecutng_Instrn_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_21_Xecutng_Instrn_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_20_Xecutng_Instrn_11_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_19_Xecutng_Instrn_12_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_18_Xecutng_Instrn_13_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_17_Xecutng_Instrn_14_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_16_Xecutng_Instrn_15_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_15_Xecutng_Instrn_16_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_14_Xecutng_Instrn_17_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_13_Xecutng_Instrn_18_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_12_Xecutng_Instrn_19_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_11_Xecutng_Instrn_20_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_10_Xecutng_Instrn_21_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_9_Xecutng_Instrn_22_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_8_Xecutng_Instrn_23_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_7_Xecutng_Instrn_24_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_6_Xecutng_Instrn_25_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_5_Xecutng_Instrn_26_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_4_Xecutng_Instrn_27_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_3_Xecutng_Instrn_28_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_2_Xecutng_Instrn_29_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_1_Xecutng_Instrn_30_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
Resize ls_out_0_Xecutng_Instrn_31_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.

*** Starting refinePlace (0:03:10 mem=3400.5M) ***
Total net bbox length = 8.561e+05 (5.116e+05 3.445e+05) (ext = 6.704e+04)
**WARN: (IMPSP-2022):	No instances to legalize in design.
Type 'man IMPSP-2022' for more detail.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Total net bbox length = 8.561e+05 (5.116e+05 3.445e+05) (ext = 6.704e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3400.5MB
*** Finished refinePlace (0:03:11 mem=3400.5M) ***
### End verbose source output for '../scripts/ORCA_TOP.pre.place.tcl'.
#% Begin place_opt_design (date=05/26 02:56:45, mem=2758.4M)
**INFO: User settings:
setDesignMode -earlyClockFlow                false
setDesignMode -flowEffort                    standard
setDelayCalMode -engine                      aae
setOptMode -opt_enable_podv2_clock_opt_flow  false
setOptMode -opt_skew                         true
setOptMode -opt_skew_ccopt                   standard
setOptMode -opt_skew_post_route              false
setOptMode -opt_skew_pre_cts                 false
setAnalysisMode -analysisType                bcwc

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:03:11.7/0:02:52.6 (1.1), mem = 3434.9M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>

*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:12.5/0:02:53.0 (1.1), mem = 3433.5M
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_51" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__17_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__24_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__16_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 10.48% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Warning: Found 48 MSV violating nets before deleteBufferTree
  Will not remove AON buffers because removing them could give unexpected results
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 3434 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:07.9) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 19267 (50.3%) nets
3		: 10980 (28.7%) nets
4     -	14	: 7236 (18.9%) nets
15    -	39	: 760 (2.0%) nets
40    -	79	: 10 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 3 (0.0%) nets
320   -	639	: 14 (0.0%) nets
640   -	1279	: 5 (0.0%) nets
1280  -	2559	: 4 (0.0%) nets
2560  -	5119	: 3 (0.0%) nets
5120+		: 0 (0.0%) nets
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
#std cell=35696 (0 fixed + 35696 movable) #buf cell=32 #inv cell=3802 #block=40 (0 floating + 40 preplaced)
#ioInst=0 #net=38229 #term=149448 #term/net=3.91, #fixedIo=0, #floatIo=0, #fixedPin=215, #floatPin=0
stdCell: 35660 single + 36 double + 0 multi
Total standard cell length = 80.6555 (mm), area = 0.1350 (mm^2)

Average module density = 0.566.
Density for module 'CLOCK_GROUP' = 0.570.
       = stdcell_area 2449 sites (622 um^2) / alloc_area 4297 sites (1092 um^2).
Density for module 'PD_RISC_CORE' = 0.473.
       = stdcell_area 22849 sites (5807 um^2) / alloc_area 48331 sites (12283 um^2).
Density for the rest of the design = 0.570.
       = stdcell_area 505834 sites (128555 um^2) / alloc_area 887512 sites (225556 um^2).
Density for the design = 0.565.
       = stdcell_area 531132 sites (134984 um^2) / alloc_area 940140 sites (238931 um^2).
Pin Density = 0.06513.
            = total # of pins 149448 / total area 2294720.
Identified 419 spare or floating instances, with no clusters.




Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.742e+05 (3.96e+05 1.79e+05)
              Est.  stn bbox = 6.315e+05 (4.34e+05 1.97e+05)
              cpu = 0:00:02.7 real = 0:00:01.0 mem = 3473.7M
Iteration  2: Total net bbox = 5.742e+05 (3.96e+05 1.79e+05)
              Est.  stn bbox = 6.315e+05 (4.34e+05 1.97e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3474.7M
*** Finished SKP initialization (cpu=0:00:36.6, real=0:00:13.0)***

Active views After View pruning: 
func_worst_scenario
Iteration  3: Total net bbox = 5.296e+05 (3.82e+05 1.47e+05)
              Est.  stn bbox = 6.353e+05 (4.57e+05 1.78e+05)
              cpu = 0:01:04 real = 0:00:20.0 mem = 4379.9M
Iteration  4: Total net bbox = 4.898e+05 (3.38e+05 1.52e+05)
              Est.  stn bbox = 5.946e+05 (4.09e+05 1.86e+05)
              cpu = 0:00:56.8 real = 0:00:12.0 mem = 4496.5M
Iteration  5: Total net bbox = 4.898e+05 (3.38e+05 1.52e+05)
              Est.  stn bbox = 5.946e+05 (4.09e+05 1.86e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4496.5M
Iteration  6: Total net bbox = 5.846e+05 (3.74e+05 2.11e+05)
              Est.  stn bbox = 7.073e+05 (4.49e+05 2.58e+05)
              cpu = 0:01:08 real = 0:00:14.0 mem = 4525.5M

Iteration  7: Total net bbox = 6.239e+05 (4.06e+05 2.18e+05)
              Est.  stn bbox = 7.485e+05 (4.83e+05 2.65e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4301.4M
Iteration  8: Total net bbox = 6.239e+05 (4.06e+05 2.18e+05)
              Est.  stn bbox = 7.485e+05 (4.83e+05 2.65e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4301.4M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration  9: Total net bbox = 6.633e+05 (4.22e+05 2.41e+05)
              Est.  stn bbox = 7.993e+05 (5.02e+05 2.97e+05)
              cpu = 0:01:12 real = 0:00:16.0 mem = 4274.6M
Iteration 10: Total net bbox = 6.633e+05 (4.22e+05 2.41e+05)
              Est.  stn bbox = 7.993e+05 (5.02e+05 2.97e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4274.6M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration 11: Total net bbox = 6.850e+05 (4.35e+05 2.50e+05)
              Est.  stn bbox = 8.288e+05 (5.20e+05 3.09e+05)
              cpu = 0:00:49.2 real = 0:00:11.0 mem = 4277.3M
Iteration 12: Total net bbox = 6.850e+05 (4.35e+05 2.50e+05)
              Est.  stn bbox = 8.288e+05 (5.20e+05 3.09e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 4277.3M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration 13: Total net bbox = 7.159e+05 (4.52e+05 2.64e+05)
              Est.  stn bbox = 8.613e+05 (5.38e+05 3.23e+05)
              cpu = 0:00:56.3 real = 0:00:12.0 mem = 4262.0M
Iteration 14: Total net bbox = 7.159e+05 (4.52e+05 2.64e+05)
              Est.  stn bbox = 8.613e+05 (5.38e+05 3.23e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4262.0M
Iteration 15: Total net bbox = 7.439e+05 (4.67e+05 2.77e+05)
              Est.  stn bbox = 8.883e+05 (5.52e+05 3.36e+05)
              cpu = 0:01:12 real = 0:00:16.0 mem = 4284.8M
Iteration 16: Total net bbox = 7.439e+05 (4.67e+05 2.77e+05)
              Est.  stn bbox = 8.883e+05 (5.52e+05 3.36e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4284.8M
Iteration 17: Total net bbox = 7.439e+05 (4.67e+05 2.77e+05)
              Est.  stn bbox = 8.883e+05 (5.52e+05 3.36e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 4284.8M
Finished Global Placement (cpu=0:07:24, real=0:01:45, mem=4284.8M)
Keep Tdgp Graph and DB for later use
Info: 15 clock gating cells identified, 15 (on average) moved 120/8
Begin: Reorder Scan Chains
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Found 0 hierarchical instance(s) in the file.
**WARN: (IMPSC-1105):	Unable to skip buffer for scan chain "5".
**WARN: (IMPSC-1105):	Unable to skip buffer for scan chain "6".
*** Scan Skip Mode Summary:
INFO: Unable to skip buffers for 2 scan groups!
Start flexRegrouping ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
SC-INFO: saving current scan group ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
SC-INFO: saving current scan group ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:01.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
Start wep ...
**WARN: (IMPSC-1108):	Unable to update netlist with reordered scan chain connections for scan chain "5".
**WARN: (IMPSC-1108):	Unable to update netlist with reordered scan chain connections for scan chain "6".
INFO: Finished netlist update for 3 scan groups.
INFO: Failed to update netlist for 2 scan groups.
**WARN: (EMS-27):	Message (IMPSC-1020) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPSC-1001) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
Finished flexRegrouping
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:   166657.594 (floating:   157757.479)
Final   total scan wire length:    44600.040 (floating:    35699.925)
Improvement:   122057.554   percent 73.24 (floating improvement:   122057.554   percent 77.37)
Initial scan reorder max long connection:      879.532
Final   scan reorder max long connection:      556.087
Improvement:      323.445   percent 36.77
Total net length = 7.453e+05 (4.676e+05 2.777e+05) (ext = 4.914e+04)
*** End of ScanReorder (cpu=0:00:06.7, real=0:00:05.0, mem=4571.4M) ***
End: Reorder Scan Chains

*** Starting refinePlace (0:10:55 mem=4604.9M) ***
Total net bbox length = 7.611e+05 (4.771e+05 2.841e+05) (ext = 4.039e+04)
98 shifters have been successfully placed.
98 shifters were given a new location.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 35594 insts, mean move: 0.86 um, max move: 32.37 um 
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_): (153.38, 369.52) --> (180.73, 364.50)
	Runtime: CPU: 0:00:19.7 REAL: 0:00:10.0 MEM: 4700.9MB
Summary Report:
Instances move: 35692 (out of 35696 movable)
Instances flipped: 3
Mean displacement: 0.97 um
Max displacement: 166.04 um (Instance: ls_out_43_RESULT_DATA_15_) (294.221, 185.594) -> (420.128, 145.464)
	Length: 17 sites, height: 1 rows, site name: unit, cell type: LSDNSSX8_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.190e+05 (4.361e+05 2.829e+05) (ext = 4.038e+04)
Runtime: CPU: 0:00:20.1 REAL: 0:00:10.0 MEM: 4700.9MB
*** Finished refinePlace (0:11:15 mem=4700.9M) ***
*** Finished Initial Placement (cpu=0:07:53, real=0:02:01, mem=4482.5M) ***

powerDomain PD_ORCA_TOP : bins with density > 0.750 = 37.76 % ( 802 / 2124 )
powerDomain PD_RISC_CORE : bins with density > 0.750 = 56.73 % ( 156 / 275 )

*** Start incrementalPlace ***
Active views:
  func_worst_scenario
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 38282 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 38282 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.31% H + 0.02% V. EstWL: 8.576156e+05um
[NR-eGR] Overflow after Early Global Route 0.28% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.24 sec, Real: 2.94 sec, Curr Mem: 4.30 MB )
Early Global Route congestion estimation runtime: 2.95 seconds, mem = 4514.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Total eGR-routed clock nets wire length: 24845um, number of vias: 11280
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  153565 
[NR-eGR]  M2    (2V)        209680  209088 
[NR-eGR]  M3    (3H)        302996   63003 
[NR-eGR]  M4    (4V)        124961   13751 
[NR-eGR]  M5    (5H)        132859    3726 
[NR-eGR]  M6    (6V)         46601    2021 
[NR-eGR]  M7    (7H)         67375     378 
[NR-eGR]  M8    (8V)          4076     138 
[NR-eGR]  M9    (9H)          9699       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       898246  445670 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 719019um
[NR-eGR] Total length: 898246um, number of vias: 445670
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Early Global Route wiring runtime: 0.71 seconds, mem = 4578.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.3, real=0:00:04.0)***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 10.48% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
***** Total cpu  0:8:12
***** Total real time  0:2:13
Tdgp not enabled or already been cleared! skip clearing
**placeDesign ... cpu = 0: 8:12, real = 0: 2:13, mem = 4113.6M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:08:11.8/0:02:13.9 (3.7), totSession cpu/real = 0:11:24.3/0:05:07.0 (2.2), mem = 4113.6M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2908.8M, totSessionCpu=0:11:24 **
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:24.4/0:05:07.1 (2.2), mem = 4113.6M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[GPS-MSV] Msv Violating net with fanout count = 1: I_RISC_CORE/I_REG_FILE_data_out_A[15]
[GPS-MSV] Timing and DRV optimization for this net is limited, Please correct the MSV violation. 
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
RODC: v2.8s

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=4107.4 CPU=0:00:00.0 REAL=0:00:00.0) 
Info: Using SynthesisEngine executable '/pkgs/cadence/2024-03/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.

**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:07, real = 0:00:35, mem = 2804.9M, totSessionCpu=0:11:32 **
#optDebug: { P: 90 W: 2195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.

Multi-VT timing optimization disabled based on library information.
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 3.85 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.85 MB )
[NR-eGR] Read rows... (mem=3.9M)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 0) - (982528, 1672) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 1672) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 3344) - (982528, 5016) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 5016) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 6688) - (982528, 8360) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 8360) - (9880, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (420128, 8360) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 10032) - (9880, 11704) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 11704) - (9880, 13376) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 13376) - (9880, 15048) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 15048) - (9880, 16720) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 16720) - (9880, 18392) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 18392) - (9880, 20064) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 20064) - (9880, 21736) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 21736) - (9880, 23408) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 23408) - (9880, 25080) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 25080) - (9880, 26752) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 26752) - (9880, 28424) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 28424) - (9880, 30096) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 30096) - (9880, 31768) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: [NR-eGR] Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[NR-eGR] Done Read rows (cpu=0.000s, mem=3.9M)

[NR-eGR] Read module constraints... (mem=3.9M)
[NR-eGR] Done Read module constraints (cpu=0.000s, mem=3.9M)

[NR-eGR] Read 38282 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 38282 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.02% V. EstWL: 8.658001e+05um
[NR-eGR] Overflow after Early Global Route 0.13% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 25533um, number of vias: 11302
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  153565 
[NR-eGR]  M2    (2V)        215060  210689 
[NR-eGR]  M3    (3H)        313821   62018 
[NR-eGR]  M4    (4V)        125498   13866 
[NR-eGR]  M5    (5H)        131465    3679 
[NR-eGR]  M6    (6V)         44750    2021 
[NR-eGR]  M7    (7H)         63377     371 
[NR-eGR]  M8    (8V)          3003     140 
[NR-eGR]  M9    (9H)         10416       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       907390  446349 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 719019um
[NR-eGR] Total length: 907390um, number of vias: 446349
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 8.83 sec, Real: 3.84 sec, Curr Mem: 3.96 MB )
[NR-eGR] Finished Early Global Route ( CPU: 8.88 sec, Real: 3.89 sec, Curr Mem: 3.86 MB )
Extraction called for design 'ORCA_TOP' of instances=35736 and nets=39266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 4091.980M)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Message <TCLCMD-1005> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3048.79)
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN60_n595, driver I_RISC_CORE/FE_DBTC60_n595/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U335/A2 (cell OAI22X2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN61_n169, driver I_RISC_CORE/FE_DBTC61_n169/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1104/A1 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN59_n170, driver I_RISC_CORE/FE_DBTC59_n170/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1104/A2 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN59_n170, driver I_RISC_CORE/FE_DBTC59_n170/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U372/A1 (cell NAND2X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN59_n170, driver I_RISC_CORE/FE_DBTC59_n170/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U310/A2 (cell AO21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN53_n470, driver I_RISC_CORE/FE_DBTC53_n470/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1281/A2 (cell OR3X2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN56_n303, driver I_RISC_CORE/FE_DBTC56_n303/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U570/A1 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN56_n303, driver I_RISC_CORE/FE_DBTC56_n303/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U599/A3 (cell NOR3X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN54_n835, driver I_RISC_CORE/FE_DBTC54_n835/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U541/A1 (cell NAND2X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN54_n835, driver I_RISC_CORE/FE_DBTC54_n835/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1053/A3 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN61_n169, driver I_RISC_CORE/FE_DBTC61_n169/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U307/A2 (cell OR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN50_n1118, driver I_RISC_CORE/FE_DBTC50_n1118/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1220/A2 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN50_n1118, driver I_RISC_CORE/FE_DBTC50_n1118/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1025/A2 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN53_n470, driver I_RISC_CORE/FE_DBTC53_n470/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U764/A1 (cell AND3X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN48_n1082, driver I_RISC_CORE/FE_DBTC48_n1082/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1222/A2 (cell OR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN52_n481, driver I_RISC_CORE/FE_DBTC52_n481/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1124/A2 (cell AND3X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN51_n784, driver I_RISC_CORE/FE_DBTC51_n784/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U120/A3 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN58_n328, driver I_RISC_CORE/FE_DBTC58_n328/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U597/A1 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN57_n995, driver I_RISC_CORE/FE_DBTC57_n995/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U431/A1 (cell AND2X2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN49_n1029, driver I_RISC_CORE/FE_DBTC49_n1029/Y (cell INVX2_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1154/A1 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN55_n304, driver I_RISC_CORE/FE_DBTC55_n304/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U599/A2 (cell NOR3X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN60_n595, driver I_RISC_CORE/FE_DBTC60_n595/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U326/A1 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 44861
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3420.57 CPU=0:00:26.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3285.85 CPU=0:00:36.9 REAL=0:00:12.0)
*** Done Building Timing Graph (cpu=0:00:56.9 real=0:00:17.0 totSessionCpu=0:12:43 mem=4769.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -18.340 |
|           TNS (ns):|-815.046 |
|    Violating Paths:|   327   |
|          All Paths:|  9697   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1635 (1635)    |   -8.392   |   1673 (1673)    |
|   max_tran     |   3989 (17044)   |  -52.509   |   3989 (17047)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.298%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:24, real = 0:01:02, mem = 3003.5M, totSessionCpu=0:12:48 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:24.0/0:01:01.8 (1.4), totSession cpu/real = 0:12:48.4/0:06:08.9 (2.1), mem = 4243.5M
** INFO : this run is activating medium effort placeOptDesign flow


*** Starting optimizing excluded clock nets MEM= 4241.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.8  MEM= 4241.5M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -aggressiveCongestionMode
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:12:50.5/0:06:10.2 (2.1), mem = 4241.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.3 (1.4), totSession cpu/real = 0:12:51.0/0:06:10.5 (2.1), mem = 4241.5M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:01.9/0:06:14.8 (2.1), mem = 4503.2M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.



Footprint cell information for calculating maxBufDist
*info: There are 18 candidate always on buffer/inverter cells
*info: There are 23 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 98 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.5/0:00:06.3 (1.2), totSession cpu/real = 0:13:09.4/0:06:21.1 (2.1), mem = 4243.2M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:09.7/0:06:21.4 (2.1), mem = 4243.2M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
**WARN: (IMPOPT-7330):	Net scan_enable has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n387 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n586 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n388 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n389 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   39.40%|        -| -18.340|-815.047|   0:00:01.0| 4633.2M|
**WARN: (IMPOPT-7330):	Net scan_enable has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n586 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n387 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n388 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n389 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
|   41.05%|     2761| -18.340|-10437.566|   0:00:06.0| 5047.8M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:27.5 real=0:00:07.0 mem=5047.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:33.0/0:00:09.9 (3.3), totSession cpu/real = 0:13:42.6/0:06:31.3 (2.1), mem = 4482.5M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:44.8/0:06:32.5 (2.1), mem = 4482.5M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  4544| 15047|   -21.05|  2054|  4108|    -0.58|     0|     0|     0|     0|   -18.34|-10437.57|       0|       0|       0| 41.05%|          |         |
|     5|     5|    -0.04|    31|    62|    -0.00|     0|     0|     0|     0|    -0.46|    -6.55|    1630|     571|     639| 42.87%| 0:00:14.0|  5128.8M|
|     0|     0|     0.00|    10|    20|    -0.00|     0|     0|     0|     0|    -0.46|    -6.55|      11|       0|      19| 42.88%| 0:00:01.0|  5128.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has MSV violation, use  'reportPowerDomain -net <netname> -verbose' to check details.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:01:16 real=0:00:16.0 mem=5128.8M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:01:22.3/0:00:19.5 (4.2), totSession cpu/real = 0:15:07.1/0:06:51.9 (2.2), mem = 4538.5M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**optDesign ... cpu = 0:03:43, real = 0:01:45, mem = 3291.6M, totSessionCpu=0:15:07 **

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6050
  Dominating TNS: -1.819

 test_worst_scenario
  Dominating endpoints: 2797
  Dominating TNS: -4.899

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:10.6/0:06:54.1 (2.2), mem = 4800.2M


*info: 88 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 1008 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.457  TNS Slack -6.545 
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.457|  -6.545|   42.88%|   0:00:00.0| 4928.5M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.245|  -4.990|   42.89%|   0:00:01.0| 5123.6M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.245|  -4.990|   42.89%|   0:00:01.0| 5125.1M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.245|  -4.990|   42.89%|   0:00:00.0| 5125.1M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5128.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5129.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5129.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:18.1 real=0:00:06.0 mem=5129.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:18.1 real=0:00:06.0 mem=5129.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.172  TNS Slack -4.652 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:24.6/0:00:10.1 (2.4), totSession cpu/real = 0:15:35.2/0:07:04.2 (2.2), mem = 4578.6M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.172
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:38.5/0:07:06.2 (2.2), mem = 4968.6M
Reclaim Optimization WNS Slack -0.172  TNS Slack -4.652 Density 42.89
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.89%|        -|  -0.172|  -4.652|   0:00:00.0| 4970.6M|
|   42.88%|       51|  -0.172|  -4.652|   0:00:03.0| 5123.2M|
|   42.88%|        1|  -0.172|  -4.652|   0:00:00.0| 5123.2M|
|   42.88%|        0|  -0.172|  -4.652|   0:00:01.0| 5123.2M|
|   42.80%|      127|  -0.172|  -4.652|   0:00:04.0| 5123.2M|
|   42.53%|     1819|  -0.172|  -4.652|   0:00:14.0| 5123.2M|
|   42.52%|       30|  -0.172|  -4.652|   0:00:02.0| 5123.2M|
|   42.52%|        2|  -0.172|  -4.652|   0:00:00.0| 5123.2M|
|   42.52%|        0|  -0.172|  -4.652|   0:00:01.0| 5123.2M|
|   42.52%|        0|  -0.172|  -4.652|   0:00:00.0| 5123.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.172  TNS Slack -4.652 Density 42.52
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:41) (real = 0:00:27.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:41.2/0:00:27.9 (3.6), totSession cpu/real = 0:17:19.7/0:07:34.1 (2.3), mem = 5123.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:42, real=0:00:28, mem=4581.93M, totSessionCpu=0:17:20).

*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:17:21.4/0:07:35.5 (2.3), mem = 4581.9M

*** Start incrementalPlace ***
Active views:
  func_worst_scenario
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.36 MB )
[NR-eGR] Read 43070 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 43070 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.18% H + 0.03% V. EstWL: 8.853524e+05um
[NR-eGR] Overflow after Early Global Route 0.14% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.13 sec, Real: 2.57 sec, Curr Mem: 4.40 MB )
Early Global Route congestion estimation runtime: 2.59 seconds, mem = 4618.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start


Identified 419 spare or floating instances, with no clusters.
*** Finished SKP initialization (cpu=0:00:15.2, real=0:00:05.0)***
SKP will use view:
  func_worst_scenario
Iteration  8: Total net bbox = 8.020e+05 (4.86e+05 3.16e+05)
              Est.  stn bbox = 9.346e+05 (5.59e+05 3.75e+05)
              cpu = 0:00:59.2 real = 0:00:13.0 mem = 5144.7M
Iteration  9: Total net bbox = 8.247e+05 (5.02e+05 3.23e+05)
              Est.  stn bbox = 9.591e+05 (5.77e+05 3.83e+05)
              cpu = 0:00:57.1 real = 0:00:12.0 mem = 5143.7M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.83 MB )
Iteration 10: Total net bbox = 8.224e+05 (5.01e+05 3.21e+05)
              Est.  stn bbox = 9.555e+05 (5.75e+05 3.80e+05)
              cpu = 0:01:21 real = 0:00:15.0 mem = 5148.5M
Iteration 11: Total net bbox = 8.455e+05 (5.14e+05 3.32e+05)
              Est.  stn bbox = 9.789e+05 (5.88e+05 3.90e+05)
              cpu = 0:02:02 real = 0:00:23.0 mem = 5249.4M
Iteration 12: Total net bbox = 8.403e+05 (5.13e+05 3.27e+05)
              Est.  stn bbox = 9.723e+05 (5.87e+05 3.86e+05)
              cpu = 0:00:18.9 real = 0:00:04.0 mem = 5190.2M
Move report: Timing Driven Placement moves 39967 insts, mean move: 14.59 um, max move: 197.59 um 
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC3094_sd_DQ_in_16): (1.37, 421.34) --> (147.10, 369.49)

Finished Incremental Placement (cpu=0:06:12, real=0:01:16, mem=4932.8M)
Begin: Reorder Scan Chains
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_673" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    44406.296 (floating:    34914.776)
Final   total scan wire length:    42360.926 (floating:    32869.406)
Improvement:     2045.370   percent  4.61 (floating improvement:     2045.370   percent  5.86)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:      481.214
Total net length = 1.454e+06 (9.211e+05 5.330e+05) (ext = 1.762e+04)
*** End of ScanReorder (cpu=0:00:02.3, real=0:00:01.0, mem=5092.7M) ***
End: Reorder Scan Chains

*** Starting refinePlace (0:23:41 mem=5126.2M) ***
Total net bbox length = 8.712e+05 (5.373e+05 3.340e+05) (ext = 1.258e+04)
98 shifters were already placed.
98 shifters have been successfully placed.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 40065 insts, mean move: 0.41 um, max move: 42.56 um 
	Max move on inst (I_CONTEXT_MEM/icc_clock31): (412.69, 499.92) --> (455.24, 499.93)
	Runtime: CPU: 0:00:15.2 REAL: 0:00:06.0 MEM: 5094.1MB
Summary Report:
Instances move: 40065 (out of 40484 movable)
Instances flipped: 4
Mean displacement: 0.41 um
Max displacement: 42.56 um (Instance: I_CONTEXT_MEM/icc_clock31) (412.686, 499.923) -> (455.24, 499.928)
	Length: 5 sites, height: 1 rows, site name: unit, cell type: TIEH_HVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.269e+05 (4.932e+05 3.338e+05) (ext = 1.273e+04)
Runtime: CPU: 0:00:15.5 REAL: 0:00:07.0 MEM: 5094.1MB
*** Finished refinePlace (0:23:57 mem=5094.1M) ***
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 43070 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 43070 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 9.113086e+05um
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.93 sec, Real: 2.66 sec, Curr Mem: 4.61 MB )
Early Global Route congestion estimation runtime: 2.72 seconds, mem = 4859.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[NR-eGR] Total eGR-routed clock nets wire length: 23996um, number of vias: 11195
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163058 
[NR-eGR]  M2    (2V)        228388  219834 
[NR-eGR]  M3    (3H)        337875   67725 
[NR-eGR]  M4    (4V)        138680   15212 
[NR-eGR]  M5    (5H)        140088    3880 
[NR-eGR]  M6    (6V)         43194    2106 
[NR-eGR]  M7    (7H)         60433     351 
[NR-eGR]  M8    (8V)          2511     127 
[NR-eGR]  M9    (9H)          6022       2 
[NR-eGR]  MRDL  (10V)            5       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       957195  472295 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 826941um
[NR-eGR] Total length: 957195um, number of vias: 472295
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Early Global Route wiring runtime: 1.00 seconds, mem = 4894.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:06:44, real=0:01:31)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4577.2M)
Extraction called for design 'ORCA_TOP' of instances=40524 and nets=44123 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 4580.176M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:12:45, real = 0:04:04, mem = 3125.5M, totSessionCpu=0:24:09 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3265.26)
Total number of fetched objects 49649
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3305.86 CPU=0:00:27.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3305.86 CPU=0:00:34.7 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:47.3 real=0:00:09.0 totSessionCpu=0:24:57 mem=5009.0M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:07:35.9/0:01:45.2 (4.3), totSession cpu/real = 0:24:57.3/0:09:20.7 (2.7), mem = 4570.0M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:25:01.2/0:09:21.8 (2.7), mem = 4594.0M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   162|   168|    -0.54|  1016|  2032|    -0.01|     0|     0|     0|     0|    -0.05|    -0.86|       0|       0|       0| 42.52%|          |         |
|     0|     0|     0.00|    13|    26|    -0.00|     0|     0|     0|     0|    -0.05|    -0.86|     307|      10|     791| 42.85%| 0:00:06.0|  5318.9M|
|     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|    -0.05|    -0.86|       0|       0|       6| 42.86%| 0:00:01.0|  5318.9M|
|     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|    -0.05|    -0.86|       0|       0|       0| 42.86%| 0:00:00.0|  5318.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:40.6 real=0:00:08.0 mem=5318.9M) ***


*** Starting refinePlace (0:25:49 mem=5293.6M) ***
Total net bbox length = 8.295e+05 (4.941e+05 3.355e+05) (ext = 1.196e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 1010 insts, mean move: 0.47 um, max move: 4.26 um 
	Max move on inst (I_RISC_CORE/FE_OFC2915_n_21): (397.18, 180.58) --> (399.76, 178.90)
	Runtime: CPU: 0:00:09.5 REAL: 0:00:03.0 MEM: 5310.6MB
Summary Report:
Instances move: 1010 (out of 40801 movable)
Instances flipped: 0
Mean displacement: 0.47 um
Max displacement: 4.26 um (Instance: I_RISC_CORE/FE_OFC2915_n_21) (397.176, 180.576) -> (399.76, 178.904)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.297e+05 (4.942e+05 3.355e+05) (ext = 1.196e+04)
Runtime: CPU: 0:00:09.7 REAL: 0:00:03.0 MEM: 5310.6MB
*** Finished refinePlace (0:25:59 mem=5310.6M) ***
*** maximum move = 4.26 um ***
*** Finished re-routing un-routed nets (5333.6M) ***


*** Finish Physical Update (cpu=0:00:12.5 real=0:00:06.0 mem=5333.9M) ***
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:01:00.2/0:00:18.0 (3.4), totSession cpu/real = 0:26:01.4/0:09:39.8 (2.7), mem = 4767.6M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
     Summary (cpu=1.00min real=0.30min mem=4767.6M)
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.053  |  0.162  |  0.143  |  0.141  |  0.237  | -0.053  |  0.728  |
|           TNS (ns):| -0.857  |  0.000  |  0.000  |  0.000  |  0.000  | -0.857  |  0.000  |
|    Violating Paths:|   26    |    0    |    0    |    0    |    0    |   26    |    0    |
|          All Paths:|  9695   |  9447   |    8    |   126   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     35 (35)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.745%
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:14:44, real = 0:04:35, mem = 3352.0M, totSessionCpu=0:26:08 **
*** Timing NOT met, worst failing slack is -0.053
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:26:08.6/0:09:42.2 (2.7), mem = 4768.6M


*info: 88 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 1014 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.053 TNS Slack -0.857 Density 42.86
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.053|-0.857|
|reg2cgate                    | 0.143| 0.000|
|reg2reg                      | 0.162| 0.000|
|HEPG                         | 0.143| 0.000|
|All Paths                    |-0.053|-0.857|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.053|   -0.053|  -0.857|   -0.857|   42.86%|   0:00:00.0| 5158.6M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
|   0.017|    0.141|   0.000|    0.000|   42.86%|   0:00:00.0| 5281.1M|                 NA|       NA| NA                                                 |
|   0.017|    0.141|   0.000|    0.000|   42.86%|   0:00:00.0| 5281.1M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=5281.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:00.0 mem=5281.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+-----+-----+
|Path Group                   |  WNS|  TNS|
+-----------------------------+-----+-----+
|in2out in2reg reg2out default|0.141|0.000|
|reg2cgate                    |0.143|0.000|
|reg2reg                      |0.162|0.000|
|HEPG                         |0.143|0.000|
|All Paths                    |0.141|0.000|
+-----------------------------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 42.86

*** Starting refinePlace (0:26:26 mem=5280.8M) ***
Total net bbox length = 8.297e+05 (4.942e+05 3.355e+05) (ext = 1.196e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=5248.8M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:06.5 REAL: 0:00:03.0 MEM: 5259.6MB
Summary Report:
Instances move: 0 (out of 40801 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.297e+05 (4.942e+05 3.355e+05) (ext = 1.196e+04)
Runtime: CPU: 0:00:06.7 REAL: 0:00:03.0 MEM: 5259.6MB
*** Finished refinePlace (0:26:33 mem=5259.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5286.7M) ***


*** Finish Physical Update (cpu=0:00:09.8 real=0:00:05.0 mem=5286.9M) ***
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 42.86
OptDebug: End of Setup Fixing:
+-----------------------------+-----+-----+
|Path Group                   |  WNS|  TNS|
+-----------------------------+-----+-----+
|in2out in2reg reg2out default|0.141|0.000|
|reg2cgate                    |0.143|0.000|
|reg2reg                      |0.162|0.000|
|HEPG                         |0.143|0.000|
|All Paths                    |0.141|0.000|
+-----------------------------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:22.5 real=0:00:09.0 mem=5286.9M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:27.5/0:00:12.9 (2.1), totSession cpu/real = 0:26:36.2/0:09:55.0 (2.7), mem = 4781.6M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:26:38.7/0:09:56.8 (2.7), mem = 5171.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.86
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.86%|        -|   0.000|   0.000|   0:00:00.0| 5171.6M|
|   42.86%|        0|   0.000|   0.000|   0:00:01.0| 5171.6M|
|   42.72%|      215|   0.000|   0.000|   0:00:05.0| 5324.2M|
|   42.68%|      209|   0.000|   0.000|   0:00:04.0| 5328.0M|
|   42.68%|        5|   0.000|   0.000|   0:00:01.0| 5328.0M|
|   42.68%|        0|   0.000|   0.000|   0:00:00.0| 5328.0M|
|   42.68%|        0|   0.000|   0.000|   0:00:00.0| 5328.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.68
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 652 skipped = 0, called in commitmove = 214, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:41.4) (real = 0:00:13.0) **

*** Starting refinePlace (0:27:21 mem=5327.7M) ***
Total net bbox length = 8.288e+05 (4.936e+05 3.351e+05) (ext = 1.235e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:06.8 REAL: 0:00:03.0 MEM: 5295.7MB
Summary Report:
Instances move: 0 (out of 40574 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.288e+05 (4.936e+05 3.351e+05) (ext = 1.235e+04)
Runtime: CPU: 0:00:07.0 REAL: 0:00:03.0 MEM: 5295.7MB
*** Finished refinePlace (0:27:28 mem=5295.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5327.7M) ***


*** Finish Physical Update (cpu=0:00:09.9 real=0:00:05.0 mem=5328.0M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:51.3/0:00:17.4 (3.0), totSession cpu/real = 0:27:30.1/0:10:14.2 (2.7), mem = 5328.0M
End: Area Reclaim Optimization (cpu=0:00:52, real=0:00:18, mem=4786.71M, totSessionCpu=0:27:30).
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:27:31.1/0:10:15.0 (2.7), mem = 4786.7M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     8|    16|    -0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       0| 42.68%|          |         |
|     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       1| 42.68%| 0:00:00.0|  5350.7M|
|     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       0| 42.68%| 0:00:01.0|  5353.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:06.4 real=0:00:02.0 mem=5353.8M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:11.9/0:00:04.7 (2.5), totSession cpu/real = 0:27:43.0/0:10:19.7 (2.7), mem = 4787.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true

*** Starting refinePlace (0:27:44 mem=4787.5M) ***
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4755.5M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:05.4 REAL: 0:00:02.0 MEM: 4765.0MB
Summary Report:
Instances move: 0 (out of 40574 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:05.6 REAL: 0:00:03.0 MEM: 4765.0MB
*** Finished refinePlace (0:27:49 mem=4765.0M) ***
Register exp ratio and priority group on 0 nets on 43176 nets : 

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6086
  Dominating TNS: -0.000

 test_worst_scenario
  Dominating endpoints: 2763
  Dominating TNS: -0.000

Extraction called for design 'ORCA_TOP' of instances=40614 and nets=44220 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 4596.047M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view test_worst_scenario:
* Accumulated skew : count = 0

Skew summary for view func_worst_scenario:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3315.96)
Total number of fetched objects 49739
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3351.66 CPU=0:00:27.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3351.66 CPU=0:00:35.3 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:46.6 real=0:00:08.0 totSessionCpu=0:28:55 mem=5030.9M)
OPTC: user 20.0
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 43160 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] Layer group 1: route 43160 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.02% V. EstWL: 9.109340e+05um
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.92 sec, Real: 2.64 sec, Curr Mem: 4.39 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.95 sec, Real: 2.67 sec, Curr Mem: 4.35 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |     0.00   334.40    26.75   361.15 |        0.26   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.79 |          2.36 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.79, normalized total congestion hotspot area = 2.36 (area is in unit of 4 std-cell row bins)
[hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   214.02   401.28   240.77   428.03 |        1.31   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   254.14   387.90   280.90   414.66 |        0.79   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |     0.00   334.40    26.75   361.15 |        0.26   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:17:37, real = 0:05:34, mem = 3289.5M, totSessionCpu=0:29:01 **
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.140  |  0.161  |  0.143  |  0.140  |  0.237  |  0.368  |  0.728  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     35 (35)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.570%
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap  |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+------|
| initial_summary         |           |  -18.340 |           |     -815 |       39.30 |            |              | 0:00:18  |        4247 | 3989 | 1635 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4241 |      |      |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4243 |      |      |
| drv_fixing              |   -18.340 |  -18.340 |    -10438 |   -10438 |       41.05 |            |              | 0:00:10  |        4483 |      |      |
| drv_fixing_2            |    -0.457 |   -0.457 |        -7 |       -7 |       42.88 |            |              | 0:00:19  |        4538 |    0 |   10 |
| global_opt              |           |   -0.172 |           |       -5 |       42.88 |            |              | 0:00:11  |        4579 |      |      |
| area_reclaiming         |    -0.172 |   -0.172 |        -5 |       -5 |       42.52 |            |              | 0:00:30  |        4582 |      |      |
| incremental_replacement |           |   -0.053 |           |       -1 |             |       0.26 |         0.26 | 0:01:45  |        4618 |      |      |
| drv_fixing_3            |    -0.053 |   -0.053 |        -1 |       -1 |       42.75 |            |              | 0:00:20  |        4769 |    0 |    0 |
| wns_fixing              |     0.143 |    0.000 |         0 |        0 |       42.86 |            |              | 0:00:14  |        5287 |      |      |
| area_reclaiming_2       |     0.143 |    0.141 |         0 |        0 |       42.68 |            |              | 0:00:19  |        4787 |      |      |
| drv_eco_fixing          |     0.143 |    0.141 |         0 |        0 |       42.68 |            |              | 0:00:05  |        4787 |    0 |    7 |
| final_summary           |     0.143 |    0.140 |           |        0 |       42.57 |       0.79 |         2.36 | 0:00:14  |        4637 |    0 |    0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:17:59, real = 0:05:45, mem = 3312.6M, totSessionCpu=0:29:23 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 9 CRR processes is 895.04MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Removing temporary dont_use automatically set for cells with technology sites with no row.
Disable CTE adjustment.
Disable Layer aware incrSKP.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:26:16, real = 0:08:27, mem = 4550.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810      2923  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPSC-1001          24  Unable to trace scan chain "%s". Check t...
WARNING   IMPSC-1105           2  Unable to skip buffer for scan chain "%s...
WARNING   IMPSC-1138        1170  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1108           2  Unable to update netlist with reordered ...
WARNING   IMPSC-1143           7  Unable to apply DEF ordered sections for...
WARNING   IMPSC-1144          22  Scan chain "%s" was not traced through. ...
WARNING   IMPSC-1117          11  Skip reordering scan chain "%s" because ...
WARNING   IMPSC-1020          24  Instance's output pin "%s/%s" (Cell "%s"...
WARNING   IMPOPT-3668          7  There are %d nets with MSV violations, t...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7330         10  Net %s has fanout exceed delaycal_use_de...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPPSP-1131         20  For techSite %s, row: (%d, %d) - (%d, %d...
WARNING   IMPPSP-1132          1  For techSite %s, have a total of %d rows...
*** Message Summary: 4230 warning(s), 2 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:26:15.7/0:08:26.9 (3.1), totSession cpu/real = 0:29:27.4/0:11:19.5 (2.6), mem = 4550.9M
#% End place_opt_design (date=05/26 03:05:12, total cpu=0:26:16, real=0:08:27, peak res=3652.9M, current mem=3200.2M)
Usage: (24.4%H 10.0%V) = (5.776e+05um 4.875e+05um) = (345438 291560)
Overflow: 285 = 274 (0.13% H) + 12 (0.01% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.00%	0	 0.00%
 -4:	1	 0.00%	0	 0.00%
 -3:	22	 0.01%	2	 0.00%
 -2:	17	 0.01%	1	 0.00%
 -1:	207	 0.10%	7	 0.00%
--------------------------------------
  0:	5673	 2.72%	15	 0.01%
  1:	32944	15.80%	323	 0.15%
  2:	32278	15.48%	3257	 1.56%
  3:	19741	 9.47%	18960	 9.06%
  4:	8405	 4.03%	28333	13.54%
  5:	109167	52.37%	158430	75.69%
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.79 |          2.36 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.79, normalized total congestion hotspot area = 2.36 (area is in unit of 4 std-cell row bins)
[hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   214.02   401.28   240.77   428.03 |        1.31   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   254.14   387.90   280.90   414.66 |        0.79   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |     0.00   334.40    26.75   361.15 |        0.26   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
                       OverCon           OverCon            
                        #Gcell            #Gcell     %Gcell
       Layer             (1-2)             (3-4)    OverCon
---------------------------------------------------------------
     M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
     M2 ( 2)        66( 0.05%)         6( 0.00%)   ( 0.06%) 
     M3 ( 3)      1164( 0.93%)        28( 0.02%)   ( 0.95%) 
     M4 ( 4)        15( 0.01%)         1( 0.00%)   ( 0.01%) 
     M5 ( 5)       277( 0.22%)         3( 0.00%)   ( 0.22%) 
     M6 ( 6)        40( 0.02%)         2( 0.00%)   ( 0.02%) 
     M7 ( 7)       258( 0.13%)        26( 0.01%)   ( 0.14%) 
     M8 ( 8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
     M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
   MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
---------------------------------------------------------------
       Total      1823( 0.14%)        66( 0.01%)   ( 0.14%) 
---------------------------------------------------------------
2D Overflow 0.12% H + 0.00% V
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |       M1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M2(V)    |              0.26 |              0.26 |   949.70    40.13   976.45    66.88 |
[hotspot] |       M3(H)    |              7.21 |             22.16 |   240.77   147.14   267.52   173.89 |
[hotspot] |       M4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M5(H)    |              0.26 |              0.52 |   227.39   133.76   254.14   160.51 |
[hotspot] |       M6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M7(H)    |              4.59 |             14.03 |   214.02   401.28   240.77   428.03 |
[hotspot] |       M8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |       M9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     MRDL(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |     (M3)     7.21 |     (M3)    22.16 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              1.05 |              4.46 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 1.05/4.46 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   214.02   401.28   240.77   428.03 |        1.57   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   240.77   133.76   267.52   160.51 |        1.05   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |   254.14   387.90   280.90   414.66 |        0.79   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |   321.02   160.51   347.78   187.26 |        0.52   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |     0.00   334.40    26.75   361.15 |        0.26   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
*** timeDesign #1 [begin] () : totSession cpu/real = 0:29:28.7/0:11:20.6 (2.6), mem = 4550.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4550.9M)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.140  |  0.161  |  0.143  |  0.140  |  0.237  |  0.368  |  0.728  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario |  0.143  |  0.661  |  0.143  |  0.798  |  0.237  |  0.455  | 14.762  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  3508   |  3337   |    8    |   53    |   114   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario |  0.140  |  0.161  |   N/A   |  0.140  |  0.237  |  0.368  |  0.728  |
|                    |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|                    |  6550   |  6326   |   N/A   |   110   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     35 (35)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.570%
Routing Overflow: 0.13% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 25.71 sec
Total Real time: 11.0 sec
Total Memory Usage: 4551.847656 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:25.5/0:00:11.5 (2.2), totSession cpu/real = 0:29:54.2/0:11:32.0 (2.6), mem = 4551.8M

powerDomain PD_ORCA_TOP : bins with density > 0.750 = 37.38 % ( 794 / 2124 )
bin size: 110 sites by 10 row(s). total 2124 bins ( 59 by 36 )
  density range     #bins    %
  (0.750 - 0.800]     233  10.97
  (0.800 - 0.850]      37   1.74
  (0.850 - 0.900]      37   1.74
  (0.900 - 0.950]      31   1.46
  (0.950 - 1.000]     456  21.47
  total               794  37.38

powerDomain PD_RISC_CORE : bins with density > 0.750 = 56.00 % ( 154 / 275 )
bin size: 110 sites by 10 row(s). total 275 bins ( 25 by 11 )
  density range     #bins    %
  (0.750 - 0.800]       7   2.55
  (0.800 - 0.850]       3   1.09
  (0.850 - 0.900]       8   2.91
  (0.950 - 1.000]     136  49.45
  total               154  56.00

Density distribution unevenness ratio = 19.965%
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.place.summary.rpt
#% Begin save design ... (date=05/26 03:05:26, mem=3206.8M)
INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_place.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_place.innovus.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=05/26 03:05:26, mem=3206.8M)
% End Save ccopt configuration ... (date=05/26 03:05:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=3206.8M, current mem=3206.5M)
% Begin Save netlist data ... (date=05/26 03:05:26, mem=3206.5M)
Writing Binary DB to ORCA_TOP_place.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/26 03:05:27, total cpu=0:00:00.3, real=0:00:01.0, peak res=3206.5M, current mem=3206.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 03:05:27, mem=3207.4M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 03:05:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=3207.4M, current mem=3206.7M)
Saving preference file ORCA_TOP_place.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.bbox.lef
Saving Drc markers ...
... 475 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving SCANDEF file ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_673" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sun May 26 03:05:32 2024)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.prop
Save Adaptive View Pruning View Names to Binary file
func_worst_scenario
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.3 real=0:00:00.0 mem=4830.4M) ***
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4830.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=4814.4M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/26 03:05:34, mem=3232.2M)
% End Save power constraints data ... (date=05/26 03:05:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=3232.2M, current mem=3232.2M)
Generated self-contained design ORCA_TOP_place.innovus.dat.tmp
#% End save design ... (date=05/26 03:05:40, total cpu=0:00:09.7, real=0:00:14.0, peak res=3233.4M, current mem=3233.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1001           2  Unable to trace scan chain "%s". Check t...
WARNING   IMPSC-1138         134  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1143           1  Unable to apply DEF ordered sections for...
WARNING   IMPSC-1144           2  Scan chain "%s" was not traced through. ...
WARNING   IMPSC-1020           2  Instance's output pin "%s/%s" (Cell "%s"...
*** Message Summary: 141 warning(s), 0 error(s)

######## FINISHED PLACE #################
##  Process: 28            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
setAnalysisMode -usefulSkew already set.
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -opt_exp_flow_effort_extreme true'
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
#WARNING (NRDB-537) Cannot find net CTS
### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.cts.tcl' ...
# if {[info exists synopsys_program_name]} {

} else {
  if [is_common_ui_mode ] {
    #set_db [get_pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK ] .cts_pin_insertion_delay 350ps
    set_db cts_use_inverters false
    set_db cts_buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ] 
  } else {

    #set_ccopt_property insertion_delay 350ps -pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
    set_ccopt_property use_inverters false 
    set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
  }
}
### End verbose source output for '../scripts/ORCA_TOP.pre.cts.tcl'.
#% Begin ccopt_design (date=05/26 03:05:41, mem=3095.0M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] () : totSession cpu/real = 0:30:08.1/0:11:48.7 (2.6), mem = 4483.8M
Runtime...
**INFO: User's settings:
setNanoRouteMode -route_detail_end_iteration                   5
setNanoRouteMode -route_detail_post_route_spread_wire          false
setNanoRouteMode -route_extract_third_party_compatible         false
setNanoRouteMode -route_global_exp_timing_driven_std_delay     11
setNanoRouteMode -route_with_via_only_for_block_cell_pin       false
setNanoRouteMode -route_with_via_only_for_stdcell_pin          1:1
setDesignMode -earlyClockFlow                                  false
setDesignMode -flowEffort                                      extreme
setDesignMode -process                                         28
setExtractRCMode -coupling_c_th                                0.1
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                1
setExtractRCMode -total_c_th                                   0
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { test_best_scenario func_best_scenario }
setOptMode -opt_view_pruning_setup_views_active_list           { test_worst_scenario func_worst_scenario }
setOptMode -opt_view_pruning_setup_views_persistent_list       { func_worst_scenario test_worst_scenario}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { func_worst_scenario test_worst_scenario}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_enable_podv2_clock_opt_flow                    false
setOptMode -opt_exp_buffer_tat_enhancement                     true
setOptMode -opt_exp_flow_effort_extreme                        true
setOptMode -opt_exp_global_sizing_tat_fix                      true
setOptMode -opt_exp_pre_cts_new_standard_flow                  true
setOptMode -opt_exp_reclaim_area_rebuffer_tat_fix              true
setOptMode -opt_exp_roi_flow_tat_enhancements                  true
setOptMode -opt_exp_view_pruning_timer_mode                    low
setOptMode -opt_flow_ccopt_extreme_tat_enhancement_v2          true
setOptMode -opt_drv                                            true
setOptMode -opt_post_route_enable_si_attacker_sizing           false
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_view_pruning_placement_setup_view_list         { func_worst_scenario  }
setOptMode -opt_preserve_all_sequential                        true
setOptMode -opt_area_recovery                                  true
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           true
setOptMode -opt_skew_ccopt                                     extreme
setOptMode -opt_skew_post_route                                false
setOptMode -opt_skew_pre_cts                                   false

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): test_worst_mode func_worst_mode test_best_mode func_best_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for ate_clk...
  clock_tree ate_clk contains 3514 sinks and 22 clock gates.
    Found 32 clock convergence points while defining clock tree.
Extracting original clock gating for ate_clk done.
Extracting original clock gating for SYS_2x_CLK...
  clock_tree SYS_2x_CLK contains 205 sinks and 17 clock gates.
Extracting original clock gating for SYS_2x_CLK done.
Extracting original clock gating for SDRAM_CLK...
  clock_tree SDRAM_CLK contains 2919 sinks and 3 clock gates.
    Found 32 clock convergence points while defining clock tree.
Extracting original clock gating for SDRAM_CLK done.
Extracting original clock gating for PCI_CLK...
  clock_tree PCI_CLK contains 401 sinks and 1 clock gates.
Extracting original clock gating for PCI_CLK done.
Extracting original clock gating for SYS_CLK...
  clock_tree SYS_CLK contains 10 sinks and 1 clock gates.
Extracting original clock gating for SYS_CLK done.
Found 1 generator input for clock tree SYS_CLK.
The skew group PCI_CLK/test_worst_mode was created. It contains 401 sinks and 1 sources.
The skew group SDRAM_CLK/test_worst_mode was created. It contains 2887 sinks and 1 sources.
The skew group SYS_2x_CLK/test_worst_mode was created. It contains 214 sinks and 1 sources.
Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/test_worst_mode. Skew group now contains 1 ignore pin.
The skew group SYS_CLK/test_worst_mode was created. It contains 10 sinks and 1 sources.
The skew group ate_clk/test_worst_mode was created. It contains 3482 sinks and 1 sources.
Added 1 ignore pin (of 1 specified) to skew group ate_clk/test_worst_mode. Skew group now contains 1 ignore pin.
The skew group PCI_CLK/func_worst_mode was created. It contains 401 sinks and 1 sources.
The skew group SDRAM_CLK/func_worst_mode was created. It contains 2887 sinks and 1 sources.
The skew group SYS_2x_CLK/func_worst_mode was created. It contains 214 sinks and 1 sources.
Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/func_worst_mode. Skew group now contains 1 ignore pin.
The skew group SYS_CLK/func_worst_mode was created. It contains 10 sinks and 1 sources.
The skew group PCI_CLK/test_best_mode was created. It contains 401 sinks and 1 sources.
The skew group SDRAM_CLK/test_best_mode was created. It contains 2887 sinks and 1 sources.
The skew group SYS_2x_CLK/test_best_mode was created. It contains 214 sinks and 1 sources.
The skew group SYS_CLK/test_best_mode was created. It contains 10 sinks and 1 sources.
The skew group ate_clk/test_best_mode was created. It contains 3482 sinks and 1 sources.
The skew group PCI_CLK/func_best_mode was created. It contains 401 sinks and 1 sources.
The skew group SDRAM_CLK/func_best_mode was created. It contains 2887 sinks and 1 sources.
The skew group SYS_2x_CLK/func_best_mode was created. It contains 214 sinks and 1 sources.
The skew group SYS_CLK/func_best_mode was created. It contains 10 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Using CCOpt effort extreme.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:07.3 real=0:00:06.0)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=4501.4M, init mem=4502.8M)
*info: Placed = 40614          (Fixed = 138)
*info: Unplaced = 0           
Placement Density:42.56%(145655/342155)
Placement Density (including fixed std cells):42.65%(146179/342679)
PowerDomain Density <PD_RISC_CORE>:26.16%(5993/22909)
PowerDomain Density <PD_ORCA_TOP>:43.75%(139662/319247)
Finished checkPlace (total: cpu=0:00:02.1, real=0:00:01.0; vio checks: cpu=0:00:01.7, real=0:00:01.0; mem=4469.3M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:02.1 real=0:00:00.8)
Validating CTS configuration...
CCOpt power management detected and enabled.
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    override_minimum_skew_target: 1 (default: false)
    primary_delay_corner: worst_corner (default: )
    route_type is set for at least one object
    routing_top_min_fanout is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    update_io_latency: 0 (default: true)
    use_inverters is set for at least one object
  Private non-default CCOpt properties:
    cluster_when_starting_skewing: 1 (default: false)
    mini_not_full_band_size_factor: 0 (default: 100)
    r2r_iterations: 5 (default: 1)
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.8 real=0:00:00.4)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...

Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.5 real=0:00:00.4)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Load db... (mem=4.2M)
[PSP]    Read data from FE... (mem=4.2M)
[PSP]    Read rows... (mem=4.2M)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 0) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 3344) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 6688) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 581856) - (982528, 585200) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 585200) - (982528, 588544) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 588544) - (982528, 591888) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1132):	For techSite unitdouble, have a total of 6 rows defined outside of core-box
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 0) - (982528, 1672) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 1672) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 3344) - (982528, 5016) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 5016) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 6688) - (982528, 8360) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 8360) - (9880, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (420128, 8360) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 10032) - (9880, 11704) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 11704) - (9880, 13376) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 13376) - (9880, 15048) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 15048) - (9880, 16720) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 16720) - (9880, 18392) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 18392) - (9880, 20064) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 20064) - (9880, 21736) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: [PSP]    Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[PSP]    Done Read rows (cpu=0.000s, mem=4.2M)

[PSP]    Read module constraints... (mem=4.2M)
[PSP]    Done Read module constraints (cpu=0.000s, mem=4.2M)

[PSP]    Done Read data from FE (cpu=0.090s, mem=4.2M)

[PSP]    Done Load db (cpu=0.090s, mem=4.2M)

[PSP]    Constructing placeable region... (mem=4.2M)
**WARN: [PSP]    Hinsts PD_RISC_CORE and core region have partial overlap region (10.032 10.032 420.032 185.032)
[PSP]    Compute region effective width... (mem=4.2M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=4.2M)

[PSP]    Done Constructing placeable region (cpu=0.030s, mem=4.2M)

**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M3. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M4. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M3. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M4. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M3. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M4. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M3. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M4. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 0 of 5 cells
Original list had 5 cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming was not able to trim any cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming buffers in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 0 of 5 cells
Original list had 5 cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming was not able to trim any cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming inverters in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 7 cells
Original list had 7 cells:
IBUFFX32_RVT IBUFFX32_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
New trimmed list has 4 cells:
IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT 
Library trimming inverters in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 5 of 7 cells
Original list had 7 cells:
IBUFFX32_RVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
New trimmed list has 2 cells:
IBUFFX32_RVT IBUFFX16_LVT 
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type leaf. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type trunk. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type top. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type leaf. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type trunk. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type top. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type leaf. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type trunk. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type top. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type leaf. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type trunk. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type top. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type leaf. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type trunk. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type top. CTS will proceed using 0.243ns.
Clock tree balancer configuration for clock_tree SYS_CLK:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): leaf_type (default: default)
    route_type (top): top_type (default: default)
    route_type (trunk): trunk_type (default: default)
    routing_top_min_fanout: 10000 (default: unset)
    use_inverters: false (default: auto)
  No private non-default CCOpt properties
For power domain PD_RISC_CORE:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT
For power domain PD_ORCA_TOP:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 23569.889um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 290638.758um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_type; Top/bottom preferred layer name: M3/M2; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.244ns
  Slew time target (trunk):   0.244ns
  Slew time target (top):     0.244ns
  Buffer unit delay: 0.177ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.192ns, speed=4413.240um per ns, cellArea=8.086um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.224ns, speed=2998.296um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=471.238um, saturatedSlew=0.239ns, speed=857.576um per ns, cellArea=17.797um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.203ns, speed=4577.241um per ns, cellArea=7.413um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.235ns, speed=3165.879um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=512.164um, saturatedSlew=0.240ns, speed=928.170um per ns, cellArea=16.375um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.175ns (Too low; min: 0.227ns)
  Slew time target (trunk):   0.175ns (Too low; min: 0.227ns)
  Slew time target (top):     0.175ns (Too low; min: 0.227ns)
  Buffer unit delay: 0.085ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1005.812um, saturatedSlew=0.094ns, speed=7363.192um per ns, cellArea=10.612um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.143ns, speed=5916.629um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.147ns, speed=2089.455um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1041.342um, saturatedSlew=0.093ns, speed=7679.513um per ns, cellArea=10.250um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.155ns, speed=6136.799um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.114ns, speed=2236.559um per ns, cellArea=16.128um^2 per 1000um}

Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): leaf_type (default: default)
    route_type (top): top_type (default: default)
    route_type (trunk): trunk_type (default: default)
    routing_top_min_fanout: 10000 (default: unset)
    source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
    use_inverters: false (default: auto)
  No private non-default CCOpt properties
For power domain PD_RISC_CORE:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT
For power domain PD_ORCA_TOP:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 23569.889um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 290638.758um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_type; Top/bottom preferred layer name: M3/M2; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.244ns
  Slew time target (trunk):   0.244ns
  Slew time target (top):     0.244ns
  Buffer unit delay: 0.177ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.192ns, speed=4413.240um per ns, cellArea=8.086um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.224ns, speed=2998.296um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=471.238um, saturatedSlew=0.239ns, speed=857.576um per ns, cellArea=17.797um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.203ns, speed=4577.241um per ns, cellArea=7.413um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.235ns, speed=3165.879um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=512.164um, saturatedSlew=0.240ns, speed=928.170um per ns, cellArea=16.375um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.175ns (Too low; min: 0.227ns)
  Slew time target (trunk):   0.175ns (Too low; min: 0.227ns)
  Slew time target (top):     0.175ns (Too low; min: 0.227ns)
  Buffer unit delay: 0.085ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1005.812um, saturatedSlew=0.094ns, speed=7363.192um per ns, cellArea=10.612um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.143ns, speed=5916.629um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.147ns, speed=2089.455um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1041.342um, saturatedSlew=0.093ns, speed=7679.513um per ns, cellArea=10.250um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.155ns, speed=6136.799um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.114ns, speed=2236.559um per ns, cellArea=16.128um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------------------------------------------------------
Cell          Instance count    Source         Eligible library cells
------------------------------------------------------------------------------------------------------------------
AO21X1_RVT           4          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
AO22X1_RVT          16          library set    {AO22X2_HVT AO22X1_RVT}
AO22X2_RVT          16          library set    {AO22X2_RVT AO22X2_HVT}
LSUPX1_RVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
------------------------------------------------------------------------------------------------------------------


**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group PCI_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group PCI_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group PCI_CLK/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group PCI_CLK/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SDRAM_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SDRAM_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SDRAM_CLK/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SDRAM_CLK/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_2x_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_2x_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_2x_CLK/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_2x_CLK/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_CLK/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_CLK/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group ate_clk/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group ate_clk/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group PCI_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group PCI_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
 Created from constraint modes: {[func_best_mode]}
  Sources:                     pin pclk
  Total number of sinks:       401
  Delay constrained sinks:     401
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group PCI_CLK/func_worst_mode:
 Created from constraint modes: {[func_worst_mode]}
  Sources:                     pin pclk
  Total number of sinks:       401
  Delay constrained sinks:     401
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group PCI_CLK/test_best_mode:
 Created from constraint modes: {[test_best_mode]}
  Sources:                     pin pclk
  Total number of sinks:       401
  Delay constrained sinks:     401
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group PCI_CLK/test_worst_mode:
 Created from constraint modes: {[test_worst_mode]}
  Sources:                     pin pclk
  Total number of sinks:       401
  Delay constrained sinks:     401
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
 Created from constraint modes: {[func_best_mode]}
  Sources:                     pin sdram_clk
  Total number of sinks:       2887
  Delay constrained sinks:     2853
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group SDRAM_CLK/func_worst_mode:
 Created from constraint modes: {[func_worst_mode]}
  Sources:                     pin sdram_clk
  Total number of sinks:       2887
  Delay constrained sinks:     2853
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group SDRAM_CLK/test_best_mode:
 Created from constraint modes: {[test_best_mode]}
  Sources:                     pin sdram_clk
  Total number of sinks:       2887
  Delay constrained sinks:     2853
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group SDRAM_CLK/test_worst_mode:
 Created from constraint modes: {[test_worst_mode]}
  Sources:                     pin sdram_clk
  Total number of sinks:       2887
  Delay constrained sinks:     2853
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
 Created from constraint modes: {[func_best_mode]}
  Sources:                     pin sys_2x_clk
  Total number of sinks:       214
  Delay constrained sinks:     214
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
 Created from constraint modes: {[func_worst_mode]}
  Sources:                     pin sys_2x_clk
  Total number of sinks:       214
  Delay constrained sinks:     20
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/test_best_mode:
 Created from constraint modes: {[test_best_mode]}
  Sources:                     pin sys_2x_clk
  Total number of sinks:       214
  Delay constrained sinks:     214
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/test_worst_mode:
 Created from constraint modes: {[test_worst_mode]}
  Sources:                     pin sys_2x_clk
  Total number of sinks:       214
  Delay constrained sinks:     20
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
 Created from constraint modes: {[test_best_mode]}
  Sources:                     pin ate_clk
  Total number of sinks:       3482
  Delay constrained sinks:     3448
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
 Created from constraint modes: {[test_worst_mode]}
  Sources:                     pin ate_clk
  Total number of sinks:       3482
  Delay constrained sinks:     3254
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Primary reporting skew groups are:
skew_group SDRAM_CLK/func_best_mode with 2887 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

worst_corner:setup.late

Cap constraints are active in the following delay corners:

worst_corner:setup.late

Transition constraint summary:

-------------------------------------------------------------------------------------------------
Delay corner                         Target (ns)    Num pins    Target source       Clock tree(s)
-------------------------------------------------------------------------------------------------
worst_corner:setup.late (primary)         -            -               -                  -
                -                       0.078            8      liberty explicit    SYS_2x_CLK
                -                       0.110            8      liberty explicit    SYS_2x_CLK
                -                       0.177            9      liberty explicit    all
                -                       0.180            1      liberty explicit    SDRAM_CLK
                -                       0.241            1      liberty explicit    SYS_CLK
                -                       0.175          219      tool modified       SYS_2x_CLK
                -                       0.244         3524      tool modified       all
-------------------------------------------------------------------------------------------------

Capacitance constraint summary:

-----------------------------------------------------------------------------------------------------------------------------------
Delay corner                         Limit (fF)    Num nets    Target source                Clock tree(s)
-----------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.late (primary)        -            -                    -                                   -
                -                       8.000         23       library_or_sdc_constraint    SYS_2x_CLK, SDRAM_CLK, PCI_CLK, SYS_CLK
                -                      16.000         38       library_or_sdc_constraint    all
                -                      32.000         26       library_or_sdc_constraint    SDRAM_CLK
                -                      64.000         23       library_or_sdc_constraint    ate_clk, SYS_2x_CLK, SDRAM_CLK, PCI_CLK
-----------------------------------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=36, i=5, icg=26, dcg=0, l=37, total=104
  sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
  misc counts      : r=5, pp=1, mci=36
  cell areas       : b=104.199um^2, i=9.149um^2, icg=168.752um^2, dcg=0.000um^2, l=102.674um^2, total=384.774um^2
  hp wire lengths  : top=0.000um, trunk=5158.120um, leaf=9725.664um, total=14883.784um
Clock DAG library cell distribution initial state {count}:
   Bufs: NBUFFX8_LVT: 4 NBUFFX8_RVT: 6 NBUFFX4_RVT: 26 
   Invs: INVX8_RVT: 1 INVX2_RVT: 4 
   ICGs: CGLPPRX8_LVT: 8 CGLPPRX2_LVT: 9 CGLNPRX2_LVT: 9 
 Logics: AO22X2_RVT: 16 LSUPX1_RVT: 1 AO21X1_RVT: 4 AO22X1_RVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState

Distribution of half-perimeter wire length by ICG depth:

-----------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
-----------------------------------------------------------------------------
   0          0        95      [min=1, max=816, avg=136, sd=136, total=12874]
   0          1        11      [min=3, max=1205, avg=190, sd=353, total=2093]
   0          2         3      [min=81, max=106, avg=94, sd=13, total=282]
-----------------------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 1
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

-----------------------
Reason            Count
-----------------------
upf_constraint      1
-----------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      1
fence             0
none              0
---------------------
Total             1
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:08.9 real=0:00:07.3)
CCOpt configuration status: all checks passed.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
No differences between SDC and CTS ideal net status found.
No differences between SDC and CTS transition time annotations found.
No differences between SDC and CTS delay annotations found.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:17.8 real=0:00:14.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:17.8 real=0:00:14.1)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
Running CCOpt...
External - optDesign -ccopt...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3113.0M, totSessionCpu=0:30:42 **
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:30:42.2/0:12:17.0 (2.5), mem = 4703.6M
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[GPS-MSV] Msv Violating net with fanout count = 1: I_RISC_CORE/I_REG_FILE_data_out_A[15]
[GPS-MSV] Timing and DRV optimization for this net is limited, Please correct the MSV violation. 
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
RODC: v2.8e

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.
Info: Using SynthesisEngine executable '/pkgs/cadence/2024-03/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.

**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:10, real = 0:00:35, mem = 3248.8M, totSessionCpu=0:30:52 **
#optDebug: { P: 28 W: 2195 FE: extreme PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.

Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4490.1M)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3261.16)
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25667_Addr_A_6, driver I_RISC_CORE/FE_OFC5299_Addr_A_6/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25667_Addr_A_6, driver I_RISC_CORE/FE_OFC5299_Addr_A_6/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25653_I_DATA_PATH_N55, driver I_RISC_CORE/FE_OFC5285_I_DATA_PATH_N55/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25635_n_12, driver I_RISC_CORE/FE_OFC5267_n_12/Y (cell INVX1_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1043/S0 (cell MUX21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25575_n, driver I_RISC_CORE/FE_OFC5209_n378_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[1] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U290/A1 (cell OR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U757/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U904/A1 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1080/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25551_Oprnd_A_7, driver I_RISC_CORE/FE_OFC5186_Oprnd_A_7/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U214/A2 (cell NAND2X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25661_n681, driver I_RISC_CORE/FE_OFC5293_n681/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1047/S0 (cell MUX21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/SI (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25652_n, driver I_RISC_CORE/U1617/Y (cell AO22X1_LVT) voltage 0.75 does not match receiver I_RISC_CORE/FE_OFC5284_n714/A (cell NBUFFX2_LVT) voltage 0.95 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25583_n, driver I_RISC_CORE/FE_OFC5217_n376_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1636/A (cell INVX4_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25655_RegPort_C_13, driver I_RISC_CORE/FE_OFC5287_RegPort_C_13/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25551_Oprnd_A_7, driver I_RISC_CORE/FE_OFC5186_Oprnd_A_7/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1618/A (cell INVX2_LVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25549_n1553, driver I_RISC_CORE/FE_OFC5184_n1553/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U267/A1 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 49739
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3345.18 CPU=0:00:28.3 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3345.18 CPU=0:00:35.7 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:57.0 real=0:00:11.0 totSessionCpu=0:31:52 mem=4990.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.620  |
|           TNS (ns):|-267.011 |
|    Violating Paths:|   32    |
|          All Paths:|  9697   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     35 (35)      |
|   max_tran     |      0 (0)       |   0.000    |     40 (77)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.570%
Routing Overflow: 0.13% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:15, real = 0:00:51, mem = 3269.2M, totSessionCpu=0:31:58 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:15.8/0:00:50.7 (1.5), totSession cpu/real = 0:31:57.9/0:13:07.7 (2.4), mem = 4575.5M
** INFO : this run is activating 'allEndPoints' option
** INFO : the automation is 'placeOptPostCts'

OPTC: m4 20.0 50.0
OPTC: view 50.0 50.0
#optDebug: fT-E <X 2 0 0 1>
-opt_post_cts_congestion_repair false      # bool, default=false, private
*** ClockClustering #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:32:11.1/0:13:11.1 (2.4), mem = 4543.5M
CCOptHook: Starting clustering and global balancing
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_worst_mode
The skew group PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode, so it will not be cloned.
The skew group SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_worst_mode, so it will not be cloned.
Found 0 advancing pin insertion delay (0.000% of 3514 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 3514 clock tree sinks)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    override_minimum_skew_target: 1 (default: false)
    primary_delay_corner: worst_corner (default: )
    route_type is set for at least one object
    routing_top_min_fanout is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    update_io_latency: 0 (default: true)
    use_inverters is set for at least one object
  Private non-default CCOpt properties:
    approximate_balance_buffer_output_of_leaf_drivers_that_meet_skew_target: 1 (default: false)
    cluster_when_starting_skewing: 1 (default: false)
    cts_manage_local_overskew: 1 (default: false)
    cts_reduce_clock_tree_power_after_constraint_analysis: 1 (default: false)
    cts_skip_reclustering_to_reduce_power: 1 (default: false)
    cts_skip_reducing_total_underdelay: 0 (default: true)
    mini_not_full_band_size_factor: 0 (default: 100)
    r2r_iterations: 5 (default: 1)
    useful_skew_implement_move_sinks_up_into_windows: 0 (default: true)
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...

Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Load db... (mem=4.3M)
[PSP]    Read data from FE... (mem=4.3M)
[PSP]    Read rows... (mem=4.3M)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 0) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 3344) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 6688) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 581856) - (982528, 585200) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 585200) - (982528, 588544) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 588544) - (982528, 591888) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1132):	For techSite unitdouble, have a total of 6 rows defined outside of core-box
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 0) - (982528, 1672) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 1672) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 3344) - (982528, 5016) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 5016) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 6688) - (982528, 8360) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 8360) - (9880, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (420128, 8360) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 10032) - (9880, 11704) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 11704) - (9880, 13376) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 13376) - (9880, 15048) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 15048) - (9880, 16720) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 16720) - (9880, 18392) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 18392) - (9880, 20064) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 20064) - (9880, 21736) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: [PSP]    Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[PSP]    Done Read rows (cpu=0.000s, mem=4.3M)

[PSP]    Read module constraints... (mem=4.3M)
[PSP]    Done Read module constraints (cpu=0.000s, mem=4.3M)

[PSP]    Done Read data from FE (cpu=0.070s, mem=4.3M)

[PSP]    Done Load db (cpu=0.090s, mem=4.3M)

[PSP]    Constructing placeable region... (mem=4.3M)
**WARN: [PSP]    Hinsts PD_RISC_CORE and core region have partial overlap region (10.032 10.032 420.032 185.032)
[PSP]    Compute region effective width... (mem=4.3M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=4.3M)

[PSP]    Done Constructing placeable region (cpu=0.010s, mem=4.3M)

**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M3. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M4. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M3. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M4. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M3. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M4. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M3. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M4. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 0 of 5 cells
Original list had 5 cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming was not able to trim any cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming buffers in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 0 of 5 cells
Original list had 5 cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming was not able to trim any cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming inverters in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 7 cells
Original list had 7 cells:
IBUFFX32_RVT IBUFFX32_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
New trimmed list has 4 cells:
IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT 
Library trimming inverters in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 5 of 7 cells
Original list had 7 cells:
IBUFFX32_RVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
New trimmed list has 2 cells:
IBUFFX32_RVT IBUFFX16_LVT 
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type leaf. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type trunk. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type top. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type leaf. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type trunk. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type top. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type leaf. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type trunk. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type top. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type leaf. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type trunk. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type top. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type leaf. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type trunk. CTS will proceed using 0.243ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.300ns is too high for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type top. CTS will proceed using 0.243ns.
Clock tree balancer configuration for clock_tree SYS_CLK:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): leaf_type (default: default)
    route_type (top): top_type (default: default)
    route_type (trunk): trunk_type (default: default)
    routing_top_min_fanout: 10000 (default: unset)
    use_inverters: false (default: auto)
  No private non-default CCOpt properties
For power domain PD_RISC_CORE:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT
For power domain PD_ORCA_TOP:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 23569.889um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 290638.758um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_type; Top/bottom preferred layer name: M3/M2; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.244ns
  Slew time target (trunk):   0.244ns
  Slew time target (top):     0.244ns
  Buffer unit delay: 0.177ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.192ns, speed=4413.240um per ns, cellArea=8.086um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.224ns, speed=2998.296um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=471.238um, saturatedSlew=0.239ns, speed=857.576um per ns, cellArea=17.797um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.203ns, speed=4577.241um per ns, cellArea=7.413um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.235ns, speed=3165.879um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=512.164um, saturatedSlew=0.240ns, speed=928.170um per ns, cellArea=16.375um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.175ns (Too low; min: 0.227ns)
  Slew time target (trunk):   0.175ns (Too low; min: 0.227ns)
  Slew time target (top):     0.175ns (Too low; min: 0.227ns)
  Buffer unit delay: 0.085ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1005.812um, saturatedSlew=0.094ns, speed=7363.192um per ns, cellArea=10.612um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.143ns, speed=5916.629um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.147ns, speed=2089.455um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1041.342um, saturatedSlew=0.093ns, speed=7679.513um per ns, cellArea=10.250um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.155ns, speed=6136.799um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.114ns, speed=2236.559um per ns, cellArea=16.128um^2 per 1000um}

Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    route_type (leaf): leaf_type (default: default)
    route_type (top): top_type (default: default)
    route_type (trunk): trunk_type (default: default)
    routing_top_min_fanout: 10000 (default: unset)
    source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
    use_inverters: false (default: auto)
  No private non-default CCOpt properties
For power domain PD_RISC_CORE:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT
For power domain PD_ORCA_TOP:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 23569.889um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 290638.758um^2
Top Routing info:
  Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: leaf_type; Top/bottom preferred layer name: M3/M2; 
  Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.244ns
  Slew time target (trunk):   0.244ns
  Slew time target (top):     0.244ns
  Buffer unit delay: 0.177ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.192ns, speed=4413.240um per ns, cellArea=8.086um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.224ns, speed=2998.296um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=471.238um, saturatedSlew=0.239ns, speed=857.576um per ns, cellArea=17.797um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.203ns, speed=4577.241um per ns, cellArea=7.413um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.235ns, speed=3165.879um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=512.164um, saturatedSlew=0.240ns, speed=928.170um per ns, cellArea=16.375um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.175ns (Too low; min: 0.227ns)
  Slew time target (trunk):   0.175ns (Too low; min: 0.227ns)
  Slew time target (top):     0.175ns (Too low; min: 0.227ns)
  Buffer unit delay: 0.085ns
  Buffer max distance: 1320.000um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1005.812um, saturatedSlew=0.094ns, speed=7363.192um per ns, cellArea=10.612um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1320.000um, saturatedSlew=0.143ns, speed=5916.629um per ns, cellArea=8.857um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=640.000um, saturatedSlew=0.147ns, speed=2089.455um per ns, cellArea=16.281um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1041.342um, saturatedSlew=0.093ns, speed=7679.513um per ns, cellArea=10.250um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX32_RVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1440.000um, saturatedSlew=0.155ns, speed=6136.799um per ns, cellArea=8.118um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=520.000um, saturatedSlew=0.114ns, speed=2236.559um per ns, cellArea=16.128um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------------------------------------------------------
Cell          Instance count    Source         Eligible library cells
------------------------------------------------------------------------------------------------------------------
AO21X1_RVT           4          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
AO22X1_RVT          16          library set    {AO22X2_HVT AO22X1_RVT}
AO22X2_RVT          16          library set    {AO22X2_RVT AO22X2_HVT}
LSUPX1_RVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
------------------------------------------------------------------------------------------------------------------


**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group PCI_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SDRAM_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_2x_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_2x_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group ate_clk/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group ate_clk/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group PCI_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group PCI_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SDRAM_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SDRAM_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_2x_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_2x_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_2x_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SYS_2x_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group ate_clk/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group ate_clk/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group ate_clk/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group ate_clk/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
 Created from constraint modes: {[]}
  Sources:                     pin pclk
  Total number of sinks:       401
  Delay constrained sinks:     401
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
 Created from constraint modes: {[]}
  Sources:                     pin sdram_clk
  Total number of sinks:       2887
  Delay constrained sinks:     2853
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
 Created from constraint modes: {[]}
  Sources:                     pin sys_2x_clk
  Total number of sinks:       214
  Delay constrained sinks:     214
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
 Created from constraint modes: {[]}
  Sources:                     pin sys_2x_clk
  Total number of sinks:       214
  Delay constrained sinks:     20
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
 Created from constraint modes: {[]}
  Sources:                     pin ate_clk
  Total number of sinks:       3482
  Delay constrained sinks:     3448
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
 Created from constraint modes: {[]}
  Sources:                     pin ate_clk
  Total number of sinks:       3482
  Delay constrained sinks:     3254
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.060ns
  Insertion delay target:      0.500ns
Primary reporting skew groups are:
skew_group SDRAM_CLK/func_best_mode with 2887 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

worst_corner:setup.late

Cap constraints are active in the following delay corners:

worst_corner:setup.late

Transition constraint summary:

-------------------------------------------------------------------------------------------------
Delay corner                         Target (ns)    Num pins    Target source       Clock tree(s)
-------------------------------------------------------------------------------------------------
worst_corner:setup.late (primary)         -            -               -                  -
                -                       0.078            8      liberty explicit    SYS_2x_CLK
                -                       0.110            8      liberty explicit    SYS_2x_CLK
                -                       0.177            9      liberty explicit    all
                -                       0.180            1      liberty explicit    SDRAM_CLK
                -                       0.241            1      liberty explicit    SYS_CLK
                -                       0.175          219      tool modified       SYS_2x_CLK
                -                       0.244         3524      tool modified       all
-------------------------------------------------------------------------------------------------

Capacitance constraint summary:

-----------------------------------------------------------------------------------------------------------------------------------
Delay corner                         Limit (fF)    Num nets    Target source                Clock tree(s)
-----------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.late (primary)        -            -                    -                                   -
                -                       8.000         23       library_or_sdc_constraint    SYS_2x_CLK, SDRAM_CLK, PCI_CLK, SYS_CLK
                -                      16.000         38       library_or_sdc_constraint    all
                -                      32.000         26       library_or_sdc_constraint    SDRAM_CLK
                -                      64.000         23       library_or_sdc_constraint    ate_clk, SYS_2x_CLK, SDRAM_CLK, PCI_CLK
-----------------------------------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=36, i=5, icg=26, dcg=0, l=37, total=104
  sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
  misc counts      : r=5, pp=1, mci=36
  cell areas       : b=104.199um^2, i=9.149um^2, icg=168.752um^2, dcg=0.000um^2, l=102.674um^2, total=384.774um^2
  hp wire lengths  : top=0.000um, trunk=5158.120um, leaf=9725.664um, total=14883.784um
Clock DAG library cell distribution initial state {count}:
   Bufs: NBUFFX8_LVT: 4 NBUFFX8_RVT: 6 NBUFFX4_RVT: 26 
   Invs: INVX8_RVT: 1 INVX2_RVT: 4 
   ICGs: CGLPPRX8_LVT: 8 CGLPPRX2_LVT: 9 CGLNPRX2_LVT: 9 
 Logics: AO22X2_RVT: 16 LSUPX1_RVT: 1 AO21X1_RVT: 4 AO22X1_RVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState

Distribution of half-perimeter wire length by ICG depth:

-----------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
-----------------------------------------------------------------------------
   0          0        95      [min=1, max=816, avg=136, sd=136, total=12874]
   0          1        11      [min=3, max=1205, avg=190, sd=353, total=2093]
   0          2         3      [min=81, max=106, avg=94, sd=13, total=282]
-----------------------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 1
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

-----------------------
Reason            Count
-----------------------
upf_constraint      1
-----------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      1
fence             0
none              0
---------------------
Total             1
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:07.4 real=0:00:06.3)
CCOpt configuration status: all checks passed.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.1)
Adding exclusion drivers to pins that are effective_sink_type exclude...
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Load db... (mem=4.5M)
[PSP]    Read data from FE... (mem=4.5M)
[PSP]    Read rows... (mem=4.5M)
**WARN: (EMS-27):	Message (IMPPSP-1131) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPSP-1132):	For techSite unitdouble, have a total of 6 rows defined outside of core-box
**WARN: [PSP]    Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[PSP]    Done Read rows (cpu=0.000s, mem=4.5M)

[PSP]    Read module constraints... (mem=4.5M)
[PSP]    Done Read module constraints (cpu=0.010s, mem=4.5M)

[PSP]    Done Read data from FE (cpu=0.070s, mem=4.5M)

[PSP]    Done Load db (cpu=0.070s, mem=4.5M)

[PSP]    Constructing placeable region... (mem=4.5M)
**WARN: [PSP]    Hinsts PD_RISC_CORE and core region have partial overlap region (10.032 10.032 420.032 185.032)
[PSP]    Compute region effective width... (mem=4.5M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=4.5M)

[PSP]    Done Constructing placeable region (cpu=0.010s, mem=4.5M)

    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Validating CTS configuration...
Using cell based legalization.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group PCI_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 0.060ns for skew_group SDRAM_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.085ns. Using this skew target anyway, because override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1260) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Primary reporting skew groups are:
skew_group SDRAM_CLK/func_best_mode with 2887 clock sinks
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 1
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

-----------------------
Reason            Count
-----------------------
upf_constraint      1
-----------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      1
fence             0
none              0
---------------------
Total             1
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt configuration status: all checks passed.
Using cell based legalization.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
  Original list had 6 cells:
  CGLNPRX8_LVT CGLNPRX8_RVT CGLNPRX2_LVT CGLNPRX2_RVT CGLNPRX8_HVT CGLNPRX2_HVT 
  New trimmed list has 2 cells:
  CGLNPRX8_LVT CGLNPRX2_LVT 
  Library trimming clock gates in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 6 cells
  Original list had 6 cells:
  CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX8_HVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX2_HVT 
  New trimmed list has 3 cells:
  CGLPPRX8_LVT CGLPPRX2_LVT CGLPPRX2_HVT 
  Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
  Original list had 6 cells:
  CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX8_HVT CGLPPRX2_HVT 
  New trimmed list has 2 cells:
  CGLPPRX8_LVT CGLPPRX2_LVT 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=2, icg=26, dcg=0, l=37, total=65
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=0.000um^2, i=4.575um^2, icg=168.752um^2, dcg=0.000um^2, l=102.674um^2, total=276.000um^2
      hp wire lengths  : top=0.000um, trunk=129.656um, leaf=14570.765um, total=14700.421um
    Clock DAG library cell distribution before merging {count}:
       Invs: INVX8_RVT: 1 INVX2_RVT: 1 
       ICGs: CGLPPRX8_LVT: 8 CGLPPRX2_LVT: 9 CGLNPRX2_LVT: 9 
     Logics: AO22X2_RVT: 16 LSUPX1_RVT: 1 AO21X1_RVT: 4 AO22X1_RVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             26
    Globally unique enables                       25
    Potentially mergeable clock gates              1
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  24
    UndrivenEnablePins               2
    --------------------------------------------
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                             37
    Globally unique logic expressions              37
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  37
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:03.0 real=0:00:02.5)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=2, icg=26, dcg=0, l=37, total=65
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=0.000um^2, i=23.381um^2, icg=196.199um^2, dcg=0.000um^2, l=111.823um^2, total=331.404um^2
      hp wire lengths  : top=0.000um, trunk=129.656um, leaf=14570.765um, total=14700.421um
    Clock DAG library cell distribution before clustering {count}:
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 17 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X2_HVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : 
    ..
    .20% ...40% 
    ..
    .    60%     
    .    ..80% ..    .100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.4 real=0:00:00.1)
    Initialize for clustering done. (took cpu=0:00:00.6 real=0:00:00.3)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for worst_corner:setup.late...
      Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree SYS_CLK...
      Clustering clock_tree SYS_CLK done.
      Clustering clock_tree PCI_CLK...
      Clustering clock_tree PCI_CLK done.
      Clustering clock_tree SDRAM_CLK...
      Clustering clock_tree SDRAM_CLK done.
      Clustering clock_tree SYS_2x_CLK...
      Clustering clock_tree SYS_2x_CLK done.
      Clustering clock_tree ate_clk...
      Clustering clock_tree ate_clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=76, i=2, icg=26, dcg=0, l=37, total=141
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=804.366um^2, i=23.381um^2, icg=179.426um^2, dcg=0.000um^2, l=111.823um^2, total=1118.996um^2
      hp wire lengths  : top=0.000um, trunk=4074.968um, leaf=9546.405um, total=13621.373um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: NBUFFX32_LVT: 75 NBUFFX8_LVT: 1 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 11 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X2_HVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:05.3 real=0:00:03.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.

*** Starting refinePlace (0:32:30 mem=6287.1M) ***
Total net bbox length = 8.427e+05 (5.048e+05 3.379e+05) (ext = 1.000e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 815 insts, mean move: 2.04 um, max move: 22.04 um 
	Max move on inst (I_PCI_TOP/FE_OFC3035_pad_out_11): (6.54, 344.43) --> (15.20, 357.81)
	Runtime: CPU: 0:00:13.0 REAL: 0:00:04.0 MEM: 6273.7MB
Summary Report:
Instances move: 818 (out of 40611 movable)
Instances flipped: 0
Mean displacement: 2.04 um
Max displacement: 22.04 um (Instance: I_PCI_TOP/FE_OFC3035_pad_out_11) (6.536, 344.432) -> (15.2, 357.808)
	Length: 42 sites, height: 1 rows, site name: unit, cell type: NBUFFX32_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.442e+05 (5.055e+05 3.387e+05) (ext = 9.998e+03)
Runtime: CPU: 0:00:13.3 REAL: 0:00:05.0 MEM: 6273.7MB
*** Finished refinePlace (0:32:43 mem=6273.7M) ***
    ClockRefiner summary
    All clock instances: Moved 234, flipped 77 and cell swapped 0 (out of a total of 3618).
    All Clock instances: Average move = 3.92um
    The largest move was 18.5 um for I_SDRAM_TOP/I_SDRAM_IF/U15579.

    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:14.6 real=0:00:05.8)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...

    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock tree timing engine global stage delay update for worst_corner:setup.late...
    Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ------------------------------------
    Movement (um)        Number of cells
    ------------------------------------
    [0.456,2.2648)             12
    [2.2648,4.0736)            29
    [4.0736,5.8824)            13
    [5.8824,7.6912)             7
    [7.6912,9.5)                1
    [9.5,11.3088)               4
    [11.3088,13.1176)           6
    [13.1176,14.9264)           4
    [14.9264,16.7352)           9
    [16.7352,18.544)           10
    ------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------
       18.544        (82.844,329.913)    (91.356,319.881)    CTS_ccl_a_buf_00009 (a lib_cell NBUFFX32_LVT) at (87.704,319.352), in power domain PD_ORCA_TOP
       18.544        (79.192,332.728)    (87.704,342.760)    cell I_SDRAM_TOP/I_SDRAM_IF/U15580 (a lib_cell AO22X2_HVT) at (87.704,342.760), in power domain PD_ORCA_TOP
       18.544        (79.192,332.728)    (87.704,322.696)    cell I_SDRAM_TOP/I_SDRAM_IF/U15579 (a lib_cell AO22X2_HVT) at (87.704,322.696), in power domain PD_ORCA_TOP
       18.392        (79.192,332.728)    (79.192,314.336)    cell I_SDRAM_TOP/I_SDRAM_IF/U15574 (a lib_cell AO22X2_HVT) at (79.192,314.336), in power domain PD_ORCA_TOP
       18.392        (79.192,332.728)    (70.832,342.760)    cell I_SDRAM_TOP/I_SDRAM_IF/U15577 (a lib_cell AO22X2_HVT) at (70.832,342.760), in power domain PD_ORCA_TOP
       18.392        (79.192,332.728)    (70.832,322.696)    cell I_SDRAM_TOP/I_SDRAM_IF/U15575 (a lib_cell AO22X2_HVT) at (70.832,322.696), in power domain PD_ORCA_TOP
       17.936        (79.192,332.728)    (64.600,336.072)    cell I_SDRAM_TOP/I_SDRAM_IF/U15573 (a lib_cell AO22X2_HVT) at (64.600,336.072), in power domain PD_ORCA_TOP
       17.936        (79.192,332.728)    (64.600,329.384)    cell I_SDRAM_TOP/I_SDRAM_IF/U15571 (a lib_cell AO22X2_HVT) at (64.600,329.384), in power domain PD_ORCA_TOP
       17.176        (79.192,332.728)    (75.392,346.104)    cell I_SDRAM_TOP/I_SDRAM_IF/U15570 (a lib_cell AO22X2_HVT) at (75.392,346.104), in power domain PD_ORCA_TOP
       17.176        (79.192,332.728)    (75.392,319.352)    cell I_SDRAM_TOP/I_SDRAM_IF/U15569 (a lib_cell AO22X2_HVT) at (75.392,319.352), in power domain PD_ORCA_TOP
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:16.0 real=0:00:06.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=76, i=2, icg=26, dcg=0, l=37, total=141
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=804.366um^2, i=23.381um^2, icg=179.426um^2, dcg=0.000um^2, l=111.823um^2, total=1118.996um^2
      cell capacitance : b=252.200fF, i=2.754fF, icg=18.410fF, dcg=0.000fF, l=35.122fF, total=308.487fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=472.443fF, leaf=1860.542fF, total=2332.985fF
      wire lengths     : top=0.000um, trunk=5236.093um, leaf=18114.049um, total=23350.142um
      hp wire lengths  : top=0.000um, trunk=4542.064um, leaf=9677.429um, total=14219.493um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=18, worst=[0.154ns, 0.152ns, 0.150ns, 0.148ns, 0.140ns, 0.140ns, 0.140ns, 0.138ns, 0.138ns, 0.128ns, ...]} avg=0.120ns sd=0.045ns sum=2.162ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.075ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.184ns count=9 avg=0.116ns sd=0.004ns min=0.110ns max=0.124ns {1 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=3 avg=0.095ns sd=0.020ns min=0.083ns max=0.117ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.139ns sd=0.000ns min=0.139ns max=0.139ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.195ns sd=0.000ns min=0.195ns max=0.195ns {0 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=37 avg=0.199ns sd=0.160ns min=0.000ns max=0.398ns {21 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns} {0 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 2 <= 0.366ns, 14 > 0.366ns}
      Leaf  : target=0.078ns count=11 avg=0.062ns sd=0.012ns min=0.041ns max=0.075ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 3 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=5 avg=0.081ns sd=0.007ns min=0.068ns max=0.084ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.059ns sd=0.000ns min=0.059ns max=0.059ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.065ns sd=0.000ns min=0.065ns max=0.065ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=75 avg=0.121ns sd=0.066ns min=0.042ns max=0.244ns {58 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 14 <= 0.244ns} {2 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: NBUFFX32_LVT: 75 NBUFFX8_LVT: 1 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 11 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X2_HVT: 16 
    Primary reporting skew groups after 'Clustering':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.112, max=1.354, avg=1.289, sd=0.092, skn=-6.525, kur=73.100], skew [1.242 vs 0.060*], 47.1% {1.254, 1.314} (wid=0.080 ws=0.079) (gid=1.326 gs=1.216)
    Skew group summary after 'Clustering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.102, max=0.737, avg=0.705, sd=0.087, skn=-6.646, kur=43.515], skew [0.635 vs 0.060*], 98% {0.697, 0.737} (wid=0.039 ws=0.038) (gid=0.698 gs=0.597)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.112, max=1.354, avg=1.289, sd=0.092, skn=-6.525, kur=73.100], skew [1.242 vs 0.060*], 47.1% {1.254, 1.314} (wid=0.080 ws=0.079) (gid=1.326 gs=1.216)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.194, max=1.038, avg=0.961, sd=0.164, skn=-4.019, kur=15.830], skew [0.844 vs 0.060*], 84.6% {0.985, 1.038} (wid=0.016 ws=0.015) (gid=1.029 gs=0.837)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.194, max=1.020, avg=0.544, sd=0.306, skn=-0.129, kur=-1.597], skew [0.826 vs 0.060*], 50% {0.707, 0.767} (wid=0.002 ws=0.001) (gid=1.019 gs=0.827)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.356, max=1.311, avg=1.186, sd=0.155, skn=-1.510, kur=1.474], skew [0.955 vs 0.060*], 39% {1.211, 1.271} (wid=0.080 ws=0.079) (gid=1.284 gs=0.929)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.356, max=1.311, avg=1.198, sd=0.152, skn=-1.811, kur=2.543], skew [0.955 vs 0.060*], 41.3% {1.211, 1.271} (wid=0.080 ws=0.079) (gid=1.284 gs=0.929)
    Legalizer API calls during this step: 2340 succeeded with high effort: 2340 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:22.2 real=0:00:10.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       146 (unrouted=146, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46106 (unrouted=3151, trialRouted=42697, noStatus=258, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3055, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 146 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 146 nets for routing of which 146 have one or more fixed wires.
(ccopt eGR): Start to route 146 all nets
[PSP]    Started Early Global Route ( Curr Mem: 5.97 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 5.97 MB )
[NR-eGR] Read 43197 nets ( ignored 43051 )
[NR-eGR] There are 146 clock nets ( 146 with NDR ).
[NR-eGR] Layer group 1: route 52 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.214968e+03um
[NR-eGR] Layer group 2: route 94 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.354009e+04um
[NR-eGR] Create a new net group with 17 nets and layer range [2, 5]
[NR-eGR] Layer group 3: route 17 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.984687e+04um
[NR-eGR] Create a new net group with 17 nets and layer range [2, 7]
[NR-eGR] Layer group 4: route 17 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.610182e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [2, 8]
[NR-eGR] Layer group 5: route 14 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.141878e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [2, 9]
[NR-eGR] Layer group 6: route 14 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 4.674243e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 23819um, number of vias: 10509
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1    (1H)             0   3788 
[NR-eGR]  M2    (2V)          6641   5256 
[NR-eGR]  M3    (3H)          9117    946 
[NR-eGR]  M4    (4V)          1754    286 
[NR-eGR]  M5    (5H)          4679    156 
[NR-eGR]  M6    (6V)          1203     43 
[NR-eGR]  M7    (7H)           381     34 
[NR-eGR]  M8    (8V)            44      0 
[NR-eGR]  M9    (9H)             0      0 
[NR-eGR]  MRDL  (10V)            0      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total        23819  10509 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 14699um
[NR-eGR] Total length: 23819um, number of vias: 10509
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 23819um, number of vias: 10509
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  162818 
[NR-eGR]  M2    (2V)        231262  218371 
[NR-eGR]  M3    (3H)        336571   65618 
[NR-eGR]  M4    (4V)        134715   14992 
[NR-eGR]  M5    (5H)        134414    3960 
[NR-eGR]  M6    (6V)         43820    2070 
[NR-eGR]  M7    (7H)         60231     338 
[NR-eGR]  M8    (8V)          2393     147 
[NR-eGR]  M9    (9H)          5983       2 
[NR-eGR]  MRDL  (10V)            5       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       949393  468316 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 844179um
[NR-eGR] Total length: 949393um, number of vias: 468316
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.45 sec, Real: 2.83 sec, Curr Mem: 6.01 MB )
[NR-eGR] Finished Early Global Route ( CPU: 3.47 sec, Real: 2.84 sec, Curr Mem: 5.96 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:03.7 real=0:00:03.1)
    Routing using eGR only done.
Net route status summary:
  Clock:       146 (unrouted=0, trialRouted=0, noStatus=0, routed=146, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46106 (unrouted=3151, trialRouted=42697, noStatus=258, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3055, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (ClockClustering #1 / ccopt_design #1) : totSession cpu/real = 0:32:49.5/0:13:35.0 (2.4), mem = 6291.4M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.96 MB )
[NR-eGR] Read 43197 nets ( ignored 146 )
[NR-eGR] Layer group 1: route 43051 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.18% H + 0.02% V. EstWL: 9.017731e+05um
[NR-eGR] Overflow after Early Global Route 0.15% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.61 sec, Real: 2.50 sec, Curr Mem: 6.00 MB )
Early Global Route congestion estimation runtime: 2.52 seconds, mem = 6317.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163300 
[NR-eGR]  M2    (2V)        230507  219430 
[NR-eGR]  M3    (3H)        346213   67000 
[NR-eGR]  M4    (4V)        138347   15674 
[NR-eGR]  M5    (5H)        142556    4196 
[NR-eGR]  M6    (6V)         43006    2223 
[NR-eGR]  M7    (7H)         61123     372 
[NR-eGR]  M8    (8V)          3274     126 
[NR-eGR]  M9    (9H)          5848       2 
[NR-eGR]  MRDL  (10V)            5       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       970879  472323 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 844179um
[NR-eGR] Total length: 970879um, number of vias: 472323
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Early Global Route wiring runtime: 0.88 seconds, mem = 6356.7M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:07.4, real=0:00:04.0)
*** IncrReplace #1 [finish] (ClockClustering #1 / ccopt_design #1) : cpu/real = 0:00:07.7/0:00:03.8 (2.0), totSession cpu/real = 0:32:57.2/0:13:38.8 (2.4), mem = 6296.7M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
    Congestion Repair done. (took cpu=0:00:07.7 real=0:00:03.8)
  CCOpt: Starting congestion repair using flow wrapper done.

  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:12.5 real=0:00:07.8)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40651 and nets=46252 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:01.0  MEM: 6301.543M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.5 real=0:00:01.5)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=76, i=2, icg=26, dcg=0, l=37, total=141
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=804.366um^2, i=23.381um^2, icg=179.426um^2, dcg=0.000um^2, l=111.823um^2, total=1118.996um^2
    cell capacitance : b=252.200fF, i=2.754fF, icg=18.410fF, dcg=0.000fF, l=35.122fF, total=308.487fF
    sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=530.507fF, leaf=1933.122fF, total=2463.629fF
    wire lengths     : top=0.000um, trunk=5236.093um, leaf=18114.049um, total=23350.142um
    hp wire lengths  : top=0.000um, trunk=4542.064um, leaf=9677.429um, total=14219.493um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=21, worst=[0.162ns, 0.160ns, 0.157ns, 0.155ns, 0.146ns, 0.146ns, 0.145ns, 0.144ns, 0.144ns, 0.132ns, ...]} avg=0.107ns sd=0.061ns sum=2.248ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.175ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Trunk : target=0.184ns count=9 avg=0.117ns sd=0.004ns min=0.110ns max=0.125ns {1 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.235ns count=3 avg=0.097ns sd=0.021ns min=0.084ns max=0.121ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.240ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
    Trunk : target=0.241ns count=1 avg=0.200ns sd=0.000ns min=0.200ns max=0.200ns {0 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.244ns count=37 avg=0.201ns sd=0.163ns min=0.000ns max=0.405ns {21 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns} {0 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 2 <= 0.366ns, 14 > 0.366ns}
    Leaf  : target=0.078ns count=11 avg=0.063ns sd=0.012ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
    Leaf  : target=0.110ns count=5 avg=0.081ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.175ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Leaf  : target=0.235ns count=1 avg=0.065ns sd=0.000ns min=0.065ns max=0.065ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Leaf  : target=0.244ns count=75 avg=0.121ns sd=0.067ns min=0.042ns max=0.247ns {58 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 11 <= 0.244ns} {5 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: NBUFFX32_LVT: 75 NBUFFX8_LVT: 1 
     Invs: IBUFFX32_RVT: 2 
     ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 11 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X2_HVT: 16 
  Primary reporting skew groups after clustering cong repair call:
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.356, avg=1.292, sd=0.094, skn=-6.304, kur=68.750], skew [1.242 vs 0.060*], 47.1% {1.260, 1.320} (wid=0.062 ws=0.061) (gid=1.341 gs=1.228)
  Skew group summary after clustering cong repair call:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.104, max=0.730, avg=0.708, sd=0.086, skn=-6.841, kur=45.266], skew [0.626 vs 0.060*], 98% {0.710, 0.730} (wid=0.023 ws=0.023) (gid=0.708 gs=0.605)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.356, avg=1.292, sd=0.094, skn=-6.304, kur=68.750], skew [1.242 vs 0.060*], 47.1% {1.260, 1.320} (wid=0.062 ws=0.061) (gid=1.341 gs=1.228)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.197, max=1.049, avg=0.971, sd=0.165, skn=-4.025, kur=15.859], skew [0.851 vs 0.060*], 84.6% {0.996, 1.049} (wid=0.009 ws=0.013) (gid=1.044 gs=0.847)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.197, max=1.028, avg=0.550, sd=0.308, skn=-0.131, kur=-1.601], skew [0.831 vs 0.060*], 50% {0.714, 0.774} (wid=0.001 ws=0.000) (gid=1.028 gs=0.831)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.358, max=1.313, avg=1.190, sd=0.156, skn=-1.498, kur=1.424], skew [0.956 vs 0.060*], 39% {1.218, 1.278} (wid=0.062 ws=0.065) (gid=1.298 gs=0.941)
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.358, max=1.313, avg=1.202, sd=0.153, skn=-1.788, kur=2.426], skew [0.956 vs 0.060*], 41.3% {1.218, 1.278} (wid=0.062 ws=0.061) (gid=1.298 gs=0.941)
  CongRepair After Initial Clustering done. (took cpu=0:00:14.7 real=0:00:09.7)
  Stage::Clustering done. (took cpu=0:00:37.0 real=0:00:20.1)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ..
    .
    40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=80, i=2, icg=26, dcg=0, l=37, total=145
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=812.498um^2, i=23.381um^2, icg=179.426um^2, dcg=0.000um^2, l=107.757um^2, total=1123.062um^2
      cell capacitance : b=254.450fF, i=2.754fF, icg=18.410fF, dcg=0.000fF, l=37.635fF, total=313.249fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=533.511fF, leaf=1930.981fF, total=2464.492fF
      wire lengths     : top=0.000um, trunk=5262.389um, leaf=18095.353um, total=23357.742um
      hp wire lengths  : top=0.000um, trunk=4569.424um, leaf=9659.797um, total=14229.221um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.175ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.184ns count=9 avg=0.117ns sd=0.004ns min=0.110ns max=0.125ns {1 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=3 avg=0.097ns sd=0.021ns min=0.084ns max=0.121ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.200ns sd=0.000ns min=0.200ns max=0.200ns {0 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=41 avg=0.122ns sd=0.069ns min=0.000ns max=0.230ns {25 <= 0.146ns, 7 <= 0.195ns, 5 <= 0.219ns, 4 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=11 avg=0.063ns sd=0.012ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=5 avg=0.081ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.065ns sd=0.000ns min=0.065ns max=0.065ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=75 avg=0.107ns sd=0.063ns min=0.042ns max=0.243ns {62 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: NBUFFX32_LVT: 75 NBUFFX8_LVT: 1 NBUFFX2_LVT: 4 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 11 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.356], skew [1.242 vs 0.060*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.104, max=0.730], skew [0.626 vs 0.060*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.356], skew [1.242 vs 0.060*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.197, max=1.049], skew [0.851 vs 0.060*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.197, max=1.028], skew [0.831 vs 0.060*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.358, max=1.313], skew [0.956 vs 0.060*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.358, max=1.313], skew [0.956 vs 0.060*]
    Legalizer API calls during this step: 130 succeeded with high effort: 130 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=80, i=2, icg=26, dcg=0, l=37, total=145
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=812.498um^2, i=23.381um^2, icg=179.426um^2, dcg=0.000um^2, l=107.757um^2, total=1123.062um^2
      cell capacitance : b=254.450fF, i=2.754fF, icg=18.410fF, dcg=0.000fF, l=37.635fF, total=313.249fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=533.511fF, leaf=1930.981fF, total=2464.492fF
      wire lengths     : top=0.000um, trunk=5262.389um, leaf=18095.353um, total=23357.742um
      hp wire lengths  : top=0.000um, trunk=4569.424um, leaf=9659.797um, total=14229.221um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.175ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.184ns count=9 avg=0.117ns sd=0.004ns min=0.110ns max=0.125ns {1 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=3 avg=0.097ns sd=0.021ns min=0.084ns max=0.121ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.200ns sd=0.000ns min=0.200ns max=0.200ns {0 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=41 avg=0.122ns sd=0.069ns min=0.000ns max=0.230ns {25 <= 0.146ns, 7 <= 0.195ns, 5 <= 0.219ns, 4 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=11 avg=0.063ns sd=0.012ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=5 avg=0.081ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.065ns sd=0.000ns min=0.065ns max=0.065ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=75 avg=0.107ns sd=0.063ns min=0.042ns max=0.243ns {62 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: NBUFFX32_LVT: 75 NBUFFX8_LVT: 1 NBUFFX2_LVT: 4 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 11 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.356, avg=1.292, sd=0.094, skn=-6.304, kur=68.750], skew [1.242 vs 0.060*], 47.1% {1.260, 1.320} (wid=0.062 ws=0.061) (gid=1.341 gs=1.228)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.104, max=0.730, avg=0.708, sd=0.086, skn=-6.841, kur=45.266], skew [0.626 vs 0.060*], 98% {0.710, 0.730} (wid=0.023 ws=0.023) (gid=0.708 gs=0.605)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.356, avg=1.292, sd=0.094, skn=-6.304, kur=68.750], skew [1.242 vs 0.060*], 47.1% {1.260, 1.320} (wid=0.062 ws=0.061) (gid=1.341 gs=1.228)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.197, max=1.049, avg=0.971, sd=0.165, skn=-4.025, kur=15.859], skew [0.851 vs 0.060*], 84.6% {0.996, 1.049} (wid=0.009 ws=0.013) (gid=1.044 gs=0.847)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.197, max=1.028, avg=0.550, sd=0.308, skn=-0.131, kur=-1.601], skew [0.831 vs 0.060*], 50% {0.714, 0.774} (wid=0.001 ws=0.000) (gid=1.028 gs=0.831)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.358, max=1.313, avg=1.190, sd=0.156, skn=-1.498, kur=1.424], skew [0.956 vs 0.060*], 39% {1.218, 1.278} (wid=0.062 ws=0.065) (gid=1.298 gs=0.941)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.358, max=1.313, avg=1.202, sd=0.153, skn=-1.788, kur=2.426], skew [0.956 vs 0.060*], 41.3% {1.218, 1.278} (wid=0.062 ws=0.061) (gid=1.298 gs=0.941)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=80, i=2, icg=26, dcg=0, l=37, total=145
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=812.498um^2, i=23.381um^2, icg=179.426um^2, dcg=0.000um^2, l=107.757um^2, total=1123.062um^2
      cell capacitance : b=254.450fF, i=2.754fF, icg=18.410fF, dcg=0.000fF, l=37.635fF, total=313.249fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=533.511fF, leaf=1930.981fF, total=2464.492fF
      wire lengths     : top=0.000um, trunk=5262.389um, leaf=18095.353um, total=23357.742um
      hp wire lengths  : top=0.000um, trunk=4569.424um, leaf=9659.797um, total=14229.221um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.175ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.184ns count=9 avg=0.117ns sd=0.004ns min=0.110ns max=0.125ns {1 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=3 avg=0.097ns sd=0.021ns min=0.084ns max=0.121ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.200ns sd=0.000ns min=0.200ns max=0.200ns {0 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=41 avg=0.122ns sd=0.069ns min=0.000ns max=0.230ns {25 <= 0.146ns, 7 <= 0.195ns, 5 <= 0.219ns, 4 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=11 avg=0.063ns sd=0.012ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=5 avg=0.081ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.065ns sd=0.000ns min=0.065ns max=0.065ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=75 avg=0.107ns sd=0.063ns min=0.042ns max=0.243ns {62 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: NBUFFX32_LVT: 75 NBUFFX8_LVT: 1 NBUFFX2_LVT: 4 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 11 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.356], skew [1.242 vs 0.060*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.104, max=0.730], skew [0.626 vs 0.060*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.356], skew [1.242 vs 0.060*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.197, max=1.049], skew [0.851 vs 0.060*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.197, max=1.028], skew [0.831 vs 0.060*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.358, max=1.313], skew [0.956 vs 0.060*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.358, max=1.313], skew [0.956 vs 0.060*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=80, i=2, icg=26, dcg=0, l=37, total=145
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=812.498um^2, i=23.381um^2, icg=179.426um^2, dcg=0.000um^2, l=107.757um^2, total=1123.062um^2
      cell capacitance : b=254.450fF, i=2.754fF, icg=18.410fF, dcg=0.000fF, l=37.635fF, total=313.249fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=533.511fF, leaf=1930.981fF, total=2464.492fF
      wire lengths     : top=0.000um, trunk=5262.389um, leaf=18095.353um, total=23357.742um
      hp wire lengths  : top=0.000um, trunk=4569.424um, leaf=9659.797um, total=14229.221um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.175ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.184ns count=9 avg=0.117ns sd=0.004ns min=0.110ns max=0.125ns {1 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=3 avg=0.097ns sd=0.021ns min=0.084ns max=0.121ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.200ns sd=0.000ns min=0.200ns max=0.200ns {0 <= 0.144ns, 0 <= 0.192ns, 1 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=41 avg=0.122ns sd=0.069ns min=0.000ns max=0.230ns {25 <= 0.146ns, 7 <= 0.195ns, 5 <= 0.219ns, 4 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=11 avg=0.063ns sd=0.012ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=5 avg=0.081ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.065ns sd=0.000ns min=0.065ns max=0.065ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=75 avg=0.107ns sd=0.063ns min=0.042ns max=0.243ns {62 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: NBUFFX32_LVT: 75 NBUFFX8_LVT: 1 NBUFFX2_LVT: 4 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 11 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.356], skew [1.242 vs 0.060*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.104, max=0.730], skew [0.626 vs 0.060*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.356], skew [1.242 vs 0.060*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.197, max=1.049], skew [0.851 vs 0.060*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.197, max=1.028], skew [0.831 vs 0.060*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.358, max=1.313], skew [0.956 vs 0.060*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.358, max=1.313], skew [0.956 vs 0.060*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=81, i=2, icg=26, dcg=0, l=37, total=146
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=814.532um^2, i=23.381um^2, icg=179.426um^2, dcg=0.000um^2, l=107.757um^2, total=1125.095um^2
      cell capacitance : b=255.012fF, i=2.754fF, icg=18.410fF, dcg=0.000fF, l=37.635fF, total=313.812fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=534.349fF, leaf=1930.981fF, total=2465.330fF
      wire lengths     : top=0.000um, trunk=5269.989um, leaf=18095.353um, total=23365.342um
      hp wire lengths  : top=0.000um, trunk=4594.352um, leaf=9659.797um, total=14254.149um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.175ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.184ns count=9 avg=0.117ns sd=0.004ns min=0.110ns max=0.125ns {1 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=3 avg=0.097ns sd=0.021ns min=0.084ns max=0.121ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.086ns sd=0.000ns min=0.086ns max=0.086ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=42 avg=0.121ns sd=0.068ns min=0.000ns max=0.230ns {26 <= 0.146ns, 7 <= 0.195ns, 5 <= 0.219ns, 4 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=11 avg=0.063ns sd=0.012ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=5 avg=0.081ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.065ns sd=0.000ns min=0.065ns max=0.065ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=75 avg=0.107ns sd=0.063ns min=0.042ns max=0.243ns {62 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: NBUFFX32_LVT: 75 NBUFFX8_LVT: 1 NBUFFX2_LVT: 5 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 11 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.356], skew [1.242 vs 0.060*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.104, max=0.730], skew [0.626 vs 0.060*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.356], skew [1.242 vs 0.060*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.197, max=1.049], skew [0.851 vs 0.060*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.197, max=1.006], skew [0.808 vs 0.060*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.358, max=1.313], skew [0.956 vs 0.060*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.358, max=1.313], skew [0.956 vs 0.060*]
    Legalizer API calls during this step: 85 succeeded with high effort: 85 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=80, i=2, icg=26, dcg=0, l=37, total=145
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=803.857um^2, i=23.381um^2, icg=179.426um^2, dcg=0.000um^2, l=107.757um^2, total=1114.421um^2
      cell capacitance : b=251.670fF, i=2.754fF, icg=18.410fF, dcg=0.000fF, l=37.635fF, total=310.469fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=534.423fF, leaf=1930.981fF, total=2465.404fF
      wire lengths     : top=0.000um, trunk=5271.813um, leaf=18095.353um, total=23367.166um
      hp wire lengths  : top=0.000um, trunk=4593.744um, leaf=9659.797um, total=14253.541um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.075ns count=1 avg=0.054ns sd=0.000ns min=0.054ns max=0.054ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.175ns count=1 avg=0.025ns sd=0.000ns min=0.025ns max=0.025ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.184ns count=9 avg=0.117ns sd=0.004ns min=0.110ns max=0.125ns {1 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=3 avg=0.097ns sd=0.021ns min=0.084ns max=0.121ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.086ns sd=0.000ns min=0.086ns max=0.086ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=41 avg=0.123ns sd=0.068ns min=0.000ns max=0.230ns {25 <= 0.146ns, 7 <= 0.195ns, 5 <= 0.219ns, 4 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=11 avg=0.063ns sd=0.012ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=5 avg=0.081ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.060ns sd=0.000ns min=0.060ns max=0.060ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.065ns sd=0.000ns min=0.065ns max=0.065ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=75 avg=0.107ns sd=0.063ns min=0.042ns max=0.243ns {62 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: NBUFFX32_LVT: 74 NBUFFX8_LVT: 1 NBUFFX2_LVT: 5 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 11 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.281], skew [1.168 vs 0.060*]
    Skew group summary after 'Removing longest path buffering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.104, max=0.730], skew [0.626 vs 0.060*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.281], skew [1.168 vs 0.060*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.197, max=1.049], skew [0.851 vs 0.060*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.197, max=1.006], skew [0.808 vs 0.060*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.358, max=1.239], skew [0.881 vs 0.060*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.358, max=1.239], skew [0.881 vs 0.060*]
    Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.9 real=0:00:00.9)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=88, i=2, icg=26, dcg=0, l=37, total=153
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=782.764um^2, i=23.381um^2, icg=171.801um^2, dcg=0.000um^2, l=107.249um^2, total=1085.195um^2
      cell capacitance : b=245.759fF, i=2.754fF, icg=18.385fF, dcg=0.000fF, l=37.673fF, total=304.570fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=505.736fF, leaf=1990.469fF, total=2496.205fF
      wire lengths     : top=0.000um, trunk=4980.276um, leaf=18649.486um, total=23629.762um
      hp wire lengths  : top=0.000um, trunk=4401.160um, leaf=10218.397um, total=14619.557um
    Clock DAG net violations after 'Reducing delay of long paths': none
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.175ns count=5 avg=0.027ns sd=0.005ns min=0.020ns max=0.032ns {5 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=4 avg=0.069ns sd=0.018ns min=0.055ns max=0.092ns {4 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.124ns sd=0.000ns min=0.124ns max=0.124ns {0 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=5 avg=0.118ns sd=0.004ns min=0.114ns max=0.123ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=2 avg=0.093ns sd=0.022ns min=0.077ns max=0.108ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.078ns sd=0.000ns min=0.078ns max=0.078ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=43 avg=0.119ns sd=0.068ns min=0.000ns max=0.230ns {27 <= 0.146ns, 7 <= 0.195ns, 5 <= 0.219ns, 4 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=11 avg=0.063ns sd=0.012ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.008ns min=0.068ns max=0.087ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.209ns count=1 avg=0.058ns sd=0.000ns min=0.058ns max=0.058ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.244ns count=77 avg=0.107ns sd=0.062ns min=0.038ns max=0.243ns {64 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Reducing delay of long paths' {count}:
       Bufs: NBUFFX32_LVT: 67 NBUFFX16_LVT: 4 NBUFFX8_LVT: 4 NBUFFX4_LVT: 3 NBUFFX2_LVT: 10 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 12 CGLNPRX2_LVT: 4 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Reducing delay of long paths':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.170, avg=1.133, sd=0.067, skn=-10.397, kur=149.853], skew [1.057 vs 0.060*], 94.1% {1.116, 1.170} (wid=0.068 ws=0.068) (gid=1.149 gs=1.036)
    Skew group summary after 'Reducing delay of long paths':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.119, max=0.646, avg=0.631, sd=0.073, skn=-6.869, kur=45.516], skew [0.527 vs 0.060*], 98% {0.632, 0.646} (wid=0.028 ws=0.028) (gid=0.635 gs=0.517)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.114, max=1.170, avg=1.133, sd=0.067, skn=-10.397, kur=149.853], skew [1.057 vs 0.060*], 94.1% {1.116, 1.170} (wid=0.068 ws=0.068) (gid=1.149 gs=1.036)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.227, max=0.901, avg=0.847, sd=0.133, skn=-3.966, kur=15.438], skew [0.674 vs 0.060*], 84.6% {0.863, 0.901} (wid=0.009 ws=0.013) (gid=0.897 gs=0.670)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.227, max=0.863, avg=0.506, sd=0.243, skn=-0.169, kur=-1.723], skew [0.636 vs 0.060*], 40% {0.227, 0.287} (wid=0.001 ws=0.000) (gid=0.862 gs=0.636)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.358, max=1.129, avg=1.054, sd=0.101, skn=-1.943, kur=4.125], skew [0.771 vs 0.060*], 77.9% {1.074, 1.129} (wid=0.068 ws=0.072) (gid=1.107 gs=0.750)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.358, max=1.129, avg=1.059, sd=0.102, skn=-2.148, kur=4.836], skew [0.771 vs 0.060*], 82.5% {1.074, 1.129} (wid=0.068 ws=0.067) (gid=1.107 gs=0.750)
    Legalizer API calls during this step: 10037 succeeded with high effort: 10037 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:01:11 real=0:01:11)
  Stage::Insertion Delay Reduction done. (took cpu=0:01:13 real=0:01:13)
  CCOpt::Phase::Construction done. (took cpu=0:01:51 real=0:01:34)
  CCOpt::Phase::Implementation...
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Routing...
  Routing unrouted datapath nets connected to clock instances...
    Routed 0 unrouted datapath nets connected to clock instances
  Routing unrouted datapath nets connected to clock instances done.
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=88, i=2, icg=26, dcg=0, l=37, total=153
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=782.764um^2, i=23.381um^2, icg=171.801um^2, dcg=0.000um^2, l=107.249um^2, total=1085.195um^2
    cell capacitance : b=245.759fF, i=2.754fF, icg=18.385fF, dcg=0.000fF, l=37.673fF, total=304.570fF
    sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=514.916fF, leaf=2008.501fF, total=2523.417fF
    wire lengths     : top=0.000um, trunk=4980.276um, leaf=18649.486um, total=23629.762um
    hp wire lengths  : top=0.000um, trunk=4401.160um, leaf=10218.397um, total=14619.557um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.172ns count=4 avg=0.027ns sd=0.006ns min=0.020ns max=0.033ns {4 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Trunk : target=0.175ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Trunk : target=0.177ns count=4 avg=0.070ns sd=0.018ns min=0.055ns max=0.092ns {4 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=5 avg=0.118ns sd=0.004ns min=0.114ns max=0.123ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.185ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Trunk : target=0.209ns count=1 avg=0.065ns sd=0.000ns min=0.065ns max=0.065ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.224ns count=1 avg=0.042ns sd=0.000ns min=0.042ns max=0.042ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.235ns count=2 avg=0.093ns sd=0.023ns min=0.077ns max=0.110ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.235ns count=3 avg=0.065ns sd=0.008ns min=0.056ns max=0.072ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.241ns count=1 avg=0.078ns sd=0.000ns min=0.078ns max=0.078ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.244ns count=38 avg=0.128ns sd=0.070ns min=0.000ns max=0.232ns {22 <= 0.146ns, 7 <= 0.195ns, 5 <= 0.219ns, 3 <= 0.232ns, 1 <= 0.244ns}
    Leaf  : target=0.078ns count=11 avg=0.063ns sd=0.012ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
    Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.008ns min=0.068ns max=0.087ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Leaf  : target=0.209ns count=1 avg=0.059ns sd=0.000ns min=0.059ns max=0.059ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Leaf  : target=0.224ns count=5 avg=0.104ns sd=0.011ns min=0.086ns max=0.113ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.235ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Leaf  : target=0.244ns count=71 avg=0.108ns sd=0.064ns min=0.038ns max=0.244ns {58 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 11 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: NBUFFX32_LVT: 67 NBUFFX16_LVT: 4 NBUFFX8_LVT: 4 NBUFFX4_LVT: 3 NBUFFX2_LVT: 10 
     Invs: IBUFFX32_RVT: 2 
     ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 12 CGLNPRX2_LVT: 4 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 AO22X1_RVT: 16 
  Primary reporting skew groups after routing clock trees:
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.115, max=1.178, avg=1.138, sd=0.067, skn=-10.385, kur=149.867], skew [1.062 vs 0.060*], 94.1% {1.120, 1.178} (wid=0.069 ws=0.068) (gid=1.156 gs=1.042)
  Skew group summary after routing clock trees:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.121, max=0.652, avg=0.637, sd=0.074, skn=-6.868, kur=45.512], skew [0.532 vs 0.060*], 98% {0.638, 0.652} (wid=0.028 ws=0.028) (gid=0.641 gs=0.521)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.115, max=1.178, avg=1.138, sd=0.067, skn=-10.385, kur=149.867], skew [1.062 vs 0.060*], 94.1% {1.120, 1.178} (wid=0.069 ws=0.068) (gid=1.156 gs=1.042)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.229, max=0.906, avg=0.852, sd=0.134, skn=-3.966, kur=15.432], skew [0.677 vs 0.060*], 84.6% {0.868, 0.906} (wid=0.009 ws=0.013) (gid=0.901 gs=0.673)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.229, max=0.868, avg=0.509, sd=0.244, skn=-0.167, kur=-1.718], skew [0.639 vs 0.060*], 40% {0.229, 0.289} (wid=0.001 ws=0.001) (gid=0.867 gs=0.639)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.359, max=1.136, avg=1.059, sd=0.101, skn=-1.941, kur=4.174], skew [0.776 vs 0.060*], 77.9% {1.078, 1.136} (wid=0.069 ws=0.072) (gid=1.114 gs=0.756)
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.359, max=1.136, avg=1.064, sd=0.102, skn=-2.150, kur=4.906], skew [0.776 vs 0.060*], 82.5% {1.078, 1.136} (wid=0.069 ws=0.068) (gid=1.114 gs=0.756)
  CCOpt::Phase::Routing done. (took cpu=0:00:00.9 real=0:00:00.6)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ----------------------------------------------------------
  Cell type                 Count    Area        Capacitance
  ----------------------------------------------------------
  Buffers                     88      782.764      245.759
  Inverters                    2       23.381        2.754
  Integrated Clock Gates      26      171.801       18.385
  Discrete Clock Gates         0        0.000        0.000
  Clock Logic                 37      107.249       37.673
  All                        153     1085.195      304.570
  ----------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      5
  Preserved Ports            1
  Multiple Clock Inputs     36
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             3514
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               3514
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4980.276
  Leaf      18649.486
  Total     23629.762
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       4401.160
  Leaf       10218.397
  Total      14619.557
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------------
  Type     Gate        Wire        Total
  -----------------------------------------
  Top         0.000       0.000       0.000
  Trunk     286.479     514.916     801.395
  Leaf     2702.159    2008.501    4710.660
  Total    2988.638    2523.417    5512.055
  -----------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------
  Total       Average    Std. Dev.    Min      Max
  ---------------------------------------------------
  2683.396     0.764       0.887      0.000    10.000
  ---------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.000       0.000      0.000    [0.000]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.075       1       0.055       0.000      0.055    0.055    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}                                        -
  Trunk       0.172       4       0.027       0.006      0.020    0.033    {4 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}                                        -
  Trunk       0.175       1       0.026       0.000      0.026    0.026    {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}                                        -
  Trunk       0.177       4       0.070       0.018      0.055    0.092    {4 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}                                        -
  Trunk       0.180       1       0.126       0.000      0.126    0.126    {0 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                        -
  Trunk       0.184       5       0.118       0.004      0.114    0.123    {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}                                        -
  Trunk       0.185       1       0.081       0.000      0.081    0.081    {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                        -
  Trunk       0.209       1       0.065       0.000      0.065    0.065    {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                        -
  Trunk       0.224       1       0.042       0.000      0.042    0.042    {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                        -
  Trunk       0.235       2       0.093       0.023      0.077    0.110    {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}                                        -
  Trunk       0.235       3       0.065       0.008      0.056    0.072    {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}                                        -
  Trunk       0.241       1       0.078       0.000      0.078    0.078    {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}                                        -
  Trunk       0.244      38       0.128       0.070      0.000    0.232    {22 <= 0.146ns, 7 <= 0.195ns, 5 <= 0.219ns, 3 <= 0.232ns, 1 <= 0.244ns}                                       -
  Leaf        0.078      11       0.063       0.012      0.041    0.076    {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}                                        -
  Leaf        0.110       5       0.082       0.008      0.068    0.087    {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}                                        -
  Leaf        0.175       1       0.061       0.000      0.061    0.061    {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}                                        -
  Leaf        0.185       1       0.067       0.000      0.067    0.067    {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}                                        -
  Leaf        0.209       1       0.059       0.000      0.059    0.059    {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                        -
  Leaf        0.224       5       0.104       0.011      0.086    0.113    {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                        -
  Leaf        0.235       1       0.077       0.000      0.077    0.077    {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}                                        -
  Leaf        0.244      71       0.108       0.064      0.038    0.244    {58 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 11 <= 0.244ns}    {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------------
  Name            Type        Inst     Inst Area 
                              Count    (um^2)
  -----------------------------------------------
  NBUFFX32_LVT    buffer       67       715.161
  NBUFFX16_LVT    buffer        4        24.398
  NBUFFX8_LVT     buffer        4        15.249
  NBUFFX4_LVT     buffer        3         7.624
  NBUFFX2_LVT     buffer       10        20.332
  IBUFFX32_RVT    inverter      2        23.381
  CGLNPRX8_LVT    icg           5        39.392
  CGLPPRX8_LVT    icg           5        36.851
  CGLPPRX2_LVT    icg          12        70.144
  CGLNPRX2_LVT    icg           4        25.414
  LSUPX8_LVT      logic         1        11.182
  AO21X2_LVT      logic         2         5.591
  AO22X2_RVT      logic        16        44.729
  AO21X1_LVT      logic         2         5.083
  AO22X1_RVT      logic        16        40.663
  -----------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    SDRAM_CLK/func_best_mode    0.115     1.178     1.062      0.060*         0.068           0.039           1.138        0.067     -10.385     149.867     94.1% {1.120, 1.178}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    PCI_CLK/func_best_mode        0.121     0.652     0.532      0.060*         0.028           0.006           0.637        0.074      -6.868      45.512     98% {0.638, 0.652}
  worst_corner:setup.late    SDRAM_CLK/func_best_mode      0.115     1.178     1.062      0.060*         0.068           0.039           1.138        0.067     -10.385     149.867     94.1% {1.120, 1.178}
  worst_corner:setup.late    SYS_2x_CLK/func_best_mode     0.229     0.906     0.677      0.060*         0.013           0.009           0.852        0.134      -3.966      15.432     84.6% {0.868, 0.906}
  worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    0.229     0.868     0.639      0.060*         0.001           0.000           0.509        0.244      -0.167      -1.718     40% {0.229, 0.289}
  worst_corner:setup.late    ate_clk/test_best_mode        0.359     1.136     0.776      0.060*         0.072           0.039           1.059        0.101      -1.941       4.174     77.9% {1.078, 1.136}
  worst_corner:setup.late    ate_clk/test_worst_mode       0.359     1.136     0.776      0.060*         0.068           0.039           1.064        0.102      -2.150       4.906     82.5% {1.078, 1.136}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                    Min/Max    Delay    Pin
  -----------------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    PCI_CLK/func_best_mode        Min        0.121    occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
  worst_corner:setup.late    PCI_CLK/func_best_mode        Max        0.652    I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__30_/CLK
  worst_corner:setup.late    SDRAM_CLK/func_best_mode      Min        0.115    occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
  worst_corner:setup.late    SDRAM_CLK/func_best_mode      Max        1.178    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__15_/CLK
  worst_corner:setup.late    SYS_2x_CLK/func_best_mode     Min        0.229    occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
  worst_corner:setup.late    SYS_2x_CLK/func_best_mode     Max        0.906    I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK
  worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    Min        0.229    occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
  worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    Max        0.868    I_CLOCKING/sys_rst_ff_reg/CLK
  worst_corner:setup.late    ate_clk/test_best_mode        Min        0.359    occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
  worst_corner:setup.late    ate_clk/test_best_mode        Max        1.136    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__15_/CLK
  worst_corner:setup.late    ate_clk/test_worst_mode       Min        0.359    occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
  worst_corner:setup.late    ate_clk/test_worst_mode       Max        1.136    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_8__15_/CLK
  -----------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 2 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 2 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------------------
  Half corner              Violation  Slew    Slew      Dont   Ideal  Target         Pin
                           amount     target  achieved  touch  net?   source         
                                                        net?                         
  ------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    0.000    0.244    0.244    N      N      tool modified  sd_DQ_out[16]
  worst_corner:setup.late    0.000    0.244    0.244    N      N      tool modified  I_SDRAM_TOP/I_SDRAM_IF/U15564/Y
  ------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
Synthesizing clock trees done.
Applying movement limits...
Applying movement limits done.
Validating CTS configuration...
Primary reporting skew groups are:
skew_group SDRAM_CLK/func_best_mode with 2887 clock sinks
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 1
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

-----------------------
Reason            Count
-----------------------
upf_constraint      1
-----------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      1
fence             0
none              0
---------------------
Total             1
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt configuration status: all checks passed.
Leaving CCOpt scope - trialRoute...
[NR-eGR] Started Early Global Route ( Curr Mem: 6.00 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.00 MB )
[NR-eGR] Read 43209 nets ( ignored 158 )
[NR-eGR] Layer group 1: route 43051 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.15% H + 0.03% V. EstWL: 9.018367e+05um
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163336 
[NR-eGR]  M2    (2V)        230942  219424 
[NR-eGR]  M3    (3H)        344680   66543 
[NR-eGR]  M4    (4V)        137211   16004 
[NR-eGR]  M5    (5H)        143195    4306 
[NR-eGR]  M6    (6V)         43612    2235 
[NR-eGR]  M7    (7H)         61598     384 
[NR-eGR]  M8    (8V)          3422     131 
[NR-eGR]  M9    (9H)          6177       2 
[NR-eGR]  MRDL  (10V)            5       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       970843  472365 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 844496um
[NR-eGR] Total length: 970843um, number of vias: 472365
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.97 sec, Real: 3.26 sec, Curr Mem: 6.11 MB )
[NR-eGR] Finished Early Global Route ( CPU: 7.03 sec, Real: 3.32 sec, Curr Mem: 6.03 MB )
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

Leaving CCOpt scope - trialRoute done. (took cpu=0:00:09.5 real=0:00:05.5)
Calculating clock latencies for useful skew...
Using cell based legalization.
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:01.8 real=0:00:01.5)
Calculating clock latencies for useful skew done. (took cpu=0:00:03.8 real=0:00:02.1)
Solving LP: 13 skew groups; 120 fragments, 134 fraglets and 101 vertices; 192 variables and 488 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group PCI_CLK/func_best_mode_user from 0.530ns to 0.652ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SDRAM_CLK/func_best_mode_user from 0.530ns to 1.177ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SYS_2x_CLK/func_best_mode_user from 0.530ns to 0.904ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SYS_2x_CLK/func_worst_mode_user from 0.530ns to 0.866ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group ate_clk/test_best_mode_user from 0.530ns to 1.135ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group ate_clk/test_worst_mode_user from 0.530ns to 1.135ns.
Type 'man IMPCCOPT-1059' for more detail.

Slackened skew group targets:

-------------------------------------------------------------------------------
Skew group                         Desired    Slackened    Desired    Slackened
                                   Target     Target       Target     Target
                                   Max ID     Max ID       Skew       Skew
-------------------------------------------------------------------------------
PCI_CLK/func_best_mode_user         0.530       0.652         -           -
SDRAM_CLK/func_best_mode_user       0.530       1.177         -           -
SYS_2x_CLK/func_best_mode_user      0.530       0.904         -           -
SYS_2x_CLK/func_worst_mode_user     0.530       0.866         -           -
ate_clk/test_best_mode_user         0.530       1.135         -           -
ate_clk/test_worst_mode_user        0.530       1.135         -           -
-------------------------------------------------------------------------------


Best achievable insertion delay respecting ccopt_initial skew groups is 1.178ns, targetting a maximum insertion delay of 1.767ns
Solving LP: 13 skew groups; 120 fragments, 134 fraglets and 101 vertices; 175 variables and 443 constraints; tolerance 1
No skew group targets were slackened
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:06.7 real=0:00:01.5)
Clock network insertion delays are now [0.652ns, 1.178ns] average 1.168ns std.dev 0.036ns

Skew group insertion delays
===========================

-----------------------------------------------------------------------------------------------------------
Half-corner                Skew Group                    Min ID    Max ID    Skew     Average ID    Std.Dev
-----------------------------------------------------------------------------------------------------------
worst_corner:setup.late    PCI_CLK/func_best_mode        0.652     0.653     0.000      0.653        0.000
worst_corner:setup.late    SDRAM_CLK/func_best_mode      1.177     1.178     0.000      1.178        0.000
worst_corner:setup.late    SYS_2x_CLK/func_best_mode     0.867     0.905     0.039      0.902        0.011
worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    0.867     0.867     0.001      0.867        0.000
worst_corner:setup.late    ate_clk/test_best_mode        1.075     1.136     0.061      1.135        0.002
worst_corner:setup.late    ate_clk/test_worst_mode       1.075     1.135     0.061      1.135        0.002
-----------------------------------------------------------------------------------------------------------


Unbufferable clock nets
=======================

Considered 158 clock nets. No unbufferable clock nets found.


CCOptDebug: After initial cluster: WNS - TNS -; Real time 0:03:18
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40663 and nets=46264 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.8  Real Time: 0:00:02.0  MEM: 4608.367M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3322.84)
Total number of fetched objects 49788
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3356.27 CPU=0:00:31.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3356.27 CPU=0:00:39.7 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:44.4 real=0:00:07.0 totSessionCpu=0:35:23 mem=5058.6M)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
     Summary (cpu=3.21min real=2.08min mem=4616.6M)
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.008  |
|           TNS (ns):| -20.906 |
|    Violating Paths:|   34    |
|          All Paths:|  9697   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     65 (65)      |   -0.027   |     65 (65)      |
|   max_tran     |     56 (56)      |   -0.598   |     56 (56)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.776%
------------------------------------------------------------------
**optDesign ... cpu = 0:04:47, real = 0:03:01, mem = 3330.4M, totSessionCpu=0:35:30 **
*** ClockClustering #1 [finish] (ccopt_design #1) : cpu/real = 0:03:18.8/0:02:07.2 (1.6), totSession cpu/real = 0:35:29.9/0:15:18.3 (2.3), mem = 4650.6M
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:35:32.4/0:15:19.2 (2.3), mem = 4912.3M
Info: 158 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 158 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 



Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 98 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.9/0:00:05.0 (1.2), totSession cpu/real = 0:35:38.3/0:15:24.2 (2.3), mem = 4747.6M
*** Starting optimizing excluded clock nets MEM= 4747.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4747.6M) ***
*** Starting optimizing excluded clock nets MEM= 4747.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4747.6M) ***
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:35:39.2/0:15:25.1 (2.3), mem = 4747.6M
Info: 158 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 158 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.0/0:00:02.7 (1.8), totSession cpu/real = 0:35:44.2/0:15:27.8 (2.3), mem = 4747.3M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:35:45.8/0:15:28.6 (2.3), mem = 4747.3M
Info: 158 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 158 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    70|    74|    -0.65|    89|   178|    -0.03|     0|     0|     0|     0|    -1.01|   -20.91|       0|       0|       0| 42.89%|          |         |
|     0|     0|     0.00|     5|    10|    -0.00|     0|     0|     0|     0|    -0.59|    -6.84|      51|       5|      40| 42.95%| 0:00:02.0|  5486.7M|
|     0|     0|     0.00|     5|    10|    -0.00|     0|     0|     0|     0|    -0.59|    -6.84|       0|       0|       0| 42.95%| 0:00:00.0|  5486.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M2 (z=2)  |         96 | CTS_RULE |
| M5 (z=5)  |         62 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:12.6 real=0:00:03.0 mem=5486.8M) ***


*** Starting refinePlace (0:36:05 mem=5481.5M) ***
Total net bbox length = 8.446e+05 (5.057e+05 3.389e+05) (ext = 9.986e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 488 insts, mean move: 1.00 um, max move: 7.14 um 
	Max move on inst (I_RISC_CORE/FE_OFC2942_n381_1): (158.23, 182.25) --> (162.03, 178.90)
	Runtime: CPU: 0:00:08.9 REAL: 0:00:03.0 MEM: 5514.7MB
Summary Report:
Instances move: 488 (out of 40526 movable)
Instances flipped: 0
Mean displacement: 1.00 um
Max displacement: 7.14 um (Instance: I_RISC_CORE/FE_OFC2942_n381_1) (158.232, 182.248) -> (162.032, 178.904)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.449e+05 (5.059e+05 3.391e+05) (ext = 9.990e+03)
Runtime: CPU: 0:00:09.1 REAL: 0:00:03.0 MEM: 5514.7MB
*** Finished refinePlace (0:36:14 mem=5514.7M) ***
*** maximum move = 7.14 um ***
*** Finished re-routing un-routed nets (5516.7M) ***


*** Finish Physical Update (cpu=0:00:11.9 real=0:00:06.0 mem=5517.0M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:31.0/0:00:12.0 (2.6), totSession cpu/real = 0:36:16.8/0:15:40.5 (2.3), mem = 4949.7M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**optDesign ... cpu = 0:05:35, real = 0:03:24, mem = 3579.7M, totSessionCpu=0:36:17 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 158 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 158 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:36:18.2/0:15:41.6 (2.3), mem = 5211.4M


*info: 158 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3011 no-driver nets excluded.
*info: 158 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.592  TNS Slack -6.842 
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.592|  -6.842|   42.95%|   0:00:00.0| 5397.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.592|  -6.606|   42.95%|   0:00:00.0| 5613.4M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.592|  -6.606|   42.95%|   0:00:01.0| 5618.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.592|  -6.606|   42.95%|   0:00:00.0| 5618.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.277|  -1.812|   42.95%|   0:00:00.0| 5628.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.277|  -1.706|   42.95%|   0:00:01.0| 5634.4M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.277|  -1.706|   42.95%|   0:00:00.0| 5634.4M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.277|  -1.706|   42.95%|   0:00:00.0| 5634.4M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.277|  -1.694|   42.95%|   0:00:00.0| 5634.4M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.277|  -1.683|   42.95%|   0:00:00.0| 5635.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.277|  -1.683|   42.95%|   0:00:00.0| 5635.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.277|  -1.683|   42.95%|   0:00:00.0| 5635.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.272|  -1.659|   42.95%|   0:00:00.0| 5635.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.272|  -1.659|   42.95%|   0:00:01.0| 5635.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.272|  -1.659|   42.95%|   0:00:00.0| 5635.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.272|  -1.659|   42.95%|   0:00:00.0| 5635.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.272|  -1.659|   42.95%|   0:00:00.0| 5635.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.272|  -1.659|   42.95%|   0:00:01.0| 5635.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.272|  -1.659|   42.95%|   0:00:00.0| 5635.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.272|  -1.659|   42.95%|   0:00:00.0| 5635.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.272|  -1.659|   42.95%|   0:00:00.0| 5635.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.272|  -1.659|   42.95%|   0:00:01.0| 5635.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:16.6 real=0:00:06.0 mem=5635.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:16.6 real=0:00:06.0 mem=5635.9M) ***
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M2 (z=2)  |         96 | CTS_RULE |
| M5 (z=5)  |         62 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.272  TNS Slack -1.659 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:23.2/0:00:10.4 (2.2), totSession cpu/real = 0:36:41.4/0:15:51.9 (2.3), mem = 5008.6M
End: GigaOpt Global Optimization
GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
Info: 158 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 158 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:36:44.8/0:15:54.4 (2.3), mem = 5398.6M
Reclaim Optimization WNS Slack -0.272  TNS Slack -1.659 Density 42.95
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.95%|        -|  -0.272|  -1.659|   0:00:00.0| 5400.6M|
|   42.86%|      299|  -0.272|  -1.659|   0:00:14.0| 5593.3M|
|   42.86%|       10|  -0.272|  -1.659|   0:00:02.0| 5593.3M|
|   42.86%|        0|  -0.272|  -1.659|   0:00:01.0| 5593.3M|
|   42.82%|       61|  -0.272|  -1.659|   0:00:03.0| 5593.3M|
|   42.78%|      196|  -0.272|  -1.659|   0:00:04.0| 5593.3M|
|   42.78%|        5|  -0.272|  -1.659|   0:00:01.0| 5593.3M|
|   42.78%|        0|  -0.272|  -1.659|   0:00:00.0| 5593.3M|
|   42.78%|        0|  -0.272|  -1.659|   0:00:01.0| 5593.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.272  TNS Slack -1.659 Density 42.78
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M2 (z=2)  |         96 | CTS_RULE |
| M5 (z=5)  |         62 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:42) (real = 0:00:28.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:42.0/0:00:28.1 (3.6), totSession cpu/real = 0:38:26.8/0:16:22.5 (2.3), mem = 5593.3M
Executing incremental physical updates
Executing incremental physical updates

*** Starting refinePlace (0:38:27 mem=5590.0M) ***
Total net bbox length = 8.449e+05 (5.062e+05 3.386e+05) (ext = 9.992e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 36.467%
Skipped incrNP (cpu=0:00:00.1, real=0:00:01.0, mem=5558.0M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:01.0)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 1249 insts, mean move: 1.80 um, max move: 8.06 um 
	Max move on inst (I_BLENDER_0/FE_OFC2535_n621): (704.98, 212.34) --> (713.03, 212.34)
	Runtime: CPU: 0:00:13.0 REAL: 0:00:05.0 MEM: 5600.5MB
Summary Report:
Instances move: 1249 (out of 40126 movable)
Instances flipped: 733
Mean displacement: 1.80 um
Max displacement: 8.06 um (Instance: I_BLENDER_0/FE_OFC2535_n621) (704.976, 212.344) -> (713.032, 212.344)
	Length: 6 sites, height: 1 rows, site name: unit, cell type: INVX2_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.437e+05 (5.051e+05 3.387e+05) (ext = 9.990e+03)
Runtime: CPU: 0:00:13.3 REAL: 0:00:06.0 MEM: 5600.5MB
*** Finished refinePlace (0:38:41 mem=5600.5M) ***
Ripped up 0 affected routes.
End: Area Reclaim Optimization (cpu=0:01:57, real=0:00:35, mem=5046.51M, totSessionCpu=0:38:42).
Re-routed 0 nets
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40319 and nets=45921 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 5046.512M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3607.61)
Total number of fetched objects 49398
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3630.1 CPU=0:00:31.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3630.1 CPU=0:00:40.3 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:52.5 real=0:00:10.0 totSessionCpu=0:39:37 mem=5291.0M)
CCOptHook: Starting main GigaOpt + CCOpt optimization
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -wtns -integratedAreaOpt -pgMode all -usefulSkew -clockTreeOpt -ensureReclusterForSkew -reclusterMax 2 -enablePostOptRecluster -ipoTgtSlackCoef 0 -effTgtSlackCoef -2 -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 158 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 158 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:39:42.2/0:16:44.3 (2.4), mem = 5145.7M


*info: 158 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3010 no-driver nets excluded.
*info: 158 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.272 TNS Slack -1.189 Density 42.78
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.087|-0.917|
|reg2cgate                    |-0.272|-0.272|
|reg2reg                      | 0.252| 0.000|
|HEPG                         |-0.272|-0.272|
|All Paths                    |-0.272|-1.189|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.272ns TNS -; reg2reg* WNS 0.252ns TNS -; HEPG WNS -0.272ns TNS -; all paths WNS -0.272ns TNS -1.189ns; Real time 0:05:03
Active Path Group: reg2cgate reg2reg  
Info: initial physical memory for 9 CRR processes is 896.79MB.
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.272|   -0.272|  -0.272|   -1.189|   42.78%|   0:00:00.0| 5332.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.272|   -0.272|  -0.272|   -1.189|   42.78%|   0:00:00.0| 5428.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=5428.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:22.0 mem=5428.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.087|-0.917|
|reg2cgate                    |-0.272|-0.272|
|reg2reg                      | 0.252| 0.000|
|HEPG                         |-0.272|-0.272|
|All Paths                    |-0.272|-1.189|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.272ns TNS -; reg2reg* WNS 0.252ns TNS -; HEPG WNS -0.272ns TNS -; all paths WNS -0.272ns TNS -1.189ns; Real time 0:05:25
** GigaOpt Optimizer WNS Slack -0.272 TNS Slack -1.189 Density 42.78
** GigaOpt Optimizer WNS Slack -0.272 TNS Slack -1.189 Density 42.78
OptDebug: Start of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.087|-0.917|
|reg2cgate                    |-0.272|-0.272|
|reg2reg                      | 0.252| 0.000|
|HEPG                         |-0.272|-0.272|
|All Paths                    |-0.272|-1.189|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.272ns TNS -; reg2reg* WNS 0.252ns TNS -; HEPG WNS -0.272ns TNS -; all paths WNS -0.272ns TNS -1.189ns; Real time 0:05:26
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.272|   -0.272|  -0.272|   -1.189|   42.78%|   0:00:00.0| 5428.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.272|   -0.272|  -0.272|   -1.189|   42.78%|   0:00:00.0| 5479.5M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=5479.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=5479.5M) ***
OptDebug: End of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.087|-0.917|
|reg2cgate                    |-0.272|-0.272|
|reg2reg                      | 0.252| 0.000|
|HEPG                         |-0.272|-0.272|
|All Paths                    |-0.272|-1.189|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.272ns TNS -; reg2reg* WNS 0.252ns TNS -; HEPG WNS -0.272ns TNS -; all paths WNS -0.272ns TNS -1.189ns; Real time 0:05:27
Enabling CCOpt clock tree skewing

OptDebug: Start of Optimizer WNS Pass 2:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.087|-0.917|
|reg2cgate                    |-0.272|-0.272|
|reg2reg                      | 0.252| 0.000|
|HEPG                         |-0.272|-0.272|
|All Paths                    |-0.272|-1.189|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2cgate* WNS -0.272ns TNS -; reg2reg* WNS 0.252ns TNS -; HEPG WNS -0.272ns TNS -; all paths WNS -0.272ns TNS -1.189ns; Real time 0:05:27
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.272|   -0.272|  -0.272|   -1.189|   42.78%|   0:00:00.0| 5474.5M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.272ns TNS -0.272ns; reg2reg* WNS 0.252ns TNS 0.000ns; HEPG WNS -0.272ns TNS -0.272ns; all paths WNS -0.272ns TNS -1.189ns; Real time 0:05:28
Skewing adjustors, iteration 1
Band size: up 0.001ns, down 0.001ns
Computing CTS timing windows, iteration 1...
  Performing useful skew pass 0...
    Adjustment: advance of 0.027ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.027ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.027ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.027ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
    Adjustment: advance of 0.027ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 4 done.
  Performing useful skew pass 5...
    Adjustment: advance of 0.027ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 5 done.
  Performing useful skew pass 6...
    Adjustment: advance of 0.027ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 6 done.
  Performing useful skew pass 7...
    Adjustment: advance of 0.027ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 7 done.
  Performing useful skew pass 8...
    Adjustment: advance of 0.027ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 8 done.
  Performing useful skew pass 9...
    Adjustment: advance of 0.027ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 9 done.
  Max adjustment 0.027ns, total adjustment 0.274ns.
Computing CTS timing windows, iteration 1 done.
CCOptDebug: After useful skew*: reg2cgate* WNS 0.002ns TNS 0.000ns; reg2reg* WNS 0.252ns TNS 0.000ns; HEPG WNS 0.002ns TNS 0.000ns; all paths WNS -0.087ns TNS -0.917ns; Real time 0:05:29
|   0.000|   -0.087|   0.000|   -0.917|   42.78%|   0:00:01.0| 5500.0M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=5500.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=5500.0M) ***
OptDebug: End of Optimizer WNS Pass 2:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.087|-0.917|
|reg2cgate                    | 0.002| 0.000|
|reg2reg                      | 0.252| 0.000|
|HEPG                         | 0.002| 0.000|
|All Paths                    |-0.087|-0.917|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2cgate* WNS 0.002ns TNS -; reg2reg* WNS 0.252ns TNS -; HEPG WNS 0.002ns TNS -; all paths WNS -0.087ns TNS -0.917ns; Real time 0:05:29
** GigaOpt Optimizer WNS Slack -0.087 TNS Slack -0.917 Density 42.78
CCOptDebug: Before full cluster: reg2cgate* WNS 0.002ns TNS -; reg2reg* WNS 0.252ns TNS -; HEPG WNS 0.002ns TNS -; all paths WNS -0.087ns TNS -0.917ns; Real time 0:05:29
Populating Timing Chain Manager...
Populating Timing Chain Manager done.
Creating worst chain report...
Creating worst chain report done.

Worst chain:
============

,-o occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]
| |     .../CLK @+0.867ns constraint=(-0.638ns,+0.900ns) chosen=(-0.336ns,+0.250ns)
| |             location=(13.984,331.208) slew=(launch: 0.042ns, capture: 0.042ns)
| |   slack 0.668ns .../Q -> .../D (distance: 12.312um)
| |                 delays=(launch: 0.908ns, datapath: 1.632ns, capture: 0.908ns, adjust: 2.300ns)
| |                 launch/capture clock SYS_2x_CLK in analysis view func_worst_scenario
| |                 path group reg2reg
`-o occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]
  |     .../CLK @+0.867ns constraint=(-0.638ns,+0.900ns) chosen=(-0.336ns,+0.250ns)
  |             location=(13.984,331.208) slew=(launch: 0.042ns, capture: 0.042ns)
  |   slack 0.779ns .../Q -> .../D (distance: 27.512um)
  |                 delays=(launch: 0.908ns, datapath: 1.521ns, capture: 0.908ns, adjust: 2.300ns)
  |                 launch/capture clock SYS_2x_CLK in analysis view test_worst_scenario
  |                 path group reg2reg
  o occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg
  |     .../CLK @+0.867ns constraint=(-0.638ns,+0.900ns) chosen=(-0.392ns,+0.566ns)
  |             location=(17.328,337.592) slew=(launch: 0.042ns, capture: 0.042ns)
  |   slack 1.132ns .../Q -> .../D (distance: 8.816um)
  |                 delays=(launch: 0.908ns, datapath: 0.894ns, capture: 0.634ns, adjust: 2.300ns)
  |                 launch/capture clock SYS_2x_CLK in analysis view func_worst_scenario
  |                 path group reg2reg
  o occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg
  |     .../CLK @+0.593ns constraint=(-0.364ns,+1.175ns) chosen=(-0.364ns,+0.001ns)
  |             location=(22.040,330.904) slew=(launch: 0.042ns, capture: 0.042ns)
  |   *WNS* 0.002ns .../Q -> .../EN (distance: 43.624um)
  |                 delays=(launch: 0.634ns, datapath: 0.629ns, capture: 1.365ns, adjust: -0.100ns)
  |                 launch/capture clock SYS_2x_CLK in analysis view test_worst_scenario
  |                 path group reg2cgate
  g occ_int2/fast_clk_0_clkgt/u_icg
  |     .../CLK @+0.100ns constraint=(-0.000ns,+0.000ns) chosen=(-0.001ns,+0.000ns)
  |             location=(62.776,332.880) slew=(launch: 0.038ns, capture: 0.038ns)
  |     clock gate above
  o I_CLOCKING/sys_2x_rst_ff_reg
  |     .../CLK @+0.478ns constraint=(-0.285ns,+0.670ns) chosen=(-0.285ns,+0.670ns)
  |             location=(47.424,334.552) slew=(launch: 0.037ns, capture: 0.037ns)
  |   slack 1.797ns .../Q -> .../D (distance: 4.864um)
  |                 delays=(launch: 0.908ns, datapath: 0.788ns, capture: 0.908ns, adjust: 2.300ns)
  |                 launch/capture clock SYS_2x_CLK in analysis view test_worst_scenario
  |                 path group reg2reg
  o I_CLOCKING/sys_2x_rst_n_buf_reg
  |     .../CLK @+0.478ns constraint=(-0.285ns,+0.670ns) chosen=(-0.285ns,+0.670ns)
  |             location=(53.048,334.248) slew=(launch: 0.037ns, capture: 0.037ns)
  :   slack (no timing path)

Clock network insertion delays are now [0.593ns, 1.178ns] average 1.168ns std.dev 0.037ns
Clock DAG stats before clustering:
  cell counts      : b=88, i=2, icg=26, dcg=0, l=37, total=153
  sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
  misc counts      : r=5, pp=1, mci=36
  cell areas       : b=782.764um^2, i=23.381um^2, icg=171.801um^2, dcg=0.000um^2, l=107.249um^2, total=1085.195um^2
  cell capacitance : b=245.759fF, i=2.754fF, icg=18.385fF, dcg=0.000fF, l=37.673fF, total=304.570fF
  sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
  wire capacitance : top=0.000fF, trunk=515.713fF, leaf=2007.337fF, total=2523.050fF
  wire lengths     : top=0.000um, trunk=4980.276um, leaf=18649.486um, total=23629.762um
  hp wire lengths  : top=0.000um, trunk=4401.160um, leaf=10218.397um, total=14619.557um
Clock DAG net violations before clustering:
  Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Capacitance          : {count=10, worst=[23.435fF, 2.778fF, 2.041fF, 1.723fF, 1.536fF, 1.437fF, 0.527fF, 0.276fF, 0.142fF, 0.016fF]} avg=3.391fF sd=7.101fF sum=33.912fF
Clock DAG primary half-corner transition distribution before clustering:
  Trunk : target=0.075ns count=1 avg=0.055ns sd=0.000ns min=0.055ns max=0.055ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
  Trunk : target=0.172ns count=4 avg=0.027ns sd=0.006ns min=0.020ns max=0.033ns {4 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
  Trunk : target=0.175ns count=1 avg=0.026ns sd=0.000ns min=0.026ns max=0.026ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
  Trunk : target=0.177ns count=4 avg=0.070ns sd=0.018ns min=0.055ns max=0.092ns {4 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
  Trunk : target=0.180ns count=1 avg=0.126ns sd=0.000ns min=0.126ns max=0.126ns {0 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
  Trunk : target=0.184ns count=5 avg=0.118ns sd=0.004ns min=0.114ns max=0.123ns {0 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
  Trunk : target=0.185ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
  Trunk : target=0.209ns count=1 avg=0.065ns sd=0.000ns min=0.065ns max=0.065ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
  Trunk : target=0.224ns count=1 avg=0.043ns sd=0.000ns min=0.043ns max=0.043ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
  Trunk : target=0.235ns count=2 avg=0.093ns sd=0.023ns min=0.077ns max=0.110ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
  Trunk : target=0.235ns count=3 avg=0.065ns sd=0.008ns min=0.056ns max=0.072ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
  Trunk : target=0.241ns count=1 avg=0.078ns sd=0.000ns min=0.078ns max=0.078ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
  Trunk : target=0.244ns count=38 avg=0.128ns sd=0.070ns min=0.000ns max=0.233ns {22 <= 0.146ns, 7 <= 0.195ns, 5 <= 0.219ns, 3 <= 0.232ns, 1 <= 0.244ns}
  Leaf  : target=0.078ns count=11 avg=0.063ns sd=0.012ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
  Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.008ns min=0.068ns max=0.087ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
  Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
  Leaf  : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
  Leaf  : target=0.209ns count=1 avg=0.059ns sd=0.000ns min=0.059ns max=0.059ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
  Leaf  : target=0.224ns count=5 avg=0.105ns sd=0.011ns min=0.086ns max=0.114ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
  Leaf  : target=0.235ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
  Leaf  : target=0.244ns count=71 avg=0.108ns sd=0.064ns min=0.038ns max=0.244ns {58 <= 0.146ns, 0 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 11 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
Clock DAG library cell distribution before clustering {count}:
   Bufs: NBUFFX32_LVT: 67 NBUFFX16_LVT: 4 NBUFFX8_LVT: 4 NBUFFX4_LVT: 3 NBUFFX2_LVT: 10 
   Invs: IBUFFX32_RVT: 2 
   ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 12 CGLNPRX2_LVT: 4 
 Logics: LSUPX8_LVT: 1 AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 AO22X1_RVT: 16 
Synthesizing clock trees...
  Preparing To Balance...
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Load db... (mem=5.2M)
[PSP]    Read data from FE... (mem=5.2M)
[PSP]    Read rows... (mem=5.2M)
**WARN: (IMPPSP-1132):	For techSite unitdouble, have a total of 6 rows defined outside of core-box
**WARN: [PSP]    Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[PSP]    Done Read rows (cpu=0.000s, mem=5.2M)

[PSP]    Read module constraints... (mem=5.2M)
[PSP]    Done Read module constraints (cpu=0.000s, mem=5.2M)

[PSP]    Done Read data from FE (cpu=0.080s, mem=5.2M)

[PSP]    Done Load db (cpu=0.080s, mem=5.2M)

[PSP]    Constructing placeable region... (mem=5.2M)
**WARN: [PSP]    Hinsts PD_RISC_CORE and core region have partial overlap region (10.032 10.032 420.032 185.032)
[PSP]    Compute region effective width... (mem=5.2M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=5.2M)

[PSP]    Done Constructing placeable region (cpu=0.020s, mem=5.2M)

  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=1, i=2, icg=26, dcg=0, l=37, total=66
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=6.099um^2, i=23.381um^2, icg=171.801um^2, dcg=0.000um^2, l=107.249um^2, total=308.531um^2
      hp wire lengths  : top=0.000um, trunk=316.616um, leaf=7283.125um, total=7599.741um
    Clock DAG library cell distribution before merging {count}:
       Bufs: NBUFFX16_LVT: 1 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 12 CGLNPRX2_LVT: 4 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 2 AO22X2_RVT: 16 AO21X1_LVT: 2 AO22X1_RVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             26
    Globally unique enables                       25
    Potentially mergeable clock gates              1
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    -------------------------------------------------------
    Cannot merge reason               Number of occurrences
    -------------------------------------------------------
    GloballyUnique                             24
    ClockGateMergingDisabledOnTree              2
    -------------------------------------------------------
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                             37
    Globally unique logic expressions              37
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  37
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:03.4 real=0:00:02.9)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=1, i=2, icg=26, dcg=0, l=37, total=66
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=10.674um^2, i=23.381um^2, icg=196.199um^2, dcg=0.000um^2, l=111.823um^2, total=342.078um^2
      hp wire lengths  : top=0.000um, trunk=316.616um, leaf=7283.125um, total=7599.741um
    Clock DAG library cell distribution before clustering {count}:
       Bufs: NBUFFX32_LVT: 1 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 17 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X2_HVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : .
    ..20% ..    
    .    
    40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.1 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.4 real=0:00:00.3)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
**WARN: (IMPCCOPT-1287):	CCOpt clustering wanted to clone for insertion delay but the node, cell I_SDRAM_TOP/I_SDRAM_IF/U303 (a lib_cell IBUFFX32_RVT), cannot be cloned for these reasons: ClockDriverInverterCloningDisabled {correspondingCell: dont_touch.prevent_assign}.
Type 'man IMPCCOPT-1287' for more detail.
**WARN: (IMPCCOPT-1287):	CCOpt clustering wanted to clone for insertion delay but the node, cell I_SDRAM_TOP/I_SDRAM_IF/U303 (a lib_cell IBUFFX32_RVT), cannot be cloned for these reasons: ClockDriverInverterCloningDisabled {correspondingCell: dont_touch.prevent_assign}.
Type 'man IMPCCOPT-1287' for more detail.
      Clustering clock_tree SYS_CLK...
      Clustering clock_tree SYS_CLK done.
      Clustering clock_tree PCI_CLK...
      Clustering clock_tree PCI_CLK done.
      Clustering clock_tree SDRAM_CLK...
      Clustering clock_tree SDRAM_CLK done.
      Clustering clock_tree SYS_2x_CLK...
      Clustering clock_tree SYS_2x_CLK done.
      Clustering clock_tree ate_clk...
      Clustering clock_tree ate_clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=75, i=2, icg=26, dcg=0, l=37, total=140
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=785.051um^2, i=23.381um^2, icg=187.050um^2, dcg=0.000um^2, l=111.823um^2, total=1107.305um^2
      hp wire lengths  : top=0.000um, trunk=3808.512um, leaf=9001.540um, total=12810.052um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: NBUFFX32_LVT: 73 NBUFFX8_LVT: 1 NBUFFX2_LVT: 1 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 11 CGLPPRX2_LVT: 6 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X2_HVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:04.9 real=0:00:02.7)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.

*** Starting refinePlace (0:40:18 mem=7203.4M) ***
Total net bbox length = 8.419e+05 (5.039e+05 3.380e+05) (ext = 1.000e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 525 insts, mean move: 2.24 um, max move: 19.00 um 
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U15580): (79.19, 332.73) --> (66.88, 339.42)
	Runtime: CPU: 0:00:12.6 REAL: 0:00:04.0 MEM: 7193.0MB
Summary Report:
Instances move: 525 (out of 40266 movable)
Instances flipped: 0
Mean displacement: 2.24 um
Max displacement: 19.00 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/U15580) (79.192, 332.728) -> (66.88, 339.416)
	Length: 11 sites, height: 1 rows, site name: unit, cell type: AO22X2_HVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.430e+05 (5.045e+05 3.385e+05) (ext = 1.001e+04)
Runtime: CPU: 0:00:12.8 REAL: 0:00:05.0 MEM: 7193.0MB
*** Finished refinePlace (0:40:30 mem=7193.0M) ***
    ClockRefiner summary
    All clock instances: Moved 177, flipped 49 and cell swapped 0 (out of a total of 3617).
    All Clock instances: Average move = 4.67um
    The largest move was 19 um for I_SDRAM_TOP/I_SDRAM_IF/U15579.

    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:14.1 real=0:00:05.8)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...

    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock tree timing engine global stage delay update for worst_corner:setup.late...
    Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ------------------------------------
    Movement (um)        Number of cells
    ------------------------------------
    [0.304,2.1736)             15
    [2.1736,4.0432)            30
    [4.0432,5.9128)             5
    [5.9128,7.7824)            10
    [7.7824,9.652)              5
    [9.652,11.5216)             4
    [11.5216,13.3912)           8
    [13.3912,15.2608)           6
    [15.2608,17.1304)           6
    [17.1304,19)               10
    ------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------
       19            (79.192,332.728)    (66.880,339.416)    cell I_SDRAM_TOP/I_SDRAM_IF/U15580 (a lib_cell AO22X2_HVT) at (66.880,339.416), in power domain PD_ORCA_TOP
       19            (79.192,332.728)    (66.880,326.040)    cell I_SDRAM_TOP/I_SDRAM_IF/U15579 (a lib_cell AO22X2_HVT) at (66.880,326.040), in power domain PD_ORCA_TOP
       18.544        (79.192,332.728)    (87.704,342.760)    cell I_SDRAM_TOP/I_SDRAM_IF/U15577 (a lib_cell AO22X2_HVT) at (87.704,342.760), in power domain PD_ORCA_TOP
       18.544        (79.192,332.728)    (87.704,322.696)    cell I_SDRAM_TOP/I_SDRAM_IF/U15575 (a lib_cell AO22X2_HVT) at (87.704,322.696), in power domain PD_ORCA_TOP
       18.392        (79.192,332.728)    (70.832,342.760)    cell I_SDRAM_TOP/I_SDRAM_IF/U15574 (a lib_cell AO22X2_HVT) at (70.832,342.760), in power domain PD_ORCA_TOP
       18.392        (79.192,332.728)    (70.832,322.696)    cell I_SDRAM_TOP/I_SDRAM_IF/U15573 (a lib_cell AO22X2_HVT) at (70.832,322.696), in power domain PD_ORCA_TOP
       18.24         (79.192,332.728)    (64.296,329.384)    cell I_SDRAM_TOP/I_SDRAM_IF/U15571 (a lib_cell AO22X2_HVT) at (64.296,329.384), in power domain PD_ORCA_TOP
       17.936        (79.192,332.728)    (64.600,336.072)    cell I_SDRAM_TOP/I_SDRAM_IF/U15570 (a lib_cell AO22X2_HVT) at (64.600,336.072), in power domain PD_ORCA_TOP
       17.176        (79.192,332.728)    (75.392,319.352)    cell I_SDRAM_TOP/I_SDRAM_IF/U15568 (a lib_cell AO22X2_HVT) at (75.392,319.352), in power domain PD_ORCA_TOP
       17.176        (79.192,332.728)    (75.392,346.104)    cell I_SDRAM_TOP/I_SDRAM_IF/U15569 (a lib_cell AO22X2_HVT) at (75.392,346.104), in power domain PD_ORCA_TOP
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:15.5 real=0:00:06.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=75, i=2, icg=26, dcg=0, l=37, total=140
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=785.051um^2, i=23.381um^2, icg=187.050um^2, dcg=0.000um^2, l=111.823um^2, total=1107.305um^2
      cell capacitance : b=246.012fF, i=2.754fF, icg=18.444fF, dcg=0.000fF, l=35.122fF, total=302.333fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=538.233fF, leaf=1876.269fF, total=2414.502fF
      wire lengths     : top=0.000um, trunk=5270.592um, leaf=17601.961um, total=22872.553um
      hp wire lengths  : top=0.000um, trunk=4335.040um, leaf=9093.348um, total=13428.388um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=21, worst=[0.166ns, 0.165ns, 0.162ns, 0.161ns, 0.158ns, 0.151ns, 0.140ns, 0.135ns, 0.133ns, 0.132ns, ...]} avg=0.108ns sd=0.061ns sum=2.270ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.184ns count=9 avg=0.120ns sd=0.008ns min=0.111ns max=0.132ns {1 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Trunk : target=0.235ns count=3 avg=0.099ns sd=0.023ns min=0.075ns max=0.120ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.120ns sd=0.000ns min=0.120ns max=0.120ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.184ns sd=0.000ns min=0.184ns max=0.184ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=35 avg=0.211ns sd=0.163ns min=0.000ns max=0.410ns {19 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns} {0 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 2 <= 0.366ns, 14 > 0.366ns}
      Leaf  : target=0.078ns count=6 avg=0.055ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=77 avg=0.120ns sd=0.066ns min=0.041ns max=0.255ns {61 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 11 <= 0.244ns} {5 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: NBUFFX32_LVT: 73 NBUFFX8_LVT: 1 NBUFFX2_LVT: 1 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 11 CGLPPRX2_LVT: 6 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X2_HVT: 16 
    Internal Fragment Window Outage Statistics {Sinks: 3555; Under-delay Violations: 218 {Worst: 0.530ns, Mean: 0.080ns, Total: 17.463ns}; Over-delay Violations: 70 {Worst: 0.478ns, Mean: 0.174ns, Total: 12.151ns}}
    Legalizer API calls during this step: 2255 succeeded with high effort: 2255 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:21.0 real=0:00:10.0)
  Looking for fanout violations...
  Looking for fanout violations done.
  Stage::Clustering done. (took cpu=0:00:21.1 real=0:00:10.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Clock tree timing engine global stage delay update for worst_corner:setup.late...
    Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
    Fixing clock tree overload: ...20% ...40% 
    ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=79, i=2, icg=26, dcg=0, l=37, total=144
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=793.183um^2, i=23.381um^2, icg=187.050um^2, dcg=0.000um^2, l=107.757um^2, total=1111.372um^2
      cell capacitance : b=248.262fF, i=2.754fF, icg=18.444fF, dcg=0.000fF, l=37.635fF, total=307.095fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=536.025fF, leaf=1873.662fF, total=2409.688fF
      wire lengths     : top=0.000um, trunk=5245.816um, leaf=17588.737um, total=22834.553um
      hp wire lengths  : top=0.000um, trunk=4312.392um, leaf=9084.532um, total=13396.924um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.184ns count=9 avg=0.120ns sd=0.008ns min=0.111ns max=0.132ns {1 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Trunk : target=0.235ns count=3 avg=0.100ns sd=0.023ns min=0.075ns max=0.122ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.120ns sd=0.000ns min=0.120ns max=0.120ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.184ns sd=0.000ns min=0.184ns max=0.184ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=39 avg=0.123ns sd=0.063ns min=0.000ns max=0.218ns {23 <= 0.146ns, 11 <= 0.195ns, 5 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=6 avg=0.055ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=77 avg=0.106ns sd=0.062ns min=0.041ns max=0.243ns {65 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: NBUFFX32_LVT: 73 NBUFFX8_LVT: 1 NBUFFX2_LVT: 5 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 11 CGLPPRX2_LVT: 6 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Legalizer API calls during this step: 162 succeeded with high effort: 162 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:01.7 real=0:00:01.3)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=79, i=2, icg=26, dcg=0, l=37, total=144
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=793.183um^2, i=23.381um^2, icg=187.050um^2, dcg=0.000um^2, l=107.757um^2, total=1111.372um^2
      cell capacitance : b=248.262fF, i=2.754fF, icg=18.444fF, dcg=0.000fF, l=37.635fF, total=307.095fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=536.025fF, leaf=1873.662fF, total=2409.688fF
      wire lengths     : top=0.000um, trunk=5245.816um, leaf=17588.737um, total=22834.553um
      hp wire lengths  : top=0.000um, trunk=4312.392um, leaf=9084.532um, total=13396.924um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.184ns count=9 avg=0.120ns sd=0.008ns min=0.111ns max=0.132ns {1 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Trunk : target=0.235ns count=3 avg=0.100ns sd=0.023ns min=0.075ns max=0.122ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.120ns sd=0.000ns min=0.120ns max=0.120ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.184ns sd=0.000ns min=0.184ns max=0.184ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=39 avg=0.123ns sd=0.063ns min=0.000ns max=0.218ns {23 <= 0.146ns, 11 <= 0.195ns, 5 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=6 avg=0.055ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=77 avg=0.106ns sd=0.062ns min=0.041ns max=0.243ns {65 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: NBUFFX32_LVT: 73 NBUFFX8_LVT: 1 NBUFFX2_LVT: 5 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 11 CGLPPRX2_LVT: 6 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:01.8 real=0:00:01.5)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=79, i=2, icg=26, dcg=0, l=37, total=144
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=793.183um^2, i=23.381um^2, icg=187.050um^2, dcg=0.000um^2, l=107.757um^2, total=1111.372um^2
      cell capacitance : b=248.262fF, i=2.754fF, icg=18.444fF, dcg=0.000fF, l=37.635fF, total=307.095fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=536.025fF, leaf=1873.662fF, total=2409.688fF
      wire lengths     : top=0.000um, trunk=5245.816um, leaf=17588.737um, total=22834.553um
      hp wire lengths  : top=0.000um, trunk=4312.392um, leaf=9084.532um, total=13396.924um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.184ns count=9 avg=0.120ns sd=0.008ns min=0.111ns max=0.132ns {1 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Trunk : target=0.235ns count=3 avg=0.100ns sd=0.023ns min=0.075ns max=0.122ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.120ns sd=0.000ns min=0.120ns max=0.120ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.184ns sd=0.000ns min=0.184ns max=0.184ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=39 avg=0.123ns sd=0.063ns min=0.000ns max=0.218ns {23 <= 0.146ns, 11 <= 0.195ns, 5 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=6 avg=0.055ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=77 avg=0.106ns sd=0.062ns min=0.041ns max=0.243ns {65 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: NBUFFX32_LVT: 73 NBUFFX8_LVT: 1 NBUFFX2_LVT: 5 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 11 CGLPPRX2_LVT: 6 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=79, i=2, icg=26, dcg=0, l=37, total=144
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=793.183um^2, i=23.381um^2, icg=187.050um^2, dcg=0.000um^2, l=107.757um^2, total=1111.372um^2
      cell capacitance : b=248.262fF, i=2.754fF, icg=18.444fF, dcg=0.000fF, l=37.635fF, total=307.095fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=536.025fF, leaf=1873.662fF, total=2409.688fF
      wire lengths     : top=0.000um, trunk=5245.816um, leaf=17588.737um, total=22834.553um
      hp wire lengths  : top=0.000um, trunk=4312.392um, leaf=9084.532um, total=13396.924um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.184ns count=9 avg=0.120ns sd=0.008ns min=0.111ns max=0.132ns {1 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Trunk : target=0.235ns count=3 avg=0.100ns sd=0.023ns min=0.075ns max=0.122ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.120ns sd=0.000ns min=0.120ns max=0.120ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.184ns sd=0.000ns min=0.184ns max=0.184ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=39 avg=0.123ns sd=0.063ns min=0.000ns max=0.218ns {23 <= 0.146ns, 11 <= 0.195ns, 5 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=6 avg=0.055ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=77 avg=0.106ns sd=0.062ns min=0.041ns max=0.243ns {65 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: NBUFFX32_LVT: 73 NBUFFX8_LVT: 1 NBUFFX2_LVT: 5 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 11 CGLPPRX2_LVT: 6 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=80, i=2, icg=26, dcg=0, l=37, total=145
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=795.217um^2, i=23.381um^2, icg=187.050um^2, dcg=0.000um^2, l=107.757um^2, total=1113.405um^2
      cell capacitance : b=248.824fF, i=2.754fF, icg=18.444fF, dcg=0.000fF, l=37.635fF, total=307.658fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=536.267fF, leaf=1873.662fF, total=2409.929fF
      wire lengths     : top=0.000um, trunk=5247.183um, leaf=17588.737um, total=22835.920um
      hp wire lengths  : top=0.000um, trunk=4328.808um, leaf=9084.532um, total=13413.340um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.184ns count=9 avg=0.120ns sd=0.008ns min=0.111ns max=0.132ns {0 <= 0.111ns, 9 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Trunk : target=0.235ns count=3 avg=0.100ns sd=0.023ns min=0.075ns max=0.122ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.120ns sd=0.000ns min=0.120ns max=0.120ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=40 avg=0.121ns sd=0.063ns min=0.000ns max=0.218ns {24 <= 0.146ns, 11 <= 0.195ns, 5 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=6 avg=0.055ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=77 avg=0.106ns sd=0.062ns min=0.041ns max=0.243ns {65 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: NBUFFX32_LVT: 73 NBUFFX8_LVT: 1 NBUFFX2_LVT: 6 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 11 CGLPPRX2_LVT: 6 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=79, i=2, icg=26, dcg=0, l=37, total=144
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=784.543um^2, i=23.381um^2, icg=187.050um^2, dcg=0.000um^2, l=107.757um^2, total=1102.731um^2
      cell capacitance : b=245.482fF, i=2.754fF, icg=18.444fF, dcg=0.000fF, l=37.635fF, total=304.315fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=535.261fF, leaf=1873.662fF, total=2408.924fF
      wire lengths     : top=0.000um, trunk=5237.759um, leaf=17588.737um, total=22826.496um
      hp wire lengths  : top=0.000um, trunk=4312.544um, leaf=9084.532um, total=13397.076um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.184ns count=9 avg=0.120ns sd=0.008ns min=0.111ns max=0.132ns {0 <= 0.111ns, 9 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.185ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Trunk : target=0.235ns count=3 avg=0.100ns sd=0.023ns min=0.075ns max=0.122ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.120ns sd=0.000ns min=0.120ns max=0.120ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=39 avg=0.123ns sd=0.063ns min=0.000ns max=0.218ns {23 <= 0.146ns, 11 <= 0.195ns, 5 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=6 avg=0.055ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=77 avg=0.106ns sd=0.062ns min=0.041ns max=0.243ns {65 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: NBUFFX32_LVT: 72 NBUFFX8_LVT: 1 NBUFFX2_LVT: 6 
       Invs: IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 11 CGLPPRX2_LVT: 6 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Legalizer API calls during this step: 83 succeeded with high effort: 83 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:02.1 real=0:00:02.1)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=82, i=2, icg=26, dcg=0, l=37, total=147
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=798.266um^2, i=13.215um^2, icg=184.000um^2, dcg=0.000um^2, l=107.757um^2, total=1103.239um^2
      cell capacitance : b=250.373fF, i=1.537fF, icg=18.433fF, dcg=0.000fF, l=37.635fF, total=307.978fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=557.587fF, leaf=1963.456fF, total=2521.043fF
      wire lengths     : top=0.000um, trunk=5466.221um, leaf=18474.288um, total=23940.509um
      hp wire lengths  : top=0.000um, trunk=4780.856um, leaf=9977.988um, total=14758.844um
    Clock DAG net violations after 'Reducing delay of long paths':
      Capacitance : {count=1, worst=[9.098fF]} avg=9.098fF sd=0.000fF sum=9.098fF
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.116ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
      Trunk : target=0.177ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=8 avg=0.120ns sd=0.009ns min=0.111ns max=0.132ns {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=3 avg=0.096ns sd=0.019ns min=0.075ns max=0.111ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=42 avg=0.121ns sd=0.063ns min=0.000ns max=0.221ns {25 <= 0.146ns, 12 <= 0.195ns, 3 <= 0.219ns, 2 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=6 avg=0.055ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=77 avg=0.107ns sd=0.062ns min=0.041ns max=0.243ns {65 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
    Clock DAG library cell distribution after 'Reducing delay of long paths' {count}:
       Bufs: NBUFFX32_LVT: 72 NBUFFX16_LVT: 1 NBUFFX8_LVT: 3 NBUFFX2_LVT: 6 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 10 CGLPPRX2_LVT: 7 CGLNPRX2_LVT: 1 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Legalizer API calls during this step: 7222 succeeded with high effort: 7222 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:01:06 real=0:01:06)
  Stage::Insertion Delay Reduction done. (took cpu=0:01:09 real=0:01:09)
  CCOpt::Phase::Construction done. (took cpu=0:01:32 real=0:01:20)
  CCOpt::Phase::Implementation...
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Routing...
  Routing unrouted datapath nets connected to clock instances...
    Routed 67 unrouted datapath nets connected to clock instances
  Routing unrouted datapath nets connected to clock instances done.
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=82, i=2, icg=26, dcg=0, l=37, total=147
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=798.266um^2, i=13.215um^2, icg=184.000um^2, dcg=0.000um^2, l=107.757um^2, total=1103.239um^2
    cell capacitance : b=250.373fF, i=1.537fF, icg=18.433fF, dcg=0.000fF, l=37.635fF, total=307.978fF
    sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=567.787fF, leaf=1981.423fF, total=2549.211fF
    wire lengths     : top=0.000um, trunk=5466.221um, leaf=18474.288um, total=23940.509um
    hp wire lengths  : top=0.000um, trunk=4780.856um, leaf=9977.988um, total=14758.844um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Capacitance          : {count=1, worst=[9.247fF]} avg=9.247fF sd=0.000fF sum=9.247fF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.116ns count=2 avg=0.058ns sd=0.009ns min=0.051ns max=0.064ns {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
    Trunk : target=0.177ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.082ns sd=0.000ns min=0.082ns max=0.082ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=8 avg=0.120ns sd=0.009ns min=0.111ns max=0.132ns {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.224ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.235ns count=3 avg=0.097ns sd=0.019ns min=0.076ns max=0.112ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.235ns count=1 avg=0.114ns sd=0.000ns min=0.114ns max=0.114ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.241ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.244ns count=39 avg=0.125ns sd=0.065ns min=0.000ns max=0.223ns {22 <= 0.146ns, 10 <= 0.195ns, 5 <= 0.219ns, 2 <= 0.232ns, 0 <= 0.244ns}
    Leaf  : target=0.078ns count=6 avg=0.056ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.175ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.224ns count=5 avg=0.103ns sd=0.016ns min=0.075ns max=0.114ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Leaf  : target=0.244ns count=72 avg=0.108ns sd=0.064ns min=0.041ns max=0.244ns {60 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 11 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: NBUFFX32_LVT: 72 NBUFFX16_LVT: 1 NBUFFX8_LVT: 3 NBUFFX2_LVT: 6 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 10 CGLPPRX2_LVT: 7 CGLNPRX2_LVT: 1 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
  CCOpt::Phase::Routing done. (took cpu=0:00:00.8 real=0:00:00.4)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ----------------------------------------------------------
  Cell type                 Count    Area        Capacitance
  ----------------------------------------------------------
  Buffers                     82      798.266      250.373
  Inverters                    2       13.215        1.537
  Integrated Clock Gates      26      184.000       18.433
  Discrete Clock Gates         0        0.000        0.000
  Clock Logic                 37      107.757       37.635
  All                        147     1103.239      307.978
  ----------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      5
  Preserved Ports            1
  Multiple Clock Inputs     36
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             3514
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               3514
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      5466.221
  Leaf      18474.288
  Total     23940.509
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       4780.856
  Leaf        9977.988
  Total      14758.844
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------------
  Type     Gate        Wire        Total
  -----------------------------------------
  Top         0.000       0.000       0.000
  Trunk     308.648     567.787     876.435
  Leaf     2684.004    1981.423    4665.427
  Total    2992.652    2549.211    5541.863
  -----------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------
  Total       Average    Std. Dev.    Min      Max
  ---------------------------------------------------
  2684.003     0.764       0.887      0.000    10.000
  ---------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.000       0.000      0.000    [0.000]
  Capacitance             fF         1       9.247       0.000      9.247    [9.247]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.075       1       0.062       0.000      0.062    0.062    {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}                                        -
  Trunk       0.116       2       0.058       0.009      0.051    0.064    {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}                                        -
  Trunk       0.177       1       0.077       0.000      0.077    0.077    {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}                                        -
  Trunk       0.180       1       0.082       0.000      0.082    0.082    {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                        -
  Trunk       0.184       8       0.120       0.009      0.111    0.132    {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}                                        -
  Trunk       0.224       1       0.067       0.000      0.067    0.067    {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                        -
  Trunk       0.235       3       0.097       0.019      0.076    0.112    {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}                                        -
  Trunk       0.235       1       0.114       0.000      0.114    0.114    {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}                                        -
  Trunk       0.241       1       0.081       0.000      0.081    0.081    {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}                                        -
  Trunk       0.244      39       0.125       0.065      0.000    0.223    {22 <= 0.146ns, 10 <= 0.195ns, 5 <= 0.219ns, 2 <= 0.232ns, 0 <= 0.244ns}                                      -
  Leaf        0.078       6       0.056       0.010      0.041    0.066    {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}                                        -
  Leaf        0.110      10       0.074       0.009      0.066    0.087    {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}                                        -
  Leaf        0.175       1       0.062       0.000      0.062    0.062    {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}                                        -
  Leaf        0.224       5       0.103       0.016      0.075    0.114    {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                        -
  Leaf        0.235       1       0.063       0.000      0.063    0.063    {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}                                        -
  Leaf        0.244      72       0.108       0.064      0.041    0.244    {60 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 11 <= 0.244ns}    {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------------
  Name            Type        Inst     Inst Area 
                              Count    (um^2)
  -----------------------------------------------
  NBUFFX32_LVT    buffer       72       768.531
  NBUFFX16_LVT    buffer        1         6.099
  NBUFFX8_LVT     buffer        3        11.436
  NBUFFX2_LVT     buffer        6        12.199
  IBUFFX16_LVT    inverter      2        13.215
  CGLNPRX8_LVT    icg           8        63.028
  CGLPPRX8_LVT    icg          10        73.702
  CGLPPRX2_LVT    icg           7        40.917
  CGLNPRX2_LVT    icg           1         6.354
  LSUPX8_LVT      logic         1        11.182
  AO21X2_LVT      logic         4        11.182
  AO22X2_RVT      logic        16        44.729
  AO22X1_RVT      logic        16        40.663
  -----------------------------------------------
  
  
  Found a total of 2 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 2 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------------------
  Half corner              Violation  Slew    Slew      Dont   Ideal  Target         Pin
                           amount     target  achieved  touch  net?   source         
                                                        net?                         
  ------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    0.000    0.244    0.244    N      N      tool modified  sd_DQ_out[16]
  worst_corner:setup.late    0.000    0.244    0.244    N      N      tool modified  I_SDRAM_TOP/I_SDRAM_IF/U15564/Y
  ------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3830.66)
Total number of fetched objects 49392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3862.76 CPU=0:00:32.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3862.76 CPU=0:00:41.5 REAL=0:00:06.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:50.9 real=0:00:08.6)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:05.3 real=0:00:00.8)
Updating latch analysis done.
Solving LP: 13 skew groups; 120 fragments, 139 fraglets and 106 vertices; 181 variables and 458 constraints; tolerance 1
No skew group targets were slackened
Calculating clock latencies for useful skew...
Using cell based legalization.
Calculating clock latencies for useful skew done. (took cpu=0:00:02.0 real=0:00:00.6)
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
Updating latch analysis done.
Clock network insertion delays are now [0.593ns, 1.234ns] average 1.190ns std.dev 0.047ns
CCOptDebug: After full cluster: reg2cgate* WNS -0.060ns TNS -; reg2reg* WNS 0.254ns TNS -; HEPG WNS -0.060ns TNS -; all paths WNS -0.060ns TNS -0.060ns; Real time 0:07:06

Skew group insertion delays
===========================

-----------------------------------------------------------------------------------------------------------
Half-corner                Skew Group                    Min ID    Max ID    Skew     Average ID    Std.Dev
-----------------------------------------------------------------------------------------------------------
worst_corner:setup.late    PCI_CLK/func_best_mode        0.652     0.766     0.114      0.751        0.015
worst_corner:setup.late    SDRAM_CLK/func_best_mode      1.177     1.234     0.057      1.203        0.024
worst_corner:setup.late    SYS_2x_CLK/func_best_mode     0.593     1.005     0.413      0.934        0.030
worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    0.593     1.005     0.413      0.877        0.078
worst_corner:setup.late    ate_clk/test_best_mode        1.075     1.192     0.118      1.158        0.023
worst_corner:setup.late    ate_clk/test_worst_mode       1.075     1.192     0.118      1.159        0.023
-----------------------------------------------------------------------------------------------------------

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.2)

OptDebug: Start of Optimizer WNS Pass 3:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.169| 0.000|
|reg2cgate                    |-0.060|-0.060|
|reg2reg                      | 0.254| 0.000|
|HEPG                         |-0.060|-0.060|
|All Paths                    |-0.060|-0.060|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 3: reg2cgate* WNS -0.060ns TNS -; reg2reg* WNS 0.254ns TNS -; HEPG WNS -0.060ns TNS -; all paths WNS -0.060ns TNS -0.060ns; Real time 0:07:08
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.060|   -0.060|  -0.060|   -0.060|   42.79%|   0:00:00.0| 5611.0M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
CCOptDebug: Before useful skew*: reg2cgate* WNS -0.060ns TNS -0.060ns; reg2reg* WNS 0.254ns TNS 0.000ns; HEPG WNS -0.060ns TNS -0.060ns; all paths WNS -0.060ns TNS -0.060ns; Real time 0:07:09
Skewing adjustors, iteration 2
Band size: up 0.001ns, down 0.001ns
Computing CTS timing windows, iteration 2...
  Performing useful skew pass 0...
    Adjustment: advance of 0.006ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 0 done.
  Performing useful skew pass 1...
    Adjustment: advance of 0.006ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 1 done.
  Performing useful skew pass 2...
    Adjustment: advance of 0.006ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 2 done.
  Performing useful skew pass 3...
    Adjustment: advance of 0.006ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 3 done.
  Performing useful skew pass 4...
    Adjustment: advance of 0.006ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 4 done.
  Performing useful skew pass 5...
    Adjustment: advance of 0.006ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 5 done.
  Performing useful skew pass 6...
    Adjustment: advance of 0.006ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 6 done.
  Performing useful skew pass 7...
    Adjustment: advance of 0.006ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 7 done.
  Performing useful skew pass 8...
    Adjustment: advance of 0.006ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 8 done.
  Performing useful skew pass 9...
    Adjustment: advance of 0.006ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
  Performing useful skew pass 9 done.
  Max adjustment 0.006ns, total adjustment 0.062ns.
Computing CTS timing windows, iteration 2 done.
CCOptDebug: After useful skew*: reg2cgate* WNS 0.002ns TNS 0.000ns; reg2reg* WNS 0.254ns TNS 0.000ns; HEPG WNS 0.002ns TNS 0.000ns; all paths WNS 0.002ns TNS 0.000ns; Real time 0:07:09
|   0.000|    0.002|   0.000|    0.000|   42.79%|   0:00:00.0| 5611.0M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=5611.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:00.0 mem=5611.0M) ***
OptDebug: End of Optimizer WNS Pass 3:
+-----------------------------+-----+-----+
|Path Group                   |  WNS|  TNS|
+-----------------------------+-----+-----+
|in2out in2reg reg2out default|0.169|0.000|
|reg2cgate                    |0.002|0.000|
|reg2reg                      |0.254|0.000|
|HEPG                         |0.002|0.000|
|All Paths                    |0.002|0.000|
+-----------------------------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 3: reg2cgate* WNS 0.002ns TNS -; reg2reg* WNS 0.254ns TNS -; HEPG WNS 0.002ns TNS -; all paths WNS 0.002ns TNS 0.000ns; Real time 0:07:10
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 42.79
CCOptDebug: Before mini cluster: reg2cgate* WNS 0.002ns TNS -; reg2reg* WNS 0.254ns TNS -; HEPG WNS 0.002ns TNS -; all paths WNS 0.002ns TNS 0.000ns; Real time 0:07:10
Populating Timing Chain Manager...
Populating Timing Chain Manager done.
Creating worst chain report...
Creating worst chain report done.

Worst chain:
============

,-o occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]
| |     .../CLK @+0.867ns constraint=(-0.656ns,+0.900ns) chosen=(-0.335ns,+0.249ns)
| |             location=(13.984,331.208) slew=(launch: 0.075ns, capture: 0.075ns)
| |   slack 0.667ns .../Q -> .../D (distance: 12.312um)
| |                 delays=(launch: 0.916ns, datapath: 1.633ns, capture: 0.916ns, adjust: 2.300ns)
| |                 launch/capture clock SYS_2x_CLK in analysis view func_worst_scenario
| |                 path group reg2reg
`-o occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]
  |     .../CLK @+0.867ns constraint=(-0.656ns,+0.900ns) chosen=(-0.335ns,+0.249ns)
  |             location=(13.984,331.208) slew=(launch: 0.075ns, capture: 0.075ns)
  |   slack 0.778ns .../Q -> .../D (distance: 27.512um)
  |                 delays=(launch: 0.916ns, datapath: 1.522ns, capture: 0.916ns, adjust: 2.300ns)
  |                 launch/capture clock SYS_2x_CLK in analysis view test_worst_scenario
  |                 path group reg2reg
  o occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg
  |     .../CLK @+0.867ns constraint=(-0.656ns,+0.900ns) chosen=(-0.391ns,+0.524ns)
  |             location=(17.328,337.592) slew=(launch: 0.075ns, capture: 0.075ns)
  |   slack 1.049ns .../Q -> .../D (distance: 8.968um)
  |                 delays=(launch: 0.916ns, datapath: 0.915ns, capture: 0.580ns, adjust: 2.300ns)
  |                 launch/capture clock SYS_2x_CLK in analysis view func_worst_scenario
  |                 path group reg2reg
  o occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg
  |     .../CLK @+0.530ns constraint=(-0.329ns,+1.237ns) chosen=(-0.329ns,+0.001ns)
  |             location=(22.192,330.904) slew=(launch: 0.037ns, capture: 0.037ns)
  |   *WNS* 0.002ns .../Q -> .../EN (distance: 44.080um)
  |                 delays=(launch: 0.580ns, datapath: 0.573ns, capture: 1.255ns, adjust: -0.100ns)
  |                 launch/capture clock SYS_2x_CLK in analysis view test_worst_scenario
  |                 path group reg2cgate
  g occ_int2/fast_clk_0_clkgt/u_icg
  |     .../CLK @+0.001ns constraint=(-0.000ns,+0.000ns) chosen=(-0.001ns,+0.000ns)
  |             location=(62.776,332.880) slew=(launch: 0.111ns, capture: 0.111ns)
  |     clock gate above
  o I_CLOCKING/sys_2x_rst_ff_reg
  |     .../CLK @+0.478ns constraint=(-0.278ns,+0.670ns) chosen=(-0.279ns,+0.670ns)
  |             location=(47.424,334.552) slew=(launch: 0.038ns, capture: 0.038ns)
  |   slack 1.791ns .../Q -> .../D (distance: 4.864um)
  |                 delays=(launch: 0.951ns, datapath: 0.788ns, capture: 0.951ns, adjust: 2.300ns)
  |                 launch/capture clock SYS_2x_CLK in analysis view test_worst_scenario
  |                 path group reg2reg
  o I_CLOCKING/sys_2x_rst_n_buf_reg
  |     .../CLK @+0.478ns constraint=(-0.278ns,+0.670ns) chosen=(-0.279ns,+0.670ns)
  |             location=(53.048,334.248) slew=(launch: 0.038ns, capture: 0.038ns)
  :   slack (no timing path)

Clock network insertion delays are now [0.530ns, 1.234ns] average 1.190ns std.dev 0.047ns
Clock DAG stats before clustering:
  cell counts      : b=82, i=2, icg=26, dcg=0, l=37, total=147
  sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
  misc counts      : r=5, pp=1, mci=36
  cell areas       : b=798.266um^2, i=13.215um^2, icg=184.000um^2, dcg=0.000um^2, l=107.757um^2, total=1103.239um^2
  cell capacitance : b=250.373fF, i=1.537fF, icg=18.433fF, dcg=0.000fF, l=37.635fF, total=307.978fF
  sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
  wire capacitance : top=0.000fF, trunk=567.787fF, leaf=1981.423fF, total=2549.211fF
  wire lengths     : top=0.000um, trunk=5466.221um, leaf=18474.288um, total=23940.509um
  hp wire lengths  : top=0.000um, trunk=4780.856um, leaf=9977.988um, total=14758.844um
Clock DAG net violations before clustering:
  Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Capacitance          : {count=1, worst=[9.247fF]} avg=9.247fF sd=0.000fF sum=9.247fF
Clock DAG primary half-corner transition distribution before clustering:
  Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
  Trunk : target=0.116ns count=2 avg=0.058ns sd=0.009ns min=0.051ns max=0.064ns {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
  Trunk : target=0.177ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
  Trunk : target=0.180ns count=1 avg=0.082ns sd=0.000ns min=0.082ns max=0.082ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
  Trunk : target=0.184ns count=8 avg=0.120ns sd=0.009ns min=0.111ns max=0.132ns {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
  Trunk : target=0.224ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
  Trunk : target=0.235ns count=3 avg=0.097ns sd=0.019ns min=0.076ns max=0.112ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
  Trunk : target=0.235ns count=1 avg=0.114ns sd=0.000ns min=0.114ns max=0.114ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
  Trunk : target=0.241ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
  Trunk : target=0.244ns count=39 avg=0.125ns sd=0.065ns min=0.000ns max=0.223ns {22 <= 0.146ns, 10 <= 0.195ns, 5 <= 0.219ns, 2 <= 0.232ns, 0 <= 0.244ns}
  Leaf  : target=0.078ns count=6 avg=0.056ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
  Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
  Leaf  : target=0.175ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
  Leaf  : target=0.224ns count=5 avg=0.103ns sd=0.016ns min=0.075ns max=0.114ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
  Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
  Leaf  : target=0.244ns count=72 avg=0.108ns sd=0.064ns min=0.041ns max=0.244ns {60 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 11 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
Clock DAG library cell distribution before clustering {count}:
   Bufs: NBUFFX32_LVT: 72 NBUFFX16_LVT: 1 NBUFFX8_LVT: 3 NBUFFX2_LVT: 6 
   Invs: IBUFFX16_LVT: 2 
   ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 10 CGLPPRX2_LVT: 7 CGLNPRX2_LVT: 1 
 Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...

Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Load db... (mem=5.3M)
[PSP]    Read data from FE... (mem=5.3M)
[PSP]    Read rows... (mem=5.3M)
**WARN: (IMPPSP-1132):	For techSite unitdouble, have a total of 6 rows defined outside of core-box
**WARN: [PSP]    Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[PSP]    Done Read rows (cpu=0.000s, mem=5.3M)

[PSP]    Read module constraints... (mem=5.3M)
[PSP]    Done Read module constraints (cpu=0.000s, mem=5.3M)

[PSP]    Done Read data from FE (cpu=0.080s, mem=5.3M)

[PSP]    Done Load db (cpu=0.080s, mem=5.3M)

[PSP]    Constructing placeable region... (mem=5.3M)
**WARN: [PSP]    Hinsts PD_RISC_CORE and core region have partial overlap region (10.032 10.032 420.032 185.032)
[PSP]    Compute region effective width... (mem=5.3M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=5.3M)

[PSP]    Done Constructing placeable region (cpu=0.040s, mem=5.3M)

Mini clustering...
  Clock DAG stats before legalization in mini clustering:
    cell counts      : b=82, i=2, icg=26, dcg=0, l=37, total=147
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=798.266um^2, i=13.215um^2, icg=184.000um^2, dcg=0.000um^2, l=107.757um^2, total=1103.239um^2
    cell capacitance : b=250.373fF, i=1.537fF, icg=18.433fF, dcg=0.000fF, l=37.635fF, total=307.978fF
    sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=567.787fF, leaf=1981.423fF, total=2549.211fF
    wire lengths     : top=0.000um, trunk=5466.221um, leaf=18474.288um, total=23940.509um
    hp wire lengths  : top=0.000um, trunk=4780.856um, leaf=9977.988um, total=14758.844um
  Clock DAG net violations before legalization in mini clustering:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Capacitance          : {count=1, worst=[9.247fF]} avg=9.247fF sd=0.000fF sum=9.247fF
  Clock DAG primary half-corner transition distribution before legalization in mini clustering:
    Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.116ns count=2 avg=0.058ns sd=0.009ns min=0.051ns max=0.064ns {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
    Trunk : target=0.177ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.082ns sd=0.000ns min=0.082ns max=0.082ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=8 avg=0.120ns sd=0.009ns min=0.111ns max=0.132ns {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.224ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.235ns count=3 avg=0.097ns sd=0.019ns min=0.076ns max=0.112ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.235ns count=1 avg=0.114ns sd=0.000ns min=0.114ns max=0.114ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.241ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.244ns count=39 avg=0.125ns sd=0.065ns min=0.000ns max=0.223ns {22 <= 0.146ns, 10 <= 0.195ns, 5 <= 0.219ns, 2 <= 0.232ns, 0 <= 0.244ns}
    Leaf  : target=0.078ns count=6 avg=0.056ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.175ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.224ns count=5 avg=0.103ns sd=0.016ns min=0.075ns max=0.114ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Leaf  : target=0.244ns count=72 avg=0.108ns sd=0.064ns min=0.041ns max=0.244ns {60 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 11 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
  Clock DAG library cell distribution before legalization in mini clustering {count}:
     Bufs: NBUFFX32_LVT: 72 NBUFFX16_LVT: 1 NBUFFX8_LVT: 3 NBUFFX2_LVT: 6 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 10 CGLPPRX2_LVT: 7 CGLNPRX2_LVT: 1 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
  Internal Fragment Window Outage Statistics {Sinks: 3579; Under-delay Violations: 54 {Worst: 0.530ns, Mean: 0.177ns, Total: 9.536ns}; Over-delay Violations: 0}
  Legalizing clock trees...
  
  Clock tree legalization - Histogram:
  ====================================
  
  --------------------------------
  Movement (um)    Number of cells
  --------------------------------
  [1.368,2.394)           7
  [2.394,3.42)            0
  [3.42,4.446)            2
  [4.446,5.472)           1
  --------------------------------
  
  
  Clock tree legalization - Top 10 Movements:
  ===========================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Movement (um)    Desired             Achieved            Node
                   location            location            
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
      5.472        (10.795,360.009)    (5.323,360.009)     cell CTS_csf_buf_00291 (a lib_cell NBUFFX2_LVT) at (4.560,359.480), in power domain PD_ORCA_TOP
      3.648        (11.228,346.591)    (7.580,346.591)     cell I_SDRAM_TOP/I_SDRAM_IF/U15561 (a lib_cell AO22X2_RVT) at (6.384,346.104), in power domain PD_ORCA_TOP
      3.648        (11.228,359.967)    (7.580,359.967)     cell I_SDRAM_TOP/I_SDRAM_IF/U15556 (a lib_cell AO22X2_RVT) at (6.384,359.480), in power domain PD_ORCA_TOP
      2.28         (10.795,363.353)    (13.075,363.353)    cell CTS_csf_buf_00293 (a lib_cell NBUFFX2_LVT) at (12.312,362.824), in power domain PD_ORCA_TOP
      2.28         (11.228,363.311)    (8.948,363.311)     cell I_SDRAM_TOP/I_SDRAM_IF/U15550 (a lib_cell AO22X2_RVT) at (7.752,362.824), in power domain PD_ORCA_TOP
      2.28         (10.508,356.623)    (8.228,356.623)     cell I_SDRAM_TOP/I_SDRAM_IF/U15562 (a lib_cell AO22X2_RVT) at (7.752,356.136), in power domain PD_ORCA_TOP
      2.28         (11.228,353.279)    (8.948,353.279)     cell I_SDRAM_TOP/I_SDRAM_IF/U15563 (a lib_cell AO22X2_RVT) at (7.752,352.792), in power domain PD_ORCA_TOP
      2.28         (11.228,349.935)    (8.948,349.935)     cell I_SDRAM_TOP/I_SDRAM_IF/U15572 (a lib_cell AO22X2_RVT) at (7.752,349.448), in power domain PD_ORCA_TOP
      1.368        (10.508,359.967)    (9.140,359.967)     cell I_SDRAM_TOP/I_SDRAM_IF/U15555 (a lib_cell AO22X2_RVT) at (8.664,359.480), in power domain PD_ORCA_TOP
      1.368        (11.228,346.591)    (9.860,346.591)     cell I_SDRAM_TOP/I_SDRAM_IF/U15578 (a lib_cell AO22X2_RVT) at (8.664,346.104), in power domain PD_ORCA_TOP
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.9)
  Clock DAG stats after legalization in mini clustering:
    cell counts      : b=82, i=2, icg=26, dcg=0, l=37, total=147
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=798.266um^2, i=13.215um^2, icg=184.000um^2, dcg=0.000um^2, l=107.757um^2, total=1103.239um^2
    cell capacitance : b=250.373fF, i=1.537fF, icg=18.433fF, dcg=0.000fF, l=37.635fF, total=307.978fF
    sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=566.191fF, leaf=1981.514fF, total=2547.705fF
    wire lengths     : top=0.000um, trunk=5465.613um, leaf=18480.672um, total=23946.285um
    hp wire lengths  : top=0.000um, trunk=4774.472um, leaf=9984.372um, total=14758.844um
  Clock DAG net violations after legalization in mini clustering:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Capacitance          : {count=1, worst=[9.247fF]} avg=9.247fF sd=0.000fF sum=9.247fF
  Clock DAG primary half-corner transition distribution after legalization in mini clustering:
    Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.116ns count=2 avg=0.058ns sd=0.009ns min=0.051ns max=0.064ns {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
    Trunk : target=0.177ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.082ns sd=0.000ns min=0.082ns max=0.082ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=8 avg=0.120ns sd=0.009ns min=0.111ns max=0.132ns {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.224ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.235ns count=3 avg=0.097ns sd=0.019ns min=0.076ns max=0.112ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.235ns count=1 avg=0.114ns sd=0.000ns min=0.114ns max=0.114ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.241ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.244ns count=39 avg=0.124ns sd=0.064ns min=0.000ns max=0.223ns {22 <= 0.146ns, 10 <= 0.195ns, 5 <= 0.219ns, 2 <= 0.232ns, 0 <= 0.244ns}
    Leaf  : target=0.078ns count=6 avg=0.056ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.175ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.224ns count=5 avg=0.104ns sd=0.017ns min=0.075ns max=0.114ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Leaf  : target=0.244ns count=72 avg=0.108ns sd=0.064ns min=0.041ns max=0.244ns {60 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 11 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
  Clock DAG library cell distribution after legalization in mini clustering {count}:
     Bufs: NBUFFX32_LVT: 72 NBUFFX16_LVT: 1 NBUFFX8_LVT: 3 NBUFFX2_LVT: 6 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 10 CGLPPRX2_LVT: 7 CGLNPRX2_LVT: 1 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
  Internal Fragment Window Outage Statistics {Sinks: 3579; Under-delay Violations: 66 {Worst: 0.530ns, Mean: 0.145ns, Total: 9.551ns}; Over-delay Violations: 4 {Worst: 0.002ns, Mean: 0.001ns, Total: 0.002ns}}
  Routing unrouted datapath nets connected to clock instances...
    Routed 18 unrouted datapath nets connected to clock instances
  Routing unrouted datapath nets connected to clock instances done.
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=82, i=2, icg=26, dcg=0, l=37, total=147
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=798.266um^2, i=13.215um^2, icg=184.000um^2, dcg=0.000um^2, l=107.757um^2, total=1103.239um^2
    cell capacitance : b=250.373fF, i=1.537fF, icg=18.433fF, dcg=0.000fF, l=37.635fF, total=307.978fF
    sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=567.762fF, leaf=1982.159fF, total=2549.921fF
    wire lengths     : top=0.000um, trunk=5465.613um, leaf=18480.672um, total=23946.285um
    hp wire lengths  : top=0.000um, trunk=4774.472um, leaf=9984.372um, total=14758.844um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.116ns count=2 avg=0.058ns sd=0.009ns min=0.051ns max=0.064ns {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
    Trunk : target=0.177ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.082ns sd=0.000ns min=0.082ns max=0.082ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=8 avg=0.120ns sd=0.009ns min=0.111ns max=0.132ns {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.224ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.235ns count=3 avg=0.097ns sd=0.019ns min=0.076ns max=0.112ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.235ns count=1 avg=0.114ns sd=0.000ns min=0.114ns max=0.114ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.241ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.244ns count=39 avg=0.124ns sd=0.064ns min=0.000ns max=0.223ns {22 <= 0.146ns, 10 <= 0.195ns, 5 <= 0.219ns, 2 <= 0.232ns, 0 <= 0.244ns}
    Leaf  : target=0.078ns count=6 avg=0.056ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.175ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.224ns count=5 avg=0.104ns sd=0.017ns min=0.075ns max=0.115ns {5 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Leaf  : target=0.244ns count=72 avg=0.108ns sd=0.064ns min=0.041ns max=0.244ns {60 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 11 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: NBUFFX32_LVT: 72 NBUFFX16_LVT: 1 NBUFFX8_LVT: 3 NBUFFX2_LVT: 6 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 10 CGLPPRX2_LVT: 7 CGLNPRX2_LVT: 1 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
  Internal Fragment Window Outage Statistics {Sinks: 3579; Under-delay Violations: 56 {Worst: 0.530ns, Mean: 0.170ns, Total: 9.543ns}; Over-delay Violations: 9 {Worst: 0.003ns, Mean: 0.002ns, Total: 0.014ns}}
Mini clustering done.
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3834.53)
Total number of fetched objects 49392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3876.25 CPU=0:00:34.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3876.25 CPU=0:00:43.6 REAL=0:00:07.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:52.0 real=0:00:08.9)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:05.3 real=0:00:00.8)
Updating latch analysis done.
Solving LP: 13 skew groups; 120 fragments, 139 fraglets and 106 vertices; 181 variables and 458 constraints; tolerance 1
No skew group targets were slackened
Calculating clock latencies for useful skew...
Using cell based legalization.
Calculating clock latencies for useful skew done. (took cpu=0:00:01.7 real=0:00:00.4)
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
Updating latch analysis done.
Clock network insertion delays are now [0.530ns, 1.234ns] average 1.190ns std.dev 0.047ns
CCOptDebug: After mini cluster: reg2cgate* WNS 0.002ns TNS -; reg2reg* WNS 0.254ns TNS -; HEPG WNS 0.002ns TNS -; all paths WNS 0.002ns TNS 0.000ns; Real time 0:07:26

Skew group insertion delays
===========================

-----------------------------------------------------------------------------------------------------------
Half-corner                Skew Group                    Min ID    Max ID    Skew     Average ID    Std.Dev
-----------------------------------------------------------------------------------------------------------
worst_corner:setup.late    PCI_CLK/func_best_mode        0.652     0.766     0.114      0.751        0.015
worst_corner:setup.late    SDRAM_CLK/func_best_mode      1.177     1.234     0.057      1.203        0.024
worst_corner:setup.late    SYS_2x_CLK/func_best_mode     0.530     1.005     0.475      0.934        0.033
worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    0.530     1.005     0.475      0.874        0.090
worst_corner:setup.late    ate_clk/test_best_mode        1.074     1.192     0.118      1.158        0.023
worst_corner:setup.late    ate_clk/test_worst_mode       1.074     1.192     0.118      1.159        0.023
-----------------------------------------------------------------------------------------------------------

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.2)

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 42.79
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 42.79
OptDebug: End of Setup Fixing:
+-----------------------------+-----+-----+
|Path Group                   |  WNS|  TNS|
+-----------------------------+-----+-----+
|in2out in2reg reg2out default|0.169|0.000|
|reg2cgate                    |0.002|0.000|
|reg2reg                      |0.254|0.000|
|HEPG                         |0.002|0.000|
|All Paths                    |0.002|0.000|
+-----------------------------+-----+-----+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M2 (z=2)  |         95 | CTS_RULE |
| M5 (z=5)  |         57 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:04:18 real=0:02:28 mem=5631.7M) ***

*** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:04:23.8/0:02:33.0 (1.7), totSession cpu/real = 0:44:06.0/0:19:17.4 (2.3), mem = 5015.4M
End: GigaOpt Optimization in WNS mode
CCOptHook: Finished main GigaOpt + CCOpt optimization
CCOptHook: Starting implementation

*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:44:07.6/0:19:18.8 (2.3), mem = 5015.4M
Enabling path groups and categories...
Enabling path groups and categories done.
CCOptDebug: Before implementation: reg2cgate* WNS 0.002ns TNS -; reg2reg* WNS 0.254ns TNS -; HEPG WNS 0.002ns TNS -; all paths WNS 0.002ns TNS 0.000ns; Real time 0:07:30
Populating Timing Chain Manager...
Populating Timing Chain Manager done.
Creating worst chain report...
Creating worst chain report done.

Worst chain:
============

,-o occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]
| |     .../CLK @+0.867ns constraint=(-0.656ns,+0.900ns) chosen=(-0.335ns,+0.249ns)
| |             location=(13.984,331.208) slew=(launch: 0.075ns, capture: 0.075ns)
| |   slack 0.667ns .../Q -> .../D (distance: 12.312um)
| |                 delays=(launch: 0.916ns, datapath: 1.633ns, capture: 0.916ns, adjust: 2.300ns)
| |                 launch/capture clock SYS_2x_CLK in analysis view func_worst_scenario
| |                 path group reg2reg
`-o occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]
  |     .../CLK @+0.867ns constraint=(-0.656ns,+0.900ns) chosen=(-0.335ns,+0.249ns)
  |             location=(13.984,331.208) slew=(launch: 0.075ns, capture: 0.075ns)
  |   slack 0.778ns .../Q -> .../D (distance: 27.512um)
  |                 delays=(launch: 0.916ns, datapath: 1.522ns, capture: 0.916ns, adjust: 2.300ns)
  |                 launch/capture clock SYS_2x_CLK in analysis view test_worst_scenario
  |                 path group reg2reg
  o occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg
  |     .../CLK @+0.867ns constraint=(-0.656ns,+0.900ns) chosen=(-0.391ns,+0.524ns)
  |             location=(17.328,337.592) slew=(launch: 0.075ns, capture: 0.075ns)
  |   slack 1.049ns .../Q -> .../D (distance: 8.968um)
  |                 delays=(launch: 0.916ns, datapath: 0.915ns, capture: 0.580ns, adjust: 2.300ns)
  |                 launch/capture clock SYS_2x_CLK in analysis view func_worst_scenario
  |                 path group reg2reg
  o occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg
  |     .../CLK @+0.530ns constraint=(-0.329ns,+1.237ns) chosen=(-0.329ns,+0.001ns)
  |             location=(22.192,330.904) slew=(launch: 0.037ns, capture: 0.037ns)
  |   *WNS* 0.002ns .../Q -> .../EN (distance: 44.080um)
  |                 delays=(launch: 0.580ns, datapath: 0.573ns, capture: 1.255ns, adjust: -0.100ns)
  |                 launch/capture clock SYS_2x_CLK in analysis view test_worst_scenario
  |                 path group reg2cgate
  g occ_int2/fast_clk_0_clkgt/u_icg
  |     .../CLK @+0.001ns constraint=(-0.000ns,+0.000ns) chosen=(-0.001ns,+0.000ns)
  |             location=(62.776,332.880) slew=(launch: 0.111ns, capture: 0.111ns)
  |     clock gate above
  o I_CLOCKING/sys_2x_rst_ff_reg
  |     .../CLK @+0.478ns constraint=(-0.278ns,+0.670ns) chosen=(-0.279ns,+0.670ns)
  |             location=(47.424,334.552) slew=(launch: 0.038ns, capture: 0.038ns)
  |   slack 1.791ns .../Q -> .../D (distance: 4.864um)
  |                 delays=(launch: 0.951ns, datapath: 0.788ns, capture: 0.951ns, adjust: 2.300ns)
  |                 launch/capture clock SYS_2x_CLK in analysis view test_worst_scenario
  |                 path group reg2reg
  o I_CLOCKING/sys_2x_rst_n_buf_reg
  |     .../CLK @+0.478ns constraint=(-0.278ns,+0.670ns) chosen=(-0.279ns,+0.670ns)
  |             location=(53.048,334.248) slew=(launch: 0.038ns, capture: 0.038ns)
  :   slack (no timing path)

Clock network insertion delays are now [0.530ns, 1.234ns] average 1.190ns std.dev 0.047ns
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3649.41)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 49392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3673.54 CPU=0:00:31.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3673.54 CPU=0:00:41.0 REAL=0:00:07.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:49.5 real=0:00:08.6)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:07.9 real=0:00:01.1)
Updating latch analysis done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.

Reporting on sources: {useful_skew global_skew}

Useful skew: advancing
======================

-----------------------------
From (ns)    To (ns)    Count
-----------------------------
  0.330       0.340       1
-----------------------------

Total            : 0.336ns
Mean             : 0.336ns
Std.Dev          : 0.000ns
                    
Smallest advance : 0.336ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
Largest advance  : 0.336ns at occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK

Found 1 advances (0.028% of 3514 clock tree sinks)

Useful skew: delaying
=====================

Found 0 delays (0.000% of 3514 clock tree sinks)

Clock DAG stats before implementation:
  cell counts      : b=82, i=2, icg=26, dcg=0, l=37, total=147
  sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
  misc counts      : r=5, pp=1, mci=36
  cell areas       : b=798.266um^2, i=13.215um^2, icg=184.000um^2, dcg=0.000um^2, l=107.757um^2, total=1103.239um^2
  cell capacitance : b=250.373fF, i=1.537fF, icg=18.433fF, dcg=0.000fF, l=37.635fF, total=307.978fF
  sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
  wire capacitance : top=0.000fF, trunk=557.543fF, leaf=1964.276fF, total=2521.819fF
  wire lengths     : top=0.000um, trunk=5465.613um, leaf=18480.216um, total=23945.829um
  hp wire lengths  : top=0.000um, trunk=4774.472um, leaf=9984.372um, total=14758.844um
Clock DAG net violations before implementation: none
Clock DAG primary half-corner transition distribution before implementation:
  Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
  Trunk : target=0.116ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
  Trunk : target=0.177ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
  Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
  Trunk : target=0.184ns count=8 avg=0.120ns sd=0.009ns min=0.111ns max=0.132ns {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
  Trunk : target=0.235ns count=3 avg=0.096ns sd=0.019ns min=0.075ns max=0.111ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
  Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
  Trunk : target=0.244ns count=42 avg=0.120ns sd=0.063ns min=0.000ns max=0.221ns {25 <= 0.146ns, 12 <= 0.195ns, 3 <= 0.219ns, 2 <= 0.232ns, 0 <= 0.244ns}
  Leaf  : target=0.078ns count=6 avg=0.055ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
  Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
  Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
  Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
  Leaf  : target=0.244ns count=77 avg=0.107ns sd=0.062ns min=0.041ns max=0.243ns {65 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
Clock DAG library cell distribution before implementation {count}:
   Bufs: NBUFFX32_LVT: 72 NBUFFX16_LVT: 1 NBUFFX8_LVT: 3 NBUFFX2_LVT: 6 
   Invs: IBUFFX16_LVT: 2 
   ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 10 CGLPPRX2_LVT: 7 CGLNPRX2_LVT: 1 
 Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
Window Outage Statistics {Sinks: 10292; Under-delay Violations: 1259 {Worst: 0.693ns, Mean: 0.187ns, Total: 235.537ns}; Over-delay Violations: 0}
All clock gates may be sized in the implementation step.
Implementing clock schedule...
  Preparing To Balance...
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.3)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Load db... (mem=6.3M)
[PSP]    Read data from FE... (mem=6.3M)
[PSP]    Read rows... (mem=6.3M)
**WARN: (IMPPSP-1132):	For techSite unitdouble, have a total of 6 rows defined outside of core-box
**WARN: [PSP]    Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[PSP]    Done Read rows (cpu=0.000s, mem=6.3M)

[PSP]    Read module constraints... (mem=6.3M)
[PSP]    Done Read module constraints (cpu=0.010s, mem=6.3M)

[PSP]    Done Read data from FE (cpu=0.090s, mem=6.3M)

[PSP]    Done Load db (cpu=0.090s, mem=6.3M)

[PSP]    Constructing placeable region... (mem=6.3M)
**WARN: [PSP]    Hinsts PD_RISC_CORE and core region have partial overlap region (10.032 10.032 420.032 185.032)
[PSP]    Compute region effective width... (mem=6.3M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=6.3M)

[PSP]    Done Constructing placeable region (cpu=0.030s, mem=6.3M)

  Preparing To Balance done. (took cpu=0:00:00.6 real=0:00:00.6)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
  Clock DAG stats before legalizing clock trees:
    cell counts      : b=82, i=2, icg=26, dcg=0, l=37, total=147
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=798.266um^2, i=13.215um^2, icg=184.000um^2, dcg=0.000um^2, l=107.757um^2, total=1103.239um^2
    cell capacitance : b=250.373fF, i=1.537fF, icg=18.433fF, dcg=0.000fF, l=37.635fF, total=307.978fF
    sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=557.543fF, leaf=1964.276fF, total=2521.819fF
    wire lengths     : top=0.000um, trunk=5465.613um, leaf=18480.216um, total=23945.829um
    hp wire lengths  : top=0.000um, trunk=4774.472um, leaf=9984.372um, total=14758.844um
  Clock DAG net violations before legalizing clock trees: none
  Clock DAG primary half-corner transition distribution before legalizing clock trees:
    Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.116ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
    Trunk : target=0.177ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=8 avg=0.120ns sd=0.009ns min=0.111ns max=0.132ns {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.235ns count=3 avg=0.096ns sd=0.019ns min=0.075ns max=0.111ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.244ns count=42 avg=0.120ns sd=0.063ns min=0.000ns max=0.221ns {25 <= 0.146ns, 12 <= 0.195ns, 3 <= 0.219ns, 2 <= 0.232ns, 0 <= 0.244ns}
    Leaf  : target=0.078ns count=6 avg=0.055ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Leaf  : target=0.244ns count=77 avg=0.107ns sd=0.062ns min=0.041ns max=0.243ns {65 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 12 <= 0.244ns}
  Clock DAG library cell distribution before legalizing clock trees {count}:
     Bufs: NBUFFX32_LVT: 72 NBUFFX16_LVT: 1 NBUFFX8_LVT: 3 NBUFFX2_LVT: 6 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 10 CGLPPRX2_LVT: 7 CGLNPRX2_LVT: 1 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
  Window Outage Statistics {Sinks: 10292; Under-delay Violations: 1307 {Worst: 0.694ns, Mean: 0.182ns, Total: 237.646ns}; Over-delay Violations: 0}
  Legalizing clock trees...
  
  Clock tree legalization - Histogram:
  ====================================
  
  --------------------------------
  Movement (um)    Number of cells
  --------------------------------
  [1.368,1.824)           2
  [1.824,2.28)            4
  [2.28,2.736)            0
  [2.736,3.192)           0
  [3.192,3.648)           2
  [3.648,4.104)           2
  --------------------------------
  
  
  Clock tree legalization - Top 10 Movements:
  ===========================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Movement (um)    Desired             Achieved            Node
                   location            location            
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
      4.104        (10.508,356.623)    (14.612,356.623)    cell I_SDRAM_TOP/I_SDRAM_IF/U15562 (a lib_cell AO22X2_RVT) at (14.136,356.136), in power domain PD_ORCA_TOP
      3.648        (11.228,346.591)    (7.580,346.591)     cell I_SDRAM_TOP/I_SDRAM_IF/U15561 (a lib_cell AO22X2_RVT) at (6.384,346.104), in power domain PD_ORCA_TOP
      3.344        (11.228,359.967)    (11.228,356.623)    cell I_SDRAM_TOP/I_SDRAM_IF/U15556 (a lib_cell AO22X2_RVT) at (10.032,356.136), in power domain PD_ORCA_TOP
      3.192        (10.795,360.009)    (7.603,360.009)     CTS_csf_buf_00291 (a lib_cell NBUFFX2_LVT) at (6.840,359.480), in power domain PD_ORCA_TOP
      2.28         (11.228,363.311)    (8.948,363.311)     cell I_SDRAM_TOP/I_SDRAM_IF/U15550 (a lib_cell AO22X2_RVT) at (7.752,362.824), in power domain PD_ORCA_TOP
      2.28         (11.228,356.623)    (8.948,356.623)     cell I_SDRAM_TOP/I_SDRAM_IF/U15558 (a lib_cell AO22X2_RVT) at (7.752,356.136), in power domain PD_ORCA_TOP
      2.28         (11.228,353.279)    (8.948,353.279)     cell I_SDRAM_TOP/I_SDRAM_IF/U15563 (a lib_cell AO22X2_RVT) at (7.752,352.792), in power domain PD_ORCA_TOP
      2.28         (11.228,349.935)    (8.948,349.935)     cell I_SDRAM_TOP/I_SDRAM_IF/U15572 (a lib_cell AO22X2_RVT) at (7.752,349.448), in power domain PD_ORCA_TOP
      1.368        (10.508,359.967)    (9.140,359.967)     cell I_SDRAM_TOP/I_SDRAM_IF/U15555 (a lib_cell AO22X2_RVT) at (8.664,359.480), in power domain PD_ORCA_TOP
      1.368        (11.228,346.591)    (9.860,346.591)     cell I_SDRAM_TOP/I_SDRAM_IF/U15578 (a lib_cell AO22X2_RVT) at (8.664,346.104), in power domain PD_ORCA_TOP
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=83, i=2, icg=26, dcg=0, l=37, total=148
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=800.299um^2, i=13.215um^2, icg=184.000um^2, dcg=0.000um^2, l=107.757um^2, total=1105.272um^2
      cell capacitance : b=250.935fF, i=1.537fF, icg=18.433fF, dcg=0.000fF, l=37.635fF, total=308.540fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=558.358fF, leaf=1964.093fF, total=2522.451fF
      wire lengths     : top=0.000um, trunk=5472.909um, leaf=18477.784um, total=23950.693um
      hp wire lengths  : top=0.000um, trunk=4778.728um, leaf=9982.396um, total=14761.124um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.116ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
      Trunk : target=0.177ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=8 avg=0.120ns sd=0.009ns min=0.111ns max=0.132ns {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=3 avg=0.096ns sd=0.019ns min=0.075ns max=0.111ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=43 avg=0.120ns sd=0.062ns min=0.000ns max=0.221ns {26 <= 0.146ns, 12 <= 0.195ns, 3 <= 0.219ns, 2 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=6 avg=0.055ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=77 avg=0.106ns sd=0.060ns min=0.041ns max=0.243ns {66 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 11 <= 0.244ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: NBUFFX32_LVT: 72 NBUFFX16_LVT: 1 NBUFFX8_LVT: 3 NBUFFX2_LVT: 7 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 10 CGLPPRX2_LVT: 7 CGLNPRX2_LVT: 1 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Window Outage Statistics {Sinks: 10292; Under-delay Violations: 1307 {Worst: 0.694ns, Mean: 0.182ns, Total: 237.646ns}; Over-delay Violations: 0}
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Implementation...
  Stage::Balancing...
  AdjustingMinPinPIDs for balancing...
    Improving clock tree routing...
      Iteration 1...
      Iteration 1 done.
      Clock DAG stats after 'Improving clock tree routing':
        cell counts      : b=83, i=2, icg=26, dcg=0, l=37, total=148
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=800.299um^2, i=13.215um^2, icg=184.000um^2, dcg=0.000um^2, l=107.757um^2, total=1105.272um^2
        cell capacitance : b=250.935fF, i=1.537fF, icg=18.433fF, dcg=0.000fF, l=37.635fF, total=308.540fF
        sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=534.593fF, leaf=1964.093fF, total=2498.687fF
        wire lengths     : top=0.000um, trunk=5233.962um, leaf=18477.784um, total=23711.746um
        hp wire lengths  : top=0.000um, trunk=4524.280um, leaf=9982.396um, total=14506.676um
      Clock DAG net violations after 'Improving clock tree routing': none
      Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
        Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.116ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
        Trunk : target=0.177ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=8 avg=0.120ns sd=0.009ns min=0.111ns max=0.132ns {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.235ns count=3 avg=0.096ns sd=0.019ns min=0.075ns max=0.111ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.244ns count=43 avg=0.119ns sd=0.062ns min=0.000ns max=0.221ns {26 <= 0.146ns, 12 <= 0.195ns, 3 <= 0.219ns, 2 <= 0.232ns, 0 <= 0.244ns}
        Leaf  : target=0.078ns count=6 avg=0.055ns sd=0.010ns min=0.041ns max=0.066ns {2 <= 0.047ns, 2 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=10 avg=0.074ns sd=0.009ns min=0.066ns max=0.087ns {1 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Leaf  : target=0.244ns count=77 avg=0.106ns sd=0.060ns min=0.041ns max=0.243ns {65 <= 0.146ns, 1 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 11 <= 0.244ns}
      Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
         Bufs: NBUFFX32_LVT: 72 NBUFFX16_LVT: 1 NBUFFX8_LVT: 3 NBUFFX2_LVT: 7 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 10 CGLPPRX2_LVT: 7 CGLNPRX2_LVT: 1 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X1_RVT: 16 
      Internal Fragment Window Outage Statistics {Sinks: 3579; Under-delay Violations: 146 {Worst: 0.694ns, Mean: 0.111ns, Total: 16.192ns}; Over-delay Violations: 0}
      Legalizer API calls during this step: 91 succeeded with high effort: 91 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving clock tree routing done. (took cpu=0:00:00.8 real=0:00:00.8)
    Reducing clock tree power 1...
      Resizing gates: 
      .      ..      
      20%       ...40% ...60% ...80% ...Legalizing clock trees...
      Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      100% 
      Clock DAG stats after reducing clock tree power 1 iteration 1:
        cell counts      : b=83, i=2, icg=26, dcg=0, l=37, total=148
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=560.642um^2, i=13.215um^2, icg=176.376um^2, dcg=0.000um^2, l=107.503um^2, total=857.736um^2
        cell capacitance : b=174.975fF, i=1.537fF, icg=18.273fF, dcg=0.000fF, l=37.654fF, total=232.439fF
        sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=535.061fF, leaf=1961.303fF, total=2496.364fF
        wire lengths     : top=0.000um, trunk=5237.154um, leaf=18452.856um, total=23690.010um
        hp wire lengths  : top=0.000um, trunk=4520.176um, leaf=9987.868um, total=14508.044um
      Clock DAG net violations after reducing clock tree power 1 iteration 1:
        Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
      Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
        Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.116ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
        Trunk : target=0.177ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=8 avg=0.120ns sd=0.008ns min=0.111ns max=0.132ns {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=1 avg=0.107ns sd=0.000ns min=0.107ns max=0.107ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.235ns count=2 avg=0.085ns sd=0.036ns min=0.059ns max=0.111ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.244ns count=43 avg=0.102ns sd=0.038ns min=0.000ns max=0.160ns {35 <= 0.146ns, 8 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
        Leaf  : target=0.078ns count=3 avg=0.048ns sd=0.008ns min=0.041ns max=0.057ns {2 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.008ns min=0.068ns max=0.087ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.130ns count=8 avg=0.115ns sd=0.010ns min=0.096ns max=0.127ns {0 <= 0.078ns, 1 <= 0.104ns, 2 <= 0.117ns, 4 <= 0.123ns, 1 <= 0.130ns}
        Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Leaf  : target=0.244ns count=77 avg=0.123ns sd=0.055ns min=0.041ns max=0.245ns {64 <= 0.146ns, 1 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
      Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
         Bufs: NBUFFX32_LVT: 42 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 20 NBUFFX2_LVT: 13 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 4 CGLNPRX2_LVT: 1 CGLPPRX2_HVT: 8 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 1 AO22X1_RVT: 16 
      Internal Fragment Window Outage Statistics {Sinks: 3579; Under-delay Violations: 144 {Worst: 0.691ns, Mean: 0.113ns, Total: 16.333ns}; Over-delay Violations: 0}
      Resizing gates: 
      ...
      20% ...40% ...60% ...80% ...Legalizing clock trees...
      Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      100% 
      Clock DAG stats after reducing clock tree power 1 iteration 2:
        cell counts      : b=83, i=2, icg=26, dcg=0, l=37, total=148
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=559.371um^2, i=13.215um^2, icg=176.376um^2, dcg=0.000um^2, l=107.503um^2, total=856.465um^2
        cell capacitance : b=174.290fF, i=1.537fF, icg=18.273fF, dcg=0.000fF, l=37.654fF, total=231.754fF
        sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=535.046fF, leaf=1961.303fF, total=2496.349fF
        wire lengths     : top=0.000um, trunk=5237.002um, leaf=18452.856um, total=23689.858um
        hp wire lengths  : top=0.000um, trunk=4520.176um, leaf=9987.868um, total=14508.044um
      Clock DAG net violations after reducing clock tree power 1 iteration 2:
        Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
      Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
        Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.116ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
        Trunk : target=0.177ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=8 avg=0.120ns sd=0.008ns min=0.111ns max=0.132ns {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=1 avg=0.107ns sd=0.000ns min=0.107ns max=0.107ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.235ns count=2 avg=0.085ns sd=0.036ns min=0.059ns max=0.111ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.244ns count=43 avg=0.103ns sd=0.038ns min=0.000ns max=0.160ns {35 <= 0.146ns, 8 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
        Leaf  : target=0.078ns count=3 avg=0.048ns sd=0.008ns min=0.041ns max=0.057ns {2 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.008ns min=0.068ns max=0.087ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.130ns count=8 avg=0.115ns sd=0.010ns min=0.096ns max=0.127ns {0 <= 0.078ns, 1 <= 0.104ns, 2 <= 0.117ns, 4 <= 0.123ns, 1 <= 0.130ns}
        Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Leaf  : target=0.244ns count=77 avg=0.123ns sd=0.054ns min=0.041ns max=0.244ns {64 <= 0.146ns, 1 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
      Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
         Bufs: NBUFFX32_LVT: 42 NBUFFX16_LVT: 2 NBUFFX8_LVT: 5 NBUFFX4_LVT: 21 NBUFFX2_LVT: 13 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 4 CGLNPRX2_LVT: 1 CGLPPRX2_HVT: 8 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 1 AO22X1_RVT: 16 
      Internal Fragment Window Outage Statistics {Sinks: 3579; Under-delay Violations: 136 {Worst: 0.691ns, Mean: 0.118ns, Total: 16.082ns}; Over-delay Violations: 9 {Worst: 0.029ns, Mean: 0.028ns, Total: 0.253ns}}
      Resizing gates: 
      ...20% ...40% ...60% ...80% ...Legalizing clock trees...
      Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      100% 
      Clock DAG stats after 'Reducing clock tree power 1':
        cell counts      : b=83, i=2, icg=26, dcg=0, l=37, total=148
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=559.371um^2, i=13.215um^2, icg=176.376um^2, dcg=0.000um^2, l=107.503um^2, total=856.465um^2
        cell capacitance : b=174.290fF, i=1.537fF, icg=18.273fF, dcg=0.000fF, l=37.654fF, total=231.754fF
        sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=535.046fF, leaf=1961.303fF, total=2496.349fF
        wire lengths     : top=0.000um, trunk=5237.002um, leaf=18452.856um, total=23689.858um
        hp wire lengths  : top=0.000um, trunk=4520.176um, leaf=9987.868um, total=14508.044um
      Clock DAG net violations after 'Reducing clock tree power 1':
        Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
      Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
        Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.116ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
        Trunk : target=0.177ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=8 avg=0.120ns sd=0.008ns min=0.111ns max=0.132ns {0 <= 0.111ns, 8 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=1 avg=0.107ns sd=0.000ns min=0.107ns max=0.107ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.235ns count=2 avg=0.085ns sd=0.036ns min=0.059ns max=0.111ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.244ns count=43 avg=0.103ns sd=0.038ns min=0.000ns max=0.160ns {35 <= 0.146ns, 8 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
        Leaf  : target=0.078ns count=3 avg=0.048ns sd=0.008ns min=0.041ns max=0.057ns {2 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.008ns min=0.068ns max=0.087ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.130ns count=8 avg=0.115ns sd=0.010ns min=0.096ns max=0.127ns {0 <= 0.078ns, 1 <= 0.104ns, 2 <= 0.117ns, 4 <= 0.123ns, 1 <= 0.130ns}
        Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.235ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Leaf  : target=0.244ns count=77 avg=0.123ns sd=0.054ns min=0.041ns max=0.244ns {64 <= 0.146ns, 1 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
      Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
         Bufs: NBUFFX32_LVT: 42 NBUFFX16_LVT: 2 NBUFFX8_LVT: 5 NBUFFX4_LVT: 21 NBUFFX2_LVT: 13 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 4 CGLNPRX2_LVT: 1 CGLPPRX2_HVT: 8 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 1 AO22X1_RVT: 16 
      Internal Fragment Window Outage Statistics {Sinks: 3579; Under-delay Violations: 136 {Worst: 0.691ns, Mean: 0.118ns, Total: 16.082ns}; Over-delay Violations: 9 {Worst: 0.029ns, Mean: 0.028ns, Total: 0.253ns}}
      Legalizer API calls during this step: 1034 succeeded with high effort: 1034 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Reducing clock tree power 1 done. (took cpu=0:00:04.5 real=0:00:02.0)
    Reducing clock tree power 2...
      Clock DAG stats after 'Reducing clock tree power 2':
        cell counts      : b=83, i=2, icg=26, dcg=0, l=37, total=148
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=565.470um^2, i=13.215um^2, icg=176.376um^2, dcg=0.000um^2, l=107.503um^2, total=862.565um^2
        cell capacitance : b=176.462fF, i=1.537fF, icg=18.273fF, dcg=0.000fF, l=37.654fF, total=233.926fF
        sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=682.432fF, leaf=2023.132fF, total=2705.564fF
        wire lengths     : top=0.000um, trunk=6719.759um, leaf=19099.008um, total=25818.767um
        hp wire lengths  : top=0.000um, trunk=5860.360um, leaf=10630.980um, total=16491.340um
      Clock DAG net violations after 'Reducing clock tree power 2':
        Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
        Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.116ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
        Trunk : target=0.177ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=8 avg=0.124ns sd=0.014ns min=0.111ns max=0.153ns {0 <= 0.111ns, 7 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=1 avg=0.113ns sd=0.000ns min=0.113ns max=0.113ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.235ns count=2 avg=0.096ns sd=0.021ns min=0.081ns max=0.111ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.244ns count=43 avg=0.114ns sd=0.037ns min=0.000ns max=0.177ns {34 <= 0.146ns, 9 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
        Leaf  : target=0.078ns count=3 avg=0.048ns sd=0.008ns min=0.041ns max=0.057ns {2 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.008ns min=0.068ns max=0.087ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.130ns count=8 avg=0.115ns sd=0.010ns min=0.096ns max=0.127ns {0 <= 0.078ns, 1 <= 0.104ns, 2 <= 0.117ns, 4 <= 0.123ns, 1 <= 0.130ns}
        Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.235ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.054ns min=0.044ns max=0.246ns {62 <= 0.146ns, 3 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
      Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
         Bufs: NBUFFX32_LVT: 42 NBUFFX16_LVT: 3 NBUFFX8_LVT: 5 NBUFFX4_LVT: 25 NBUFFX2_LVT: 8 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 4 CGLNPRX2_LVT: 1 CGLPPRX2_HVT: 8 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 1 AO22X1_RVT: 16 
      Internal Fragment Window Outage Statistics {Sinks: 3579; Under-delay Violations: 122 {Worst: 0.660ns, Mean: 0.086ns, Total: 10.552ns}; Over-delay Violations: 0}
      Legalizer API calls during this step: 2877 succeeded with high effort: 2877 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Reducing clock tree power 2 done. (took cpu=0:00:27.4 real=0:00:27.3)
    Improving subtree skew...
      Clock DAG stats after 'Improving subtree skew':
        cell counts      : b=83, i=2, icg=26, dcg=0, l=37, total=148
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=570.045um^2, i=13.215um^2, icg=185.525um^2, dcg=0.000um^2, l=107.503um^2, total=876.289um^2
        cell capacitance : b=177.747fF, i=1.537fF, icg=18.408fF, dcg=0.000fF, l=37.654fF, total=235.346fF
        sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=682.604fF, leaf=2022.933fF, total=2705.538fF
        wire lengths     : top=0.000um, trunk=6721.583um, leaf=19096.577um, total=25818.160um
        hp wire lengths  : top=0.000um, trunk=5860.360um, leaf=10630.524um, total=16490.884um
      Clock DAG net violations after 'Improving subtree skew':
        Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
        Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.116ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
        Trunk : target=0.177ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=8 avg=0.124ns sd=0.014ns min=0.111ns max=0.153ns {0 <= 0.111ns, 7 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=1 avg=0.113ns sd=0.000ns min=0.113ns max=0.113ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.235ns count=2 avg=0.096ns sd=0.021ns min=0.081ns max=0.111ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.244ns count=43 avg=0.114ns sd=0.037ns min=0.000ns max=0.177ns {34 <= 0.146ns, 9 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
        Leaf  : target=0.078ns count=3 avg=0.048ns sd=0.008ns min=0.041ns max=0.057ns {2 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=11 avg=0.073ns sd=0.010ns min=0.064ns max=0.087ns {2 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
        Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.235ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Leaf  : target=0.244ns count=77 avg=0.125ns sd=0.053ns min=0.044ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
      Clock DAG library cell distribution after 'Improving subtree skew' {count}:
         Bufs: NBUFFX32_LVT: 43 NBUFFX16_LVT: 2 NBUFFX8_LVT: 5 NBUFFX4_LVT: 25 NBUFFX2_LVT: 8 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 11 CGLPPRX2_LVT: 4 CGLNPRX2_LVT: 1 CGLPPRX2_HVT: 2 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 1 AO22X1_RVT: 16 
      Internal Fragment Window Outage Statistics {Sinks: 3579; Under-delay Violations: 122 {Worst: 0.660ns, Mean: 0.087ns, Total: 10.647ns}; Over-delay Violations: 0}
      Legalizer API calls during this step: 88 succeeded with high effort: 88 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving subtree skew done. (took cpu=0:00:00.5 real=0:00:00.4)
    Offloading subtrees by buffering...
      Clock DAG stats after 'Offloading subtrees by buffering':
        cell counts      : b=84, i=2, icg=26, dcg=0, l=37, total=149
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=537.515um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=838.675um^2
        cell capacitance : b=167.189fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=224.807fF
        sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=716.070fF, leaf=2022.319fF, total=2738.389fF
        wire lengths     : top=0.000um, trunk=7062.670um, leaf=19090.345um, total=26153.015um
        hp wire lengths  : top=0.000um, trunk=6196.888um, leaf=10633.564um, total=16830.452um
      Clock DAG net violations after 'Offloading subtrees by buffering':
        Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
        Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.116ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
        Trunk : target=0.177ns count=2 avg=0.066ns sd=0.004ns min=0.063ns max=0.068ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=7 avg=0.125ns sd=0.016ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=2 avg=0.105ns sd=0.011ns min=0.097ns max=0.113ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.235ns count=1 avg=0.111ns sd=0.000ns min=0.111ns max=0.111ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.244ns count=44 avg=0.112ns sd=0.038ns min=0.000ns max=0.177ns {35 <= 0.146ns, 9 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
        Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
        Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.053ns min=0.043ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
      Clock DAG library cell distribution after 'Offloading subtrees by buffering' {count}:
         Bufs: NBUFFX32_LVT: 39 NBUFFX16_LVT: 2 NBUFFX8_LVT: 5 NBUFFX4_LVT: 25 NBUFFX2_LVT: 13 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
      Internal Fragment Window Outage Statistics {Sinks: 3579; Under-delay Violations: 119 {Worst: 0.660ns, Mean: 0.091ns, Total: 10.851ns}; Over-delay Violations: 0}
      Legalizer API calls during this step: 309 succeeded with high effort: 309 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Offloading subtrees by buffering done. (took cpu=0:00:02.6 real=0:00:02.0)
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 4.606ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.6 real=0:00:00.6)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 156 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=84, i=2, icg=26, dcg=0, l=37, total=149
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=537.515um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=838.675um^2
            cell capacitance : b=167.189fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=224.807fF
            sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=716.070fF, leaf=2022.319fF, total=2738.389fF
            wire lengths     : top=0.000um, trunk=7062.670um, leaf=19090.345um, total=26153.015um
            hp wire lengths  : top=0.000um, trunk=6196.888um, leaf=10633.564um, total=16830.452um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew':
            Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.116ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
            Trunk : target=0.177ns count=2 avg=0.066ns sd=0.004ns min=0.063ns max=0.068ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=7 avg=0.125ns sd=0.016ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=2 avg=0.105ns sd=0.011ns min=0.097ns max=0.113ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=1 avg=0.111ns sd=0.000ns min=0.111ns max=0.111ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.244ns count=44 avg=0.112ns sd=0.038ns min=0.000ns max=0.177ns {35 <= 0.146ns, 9 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
            Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
            Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.053ns min=0.043ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
          Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
             Bufs: NBUFFX32_LVT: 39 NBUFFX16_LVT: 2 NBUFFX8_LVT: 5 NBUFFX4_LVT: 25 NBUFFX2_LVT: 13 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
          Internal Fragment Window Outage Statistics {Sinks: 3579; Under-delay Violations: 119 {Worst: 0.660ns, Mean: 0.091ns, Total: 10.851ns}; Over-delay Violations: 0}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
        Approximately balancing fragments bottom up...
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=84, i=2, icg=26, dcg=0, l=37, total=149
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=537.515um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=838.675um^2
            cell capacitance : b=167.189fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=224.807fF
            sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=716.070fF, leaf=2022.319fF, total=2738.389fF
            wire lengths     : top=0.000um, trunk=7062.670um, leaf=19090.345um, total=26153.015um
            hp wire lengths  : top=0.000um, trunk=6196.888um, leaf=10633.564um, total=16830.452um
          Clock DAG net violations after 'Approximately balancing fragments bottom up':
            Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.116ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
            Trunk : target=0.177ns count=2 avg=0.066ns sd=0.004ns min=0.063ns max=0.068ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=7 avg=0.125ns sd=0.016ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=2 avg=0.105ns sd=0.011ns min=0.097ns max=0.113ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=1 avg=0.111ns sd=0.000ns min=0.111ns max=0.111ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.244ns count=44 avg=0.112ns sd=0.038ns min=0.000ns max=0.177ns {35 <= 0.146ns, 9 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
            Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
            Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.053ns min=0.043ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
          Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
             Bufs: NBUFFX32_LVT: 39 NBUFFX16_LVT: 2 NBUFFX8_LVT: 5 NBUFFX4_LVT: 25 NBUFFX2_LVT: 13 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
          Internal Fragment Window Outage Statistics {Sinks: 3579; Under-delay Violations: 119 {Worst: 0.660ns, Mean: 0.091ns, Total: 10.851ns}; Over-delay Violations: 0}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=108, i=2, icg=26, dcg=0, l=37, total=173
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=596.730um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=897.891um^2
            cell capacitance : b=184.322fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=241.940fF
            sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=856.570fF, leaf=2020.748fF, total=2877.319fF
            wire lengths     : top=0.000um, trunk=8451.342um, leaf=19076.817um, total=27528.159um
            hp wire lengths  : top=0.000um, trunk=7572.640um, leaf=10630.828um, total=18203.468um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
            Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.116ns count=1 avg=0.053ns sd=0.000ns min=0.053ns max=0.053ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
            Trunk : target=0.177ns count=2 avg=0.081ns sd=0.026ns min=0.063ns max=0.099ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=7 avg=0.125ns sd=0.016ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=2 avg=0.106ns sd=0.011ns min=0.097ns max=0.114ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=1 avg=0.112ns sd=0.000ns min=0.112ns max=0.112ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.244ns count=68 avg=0.096ns sd=0.041ns min=0.000ns max=0.177ns {59 <= 0.146ns, 9 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
            Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
            Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.052ns min=0.043ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
          Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
             Bufs: NBUFFX32_LVT: 40 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 25 NBUFFX2_LVT: 35 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays, iteration 2...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
            cell counts      : b=108, i=2, icg=26, dcg=0, l=37, total=173
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=596.730um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=897.891um^2
            cell capacitance : b=184.322fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=241.940fF
            sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=856.594fF, leaf=2020.748fF, total=2877.342fF
            wire lengths     : top=0.000um, trunk=8451.798um, leaf=19076.817um, total=27528.615um
            hp wire lengths  : top=0.000um, trunk=7574.160um, leaf=10630.828um, total=18204.988um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
            Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
            Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.116ns count=1 avg=0.053ns sd=0.000ns min=0.053ns max=0.053ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
            Trunk : target=0.177ns count=2 avg=0.081ns sd=0.026ns min=0.063ns max=0.099ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=7 avg=0.125ns sd=0.016ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=2 avg=0.106ns sd=0.011ns min=0.097ns max=0.114ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=1 avg=0.112ns sd=0.000ns min=0.112ns max=0.112ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.244ns count=68 avg=0.096ns sd=0.041ns min=0.000ns max=0.177ns {59 <= 0.146ns, 9 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
            Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
            Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.052ns min=0.043ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
          Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
             Bufs: NBUFFX32_LVT: 40 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 25 NBUFFX2_LVT: 35 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
        Approximately balancing fragments, wire and cell delays, iteration 2 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:13.6 real=0:00:13.6)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=108, i=2, icg=26, dcg=0, l=37, total=173
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=596.730um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=897.891um^2
        cell capacitance : b=184.322fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=241.940fF
        sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=856.594fF, leaf=2020.748fF, total=2877.342fF
        wire lengths     : top=0.000um, trunk=8451.798um, leaf=19076.817um, total=27528.615um
        hp wire lengths  : top=0.000um, trunk=7574.160um, leaf=10630.828um, total=18204.988um
      Clock DAG net violations after 'Approximately balancing fragments step':
        Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.116ns count=1 avg=0.053ns sd=0.000ns min=0.053ns max=0.053ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
        Trunk : target=0.177ns count=2 avg=0.081ns sd=0.026ns min=0.063ns max=0.099ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=7 avg=0.125ns sd=0.016ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=2 avg=0.106ns sd=0.011ns min=0.097ns max=0.114ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.235ns count=1 avg=0.112ns sd=0.000ns min=0.112ns max=0.112ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.244ns count=68 avg=0.096ns sd=0.041ns min=0.000ns max=0.177ns {59 <= 0.146ns, 9 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
        Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
        Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.052ns min=0.043ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
      Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
         Bufs: NBUFFX32_LVT: 40 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 25 NBUFFX2_LVT: 35 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
      Internal Fragment Window Outage Statistics {Sinks: 3579; Under-delay Violations: 57 {Worst: 0.056ns, Mean: 0.016ns, Total: 0.923ns}; Over-delay Violations: 2 {Worst: 0.001ns, Mean: 0.001ns, Total: 0.001ns}}
      Legalizer API calls during this step: 2127 succeeded with high effort: 2127 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:14.7 real=0:00:14.7)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=108, i=2, icg=26, dcg=0, l=37, total=173
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=596.730um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=897.891um^2
      cell capacitance : b=184.322fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=241.940fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=856.594fF, leaf=2020.748fF, total=2877.342fF
      wire lengths     : top=0.000um, trunk=8451.798um, leaf=19076.817um, total=27528.615um
      hp wire lengths  : top=0.000um, trunk=7574.160um, leaf=10630.828um, total=18204.988um
    Clock DAG net violations after Approximately balancing fragments:
      Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.116ns count=1 avg=0.053ns sd=0.000ns min=0.053ns max=0.053ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
      Trunk : target=0.177ns count=2 avg=0.081ns sd=0.026ns min=0.063ns max=0.099ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=7 avg=0.125ns sd=0.016ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.106ns sd=0.011ns min=0.097ns max=0.114ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=1 avg=0.112ns sd=0.000ns min=0.112ns max=0.112ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.080ns sd=0.000ns min=0.080ns max=0.080ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=68 avg=0.096ns sd=0.041ns min=0.000ns max=0.177ns {59 <= 0.146ns, 9 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.052ns min=0.043ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
    Clock DAG library cell distribution after Approximately balancing fragments {count}:
       Bufs: NBUFFX32_LVT: 40 NBUFFX16_LVT: 2 NBUFFX8_LVT: 6 NBUFFX4_LVT: 25 NBUFFX2_LVT: 35 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
    Window Outage Statistics {Sinks: 10292; Under-delay Violations: 43 {Worst: 0.045ns, Mean: 0.022ns, Total: 0.957ns}; Over-delay Violations: 0}
    Improving fragments clock skew...
      Iteration 1...
      Iteration 1 done.
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=108, i=2, icg=26, dcg=0, l=37, total=173
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=600.542um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=901.703um^2
        cell capacitance : b=185.471fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=243.089fF
        sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=902.588fF, leaf=2020.748fF, total=2923.337fF
        wire lengths     : top=0.000um, trunk=8914.485um, leaf=19076.817um, total=27991.302um
        hp wire lengths  : top=0.000um, trunk=7742.880um, leaf=10630.828um, total=18373.708um
      Clock DAG net violations after 'Improving fragments clock skew':
        Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.116ns count=1 avg=0.053ns sd=0.000ns min=0.053ns max=0.053ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
        Trunk : target=0.177ns count=2 avg=0.084ns sd=0.030ns min=0.063ns max=0.105ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=7 avg=0.125ns sd=0.015ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=2 avg=0.106ns sd=0.011ns min=0.097ns max=0.114ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.235ns count=1 avg=0.110ns sd=0.000ns min=0.110ns max=0.110ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.244ns count=68 avg=0.101ns sd=0.043ns min=0.000ns max=0.176ns {56 <= 0.146ns, 12 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
        Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
        Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.052ns min=0.043ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
      Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
         Bufs: NBUFFX32_LVT: 40 NBUFFX16_LVT: 3 NBUFFX8_LVT: 5 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
      Legalizer API calls during this step: 286 succeeded with high effort: 286 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:01.6 real=0:00:01.6)
    Legalizer API calls during this step: 6812 succeeded with high effort: 6812 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:52.6 real=0:00:49.2)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=108, i=2, icg=26, dcg=0, l=37, total=173
          sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
          misc counts      : r=5, pp=1, mci=36
          cell areas       : b=600.542um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=901.703um^2
          cell capacitance : b=185.471fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=243.089fF
          sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=902.588fF, leaf=2020.748fF, total=2923.337fF
          wire lengths     : top=0.000um, trunk=8914.485um, leaf=19076.817um, total=27991.302um
          hp wire lengths  : top=0.000um, trunk=7742.880um, leaf=10630.828um, total=18373.708um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.116ns count=1 avg=0.053ns sd=0.000ns min=0.053ns max=0.053ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
          Trunk : target=0.177ns count=2 avg=0.084ns sd=0.030ns min=0.063ns max=0.105ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=7 avg=0.125ns sd=0.015ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=2 avg=0.106ns sd=0.011ns min=0.097ns max=0.114ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.235ns count=1 avg=0.110ns sd=0.000ns min=0.110ns max=0.110ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.241ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
          Trunk : target=0.244ns count=68 avg=0.101ns sd=0.043ns min=0.000ns max=0.176ns {56 <= 0.146ns, 12 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
          Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
          Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
          Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.052ns min=0.043ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: NBUFFX32_LVT: 40 NBUFFX16_LVT: 3 NBUFFX8_LVT: 5 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
         Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=108, i=2, icg=26, dcg=0, l=37, total=173
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=600.542um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=901.703um^2
      cell capacitance : b=185.471fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=243.089fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=902.588fF, leaf=2020.748fF, total=2923.337fF
      wire lengths     : top=0.000um, trunk=8914.485um, leaf=19076.817um, total=27991.302um
      hp wire lengths  : top=0.000um, trunk=7742.880um, leaf=10630.828um, total=18373.708um
    Clock DAG net violations after 'Approximately balancing step':
      Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.116ns count=1 avg=0.053ns sd=0.000ns min=0.053ns max=0.053ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
      Trunk : target=0.177ns count=2 avg=0.084ns sd=0.030ns min=0.063ns max=0.105ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=7 avg=0.125ns sd=0.015ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.106ns sd=0.011ns min=0.097ns max=0.114ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=1 avg=0.110ns sd=0.000ns min=0.110ns max=0.110ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=68 avg=0.101ns sd=0.043ns min=0.000ns max=0.176ns {56 <= 0.146ns, 12 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.052ns min=0.043ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: NBUFFX32_LVT: 40 NBUFFX16_LVT: 3 NBUFFX8_LVT: 5 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=108, i=2, icg=26, dcg=0, l=37, total=173
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=600.542um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=901.703um^2
      cell capacitance : b=185.471fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=243.089fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=902.588fF, leaf=2020.748fF, total=2923.337fF
      wire lengths     : top=0.000um, trunk=8914.485um, leaf=19076.817um, total=27991.302um
      hp wire lengths  : top=0.000um, trunk=7742.880um, leaf=10630.828um, total=18373.708um
    Clock DAG net violations after 'Approximately balancing paths':
      Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.116ns count=1 avg=0.053ns sd=0.000ns min=0.053ns max=0.053ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
      Trunk : target=0.177ns count=2 avg=0.084ns sd=0.030ns min=0.063ns max=0.105ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=7 avg=0.125ns sd=0.015ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.106ns sd=0.011ns min=0.097ns max=0.114ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=1 avg=0.110ns sd=0.000ns min=0.110ns max=0.110ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=68 avg=0.101ns sd=0.043ns min=0.000ns max=0.176ns {56 <= 0.146ns, 12 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.052ns min=0.043ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: NBUFFX32_LVT: 40 NBUFFX16_LVT: 3 NBUFFX8_LVT: 5 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:53.2 real=0:00:49.8)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=108, i=2, icg=26, dcg=0, l=37, total=173
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=600.542um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=901.703um^2
    cell capacitance : b=185.471fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=243.089fF
    sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=902.588fF, leaf=2020.748fF, total=2923.337fF
    wire lengths     : top=0.000um, trunk=8914.485um, leaf=19076.817um, total=27991.302um
    hp wire lengths  : top=0.000um, trunk=7742.880um, leaf=10630.828um, total=18373.708um
  Clock DAG net violations before polishing:
    Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.116ns count=1 avg=0.053ns sd=0.000ns min=0.053ns max=0.053ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
    Trunk : target=0.177ns count=2 avg=0.084ns sd=0.030ns min=0.063ns max=0.105ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=7 avg=0.126ns sd=0.015ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=2 avg=0.105ns sd=0.011ns min=0.097ns max=0.114ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.235ns count=1 avg=0.110ns sd=0.000ns min=0.110ns max=0.110ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.241ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.244ns count=68 avg=0.101ns sd=0.043ns min=0.000ns max=0.176ns {56 <= 0.146ns, 12 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
    Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
    Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.052ns min=0.043ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: NBUFFX32_LVT: 40 NBUFFX16_LVT: 3 NBUFFX8_LVT: 5 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
  Window Outage Statistics {Sinks: 10292; Under-delay Violations: 1 {Worst: 0.000ns, Mean: 0.000ns, Total: 0.000ns}; Over-delay Violations: 2 {Worst: 0.001ns, Mean: 0.001ns, Total: 0.002ns}}
  Merging balancing drivers for power...
    Tried: 174 Succeeded: 2
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=102, i=2, icg=26, dcg=0, l=37, total=167
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=577.923um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=879.084um^2
      cell capacitance : b=178.462fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=236.079fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=872.698fF, leaf=2020.748fF, total=2893.447fF
      wire lengths     : top=0.000um, trunk=8616.563um, leaf=19076.817um, total=27693.380um
      hp wire lengths  : top=0.000um, trunk=7435.232um, leaf=10630.828um, total=18066.060um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.116ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
      Trunk : target=0.177ns count=2 avg=0.084ns sd=0.030ns min=0.063ns max=0.105ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=7 avg=0.126ns sd=0.015ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.105ns sd=0.011ns min=0.097ns max=0.114ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=1 avg=0.110ns sd=0.000ns min=0.110ns max=0.110ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=62 avg=0.109ns sd=0.038ns min=0.000ns max=0.176ns {50 <= 0.146ns, 12 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.244ns count=77 avg=0.126ns sd=0.052ns min=0.043ns max=0.246ns {62 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: NBUFFX32_LVT: 39 NBUFFX16_LVT: 3 NBUFFX8_LVT: 4 NBUFFX4_LVT: 28 NBUFFX2_LVT: 28 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
    Window Outage Statistics {Sinks: 10292; Under-delay Violations: 1 {Worst: 0.000ns, Mean: 0.000ns, Total: 0.000ns}; Over-delay Violations: 0}
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.7 real=0:00:00.7)
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=579.957um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=881.117um^2
      cell capacitance : b=179.024fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=236.642fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=872.698fF, leaf=2021.246fF, total=2893.945fF
      wire lengths     : top=0.000um, trunk=8616.563um, leaf=19080.009um, total=27696.572um
      hp wire lengths  : top=0.000um, trunk=7435.232um, leaf=10635.236um, total=18070.468um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.116ns count=1 avg=0.047ns sd=0.000ns min=0.047ns max=0.047ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
      Trunk : target=0.177ns count=2 avg=0.084ns sd=0.030ns min=0.063ns max=0.105ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.081ns sd=0.000ns min=0.081ns max=0.081ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=7 avg=0.126ns sd=0.015ns min=0.111ns max=0.153ns {1 <= 0.111ns, 5 <= 0.148ns, 1 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.105ns sd=0.011ns min=0.097ns max=0.114ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=1 avg=0.110ns sd=0.000ns min=0.110ns max=0.110ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.141ns sd=0.000ns min=0.141ns max=0.141ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=62 avg=0.109ns sd=0.038ns min=0.000ns max=0.176ns {50 <= 0.146ns, 12 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=5 avg=0.055ns sd=0.012ns min=0.041ns max=0.067ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.010ns min=0.066ns max=0.087ns {0 <= 0.066ns, 9 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.063ns sd=0.000ns min=0.063ns max=0.063ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.244ns count=78 avg=0.125ns sd=0.053ns min=0.039ns max=0.246ns {63 <= 0.146ns, 4 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: NBUFFX32_LVT: 39 NBUFFX16_LVT: 3 NBUFFX8_LVT: 4 NBUFFX4_LVT: 28 NBUFFX2_LVT: 29 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.5 real=0:00:00.5)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        Legalizer API calls during this step: 673 succeeded with high effort: 673 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:05.9 real=0:00:02.5)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        100% 
        Legalizer API calls during this step: 1896 succeeded with high effort: 1896 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:12.5 real=0:00:06.0)
    Iteration 1 done.
    Iteration 2...
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        Legalizer API calls during this step: 630 succeeded with high effort: 630 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:05.5 real=0:00:02.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
        100% 
        Legalizer API calls during this step: 1921 succeeded with high effort: 1921 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:09.0 real=0:00:03.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=579.957um^2, i=13.215um^2, icg=180.951um^2, dcg=0.000um^2, l=106.995um^2, total=881.117um^2
      cell capacitance : b=179.024fF, i=1.537fF, icg=18.390fF, dcg=0.000fF, l=37.691fF, total=236.642fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=781.128fF, leaf=1945.738fF, total=2726.867fF
      wire lengths     : top=0.000um, trunk=7727.369um, leaf=18354.758um, total=26082.127um
      hp wire lengths  : top=0.000um, trunk=6631.152um, leaf=10091.076um, total=16722.228um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=3, worst=[0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.002ns
      Capacitance          : {count=1, worst=[0.564fF]} avg=0.564fF sd=0.000fF sum=0.564fF
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.116ns count=1 avg=0.041ns sd=0.000ns min=0.041ns max=0.041ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
      Trunk : target=0.177ns count=2 avg=0.077ns sd=0.027ns min=0.058ns max=0.096ns {2 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=7 avg=0.122ns sd=0.013ns min=0.110ns max=0.147ns {2 <= 0.111ns, 5 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.082ns sd=0.047ns min=0.050ns max=0.115ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=1 avg=0.110ns sd=0.000ns min=0.110ns max=0.110ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.165ns sd=0.000ns min=0.165ns max=0.165ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=62 avg=0.104ns sd=0.038ns min=0.000ns max=0.174ns {55 <= 0.146ns, 7 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=5 avg=0.054ns sd=0.012ns min=0.041ns max=0.065ns {2 <= 0.047ns, 1 <= 0.062ns, 2 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=9 avg=0.075ns sd=0.009ns min=0.066ns max=0.085ns {2 <= 0.066ns, 7 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.130ns count=2 avg=0.108ns sd=0.016ns min=0.096ns max=0.119ns {0 <= 0.078ns, 1 <= 0.104ns, 0 <= 0.117ns, 1 <= 0.123ns, 0 <= 0.130ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.072ns sd=0.000ns min=0.072ns max=0.072ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.244ns count=78 avg=0.122ns sd=0.053ns min=0.039ns max=0.245ns {65 <= 0.146ns, 2 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 8 <= 0.244ns} {3 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: NBUFFX32_LVT: 39 NBUFFX16_LVT: 3 NBUFFX8_LVT: 4 NBUFFX4_LVT: 28 NBUFFX2_LVT: 29 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 7 CGLPPRX8_LVT: 9 CGLPPRX2_LVT: 6 CGLNPRX2_LVT: 2 CGLPPRX2_HVT: 2 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 3 AO22X1_RVT: 16 
    Window Outage Statistics {Sinks: 10292; Under-delay Violations: 1 {Worst: 0.003ns, Mean: 0.003ns, Total: 0.003ns}; Over-delay Violations: 0}
    Legalizer API calls during this step: 5120 succeeded with high effort: 5120 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:33.1 real=0:00:14.3)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=2921.316fF fall=2654.563fF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2909.579fF fall=2644.403fF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=542.597um^2, i=13.215um^2, icg=173.326um^2, dcg=0.000um^2, l=106.995um^2, total=836.134um^2
      cell capacitance : b=167.473fF, i=1.537fF, icg=18.248fF, dcg=0.000fF, l=37.647fF, total=224.904fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=780.281fF, leaf=1946.338fF, total=2726.620fF
      wire lengths     : top=0.000um, trunk=7719.010um, leaf=18360.686um, total=26079.696um
      hp wire lengths  : top=0.000um, trunk=6634.192um, leaf=10093.660um, total=16727.852um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Capacitance          : {count=1, worst=[0.564fF]} avg=0.564fF sd=0.000fF sum=0.564fF
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.116ns count=1 avg=0.041ns sd=0.000ns min=0.041ns max=0.041ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
      Trunk : target=0.177ns count=3 avg=0.097ns sd=0.039ns min=0.058ns max=0.137ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.121ns sd=0.014ns min=0.110ns max=0.147ns {2 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.082ns sd=0.047ns min=0.050ns max=0.115ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=1 avg=0.102ns sd=0.000ns min=0.102ns max=0.102ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=62 avg=0.107ns sd=0.036ns min=0.000ns max=0.174ns {56 <= 0.146ns, 6 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.010ns min=0.042ns max=0.057ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=5 avg=0.081ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.130ns count=9 avg=0.110ns sd=0.016ns min=0.075ns max=0.126ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.244ns count=79 avg=0.124ns sd=0.053ns min=0.039ns max=0.244ns {65 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 4 NBUFFX8_LVT: 5 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 3 CGLPPRX2_HVT: 9 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
    Legalizer API calls during this step: 375 succeeded with high effort: 375 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:05.7 real=0:00:01.7)
  Reducing total underdelay...
    Total underdelay before: (ns=0, nn=0, ts=0, tn=0)
    Moving gates: ...20% ...40% ...60% ...80% ...100% 
    Total underdelay after: (ns=0, nn=0, ts=0, tn=0)
    Clock DAG stats after 'Reducing total underdelay':
      cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=542.597um^2, i=13.215um^2, icg=173.326um^2, dcg=0.000um^2, l=106.995um^2, total=836.134um^2
      cell capacitance : b=167.473fF, i=1.537fF, icg=18.248fF, dcg=0.000fF, l=37.647fF, total=224.904fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=780.281fF, leaf=1946.338fF, total=2726.620fF
      wire lengths     : top=0.000um, trunk=7719.010um, leaf=18360.686um, total=26079.696um
      hp wire lengths  : top=0.000um, trunk=6634.192um, leaf=10093.660um, total=16727.852um
    Clock DAG net violations after 'Reducing total underdelay':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Capacitance          : {count=1, worst=[0.564fF]} avg=0.564fF sd=0.000fF sum=0.564fF
    Clock DAG primary half-corner transition distribution after 'Reducing total underdelay':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.116ns count=1 avg=0.041ns sd=0.000ns min=0.041ns max=0.041ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
      Trunk : target=0.177ns count=3 avg=0.097ns sd=0.039ns min=0.058ns max=0.137ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.121ns sd=0.014ns min=0.110ns max=0.147ns {2 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.082ns sd=0.047ns min=0.050ns max=0.115ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=1 avg=0.102ns sd=0.000ns min=0.102ns max=0.102ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=62 avg=0.107ns sd=0.036ns min=0.000ns max=0.174ns {56 <= 0.146ns, 6 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.010ns min=0.042ns max=0.057ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=5 avg=0.081ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.130ns count=9 avg=0.110ns sd=0.016ns min=0.075ns max=0.126ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.244ns count=79 avg=0.124ns sd=0.053ns min=0.039ns max=0.244ns {65 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
    Clock DAG library cell distribution after 'Reducing total underdelay' {count}:
       Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 4 NBUFFX8_LVT: 5 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 3 CGLPPRX2_HVT: 9 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing total underdelay done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=542.597um^2, i=13.215um^2, icg=173.326um^2, dcg=0.000um^2, l=106.995um^2, total=836.134um^2
      cell capacitance : b=167.473fF, i=1.537fF, icg=18.248fF, dcg=0.000fF, l=37.647fF, total=224.904fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=780.281fF, leaf=1946.338fF, total=2726.620fF
      wire lengths     : top=0.000um, trunk=7719.010um, leaf=18360.686um, total=26079.696um
      hp wire lengths  : top=0.000um, trunk=6634.192um, leaf=10093.660um, total=16727.852um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Capacitance          : {count=1, worst=[0.564fF]} avg=0.564fF sd=0.000fF sum=0.564fF
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.116ns count=1 avg=0.041ns sd=0.000ns min=0.041ns max=0.041ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
      Trunk : target=0.177ns count=3 avg=0.097ns sd=0.039ns min=0.058ns max=0.137ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.121ns sd=0.014ns min=0.110ns max=0.147ns {2 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.082ns sd=0.047ns min=0.050ns max=0.115ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=1 avg=0.102ns sd=0.000ns min=0.102ns max=0.102ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=62 avg=0.107ns sd=0.036ns min=0.000ns max=0.174ns {56 <= 0.146ns, 6 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.010ns min=0.042ns max=0.057ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=5 avg=0.081ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.130ns count=9 avg=0.110ns sd=0.016ns min=0.075ns max=0.126ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.244ns count=79 avg=0.124ns sd=0.053ns min=0.039ns max=0.244ns {65 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 4 NBUFFX8_LVT: 5 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 3 CGLPPRX2_HVT: 9 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Global shorten wires A0...
        Legalizer API calls during this step: 122 succeeded with high effort: 122 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.3 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=211, filtered=0, permitted=47, cannotCompute=1, computed=46, moveTooSmall=50, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=11, legalizedMoveTooSmall=2, ignoredLeafDriver=221, worse=123, accepted=15
        Max accepted move=172.216um, total accepted move=398.240um, average move=26.549um
        Move for wirelength. considered=211, filtered=0, permitted=47, cannotCompute=1, computed=46, moveTooSmall=58, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=26, legalizedMoveTooSmall=3, ignoredLeafDriver=221, worse=128, accepted=8
        Max accepted move=33.592um, total accepted move=108.224um, average move=13.528um
        Move for wirelength. considered=211, filtered=0, permitted=47, cannotCompute=2, computed=45, moveTooSmall=53, resolved=0, predictFail=17, currentlyIllegal=0, legalizationFail=28, legalizedMoveTooSmall=3, ignoredLeafDriver=221, worse=137, accepted=4
        Max accepted move=13.528um, total accepted move=26.144um, average move=6.536um
        Legalizer API calls during this step: 1062 succeeded with high effort: 1062 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:02.1 real=0:00:01.5)
      Global shorten wires A1...
        Legalizer API calls during this step: 122 succeeded with high effort: 122 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.3 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=211, filtered=0, permitted=47, cannotCompute=29, computed=18, moveTooSmall=102, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=6, legalizedMoveTooSmall=1, ignoredLeafDriver=221, worse=38, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 222 succeeded with high effort: 222 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.4 real=0:00:00.2)
      Global shorten wires B...
        Legalizer API calls during this step: 381 succeeded with high effort: 381 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.8 real=0:00:01.5)
      Move For Wirelength - branch...
        Move for wirelength. considered=211, filtered=0, permitted=47, cannotCompute=0, computed=47, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=49, legalizedMoveTooSmall=0, ignoredLeafDriver=221, worse=46, accepted=1
        Max accepted move=3.344um, total accepted move=3.344um, average move=3.344um
        Move for wirelength. considered=211, filtered=0, permitted=47, cannotCompute=12, computed=35, moveTooSmall=0, resolved=0, predictFail=76, currentlyIllegal=0, legalizationFail=50, legalizedMoveTooSmall=0, ignoredLeafDriver=221, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 501 succeeded with high effort: 501 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.5 real=0:00:00.4)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=542.597um^2, i=13.215um^2, icg=173.326um^2, dcg=0.000um^2, l=106.995um^2, total=836.134um^2
        cell capacitance : b=167.473fF, i=1.537fF, icg=18.248fF, dcg=0.000fF, l=37.647fF, total=224.904fF
        sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=730.078fF, leaf=1945.059fF, total=2675.136fF
        wire lengths     : top=0.000um, trunk=7209.506um, leaf=18347.310um, total=25556.816um
        hp wire lengths  : top=0.000um, trunk=6134.416um, leaf=10081.804um, total=16216.220um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Capacitance          : {count=1, worst=[0.532fF]} avg=0.532fF sd=0.000fF sum=0.532fF
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.116ns count=1 avg=0.041ns sd=0.000ns min=0.041ns max=0.041ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
        Trunk : target=0.177ns count=3 avg=0.096ns sd=0.037ns min=0.058ns max=0.133ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=6 avg=0.120ns sd=0.015ns min=0.110ns max=0.147ns {2 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=2 avg=0.079ns sd=0.042ns min=0.050ns max=0.109ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.235ns count=1 avg=0.097ns sd=0.000ns min=0.097ns max=0.097ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.244ns count=62 avg=0.104ns sd=0.038ns min=0.000ns max=0.174ns {56 <= 0.146ns, 6 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
        Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.010ns min=0.042ns max=0.057ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=5 avg=0.081ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.130ns count=9 avg=0.110ns sd=0.016ns min=0.075ns max=0.126ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
        Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.244ns count=79 avg=0.124ns sd=0.053ns min=0.039ns max=0.244ns {65 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 4 NBUFFX8_LVT: 5 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 3 CGLPPRX2_HVT: 9 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
      Legalizer API calls during this step: 2410 succeeded with high effort: 2410 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:05.6 real=0:00:04.2)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 203 , Succeeded = 51 , Constraints Broken = 152 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:06.6 real=0:00:03.7)
    Optimizing orientation done. (took cpu=0:00:06.6 real=0:00:03.7)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=542.597um^2, i=13.215um^2, icg=173.326um^2, dcg=0.000um^2, l=106.995um^2, total=836.134um^2
      cell capacitance : b=167.473fF, i=1.537fF, icg=18.248fF, dcg=0.000fF, l=37.647fF, total=224.904fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=721.728fF, leaf=1946.525fF, total=2668.253fF
      wire lengths     : top=0.000um, trunk=7118.000um, leaf=18356.886um, total=25474.886um
      hp wire lengths  : top=0.000um, trunk=6089.424um, leaf=10092.596um, total=16182.020um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Capacitance          : {count=1, worst=[0.437fF]} avg=0.437fF sd=0.000fF sum=0.437fF
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.075ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.116ns count=2 avg=0.043ns sd=0.002ns min=0.041ns max=0.044ns {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
      Trunk : target=0.177ns count=3 avg=0.094ns sd=0.034ns min=0.058ns max=0.127ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=6 avg=0.120ns sd=0.015ns min=0.110ns max=0.147ns {2 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.079ns sd=0.042ns min=0.050ns max=0.108ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.224ns count=20 avg=0.077ns sd=0.033ns min=0.031ns max=0.144ns {19 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Trunk : target=0.235ns count=1 avg=0.097ns sd=0.000ns min=0.097ns max=0.097ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.235ns count=2 avg=0.098ns sd=0.006ns min=0.093ns max=0.102ns {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.089ns sd=0.000ns min=0.089ns max=0.089ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=39 avg=0.118ns sd=0.033ns min=0.000ns max=0.174ns {34 <= 0.146ns, 5 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=2 avg=0.051ns sd=0.011ns min=0.042ns max=0.059ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=5 avg=0.081ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.130ns count=9 avg=0.110ns sd=0.016ns min=0.075ns max=0.126ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.224ns count=12 avg=0.076ns sd=0.031ns min=0.039ns max=0.116ns {12 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Leaf  : target=0.235ns count=1 avg=0.116ns sd=0.000ns min=0.116ns max=0.116ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=66 avg=0.133ns sd=0.053ns min=0.088ns max=0.244ns {51 <= 0.146ns, 3 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 10 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 4 NBUFFX8_LVT: 5 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 3 CGLPPRX2_HVT: 9 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
    Window Outage Statistics {Sinks: 10292; Under-delay Violations: 1 {Worst: 0.000ns, Mean: 0.000ns, Total: 0.000ns}; Over-delay Violations: 0}
    Legalizer API calls during this step: 3728 succeeded with high effort: 3562 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:12.9 real=0:00:08.3)
  Total capacitance is (rise=5577.832fF fall=5312.657fF), of which (rise=2668.253fF fall=2668.253fF) is wire, and (rise=2909.579fF fall=2644.403fF) is gate.
  Stage::Polishing done. (took cpu=0:00:54.1 real=0:00:26.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 167 clock instances.
  Performing clock and sink only refine place with checks partially disabled for sinks.

*** Starting refinePlace (0:47:03 mem=6692.6M) ***
Total net bbox length = 8.458e+05 (5.056e+05 3.403e+05) (ext = 9.794e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 4 insts, mean move: 0.68 um, max move: 1.67 um 
	Max move on inst (occ_int2/U_clk_control_i_2/U_cycle_ctr_i/count_int_reg[1]): (11.25, 347.78) --> (11.25, 346.10)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 6666.7MB
Summary Report:
Instances move: 19 (out of 40294 movable)
Instances flipped: 0
Mean displacement: 1.63 um
Max displacement: 4.10 um (Instance: CTS_csf_buf_00292) (10.032, 359.48) -> (5.928, 359.48)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.458e+05 (5.056e+05 3.402e+05) (ext = 9.795e+03)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 6666.7MB
*** Finished refinePlace (0:47:04 mem=6666.7M) ***
  ClockRefiner summary
  All clock instances: Moved 19, flipped 3 and cell swapped 0 (out of a total of 3645).
  All Clock instances: Average move = 1.63um
  The largest move was 4.1 um for CTS_csf_buf_00292.
  Restoring pStatusCts on 167 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.9 real=0:00:01.2)
  Stage::Updating netlist done. (took cpu=0:00:02.3 real=0:00:01.5)
  CCOpt::Phase::Implementation done. (took cpu=0:01:50 real=0:01:18)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       173 (unrouted=172, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45752 (unrouted=3140, trialRouted=41474, noStatus=1138, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3045, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 173 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 173 nets for routing of which 173 have one or more fixed wires.
(ccopt eGR): Start to route 173 all nets
[PSP]    Started Early Global Route ( Curr Mem: 6.31 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 6.31 MB )
[NR-eGR] Read 42880 nets ( ignored 42707 )
[NR-eGR] There are 173 clock nets ( 173 with NDR ).
[NR-eGR] Layer group 1: route 77 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.176224e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 96 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.524887e+04um
[NR-eGR] Create a new net group with 15 nets and layer range [2, 5]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [5, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 2.515524e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 15 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.051734e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [2, 7]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.041201e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 9]
[NR-eGR] Layer group 6: route 14 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 3.576074e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [2, 8]
[NR-eGR] Layer group 7: route 3 net(s) in layer range [3, 9]
[NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 3.564035e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 9]
[NR-eGR] Layer group 8: route 12 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 4.008620e+04um
[NR-eGR] Move 12 nets to the existing net group with layer range [2, 9]
[NR-eGR] Layer group 9: route 13 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 4.440498e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 26142um, number of vias: 10774
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1    (1H)             0   3842 
[NR-eGR]  M2    (2V)          7489   5457 
[NR-eGR]  M3    (3H)          9294    878 
[NR-eGR]  M4    (4V)          1522    307 
[NR-eGR]  M5    (5H)          4921    212 
[NR-eGR]  M6    (6V)          2487     44 
[NR-eGR]  M7    (7H)           385     34 
[NR-eGR]  M8    (8V)            44      0 
[NR-eGR]  M9    (9H)             0      0 
[NR-eGR]  MRDL  (10V)            0      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total        26142  10774 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 16881um
[NR-eGR] Total length: 26142um, number of vias: 10774
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 26142um, number of vias: 10774
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  162206 
[NR-eGR]  M2    (2V)        232404  218022 
[NR-eGR]  M3    (3H)        339581   65415 
[NR-eGR]  M4    (4V)        134318   15643 
[NR-eGR]  M5    (5H)        133363    4156 
[NR-eGR]  M6    (6V)         44146    2191 
[NR-eGR]  M7    (7H)         60332     363 
[NR-eGR]  M8    (8V)          3444     117 
[NR-eGR]  M9    (9H)          5706       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       953292  468113 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 845830um
[NR-eGR] Total length: 953292um, number of vias: 468113
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.43 sec, Real: 3.35 sec, Curr Mem: 6.35 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.45 sec, Real: 3.37 sec, Curr Mem: 6.31 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:04.7 real=0:00:03.7)
      Routing using eGR only done.
Net route status summary:
  Clock:       173 (unrouted=0, trialRouted=0, noStatus=0, routed=173, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45752 (unrouted=3140, trialRouted=41474, noStatus=1138, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3045, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.0 real=0:00:03.9)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40334 and nets=45925 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 6695.539M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.7 real=0:00:01.7)
    Leaving CCOpt scope - Initializing placement interface...

    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.3)
    Found 13 placement violations.
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Detected clock skew data from CCOPT
        Loading clock net RC data...
        Preprocessing clock nets...
        Nets initialized for optimization: Seen: 173 Attempted: 173 Successful: 173 Unsuccessful: 0 Invalid: 0
        Preprocessing clock nets done. (took cpu=0:00:00.1 real=0:00:00.1)
        Loading clock net RC data done. (took cpu=0:00:00.1 real=0:00:00.1)
        ProEngine running disconnected to DB
        Disconnecting...
        Disconnecting Clock Trees
        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for worst_corner:setup.late...
        Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
          sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
          misc counts      : r=5, pp=1, mci=36
          cell areas       : b=542.597um^2, i=13.215um^2, icg=173.326um^2, dcg=0.000um^2, l=106.995um^2, total=836.134um^2
          cell capacitance : b=167.473fF, i=1.537fF, icg=18.248fF, dcg=0.000fF, l=37.647fF, total=224.904fF
          sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=743.503fF, leaf=2038.559fF, total=2782.062fF
          wire lengths     : top=0.000um, trunk=7250.888um, leaf=18890.668um, total=26141.556um
          hp wire lengths  : top=0.000um, trunk=6096.872um, leaf=10095.332um, total=16192.204um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=3, worst=[0.004ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.002ns sum=0.007ns
          Capacitance          : {count=2, worst=[1.623fF, 0.005fF]} avg=0.814fF sd=1.144fF sum=1.628fF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.116ns count=1 avg=0.041ns sd=0.000ns min=0.041ns max=0.041ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
          Trunk : target=0.177ns count=3 avg=0.095ns sd=0.035ns min=0.058ns max=0.128ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=6 avg=0.120ns sd=0.015ns min=0.109ns max=0.147ns {2 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=2 avg=0.080ns sd=0.043ns min=0.049ns max=0.110ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.235ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.241ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
          Trunk : target=0.244ns count=62 avg=0.105ns sd=0.038ns min=0.000ns max=0.172ns {55 <= 0.146ns, 7 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
          Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.010ns min=0.042ns max=0.057ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.130ns count=9 avg=0.111ns sd=0.016ns min=0.075ns max=0.128ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
          Leaf  : target=0.175ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
          Leaf  : target=0.244ns count=79 avg=0.124ns sd=0.053ns min=0.040ns max=0.248ns {65 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 8 <= 0.244ns} {3 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 4 NBUFFX8_LVT: 5 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 3 CGLPPRX2_HVT: 9 
         Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
        Window Outage Statistics {Sinks: 10292; Under-delay Violations: 3 {Worst: 0.005ns, Mean: 0.004ns, Total: 0.012ns}; Over-delay Violations: 10 {Worst: 0.003ns, Mean: 0.002ns, Total: 0.019ns}}
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         1
            Processed:             1
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             1
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=542.597um^2, i=13.215um^2, icg=173.326um^2, dcg=0.000um^2, l=106.995um^2, total=836.134um^2
            cell capacitance : b=167.473fF, i=1.537fF, icg=18.248fF, dcg=0.000fF, l=37.647fF, total=224.904fF
            sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=743.503fF, leaf=2038.559fF, total=2782.062fF
            wire lengths     : top=0.000um, trunk=7250.888um, leaf=18890.668um, total=26141.556um
            hp wire lengths  : top=0.000um, trunk=6096.872um, leaf=10095.332um, total=16192.204um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=3, worst=[0.004ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.002ns sum=0.007ns
            Capacitance          : {count=2, worst=[1.623fF, 0.005fF]} avg=0.814fF sd=1.144fF sum=1.628fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.116ns count=1 avg=0.041ns sd=0.000ns min=0.041ns max=0.041ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
            Trunk : target=0.177ns count=3 avg=0.095ns sd=0.035ns min=0.058ns max=0.128ns {2 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=6 avg=0.120ns sd=0.015ns min=0.109ns max=0.147ns {2 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=2 avg=0.080ns sd=0.043ns min=0.049ns max=0.110ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.244ns count=62 avg=0.105ns sd=0.038ns min=0.000ns max=0.172ns {55 <= 0.146ns, 7 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
            Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.010ns min=0.042ns max=0.057ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.130ns count=9 avg=0.111ns sd=0.016ns min=0.075ns max=0.128ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
            Leaf  : target=0.175ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.244ns count=79 avg=0.124ns sd=0.053ns min=0.040ns max=0.248ns {65 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 8 <= 0.244ns} {3 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 4 NBUFFX8_LVT: 5 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 6 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 3 CGLPPRX2_HVT: 9 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
          Window Outage Statistics {Sinks: 10292; Under-delay Violations: 3 {Worst: 0.005ns, Mean: 0.004ns, Total: 0.012ns}; Over-delay Violations: 10 {Worst: 0.003ns, Mean: 0.002ns, Total: 0.019ns}}
          Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 148, numSkippedDueToCloseToSlewTarget = 22, numSkippedDueToCloseToSkewTarget = 3
          Downsizing Pass 0...
          Resizing gates: ...20% ...40% ...60% ...80% ...100% 
          .
          Downsizing Pass 0 done. (took cpu=0:00:01.0 real=0:00:00.5)
          Downsizing Pass Summary 0, attempted = 123, resized = 2, running total = 2
          Downsizing Pass 1...
          Resizing gates: ...20% ...40% ...60% ...80% ...100% 
          Downsizing Pass 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing Pass Summary 1, attempted = 6, resized = 0, running total = 2
          DoDownSizing Summary : numSized = 2
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=542.089um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=106.995um^2, total=834.101um^2
            cell capacitance : b=167.304fF, i=1.537fF, icg=18.243fF, dcg=0.000fF, l=37.647fF, total=224.730fF
            sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=743.503fF, leaf=2038.559fF, total=2782.062fF
            wire lengths     : top=0.000um, trunk=7250.888um, leaf=18890.668um, total=26141.556um
            hp wire lengths  : top=0.000um, trunk=6085.320um, leaf=10108.100um, total=16193.420um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=3, worst=[0.004ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.002ns sum=0.007ns
            Capacitance          : {count=2, worst=[1.623fF, 0.005fF]} avg=0.814fF sd=1.144fF sum=1.628fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.116ns count=1 avg=0.041ns sd=0.000ns min=0.041ns max=0.041ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
            Trunk : target=0.177ns count=4 avg=0.085ns sd=0.035ns min=0.055ns max=0.128ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=5 avg=0.122ns sd=0.016ns min=0.110ns max=0.147ns {1 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=2 avg=0.080ns sd=0.043ns min=0.049ns max=0.110ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.244ns count=62 avg=0.105ns sd=0.038ns min=0.000ns max=0.172ns {55 <= 0.146ns, 7 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
            Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.010ns min=0.042ns max=0.057ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.130ns count=9 avg=0.111ns sd=0.016ns min=0.075ns max=0.128ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
            Leaf  : target=0.175ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.244ns count=79 avg=0.124ns sd=0.053ns min=0.040ns max=0.248ns {65 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 8 <= 0.244ns} {3 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 4 NBUFFX8_LVT: 5 NBUFFX4_LVT: 27 NBUFFX2_LVT: 33 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 9 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
          Window Outage Statistics {Sinks: 10292; Under-delay Violations: 3 {Worst: 0.005ns, Mean: 0.004ns, Total: 0.012ns}; Over-delay Violations: 10 {Worst: 0.003ns, Mean: 0.002ns, Total: 0.019ns}}
          Legalizer API calls during this step: 137 succeeded with high effort: 137 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:01.4 real=0:00:00.8)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 173, tested: 173, violation detected: 5, violation ignored (due to small violation): 2, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 2
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          ------------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          ------------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk              2 [66.7%]            2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
          leaf               1 [33.3%]            0                    0            0                    0 (0.0%)             1 (100.0%)
          ------------------------------------------------------------------------------------------------------------------------------
          Total              3 [100.0%]           2 (66.7%)            0            0                    2 (66.7%)            1 (33.3%)
          ------------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 2.796um^2 (0.335%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=5, pp=1, mci=36
            cell areas       : b=544.885um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=106.995um^2, total=836.896um^2
            cell capacitance : b=168.113fF, i=1.537fF, icg=18.243fF, dcg=0.000fF, l=37.647fF, total=225.540fF
            sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=0.000fF, trunk=743.503fF, leaf=2038.559fF, total=2782.062fF
            wire lengths     : top=0.000um, trunk=7250.888um, leaf=18890.668um, total=26141.556um
            hp wire lengths  : top=0.000um, trunk=6085.320um, leaf=10108.100um, total=16193.420um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=3, worst=[0.004ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.002ns sum=0.007ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.116ns count=1 avg=0.041ns sd=0.000ns min=0.041ns max=0.041ns {1 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
            Trunk : target=0.177ns count=4 avg=0.086ns sd=0.034ns min=0.055ns max=0.128ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=5 avg=0.122ns sd=0.016ns min=0.110ns max=0.147ns {1 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=2 avg=0.080ns sd=0.043ns min=0.049ns max=0.110ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.244ns count=62 avg=0.104ns sd=0.037ns min=0.000ns max=0.173ns {56 <= 0.146ns, 6 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
            Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.010ns min=0.042ns max=0.057ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.130ns count=9 avg=0.111ns sd=0.016ns min=0.075ns max=0.128ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
            Leaf  : target=0.175ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.244ns count=79 avg=0.123ns sd=0.054ns min=0.040ns max=0.248ns {65 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 8 <= 0.244ns} {3 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
             Invs: IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 9 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
          Window Outage Statistics {Sinks: 10292; Under-delay Violations: 3 {Worst: 0.004ns, Mean: 0.003ns, Total: 0.009ns}; Over-delay Violations: 10 {Worst: 0.003ns, Mean: 0.002ns, Total: 0.019ns}}
          Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.4 real=0:00:00.2)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
          sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
          misc counts      : r=5, pp=1, mci=36
          cell areas       : b=544.885um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=106.995um^2, total=836.896um^2
          cell capacitance : b=168.113fF, i=1.537fF, icg=18.243fF, dcg=0.000fF, l=37.647fF, total=225.540fF
          sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
          wire capacitance : top=0.000fF, trunk=743.503fF, leaf=2038.559fF, total=2782.062fF
          wire lengths     : top=0.000um, trunk=7250.888um, leaf=18890.668um, total=26141.556um
          hp wire lengths  : top=0.000um, trunk=6085.320um, leaf=10108.100um, total=16193.420um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=3, worst=[0.004ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.002ns sum=0.007ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.116ns count=2 avg=0.043ns sd=0.002ns min=0.041ns max=0.044ns {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
          Trunk : target=0.177ns count=4 avg=0.086ns sd=0.034ns min=0.055ns max=0.128ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=1 avg=0.077ns sd=0.000ns min=0.077ns max=0.077ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=5 avg=0.122ns sd=0.016ns min=0.110ns max=0.147ns {1 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=2 avg=0.080ns sd=0.043ns min=0.049ns max=0.110ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.224ns count=20 avg=0.078ns sd=0.032ns min=0.031ns max=0.136ns {19 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Trunk : target=0.235ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.235ns count=3 avg=0.099ns sd=0.004ns min=0.094ns max=0.101ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.241ns count=1 avg=0.091ns sd=0.000ns min=0.091ns max=0.091ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
          Trunk : target=0.244ns count=38 avg=0.119ns sd=0.033ns min=0.000ns max=0.173ns {32 <= 0.146ns, 6 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
          Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.010ns min=0.042ns max=0.057ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.007ns min=0.068ns max=0.085ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.130ns count=9 avg=0.111ns sd=0.016ns min=0.075ns max=0.128ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
          Leaf  : target=0.175ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
          Leaf  : target=0.224ns count=12 avg=0.077ns sd=0.031ns min=0.040ns max=0.116ns {12 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Leaf  : target=0.235ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Leaf  : target=0.244ns count=66 avg=0.132ns sd=0.053ns min=0.089ns max=0.248ns {52 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 8 <= 0.244ns} {3 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
           Invs: IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 9 
         Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
        Window Outage Statistics {Sinks: 10292; Under-delay Violations: 3 {Worst: 0.004ns, Mean: 0.003ns, Total: 0.009ns}; Over-delay Violations: 10 {Worst: 0.003ns, Mean: 0.002ns, Total: 0.019ns}}
        Legalizer API calls during this step: 145 succeeded with high effort: 145 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 167 clock instances.
  Performing Single Pass Refine Place.

*** Starting refinePlace (0:47:16 mem=6696.9M) ***
Total net bbox length = 8.458e+05 (5.056e+05 3.403e+05) (ext = 9.809e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 468 insts, mean move: 1.14 um, max move: 5.62 um 
	Max move on inst (I_RISC_CORE/FE_OFC3818_Oprnd_B_12): (198.06, 170.54) --> (194.10, 168.87)
	Runtime: CPU: 0:00:12.2 REAL: 0:00:05.0 MEM: 6689.6MB
Summary Report:
Instances move: 475 (out of 40294 movable)
Instances flipped: 0
Mean displacement: 1.16 um
Max displacement: 5.62 um (Instance: I_RISC_CORE/FE_OFC3818_Oprnd_B_12) (198.056, 170.544) -> (194.104, 168.872)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.461e+05 (5.057e+05 3.404e+05) (ext = 9.800e+03)
Runtime: CPU: 0:00:12.4 REAL: 0:00:05.0 MEM: 6689.6MB
*** Finished refinePlace (0:47:28 mem=6689.6M) ***
  ClockRefiner summary
  All clock instances: Moved 52, flipped 0 and cell swapped 0 (out of a total of 3645).
  All Clock instances: Average move = 0.956um
  The largest move was 4.1 um for CTS_csf_buf_00294.
  Restoring pStatusCts on 167 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:13.1 real=0:00:05.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:24.1 real=0:00:14.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       173 (unrouted=0, trialRouted=0, noStatus=0, routed=173, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45752 (unrouted=3140, trialRouted=41474, noStatus=1138, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3045, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 173 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 173 nets for routing of which 173 have one or more fixed wires.
(ccopt eGR): Start to route 173 all nets
[PSP]    Started Early Global Route ( Curr Mem: 6.32 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 6.32 MB )
[NR-eGR] Read 42880 nets ( ignored 42707 )
[NR-eGR] There are 173 clock nets ( 173 with NDR ).
[NR-eGR] Layer group 1: route 77 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.179568e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 96 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.525890e+04um
[NR-eGR] Create a new net group with 15 nets and layer range [2, 5]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [5, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.01% H + 0.00% V. EstWL: 2.516193e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 15 net(s) in layer range [2, 5]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.052236e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [2, 7]
[NR-eGR] Layer group 5: route 4 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.040866e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 9]
[NR-eGR] Layer group 6: route 14 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 3.575572e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [2, 8]
[NR-eGR] Layer group 7: route 3 net(s) in layer range [3, 9]
[NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 3.562698e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 9]
[NR-eGR] Layer group 8: route 12 net(s) in layer range [2, 8]
[NR-eGR] Early Global Route overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 4.007115e+04um
[NR-eGR] Move 12 nets to the existing net group with layer range [2, 9]
[NR-eGR] Layer group 9: route 13 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 4.437990e+04um
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 26151um, number of vias: 10770
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1    (1H)             0   3842 
[NR-eGR]  M2    (2V)          7485   5456 
[NR-eGR]  M3    (3H)          9298    877 
[NR-eGR]  M4    (4V)          1536    306 
[NR-eGR]  M5    (5H)          4916    211 
[NR-eGR]  M6    (6V)          2487     44 
[NR-eGR]  M7    (7H)           385     34 
[NR-eGR]  M8    (8V)            45      0 
[NR-eGR]  M9    (9H)             0      0 
[NR-eGR]  MRDL  (10V)            0      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total        26151  10770 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 16888um
[NR-eGR] Total length: 26151um, number of vias: 10770
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 26151um, number of vias: 10770
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  162206 
[NR-eGR]  M2    (2V)        232399  218021 
[NR-eGR]  M3    (3H)        339585   65414 
[NR-eGR]  M4    (4V)        134331   15642 
[NR-eGR]  M5    (5H)        133358    4155 
[NR-eGR]  M6    (6V)         44146    2191 
[NR-eGR]  M7    (7H)         60332     363 
[NR-eGR]  M8    (8V)          3444     117 
[NR-eGR]  M9    (9H)          5706       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       953302  468109 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 846130um
[NR-eGR] Total length: 953302um, number of vias: 468109
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.39 sec, Real: 3.46 sec, Curr Mem: 6.36 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.41 sec, Real: 3.47 sec, Curr Mem: 6.32 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:04.7 real=0:00:03.7)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 173 clock nets with NanoRoute.
  0 nets are default rule and 173 are CTS_RULE.
  Preferred NanoRoute mode settings: Current
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/26 03:15:04, mem=3596.1M)

globalDetailRoute

#Start globalDetailRoute on Sun May 26 03:15:04 2024
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 173
#Total wire length = 26151 um.
#Total half perimeter of net bounding box = 17097 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 7485 um.
#Total wire length on LAYER M3 = 9298 um.
#Total wire length on LAYER M4 = 1536 um.
#Total wire length on LAYER M5 = 4916 um.
#Total wire length on LAYER M6 = 2487 um.
#Total wire length on LAYER M7 = 385 um.
#Total wire length on LAYER M8 = 45 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 10770
#Up-Via Summary (total 10770):
#           
#-----------------------
# M1               3842
# M2               5456
# M3                877
# M4                306
# M5                211
# M6                 44
# M7                 34
#-----------------------
#                 10770 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start routing data preparation on Sun May 26 03:15:07 2024
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
#WARNING (NRDB-2040) Rule CTS_RULE doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3731.27 (MB), peak = 3951.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:02, memory = 3774.31 (MB), peak = 3951.11 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start instance access analysis using 8 threads...
#Set layer M1 to be advanced pin access layer.
#Set instance access analysis scope -6.68800, 121.14400, 901.91900, 589.91200
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 7.75 (MB)
#Total memory = 3782.10 (MB)
#Peak memory = 3986.54 (MB)
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2           20752 ( 45.2%)
#          3           11592 ( 25.2%)
#          4            2711 (  5.9%)
#          5            1628 (  3.5%)
#          6            2936 (  6.4%)
#          7             300 (  0.7%)
#          8             274 (  0.6%)
#          9             387 (  0.8%)
#  10  -  19            1705 (  3.7%)
#  20  -  29             427 (  0.9%)
#  30  -  39              85 (  0.2%)
#  40  -  49              31 (  0.1%)
#  50  -  59              14 (  0.0%)
#  60  -  69               5 (  0.0%)
#  70  -  79               3 (  0.0%)
#  80  -  89               1 (  0.0%)
#  90  -  99              13 (  0.0%)
#  100 - 199              16 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 45925 nets, 42880 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                173 ( 0.4%)
#  Clock                              173
#  Nondefault rule                    173
#  Prefer layer range               42880
#
#  Rule            #net     #shield
#----------------------------------
#  CTS_RULE         173           0
#
#Nets in 3 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#            -------           6 M6  *      42707 ( 99.6%)
#             2 M2             3 M3            96 (  0.2%)
#             5 M5             6 M6            77 (  0.2%)
#
#173 nets selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:01, real:00:00:00, mem:3.8 GB, peak:3.9 GB --2.43 [8]--
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB --1.28 [8]--
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB --1.30 [8]--
#Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB --1.16 [8]--
#Iteration 2.1: cpu:00:00:01, real:00:00:00, mem:3.8 GB, peak:3.9 GB --2.18 [8]--
#Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB --1.25 [8]--
#Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB --1.20 [8]--
#Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB --1.25 [8]--
#Iteration 3.1: cpu:00:00:01, real:00:00:00, mem:3.8 GB, peak:3.9 GB --2.19 [8]--
#Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB --1.30 [8]--
#Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB --1.23 [8]--
#Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB --1.20 [8]--
#
#Line Assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 11.11 (MB)
#Total memory = 3903.88 (MB)
#Peak memory = 3986.54 (MB)
#End Line Assignment: cpu:00:00:06, real:00:00:03, mem:3.8 GB, peak:3.9 GB --1.89 [8]--
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 173
#Total wire length = 26074 um.
#Total half perimeter of net bounding box = 17097 um.
#Total wire length on LAYER M1 = 110 um.
#Total wire length on LAYER M2 = 7701 um.
#Total wire length on LAYER M3 = 9131 um.
#Total wire length on LAYER M4 = 1431 um.
#Total wire length on LAYER M5 = 4876 um.
#Total wire length on LAYER M6 = 2405 um.
#Total wire length on LAYER M7 = 410 um.
#Total wire length on LAYER M8 = 10 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 9588
#Up-Via Summary (total 9588):
#           
#-----------------------
# M1               3841
# M2               4597
# M3                607
# M4                286
# M5                179
# M6                 44
# M7                 34
#-----------------------
#                  9588 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:07
#Increased memory = 193.11 (MB)
#Total memory = 3860.27 (MB)
#Peak memory = 3986.54 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Using multithreading with 8 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 4
#
#  By Layer and Type:
#
#---------+-------+------+-------+
#  -      | MetSpc| Short| Totals|
#---------+-------+------+-------+
#  M1     |      0|     0|      0|
#  M2     |      0|     1|      1|
#  M3     |      0|     0|      0|
#  M4     |      0|     0|      0|
#  M5     |      0|     0|      0|
#  M6     |      0|     0|      0|
#  M7     |      2|     1|      3|
#  Totals |      2|     2|      4|
#---------+-------+------+-------+
#
#cpu time = 00:02:09, elapsed time = 00:00:17, memory = 3939.00 (MB), peak = 4705.44 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3937.74 (MB), peak = 4705.44 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 173
#Total wire length = 26694 um.
#Total half perimeter of net bounding box = 17097 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 7795 um.
#Total wire length on LAYER M3 = 9606 um.
#Total wire length on LAYER M4 = 1545 um.
#Total wire length on LAYER M5 = 4884 um.
#Total wire length on LAYER M6 = 2415 um.
#Total wire length on LAYER M7 = 442 um.
#Total wire length on LAYER M8 = 1 um.
#Total wire length on LAYER M9 = 6 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 8733
#Up-Via Summary (total 8733):
#           
#-----------------------
# M1               3842
# M2               3721
# M3                622
# M4                287
# M5                179
# M6                 44
# M7                 34
# M8                  4
#-----------------------
#                  8733 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:10
#Elapsed time = 00:00:18
#Increased memory = 46.80 (MB)
#Total memory = 3907.12 (MB)
#Peak memory = 4705.44 (MB)
#detailRoute Statistics:
#Cpu time = 00:02:10
#Elapsed time = 00:00:18
#Increased memory = 46.87 (MB)
#Total memory = 3907.13 (MB)
#Peak memory = 4705.44 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:32
#Elapsed time = 00:00:29
#Increased memory = 267.59 (MB)
#Total memory = 3863.77 (MB)
#Peak memory = 4705.44 (MB)
#Number of warnings = 16
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun May 26 03:15:33 2024
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:04|     00:00:03|         1.6|
#  DB Export              | 00:00:01|     00:00:01|         1.0|
#  Cell Pin Access        | 00:00:06|     00:00:01|         1.0|
#  Instance Pin Access    | 00:00:02|     00:00:01|         1.0|
#  Data Preparation       | 00:00:01|     00:00:01|         1.0|
#  Line Assignment        | 00:00:06|     00:00:03|         1.9|
#  Detail Routing         | 00:02:10|     00:00:18|         7.2|
#  Entire Command         | 00:02:32|     00:00:29|         5.3|
#-------------------------+---------+-------------+------------+
#
% End globalDetailRoute (date=05/26 03:15:33, total cpu=0:02:32, real=0:00:29.0, peak res=4705.4M, current mem=3846.2M)
        NanoRoute done. (took cpu=0:02:32 real=0:00:29.2)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 173 net(s)
Set FIXED placed status on 169 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route ( Curr Mem: 6.56 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.56 MB )
[NR-eGR] Read 42880 nets ( ignored 173 )
[NR-eGR] Layer group 1: route 42707 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 9.021493e+05um
[NR-eGR] Overflow after Early Global Route 0.10% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  162644 
[NR-eGR]  M2    (2V)        230089  217008 
[NR-eGR]  M3    (3H)        345578   67027 
[NR-eGR]  M4    (4V)        139261   15868 
[NR-eGR]  M5    (5H)        142661    4203 
[NR-eGR]  M6    (6V)         45569    2178 
[NR-eGR]  M7    (7H)         62218     353 
[NR-eGR]  M8    (8V)          2932     121 
[NR-eGR]  M9    (9H)          5718       4 
[NR-eGR]  MRDL  (10V)            7       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       974034  469406 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 846130um
[NR-eGR] Total length: 974034um, number of vias: 469406
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 7.36 sec, Real: 3.43 sec, Curr Mem: 6.61 MB )
[NR-eGR] Finished Early Global Route ( CPU: 7.41 sec, Real: 3.49 sec, Curr Mem: 6.53 MB )
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40334 and nets=45925 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:01.0  MEM: 6939.805M)
Compute RC Scale Done ...
      Route Remaining Unrouted Nets done. (took cpu=0:00:14.0 real=0:00:10.0)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       173 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=173, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45752 (unrouted=3045, trialRouted=42707, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3045, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:02:51 real=0:00:43.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40334 and nets=45925 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 6939.883M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.7 real=0:00:01.7)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=544.885um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=106.995um^2, total=836.896um^2
    cell capacitance : b=168.113fF, i=1.537fF, icg=18.243fF, dcg=0.000fF, l=37.647fF, total=225.540fF
    sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=736.658fF, leaf=2052.505fF, total=2789.163fF
    wire lengths     : top=0.000um, trunk=7248.528um, leaf=19445.879um, total=26694.407um
    hp wire lengths  : top=0.000um, trunk=6099.912um, leaf=10098.980um, total=16198.892um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=5, worst=[0.007ns, 0.006ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.017ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.116ns count=2 avg=0.043ns sd=0.002ns min=0.041ns max=0.044ns {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
    Trunk : target=0.177ns count=4 avg=0.085ns sd=0.034ns min=0.055ns max=0.127ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=5 avg=0.122ns sd=0.015ns min=0.110ns max=0.147ns {1 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=2 avg=0.079ns sd=0.045ns min=0.047ns max=0.110ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.224ns count=20 avg=0.078ns sd=0.032ns min=0.031ns max=0.135ns {19 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.235ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.235ns count=3 avg=0.098ns sd=0.004ns min=0.094ns max=0.102ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.241ns count=1 avg=0.092ns sd=0.000ns min=0.092ns max=0.092ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.244ns count=38 avg=0.118ns sd=0.032ns min=0.000ns max=0.175ns {33 <= 0.146ns, 5 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
    Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.011ns min=0.042ns max=0.058ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.008ns min=0.068ns max=0.086ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.130ns count=9 avg=0.111ns sd=0.016ns min=0.075ns max=0.130ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
    Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.224ns count=12 avg=0.077ns sd=0.031ns min=0.039ns max=0.115ns {12 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.235ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Leaf  : target=0.244ns count=66 avg=0.133ns sd=0.054ns min=0.088ns max=0.251ns {52 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 6 <= 0.244ns} {5 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 9 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
  Window Outage Statistics {Sinks: 10292; Under-delay Violations: 5 {Worst: 0.002ns, Mean: 0.001ns, Total: 0.006ns}; Over-delay Violations: 0}
  CCOpt::Phase::Routing done. (took cpu=0:02:54 real=0:00:45.6)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.4)
  Found 11 placement violations.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
    
    Detected clock skew data from CCOPT
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ..**WARN: (IMPCCOPT-2256):	CCOpt post-route optimization found legalization moved inst 'I_SDRAM_TOP/I_SDRAM_IF/U15561' before optimization. Moved 2.584um, from (7.296,347.776), S (180) to (9.880,347.776), S (180).
.60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 173, tested: 173, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=544.885um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=106.995um^2, total=836.896um^2
        cell capacitance : b=168.113fF, i=1.537fF, icg=18.243fF, dcg=0.000fF, l=37.647fF, total=225.540fF
        sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=736.658fF, leaf=2052.505fF, total=2789.163fF
        wire lengths     : top=0.000um, trunk=7248.528um, leaf=19445.879um, total=26694.407um
        hp wire lengths  : top=0.000um, trunk=6099.000um, leaf=10101.564um, total=16200.564um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=5, worst=[0.007ns, 0.006ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.017ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.116ns count=2 avg=0.043ns sd=0.002ns min=0.041ns max=0.044ns {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
        Trunk : target=0.177ns count=4 avg=0.085ns sd=0.034ns min=0.055ns max=0.127ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=5 avg=0.122ns sd=0.015ns min=0.110ns max=0.147ns {1 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=2 avg=0.079ns sd=0.045ns min=0.047ns max=0.110ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.224ns count=20 avg=0.078ns sd=0.032ns min=0.031ns max=0.135ns {19 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Trunk : target=0.235ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.235ns count=3 avg=0.098ns sd=0.004ns min=0.094ns max=0.102ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.092ns sd=0.000ns min=0.092ns max=0.092ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.244ns count=38 avg=0.118ns sd=0.032ns min=0.000ns max=0.175ns {33 <= 0.146ns, 5 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
        Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.011ns min=0.042ns max=0.058ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.008ns min=0.068ns max=0.086ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.130ns count=9 avg=0.111ns sd=0.016ns min=0.075ns max=0.130ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
        Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.224ns count=12 avg=0.077ns sd=0.031ns min=0.039ns max=0.115ns {12 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Leaf  : target=0.235ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Leaf  : target=0.244ns count=66 avg=0.133ns sd=0.054ns min=0.088ns max=0.251ns {52 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 6 <= 0.244ns} {5 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 9 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
      Window Outage Statistics {Sinks: 10292; Under-delay Violations: 5 {Worst: 0.002ns, Mean: 0.001ns, Total: 0.006ns}; Over-delay Violations: 0}
      Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 173, tested: 173, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=103, i=2, icg=26, dcg=0, l=37, total=168
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=5, pp=1, mci=36
        cell areas       : b=544.885um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=106.995um^2, total=836.896um^2
        cell capacitance : b=168.113fF, i=1.537fF, icg=18.243fF, dcg=0.000fF, l=37.647fF, total=225.540fF
        sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=0.000fF, trunk=736.658fF, leaf=2052.505fF, total=2789.163fF
        wire lengths     : top=0.000um, trunk=7248.528um, leaf=19445.879um, total=26694.407um
        hp wire lengths  : top=0.000um, trunk=6099.000um, leaf=10101.564um, total=16200.564um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=5, worst=[0.007ns, 0.006ns, 0.003ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.017ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.116ns count=2 avg=0.043ns sd=0.002ns min=0.041ns max=0.044ns {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
        Trunk : target=0.177ns count=4 avg=0.085ns sd=0.034ns min=0.055ns max=0.127ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=5 avg=0.122ns sd=0.015ns min=0.110ns max=0.147ns {1 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=2 avg=0.079ns sd=0.045ns min=0.047ns max=0.110ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.224ns count=20 avg=0.078ns sd=0.032ns min=0.031ns max=0.135ns {19 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Trunk : target=0.235ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.235ns count=3 avg=0.098ns sd=0.004ns min=0.094ns max=0.102ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.092ns sd=0.000ns min=0.092ns max=0.092ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.244ns count=38 avg=0.118ns sd=0.032ns min=0.000ns max=0.175ns {33 <= 0.146ns, 5 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
        Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.011ns min=0.042ns max=0.058ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.008ns min=0.068ns max=0.086ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.130ns count=9 avg=0.111ns sd=0.016ns min=0.075ns max=0.130ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
        Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.224ns count=12 avg=0.077ns sd=0.031ns min=0.039ns max=0.115ns {12 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Leaf  : target=0.235ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Leaf  : target=0.244ns count=66 avg=0.133ns sd=0.054ns min=0.088ns max=0.251ns {52 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 6 <= 0.244ns} {5 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 28 NBUFFX2_LVT: 32 
         Invs: IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 9 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
      Window Outage Statistics {Sinks: 10292; Under-delay Violations: 5 {Worst: 0.002ns, Mean: 0.001ns, Total: 0.006ns}; Over-delay Violations: 0}
      Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% .
    ..60% ...80% ...100% 
    Inserted 4 buffers and inverters.
    success count. Default: 0, QS: 4, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 173, nets tested: 173, nets violation detected: 5, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 5, nets unsuccessful: 1, buffered: 4
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=107, i=2, icg=26, dcg=0, l=37, total=172
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=5, pp=1, mci=36
      cell areas       : b=553.017um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=106.995um^2, total=845.029um^2
      cell capacitance : b=170.363fF, i=1.537fF, icg=18.243fF, dcg=0.000fF, l=37.647fF, total=227.790fF
      sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=0.000fF, trunk=741.296fF, leaf=2055.069fF, total=2796.365fF
      wire lengths     : top=0.000um, trunk=7254.152um, leaf=19440.255um, total=26694.407um
      hp wire lengths  : top=0.000um, trunk=6134.568um, leaf=10128.012um, total=16262.580um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.116ns count=2 avg=0.043ns sd=0.002ns min=0.041ns max=0.044ns {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
      Trunk : target=0.177ns count=4 avg=0.085ns sd=0.034ns min=0.055ns max=0.127ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=5 avg=0.122ns sd=0.015ns min=0.110ns max=0.147ns {1 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=2 avg=0.079ns sd=0.045ns min=0.047ns max=0.110ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.224ns count=20 avg=0.078ns sd=0.032ns min=0.031ns max=0.135ns {19 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Trunk : target=0.235ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.235ns count=3 avg=0.098ns sd=0.004ns min=0.094ns max=0.102ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.092ns sd=0.000ns min=0.092ns max=0.092ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.244ns count=42 avg=0.119ns sd=0.031ns min=0.000ns max=0.175ns {37 <= 0.146ns, 5 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
      Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.011ns min=0.042ns max=0.058ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.008ns min=0.068ns max=0.086ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.130ns count=9 avg=0.111ns sd=0.016ns min=0.075ns max=0.130ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
      Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.224ns count=12 avg=0.077ns sd=0.031ns min=0.039ns max=0.115ns {12 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Leaf  : target=0.235ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.244ns count=66 avg=0.125ns sd=0.045ns min=0.088ns max=0.244ns {56 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 6 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 28 NBUFFX2_LVT: 36 
       Invs: IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 9 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
    Window Outage Statistics {Sinks: 10292; Under-delay Violations: 5 {Worst: 0.002ns, Mean: 0.001ns, Total: 0.006ns}; Over-delay Violations: 0}
    Buffering to fix DRVs done. (took cpu=0:00:01.0 real=0:00:01.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 171 clock instances.
    Performing Single Pass Refine Place.

*** Starting refinePlace (0:50:25 mem=6940.5M) ***
Total net bbox length = 8.462e+05 (5.057e+05 3.404e+05) (ext = 9.830e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 3 insts, mean move: 2.38 um, max move: 3.34 um 
	Max move on inst (I_PCI_TOP/FE_OFC3018_pad_out_28): (19.61, 361.15) --> (22.95, 361.15)
	Runtime: CPU: 0:00:10.1 REAL: 0:00:04.0 MEM: 6921.0MB
Summary Report:
Instances move: 5 (out of 40297 movable)
Instances flipped: 0
Mean displacement: 2.04 um
Max displacement: 3.34 um (Instance: I_PCI_TOP/FE_OFC3018_pad_out_28) (19.608, 361.152) -> (22.952, 361.152)
	Length: 42 sites, height: 1 rows, site name: unit, cell type: NBUFFX32_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.462e+05 (5.057e+05 3.404e+05) (ext = 9.829e+03)
Runtime: CPU: 0:00:10.4 REAL: 0:00:04.0 MEM: 6921.0MB
*** Finished refinePlace (0:50:35 mem=6921.0M) ***
    ClockRefiner summary
    All clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 3649).
    All Clock instances: Average move = 1.52um
    The largest move was 1.52 um for CTS_cpc_drv_buf_01192.
    Restoring pStatusCts on 171 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:11.0 real=0:00:04.6)
    Legalizer API calls during this step: 41 succeeded with high effort: 41 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning done.
Net route status summary:
  Clock:       177 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=177, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45752 (unrouted=3045, trialRouted=42707, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3045, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.2)
  Clock DAG stats after post-conditioning:
    cell counts      : b=107, i=2, icg=26, dcg=0, l=37, total=172
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=5, pp=1, mci=36
    cell areas       : b=553.017um^2, i=13.215um^2, icg=171.801um^2, dcg=0.000um^2, l=106.995um^2, total=845.029um^2
    cell capacitance : b=170.363fF, i=1.537fF, icg=18.243fF, dcg=0.000fF, l=37.647fF, total=227.790fF
    sink capacitance : total=2684.003fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=0.000fF, trunk=741.273fF, leaf=2055.064fF, total=2796.337fF
    wire lengths     : top=0.000um, trunk=7290.175um, leaf=19470.840um, total=26761.015um
    hp wire lengths  : top=0.000um, trunk=6136.088um, leaf=10124.972um, total=16261.060um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.075ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.116ns count=2 avg=0.043ns sd=0.002ns min=0.041ns max=0.044ns {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}
    Trunk : target=0.177ns count=4 avg=0.085ns sd=0.034ns min=0.055ns max=0.127ns {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=1 avg=0.076ns sd=0.000ns min=0.076ns max=0.076ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=5 avg=0.122ns sd=0.015ns min=0.110ns max=0.147ns {1 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=2 avg=0.079ns sd=0.045ns min=0.047ns max=0.110ns {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.224ns count=20 avg=0.078ns sd=0.032ns min=0.031ns max=0.135ns {19 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.235ns count=1 avg=0.099ns sd=0.000ns min=0.099ns max=0.099ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.235ns count=3 avg=0.098ns sd=0.004ns min=0.094ns max=0.102ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.241ns count=1 avg=0.092ns sd=0.000ns min=0.092ns max=0.092ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.244ns count=42 avg=0.119ns sd=0.031ns min=0.000ns max=0.175ns {37 <= 0.146ns, 5 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}
    Leaf  : target=0.078ns count=2 avg=0.050ns sd=0.011ns min=0.042ns max=0.058ns {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=5 avg=0.082ns sd=0.008ns min=0.068ns max=0.086ns {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.130ns count=9 avg=0.111ns sd=0.016ns min=0.075ns max=0.130ns {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}
    Leaf  : target=0.175ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.224ns count=16 avg=0.087ns sd=0.033ns min=0.039ns max=0.124ns {16 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.235ns count=1 avg=0.118ns sd=0.000ns min=0.118ns max=0.118ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Leaf  : target=0.244ns count=62 avg=0.125ns sd=0.046ns min=0.088ns max=0.244ns {52 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 6 <= 0.244ns} {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: NBUFFX32_LVT: 34 NBUFFX16_LVT: 5 NBUFFX8_LVT: 4 NBUFFX4_LVT: 28 NBUFFX2_LVT: 36 
     Invs: IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 5 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 3 CGLNPRX2_LVT: 4 CGLPPRX2_HVT: 9 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 1 AO22X2_RVT: 16 AO21X1_LVT: 2 AO21X1_RVT: 1 AO22X1_RVT: 16 
  Window Outage Statistics {Sinks: 10292; Under-delay Violations: 5 {Worst: 0.002ns, Mean: 0.001ns, Total: 0.006ns}; Over-delay Violations: 0}
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:14.2 real=0:00:07.3)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    107     553.017      170.363
  Inverters                    2      13.215        1.537
  Integrated Clock Gates      26     171.801       18.243
  Discrete Clock Gates         0       0.000        0.000
  Clock Logic                 37     106.995       37.647
  All                        172     845.029      227.790
  ---------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      5
  Preserved Ports            1
  Multiple Clock Inputs     36
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             3514
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               3514
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      7290.175
  Leaf      19470.840
  Total     26761.015
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       6136.088
  Leaf       10124.972
  Total      16261.060
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------------
  Type     Gate        Wire        Total
  -----------------------------------------
  Top         0.000       0.000       0.000
  Trunk     227.898     741.273     969.172
  Leaf     2684.566    2055.064    4739.630
  Total    2912.465    2796.337    5708.802
  -----------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------
  Total       Average    Std. Dev.    Min      Max
  ---------------------------------------------------
  2684.003     0.764       0.887      0.000    10.000
  ---------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.001       0.000      0.001    [0.001]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.075       1       0.062       0.000      0.062    0.062    {0 <= 0.045ns, 0 <= 0.060ns, 1 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}                                       -
  Trunk       0.116       2       0.043       0.002      0.041    0.044    {2 <= 0.070ns, 0 <= 0.093ns, 0 <= 0.104ns, 0 <= 0.110ns, 0 <= 0.116ns}                                       -
  Trunk       0.177       4       0.085       0.034      0.055    0.127    {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}                                       -
  Trunk       0.180       1       0.076       0.000      0.076    0.076    {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}                                       -
  Trunk       0.184       5       0.122       0.015      0.110    0.147    {1 <= 0.111ns, 4 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}                                       -
  Trunk       0.209       2       0.079       0.045      0.047    0.110    {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}                                       -
  Trunk       0.224      20       0.078       0.032      0.031    0.135    {19 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                      -
  Trunk       0.235       1       0.099       0.000      0.099    0.099    {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}                                       -
  Trunk       0.235       3       0.098       0.004      0.094    0.102    {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}                                       -
  Trunk       0.241       1       0.092       0.000      0.092    0.092    {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}                                       -
  Trunk       0.244      42       0.119       0.031      0.000    0.175    {37 <= 0.146ns, 5 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}                                      -
  Leaf        0.078       2       0.050       0.011      0.042    0.058    {1 <= 0.047ns, 1 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}                                       -
  Leaf        0.110       5       0.082       0.008      0.068    0.086    {0 <= 0.066ns, 5 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}                                       -
  Leaf        0.130       9       0.111       0.016      0.075    0.130    {1 <= 0.078ns, 1 <= 0.104ns, 3 <= 0.117ns, 3 <= 0.123ns, 1 <= 0.130ns}                                       -
  Leaf        0.175       1       0.061       0.000      0.061    0.061    {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}                                       -
  Leaf        0.224      16       0.087       0.033      0.039    0.124    {16 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}                                      -
  Leaf        0.235       1       0.118       0.000      0.118    0.118    {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}                                       -
  Leaf        0.244      62       0.125       0.046      0.088    0.244    {52 <= 0.146ns, 2 <= 0.195ns, 1 <= 0.219ns, 0 <= 0.232ns, 6 <= 0.244ns}    {1 <= 0.256ns, 0 <= 0.268ns, 0 <= 0.292ns, 0 <= 0.366ns, 0 > 0.366ns}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------------
  Name            Type        Inst     Inst Area 
                              Count    (um^2)
  -----------------------------------------------
  NBUFFX32_LVT    buffer       34       362.918
  NBUFFX16_LVT    buffer        5        30.497
  NBUFFX8_LVT     buffer        4        15.249
  NBUFFX4_LVT     buffer       28        71.160
  NBUFFX2_LVT     buffer       36        73.193
  IBUFFX16_LVT    inverter      2        13.215
  CGLNPRX8_LVT    icg           5        39.392
  CGLPPRX8_LVT    icg           5        36.851
  CGLPPRX2_LVT    icg           3        17.536
  CGLNPRX2_LVT    icg           4        25.414
  CGLPPRX2_HVT    icg           9        52.608
  LSUPX8_LVT      logic         1        11.182
  AO21X2_LVT      logic         1         2.796
  AO22X2_RVT      logic        16        44.729
  AO21X1_LVT      logic         2         5.083
  AO21X1_RVT      logic         1         2.541
  AO22X1_RVT      logic        16        40.663
  -----------------------------------------------
  
  Window Outage Statistics {Sinks: 10292; Under-delay Violations: 5 {Worst: 0.002ns, Mean: 0.001ns, Total: 0.006ns}; Over-delay Violations: 0}
  
  Found a total of 2 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 2 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------------------
  Half corner              Violation  Slew    Slew      Dont   Ideal  Target         Pin
                           amount     target  achieved  touch  net?   source         
                                                        net?                         
  ------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    0.001    0.244    0.244    N      N      tool modified  sd_DQ_out[19]
  worst_corner:setup.late    0.001    0.244    0.244    N      N      tool modified  I_SDRAM_TOP/I_SDRAM_IF/U15561/Y
  ------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.2 real=0:00:00.2)
Implementing clock schedule done.

Implementation violations summary
=================================

Potential slack lost in implementation : 0.002ns

-------------------------------------------------------------
Skew group                    #viols    Max early    Max late
                                        (ns)         (ns)
-------------------------------------------------------------
PCI_CLK/func_best_mode          1         0.002       0.000
SYS_2x_CLK/func_best_mode       2         0.001       0.000
SYS_2x_CLK/func_worst_mode      1         0.001       0.000
all                             5         0.002       0.000
ate_clk/test_best_mode          1         0.000       0.000
-------------------------------------------------------------


Clock network insertion delays are now [0.279ns, 1.302ns] average 1.222ns std.dev 0.084ns
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3966.71)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
Total number of fetched objects 49417
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3999.33 CPU=0:00:29.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3999.33 CPU=0:00:38.0 REAL=0:00:06.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:46.0 real=0:00:08.0)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:07.5 real=0:00:01.0)
Updating latch analysis done.
CCOptDebug: After implementation: reg2cgate* WNS 0.230ns TNS -; reg2reg* WNS -0.037ns TNS -; HEPG WNS -0.037ns TNS -; all paths WNS -0.037ns TNS -0.037ns; Real time 0:10:22
Need call spDPlaceInit before registerPrioInstLoc.
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:07:25.7/0:02:52.2 (2.6), totSession cpu/real = 0:51:33.2/0:22:11.0 (2.3), mem = 6954.5M

Begin: Reorder Scan Chains
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_673" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
DBG: sciUnitLenDelay = 0.123450
Set analysis mode to hold.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3887.38)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 49417
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3908.63 CPU=0:00:27.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3908.63 CPU=0:00:35.2 REAL=0:00:05.0)
DBG: scgNrActiveHoldView = 2
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3908.36)
Total number of fetched objects 49417
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3923.53 CPU=0:00:27.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3923.53 CPU=0:00:35.7 REAL=0:00:06.0)
Restore timing analysis mode.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3922.51)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
Total number of fetched objects 49417
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3929.72 CPU=0:00:27.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3929.72 CPU=0:00:35.3 REAL=0:00:05.0)
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    37801.336 (floating:    29516.424)
Final   total scan wire length:    37801.336 (floating:    29516.424)
Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:      481.232
Total net length = 8.628e+05 (5.120e+05 3.509e+05) (ext = 1.193e+04)
*** End of ScanReorder (cpu=0:02:32, real=0:00:27.0, mem=5713.5M) ***
End: Reorder Scan Chains
Info: Done creating the CCOpt slew target map.
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -55.0 -useBottleneckAnalyzer -drvRatio 0.4
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:54:08.5/0:22:40.2 (2.4), mem = 5713.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M2 (z=2)  |         96 | CTS_RULE |
| M5 (z=5)  |         81 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.7/0:00:01.5 (1.2), totSession cpu/real = 0:54:10.2/0:22:41.7 (2.4), mem = 5745.5M
End: GigaOpt Route Type Constraints Refinement
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 177 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 177 clock nets excluded from IPO operation.
*** WnsOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:54:13.0/0:22:43.5 (2.4), mem = 5511.2M


*info: 177 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 1012 no-driver nets excluded.
*info: 177 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.037 TNS Slack -0.037 Density 42.71
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.286| 0.000|
|reg2cgate                    | 0.230| 0.000|
|reg2reg                      |-0.037|-0.037|
|HEPG                         |-0.037|-0.037|
|All Paths                    |-0.037|-0.037|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS 0.230ns TNS -; reg2reg* WNS -0.037ns TNS -; HEPG WNS -0.037ns TNS -; all paths WNS -0.037ns TNS -0.037ns; Real time 0:10:59
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.037|   -0.037|  -0.037|   -0.037|   42.71%|   0:00:00.0| 5697.6M|func_worst_scenario|  reg2reg| I_RISC_CORE/R_31/D                                 |
|   0.007|    0.007|   0.000|    0.000|   42.71%|   0:00:00.0| 5922.8M|func_worst_scenario|  reg2reg| I_RISC_CORE/R_31/D                                 |
|   0.017|    0.034|   0.000|    0.000|   42.71%|   0:00:00.0| 5956.3M|                 NA|       NA| NA                                                 |
|   0.017|    0.034|   0.000|    0.000|   42.71%|   0:00:00.0| 5956.3M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:00.0 mem=5956.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:00.0 mem=5956.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+-----+-----+
|Path Group                   |  WNS|  TNS|
+-----------------------------+-----+-----+
|in2out in2reg reg2out default|0.286|0.000|
|reg2cgate                    |0.230|0.000|
|reg2reg                      |0.034|0.000|
|HEPG                         |0.034|0.000|
|All Paths                    |0.034|0.000|
+-----------------------------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS 0.230ns TNS -; reg2reg* WNS 0.034ns TNS -; HEPG WNS 0.034ns TNS -; all paths WNS 0.034ns TNS 0.000ns; Real time 0:11:01
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 42.71

*** Starting refinePlace (0:54:21 mem=5956.1M) ***
Total net bbox length = 8.462e+05 (5.058e+05 3.404e+05) (ext = 9.829e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 36.440%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5925.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 1 insts, mean move: 0.61 um, max move: 0.61 um 
	Max move on inst (I_RISC_CORE/FE_RC_408_0): (388.06, 163.86) --> (388.66, 163.86)
	Runtime: CPU: 0:00:09.1 REAL: 0:00:04.0 MEM: 5937.9MB
Summary Report:
Instances move: 1 (out of 40126 movable)
Instances flipped: 0
Mean displacement: 0.61 um
Max displacement: 0.61 um (Instance: I_RISC_CORE/FE_RC_408_0) (388.056, 163.856) -> (388.664, 163.856)
	Length: 5 sites, height: 1 rows, site name: unit, cell type: INVX0_LVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.462e+05 (5.058e+05 3.404e+05) (ext = 9.829e+03)
Runtime: CPU: 0:00:09.4 REAL: 0:00:04.0 MEM: 5937.9MB
*** Finished refinePlace (0:54:31 mem=5937.9M) ***
*** maximum move = 0.61 um ***
*** Finished re-routing un-routed nets (5964.9M) ***


*** Finish Physical Update (cpu=0:00:12.3 real=0:00:05.0 mem=5965.1M) ***
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 42.71
OptDebug: End of Setup Fixing:
+-----------------------------+-----+-----+
|Path Group                   |  WNS|  TNS|
+-----------------------------+-----+-----+
|in2out in2reg reg2out default|0.286|0.000|
|reg2cgate                    |0.230|0.000|
|reg2reg                      |0.034|0.000|
|HEPG                         |0.034|0.000|
|All Paths                    |0.034|0.000|
+-----------------------------+-----+-----+

Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M2 (z=2)  |         96 | CTS_RULE |
| M5 (z=5)  |         81 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:15.7 real=0:00:08.0 mem=5965.1M) ***

*** WnsOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:21.1/0:00:12.5 (1.7), totSession cpu/real = 0:54:34.0/0:22:56.0 (2.4), mem = 5381.8M
End: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 8 -postCTS
Info: 177 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 177 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:54:36.7/0:22:58.0 (2.4), mem = 5765.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.71
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.71%|        -|   0.000|   0.000|   0:00:00.0| 5771.9M|
|   41.89%|     1254|   0.000|   0.000|   0:00:46.0| 6600.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 41.89
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M2 (z=2)  |         96 | CTS_RULE |
| M5 (z=5)  |         81 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:04:24) (real = 0:00:48.0) **
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:04:24.2/0:00:47.7 (5.5), totSession cpu/real = 0:59:01.0/0:23:45.7 (2.5), mem = 6600.8M
End: Area Reclaim Optimization (cpu=0:04:25, real=0:00:48, mem=5666.47M, totSessionCpu=0:59:01).
GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
Info: 177 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 177 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:59:03.7/0:23:47.6 (2.5), mem = 6056.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 41.89
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   41.89%|        -|   0.000|   0.000|   0:00:00.0| 6056.5M|
|   41.89%|        2|   0.000|   0.000|   0:00:02.0| 6209.1M|
|   41.89%|        0|   0.000|   0.000|   0:00:00.0| 6209.1M|
|   41.89%|       11|   0.000|   0.000|   0:00:02.0| 6209.1M|
|   41.88%|       52|   0.000|   0.000|   0:00:03.0| 6211.1M|
|   41.88%|        0|   0.000|   0.000|   0:00:00.0| 6211.1M|
|   41.88%|        0|   0.000|   0.000|   0:00:00.0| 6211.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 41.88
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M2 (z=2)  |         96 | CTS_RULE |
| M5 (z=5)  |         81 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 200 skipped = 0, called in commitmove = 52, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:32.5) (real = 0:00:08.0) **

*** Starting refinePlace (0:59:37 mem=6182.8M) ***
Total net bbox length = 8.314e+05 (4.987e+05 3.327e+05) (ext = 9.995e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 1471 insts, mean move: 1.55 um, max move: 9.42 um 
	Max move on inst (I_PCI_TOP/U2994): (57.30, 327.71) --> (49.55, 329.38)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:02.0 MEM: 6178.3MB
Summary Report:
Instances move: 1471 (out of 38455 movable)
Instances flipped: 0
Mean displacement: 1.55 um
Max displacement: 9.42 um (Instance: I_PCI_TOP/U2994) (57.304, 327.712) -> (49.552, 329.384)
	Length: 5 sites, height: 1 rows, site name: unit, cell type: INVX1_RVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.327e+05 (4.993e+05 3.334e+05) (ext = 9.993e+03)
Runtime: CPU: 0:00:05.2 REAL: 0:00:02.0 MEM: 6178.3MB
*** Finished refinePlace (0:59:42 mem=6178.3M) ***
*** maximum move = 9.42 um ***
*** Finished re-routing un-routed nets (6157.3M) ***


*** Finish Physical Update (cpu=0:00:08.1 real=0:00:05.0 mem=6157.6M) ***
*** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:40.6/0:00:12.7 (3.2), totSession cpu/real = 0:59:44.3/0:24:00.3 (2.5), mem = 6157.6M
End: Area Reclaim Optimization (cpu=0:00:41, real=0:00:13, mem=5609.30M, totSessionCpu=0:59:45).
*** LocalWireReclaim #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:59:45.3/0:24:01.1 (2.5), mem = 5609.3M
Starting local wire reclaim

*** Starting refinePlace (0:59:46 mem=5609.3M) ***
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
*** Finished SKP initialization (cpu=0:00:11.1, real=0:00:07.0)***
Timing cost in AAE based: 51277.9926361791876843
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 17155 insts, mean move: 2.57 um, max move: 33.44 um 
	Max move on inst (FE_OFC6986_scan_enable): (788.58, 384.56) --> (785.23, 414.66)
	Runtime: CPU: 0:02:03 REAL: 0:01:11 MEM: 5681.7MB
Summary Report:
Instances move: 17155 (out of 38455 movable)
Instances flipped: 30
Mean displacement: 2.57 um
Max displacement: 33.44 um (Instance: FE_OFC6986_scan_enable) (788.576, 384.56) -> (785.232, 414.656)
	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:02:03 REAL: 0:01:11 MEM: 5681.7MB
*** Finished refinePlace (1:01:49 mem=5681.7M) ***
*** LocalWireReclaim #1 [finish] (ccopt_design #1) : cpu/real = 0:02:03.9/0:01:12.0 (1.7), totSession cpu/real = 1:01:49.2/0:25:13.1 (2.5), mem = 5606.7M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4057.5)
Total number of fetched objects 47747
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4076.51 CPU=0:00:30.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4076.51 CPU=0:00:38.1 REAL=0:00:06.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 41214 nets ( ignored 177 )
[NR-eGR] Layer group 1: route 41037 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.24% H + 0.02% V. EstWL: 8.841553e+05um
[NR-eGR] Overflow after Early Global Route 0.18% H + 0.00% V
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  159311 
[NR-eGR]  M2    (2V)        229467  208434 
[NR-eGR]  M3    (3H)        336281   62726 
[NR-eGR]  M4    (4V)        130307   14725 
[NR-eGR]  M5    (5H)        141550    3907 
[NR-eGR]  M6    (6V)         43856    2100 
[NR-eGR]  M7    (7H)         59317     334 
[NR-eGR]  M8    (8V)          3067     115 
[NR-eGR]  M9    (9H)          6120       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       949966  451652 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 820041um
[NR-eGR] Total length: 949966um, number of vias: 451652
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 7.92 sec, Real: 3.96 sec, Curr Mem: 4.99 MB )
[NR-eGR] Finished Early Global Route ( CPU: 7.98 sec, Real: 4.01 sec, Curr Mem: 4.91 MB )
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=38668 and nets=42322 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:01.0  MEM: 5384.941M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:02:58.0/0:25:33.1 (2.5), mem = 5384.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M2 (z=2)  |         96 | CTS_RULE |
| M5 (z=5)  |         81 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.4 (1.4), totSession cpu/real = 1:02:58.6/0:25:33.5 (2.5), mem = 5384.0M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4019.24)
Total number of fetched objects 47747
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4051.61 CPU=0:00:30.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4051.61 CPU=0:00:40.0 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:56.6 real=0:00:10.0 totSessionCpu=1:03:56 mem=5857.8M)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 1:04:05.0/0:25:45.1 (2.5), mem = 5857.8M
Info: 177 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 177 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    22|    22|    -0.12|   126|   252|    -0.04|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 41.88%|          |         |
|     0|     0|     0.00|     4|     8|    -0.00|     0|     0|     0|     0|     0.04|     0.00|      71|       4|      80| 41.94%| 0:00:01.0|  6164.8M|
|     0|     0|     0.00|     4|     8|    -0.00|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 41.94%| 0:00:01.0|  6164.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M2 (z=2)  |         96 | CTS_RULE |
| M5 (z=5)  |         81 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 4 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:13.8 real=0:00:04.0 mem=6164.8M) ***

*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:20.4/0:00:06.5 (3.1), totSession cpu/real = 1:04:25.5/0:25:51.6 (2.5), mem = 5559.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true

*** Starting refinePlace (1:04:26 mem=5559.5M) ***
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 36.474%
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=5527.5M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 203 insts, mean move: 0.51 um, max move: 4.26 um 
	Max move on inst (I_RISC_CORE/FE_OFC2960_n368_1): (396.11, 168.87) --> (398.70, 170.54)
	Runtime: CPU: 0:00:11.3 REAL: 0:00:04.0 MEM: 5539.6MB
Summary Report:
Instances move: 203 (out of 38530 movable)
Instances flipped: 0
Mean displacement: 0.51 um
Max displacement: 4.26 um (Instance: I_RISC_CORE/FE_OFC2960_n368_1) (396.112, 168.872) -> (398.696, 170.544)
	Length: 10 sites, height: 1 rows, site name: unit, cell type: NBUFFX4_LVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:11.6 REAL: 0:00:04.0 MEM: 5539.6MB
*** Finished refinePlace (1:04:38 mem=5539.6M) ***

GigaOpt + CCOpt summary information
===================================

----------------------------------------------------------------------------------------------------------------------------------------------------------
Label                            reg2cgate WNS    reg2cgate TNS    reg2reg WNS    reg2reg TNS    HEPG WNS    HEPG TNS    All WNS     All TNS     Real time
----------------------------------------------------------------------------------------------------------------------------------------------------------
After initial cluster                  -                -               -              -            -           -           -           -        0:03:18
Start of Optimizer WNS Pass 0      -0.272ns             -            0.252ns           -         -0.272ns       -        -0.272ns    -1.189ns    0:05:03
End of Optimizer WNS Pass 0        -0.272ns             -            0.252ns           -         -0.272ns       -        -0.272ns    -1.189ns    0:05:25
Start of Optimizer WNS Pass 1      -0.272ns             -            0.252ns           -         -0.272ns       -        -0.272ns    -1.189ns    0:05:26
End of Optimizer WNS Pass 1        -0.272ns             -            0.252ns           -         -0.272ns       -        -0.272ns    -1.189ns    0:05:27
Start of Optimizer WNS Pass 2      -0.272ns             -            0.252ns           -         -0.272ns       -        -0.272ns    -1.189ns    0:05:27
Before useful skew*                -0.272ns         -0.272ns         0.252ns        0.000ns      -0.272ns    -0.272ns    -0.272ns    -1.189ns    0:05:28
After useful skew*                  0.002ns          0.000ns         0.252ns        0.000ns       0.002ns     0.000ns    -0.087ns    -0.917ns    0:05:29
End of Optimizer WNS Pass 2         0.002ns             -            0.252ns           -          0.002ns       -        -0.087ns    -0.917ns    0:05:29
Before full cluster                 0.002ns             -            0.252ns           -          0.002ns       -        -0.087ns    -0.917ns    0:05:29
After full cluster                 -0.060ns             -            0.254ns           -         -0.060ns       -        -0.060ns    -0.060ns    0:07:06
Start of Optimizer WNS Pass 3      -0.060ns             -            0.254ns           -         -0.060ns       -        -0.060ns    -0.060ns    0:07:08
Before useful skew*                -0.060ns         -0.060ns         0.254ns        0.000ns      -0.060ns    -0.060ns    -0.060ns    -0.060ns    0:07:09
After useful skew*                  0.002ns          0.000ns         0.254ns        0.000ns       0.002ns     0.000ns     0.002ns     0.000ns    0:07:09
End of Optimizer WNS Pass 3         0.002ns             -            0.254ns           -          0.002ns       -         0.002ns     0.000ns    0:07:10
Before mini cluster                 0.002ns             -            0.254ns           -          0.002ns       -         0.002ns     0.000ns    0:07:10
After mini cluster                  0.002ns             -            0.254ns           -          0.002ns       -         0.002ns     0.000ns    0:07:26
Before implementation               0.002ns             -            0.254ns           -          0.002ns       -         0.002ns     0.000ns    0:07:30
After implementation                0.230ns             -           -0.037ns           -         -0.037ns       -        -0.037ns    -0.037ns    0:10:22
Start of Optimizer WNS Pass 0       0.230ns             -           -0.037ns           -         -0.037ns       -        -0.037ns    -0.037ns    0:10:59
End of Optimizer WNS Pass 0         0.230ns             -            0.034ns           -          0.034ns       -         0.034ns     0.000ns    0:11:01
----------------------------------------------------------------------------------------------------------------------------------------------------------

Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_worst_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_worst_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 41305 nets : 

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6356
  Dominating TNS: -0.000

 test_worst_scenario
  Dominating endpoints: 2950
  Dominating TNS: -0.000

**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=38743 and nets=42398 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 5405.648M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4061.63)
Total number of fetched objects 47822
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4087.36 CPU=0:00:34.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=4087.36 CPU=0:00:45.0 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:01:02 real=0:00:10.0 totSessionCpu=1:05:55 mem=5846.9M)
OPTC: user 20.0
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 41289 nets ( ignored 177 )
[NR-eGR] Layer group 1: route 41112 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.17% H + 0.02% V. EstWL: 8.844328e+05um
[NR-eGR] Overflow after Early Global Route 0.14% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.49 sec, Real: 2.50 sec, Curr Mem: 5.10 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.51 sec, Real: 2.52 sec, Curr Mem: 5.07 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.05 |          1.31 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.05, normalized total congestion hotspot area = 1.31 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   254.14   401.28   280.90   428.03 |        1.31   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:35:19, real = 0:13:59, mem = 4045.7M, totSessionCpu=1:06:01 **
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.044  |  0.044  |  0.206  |  0.897  |  0.263  |  0.987  |  0.950  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  10173  |  9907   |   24    |   127   |   115   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.835%
Routing Overflow: 0.14% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -8.620 |           |     -267 |       42.57 |            |              | 0:00:13  |        4575 |    0 |   0 |
| ccopt_clustering        |           |   -1.008 |           |      -21 |       42.78 |       0.00 |         0.00 | 0:01:57  |        6741 |   56 |  65 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        4748 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4748 |      |     |
| drv_fixing              |    -0.592 |   -0.592 |        -7 |       -7 |       42.95 |            |              | 0:00:12  |        4950 |    0 |   5 |
| global_opt              |           |   -0.272 |           |       -2 |       42.95 |            |              | 0:00:11  |        5009 |      |     |
| area_reclaiming         |    -0.272 |   -0.272 |        -2 |       -2 |       42.78 |            |              | 0:00:48  |        4852 |      |     |
| wns_fixing              |     0.002 |    0.000 |         0 |        0 |       42.79 |            |              | 0:02:33  |        7649 |      |     |
| ccopt_implementation    |           |          |           |          |             |            |              | 0:02:53  |        5482 |      |     |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        5249 |      |     |
| wns_fixing_2            |     0.034 |    0.000 |         0 |        0 |       42.71 |            |              | 0:00:13  |        5965 |      |     |
| area_reclaiming_2       |     0.034 |    0.034 |         0 |        0 |       41.90 |            |              | 0:00:50  |        5666 |      |     |
| area_reclaiming_3       |     0.034 |    0.034 |         0 |        0 |       41.88 |            |              | 0:00:14  |        5609 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:01:13  |        5607 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:09  |        5384 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        5384 |      |     |
| drv_eco_fixing          |     0.044 |    0.044 |         0 |        0 |       41.94 |            |              | 0:00:07  |        5560 |    0 |   4 |
| final_summary           |     0.044 |    0.044 |           |        0 |       41.83 |       1.05 |         1.31 | 0:00:15  |        5460 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:35:45, real = 0:14:11, mem = 4062.4M, totSessionCpu=1:06:27 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 9 CRR processes is 896.91MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
External - optDesign -ccopt done. (took cpu=0:37:25 real=0:14:15)
Running CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
(ccopt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.6 real=0:00:00.1)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.0)
UM: Running design category ...

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         2161.4            867          0.000 ns          0.044 ns  ccopt_design
Runtime done. (took cpu=0:38:07 real=0:14:50)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810     12701  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPEXT-6191          8  Using a captable file is not recommended...
WARNING   IMPEXT-6140      77475  The RC table is not interpolated for wir...
WARNING   IMPSC-1001           4  Unable to trace scan chain "%s". Check t...
WARNING   IMPSC-1138         268  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1143           2  Unable to apply DEF ordered sections for...
WARNING   IMPSC-1144           4  Scan chain "%s" was not traced through. ...
WARNING   IMPSC-1117           2  Skip reordering scan chain "%s" because ...
WARNING   IMPSC-1020           4  Instance's output pin "%s/%s" (Cell "%s"...
WARNING   IMPOPT-3668          6  There are %d nets with MSV violations, t...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1059        6  Slackened off %s from %s to %s.          
WARNING   IMPCCOPT-4144        8  The SDC clock %s has source pin %s, whic...
WARNING   IMPCCOPT-1127        8  The skew group %s has been identified as...
WARNING   IMPCCOPT-2256        1  CCOpt post-route optimization found lega...
WARNING   IMPCCOPT-1260      268  The skew target of %s for %s in %sdelay ...
WARNING   IMPCCOPT-1287        2  CCOpt clustering wanted to clone for ins...
WARNING   IMPCCOPT-2427       30  The target_max_trans %s is too high for ...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPPSP-1131        120  For techSite %s, row: (%d, %d) - (%d, %d...
WARNING   IMPPSP-1132         12  For techSite %s, have a total of %d rows...
*** Message Summary: 90934 warning(s), 0 error(s)

*** ccopt_design #1 [finish] () : cpu/real = 0:36:28.6/0:14:49.7 (2.5), totSession cpu/real = 1:06:36.7/0:26:38.4 (2.5), mem = 5834.1M
#% End ccopt_design (date=05/26 03:20:31, total cpu=0:36:29, real=0:14:50, peak res=4834.9M, current mem=3936.3M)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3745.2M, totSessionCpu=1:06:38 **
*** optDesign #1 [begin] () : totSession cpu/real = 1:06:37.9/0:26:39.7 (2.5), mem = 5242.1M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:06:37.9/0:26:39.7 (2.5), mem = 5242.1M
**INFO: User settings:
setDesignMode -earlyClockFlow                                  false
setDesignMode -flowEffort                                      extreme
setDesignMode -process                                         28
setExtractRCMode -coupling_c_th                                0.1
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                1
setExtractRCMode -total_c_th                                   0
setUsefulSkewMode -opt_skew_eco_route                          false
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_setup_views_active_list           { test_worst_scenario func_worst_scenario }
setOptMode -opt_view_pruning_setup_views_persistent_list       { func_worst_scenario test_worst_scenario}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { func_worst_scenario test_worst_scenario}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_enable_podv2_clock_opt_flow                    false
setOptMode -opt_exp_buffer_tat_enhancement                     true
setOptMode -opt_exp_flow_effort_extreme                        true
setOptMode -opt_exp_global_sizing_tat_fix                      true
setOptMode -opt_exp_pre_cts_new_extreme_flow                   true
setOptMode -opt_exp_pre_cts_new_standard_flow                  true
setOptMode -opt_exp_reclaim_area_rebuffer_tat_fix              true
setOptMode -opt_exp_roi_flow_tat_enhancements                  true
setOptMode -opt_exp_view_pruning_timer_mode                    low
setOptMode -opt_flow_ccopt_extreme_tat_enhancement_v2          true
setOptMode -opt_drv                                            true
setOptMode -opt_post_route_enable_si_attacker_sizing           false
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_view_pruning_placement_setup_view_list         { func_worst_scenario  }
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_area_recovery                                  true
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           true
setOptMode -opt_skew_ccopt                                     extreme
setOptMode -opt_skew_post_route                                false
setOptMode -opt_skew_pre_cts                                   false
setAnalysisMode -analysisType                                  onChipVariation
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setAnalysisMode -cppr                                          both
setAnalysisMode -usefulSkew                                    true

**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[GPS-MSV] Msv Violating net with fanout count = 1: I_RISC_CORE/I_REG_FILE_data_out_A[15]
[GPS-MSV] Timing and DRV optimization for this net is limited, Please correct the MSV violation. 
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
RODC: v2.8e

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.

**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:09, real = 0:00:04, mem = 3934.7M, totSessionCpu=1:06:46 **
#optDebug: { P: 28 W: 6195 FE: extreme PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -opt_skew_eco_route false

Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=5337.4M)
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:09.7/0:00:04.9 (2.0), totSession cpu/real = 1:06:47.6/0:26:44.6 (2.5), mem = 5337.4M

GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 8 -nativePathGroupFlow -viewPruneEffortLevel 1
AAE DB initialization (MEM=5364.22 CPU=0:00:00.1 REAL=0:00:01.0) 
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:06:50 mem=5594.3M ***
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 1:06:50.3/0:26:46.8 (2.5), mem = 5594.3M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3990.79)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 47822
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4062.39 CPU=0:00:27.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3920.74 CPU=0:00:38.2 REAL=0:00:10.0)
*** Done Building Timing Graph (cpu=0:00:46.4 real=0:00:13.0 totSessionCpu=1:07:45 mem=6042.6M)

Active hold views:
 func_best_scenario
  Dominating endpoints: 6862
  Dominating TNS: -10.786

 test_best_scenario
  Dominating endpoints: 3321
  Dominating TNS: -1.108

Done building cte hold timing graph (fixHold) cpu=0:00:58.9 real=0:00:17.0 totSessionCpu=1:07:49 mem=6074.6M ***
OPTC: user 20.0
Done building hold timer [5829 node(s), 6562 edge(s), 2 view(s)] (fixHold) cpu=0:01:04 real=0:00:19.0 totSessionCpu=1:07:54 mem=6074.6M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3993.7)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25838_n355_1, driver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (cell SDFFARX1_RVT) voltage 0.75 does not match receiver I_RISC_CORE/FE_OFC7376_n355_1/A (cell NBUFFX2_LVT) voltage 0.95 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25805_n1910, driver I_RISC_CORE/FE_OFC7343_n1910/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25816_RegPort_C_13, driver I_RISC_CORE/FE_OFC7354_RegPort_C_13/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25795_n, driver I_RISC_CORE/FE_OFC7333_n396_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1509/A1 (cell AND2X1_LVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25823_n358_1, driver I_RISC_CORE/FE_OFC7361_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/SI (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25763_n, driver I_RISC_CORE/FE_OFC6946_n376_1/Y (cell INVX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U130/A2 (cell OAI22X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1080/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1636/A (cell INVX4_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_RN_1, driver I_RISC_CORE/FE_OFC5284_n714/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25823_n358_1, driver I_RISC_CORE/FE_OFC7361_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1360/A3 (cell NAND4X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25764_n, driver I_RISC_CORE/FE_OFC6948_n378_1/Y (cell INVX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[1] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25661_n681, driver I_RISC_CORE/FE_OFC5293_n681/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25655_RegPort_C_13, driver I_RISC_CORE/FE_OFC6692_RegPort_C_13/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[13] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25653_I_DATA_PATH_N55, driver I_RISC_CORE/FE_OFC5285_I_DATA_PATH_N55/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25652_n, driver I_RISC_CORE/U1617/Y (cell AO22X2_LVT) voltage 0.75 does not match receiver I_RISC_CORE/FE_OFC5284_n714/A (cell NBUFFX4_LVT) voltage 0.95 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1306/A1 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_RN_1, driver I_RISC_CORE/FE_OFC5284_n714/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25823_n358_1, driver I_RISC_CORE/FE_OFC7361_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1358/A2 (cell OR3X1_LVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25651_n1910, driver I_RISC_CORE/FE_OFC5283_n1910/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[14] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 47822
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4044.75 CPU=0:00:29.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4044.75 CPU=0:00:37.5 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:01:00 real=0:00:11.0 totSessionCpu=1:09:03 mem=6058.6M)
Done building cte setup timing graph (fixHold) cpu=0:02:14 real=0:00:34.0 totSessionCpu=1:09:04 mem=6058.6M ***

*Info: minBufDelay = 57.6 ps, libStdDelay = 11.0 ps, minBufSize = 2033152 (8.0)
*Info: worst delay setup view: test_worst_scenario func_worst_scenario


------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario
Hold views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.037  |  0.037  |  0.206  |  0.894  |  0.254  |  0.956  |  0.947  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  10173  |  9907   |   24    |   127   |   115   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.002  |  0.139  | -0.261  | -0.129  |  0.001  | -0.157  |
|           TNS (ns):| -11.894 | -0.006  |  0.000  | -7.933  | -3.593  |  0.000  | -0.361  |
|    Violating Paths:|   136   |    4    |    0    |   96    |   32    |    0    |    4    |
|          All Paths:|  10187  |  9930   |   24    |   123   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.835%
Routing Overflow: 0.14% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:48, real = 0:00:50, mem = 3980.6M, totSessionCpu=1:09:26 **
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:02:35.8/0:00:43.2 (3.6), totSession cpu/real = 1:09:26.1/0:27:30.0 (2.5), mem = 5626.6M
*** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:09:26.1/0:27:30.0 (2.5), mem = 5626.6M
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
*info: Run optDesign holdfix with 8 threads.
Info: 177 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 177 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.



*** Starting Core Fixing (fixHold) cpu=0:02:42 real=0:00:48.0 totSessionCpu=1:09:32 mem=6093.2M density=41.944% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.261|   -11.89|     136|          0|       0(     0)|   41.94%|   0:00:00.0|  6168.6M|
|   1|  -0.261|   -11.89|     136|          0|       0(     0)|   41.94%|   0:00:00.0|  6168.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.261|   -11.89|     136|          0|       0(     0)|   41.94%|   0:00:00.0|  6168.6M|
|   1|  -0.101|    -0.80|      23|         63|       5(     0)|   42.02%|   0:00:01.0|  6469.2M|
|   2|  -0.055|    -0.09|       3|          4|       1(     0)|   42.02%|   0:00:00.0|  6477.2M|
|   3|   0.000|     0.00|       0|          3|       0(     0)|   42.03%|   0:00:00.0|  6487.2M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 70 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 6 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M2 (z=2)  |         96 | CTS_RULE |
| M5 (z=5)  |         81 | CTS_RULE |
+-----------+------------+----------+
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:02:57 real=0:00:52.0 totSessionCpu=1:09:47 mem=6408.6M density=42.025% ***

*info:
*info: Added a total of 70 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           29 cells of type 'DELLN1X2_HVT' used
*info:            3 cells of type 'DELLN1X2_RVT' used
*info:            5 cells of type 'DELLN2X2_HVT' used
*info:            2 cells of type 'DELLN2X2_LVT' used
*info:            6 cells of type 'NBUFFX2_HVT' used
*info:           18 cells of type 'NBUFFX2_LVT' used
*info:            6 cells of type 'NBUFFX2_RVT' used
*info:            1 cell  of type 'NBUFFX8_RVT' used
*info:
*info: Total 6 instances resized
*info:       in which 0 FF resizing
*info:


*** Starting refinePlace (1:09:48 mem=6324.3M) ***
Total net bbox length = 8.217e+05 (4.928e+05 3.290e+05) (ext = 9.400e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:09.0 REAL: 0:00:04.0 MEM: 6301.4MB
Summary Report:
Instances move: 0 (out of 38600 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.217e+05 (4.928e+05 3.290e+05) (ext = 9.400e+03)
Runtime: CPU: 0:00:09.3 REAL: 0:00:04.0 MEM: 6301.4MB
*** Finished refinePlace (1:09:57 mem=6301.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (6325.4M) ***


*** Finish Physical Update (cpu=0:00:12.2 real=0:00:06.0 mem=6325.6M) ***
*** Finish Post CTS Hold Fixing (cpu=0:03:11 real=0:00:58.0 totSessionCpu=1:10:01 mem=6407.1M density=42.025%) ***
**INFO: total 260 insts, 267 nets marked don't touch
**INFO: total 260 insts, 267 nets marked don't touch DB property
**INFO: total 260 insts, 267 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:35.6/0:00:15.7 (2.3), totSession cpu/real = 1:10:01.7/0:27:45.7 (2.5), mem = 5758.8M

*** Steiner Routed Nets: 0.433%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0055
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6346
  Dominating TNS: -0.000

 test_worst_scenario
  Dominating endpoints: 3012
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Read 41359 nets ( ignored 177 )
[NR-eGR] Layer group 1: route 41182 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.15% H + 0.03% V. EstWL: 8.849411e+05um
[NR-eGR] Overflow after Early Global Route 0.11% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.97 sec, Real: 2.52 sec, Curr Mem: 5.42 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.99 sec, Real: 2.54 sec, Curr Mem: 5.39 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.05 |          1.31 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.05, normalized total congestion hotspot area = 1.31 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   254.14   401.28   280.90   428.03 |        1.31   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:49, real = 0:01:19, mem = 3935.0M, totSessionCpu=1:10:26 **
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.

Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4104.73)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 47892
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4157.94 CPU=0:00:31.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4157.94 CPU=0:00:40.9 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:50.9 real=0:00:09.0 totSessionCpu=1:11:25 mem=6101.6M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4164.16)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
Total number of fetched objects 47892
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4206.01 CPU=0:00:28.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4206.01 CPU=0:00:37.9 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:46.2 real=0:00:08.0 totSessionCpu=1:12:21 mem=6177.6M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 
Hold views included:
 func_best_scenario test_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.037  |  0.037  |  0.206  |  0.323  |  0.254  |  0.190  |  0.947  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  10173  |  9907   |   24    |   127   |   115   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.012  |  0.004  |  0.139  | -0.012  |  0.001  |  0.001  |  0.001  |
|           TNS (ns):| -0.041  |  0.000  |  0.000  | -0.041  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   11    |    0    |    0    |   11    |    0    |    0    |    0    |
|          All Paths:|  10187  |  9930   |   24    |   123   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.916%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary |     0.206 | 0.037 |   0 |       41.83 |            |              | 0:00:43  |        5627 |    0 |   0 |
| hold_fixing     |           | 0.037 |   0 |       42.03 |            |              | 0:00:16  |        5759 |      |     |
| global_route    |           |       |     |             |            |              | 0:00:01  |        5759 |      |     |
| final_summary   |     0.037 | 0.037 |   0 |       41.92 |       1.05 |         1.31 | 0:00:34  |        5725 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:05:57, real = 0:01:51, mem = 4151.4M, totSessionCpu=1:12:35 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810      2610  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPOPT-3668          2  There are %d nets with MSV violations, t...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 2613 warning(s), 0 error(s)

Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #1 [finish] () : cpu/real = 0:05:57.8/0:01:51.6 (3.2), totSession cpu/real = 1:12:35.7/0:28:31.3 (2.5), mem = 5531.5M
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.6 real=0:00:00.1)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.0)
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.1 real=0:00:00.1)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.7 real=0:00:00.1)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.0)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
*** timeDesign #2 [begin] () : totSession cpu/real = 1:12:39.7/0:28:35.1 (2.5), mem = 6109.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=5675.7M)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.037  |  0.037  |  0.206  |  0.323  |  0.254  |  0.190  |  0.947  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  10173  |  9907   |   24    |   127   |   115   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario |  0.190  |  0.676  |  0.206  |  0.894  |  0.256  |  0.190  | 13.999  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  3814   |  3642   |    8    |   53    |   115   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario |  0.037  |  0.037  |  0.334  |  0.323  |  0.254  |  0.956  |  0.947  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  6840   |  6600   |   16    |   110   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 41.916%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 27.83 sec
Total Real time: 11.0 sec
Total Memory Usage: 5649.527344 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:27.6/0:00:11.0 (2.5), totSession cpu/real = 1:13:07.3/0:28:46.0 (2.5), mem = 5649.5M
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
*** timeDesign #3 [begin] () : totSession cpu/real = 1:13:07.6/0:28:46.3 (2.5), mem = 5649.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=5329.5M)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3996.75)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 47892
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4057.9 CPU=0:00:31.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4057.9 CPU=0:00:43.7 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:01:00 real=0:00:11.0 totSessionCpu=1:14:10 mem=6031.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 test_best_scenario func_best_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.012  |  0.004  |  0.139  | -0.012  |  0.001  |  0.001  |  0.001  |
|           TNS (ns):| -0.041  |  0.000  |  0.000  | -0.041  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   11    |    0    |    0    |   11    |    0    |    0    |    0    |
|          All Paths:|  10187  |  9930   |   24    |   123   |   110   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_best_scenario  |  0.001  |  0.005  |  1.349  |  0.047  |  0.001  |  0.001  |  0.009  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  3797   |  3642   |    8    |   41    |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_best_scenario  | -0.012  |  0.004  |  0.139  | -0.012  |  0.001  |  0.001  |  0.001  |
|                    | -0.041  |  0.000  |  0.000  | -0.041  |  0.000  |  0.000  |  0.000  |
|                    |   11    |    0    |    0    |   11    |    0    |    0    |    0    |
|                    |  6863   |  6623   |   16    |   110   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 41.916%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 69.57 sec
Total Real time: 15.0 sec
Total Memory Usage: 5310.265625 Mbytes
*** timeDesign #3 [finish] () : cpu/real = 0:01:09.3/0:00:14.8 (4.7), totSession cpu/real = 1:14:16.9/0:29:01.1 (2.6), mem = 5310.3M

powerDomain PD_ORCA_TOP : bins with density > 0.750 = 34.09 % ( 724 / 2124 )
bin size: 110 sites by 10 row(s). total 2124 bins ( 59 by 36 )
  density range     #bins    %
  (0.750 - 0.800]     167   7.86
  (0.800 - 0.850]      32   1.51
  (0.850 - 0.900]      36   1.69
  (0.900 - 0.950]      30   1.41
  (0.950 - 1.000]     459  21.61
  total               724  34.09

powerDomain PD_RISC_CORE : bins with density > 0.750 = 53.82 % ( 148 / 275 )
bin size: 110 sites by 10 row(s). total 275 bins ( 25 by 11 )
  density range     #bins    %
  (0.800 - 0.850]       4   1.45
  (0.850 - 0.900]       8   2.91
  (0.950 - 1.000]     136  49.45
  total               148  53.82

Density distribution unevenness ratio = 19.948%
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.postcts.summary.rpt
#% Begin save design ... (date=05/26 03:22:55, mem=3847.1M)
INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_postcts.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_postcts.innovus.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=05/26 03:22:55, mem=3847.1M)
% End Save ccopt configuration ... (date=05/26 03:22:55, total cpu=0:00:00.3, real=0:00:01.0, peak res=3847.9M, current mem=3847.9M)
% Begin Save netlist data ... (date=05/26 03:22:56, mem=3847.9M)
Writing Binary DB to ORCA_TOP_postcts.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/26 03:22:56, total cpu=0:00:00.3, real=0:00:00.0, peak res=3848.9M, current mem=3848.9M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/26 03:22:56, mem=3849.8M)
Saving AAE Data ...
% End Save AAE data ... (date=05/26 03:22:56, total cpu=0:00:00.2, real=0:00:00.0, peak res=3849.8M, current mem=3849.1M)
Saving preference file ORCA_TOP_postcts.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving SCANDEF file ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sun May 26 03:23:01 2024)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.prop
Save Adaptive View Pruning View Names to Binary file
func_worst_scenario
TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.4 real=0:00:01.0 mem=5604.8M) ***
*** Completed savePGFile (cpu=0:00:00.5 real=0:00:01.0 mem=5604.8M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.1 real=0:00:01.0 mem=5588.8M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 1 : CPU = 0 : MEM = 0.
#Saving pin access data to file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.apa ...
#
Saving rc congestion map ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/26 03:23:04, mem=3875.3M)
% End Save power constraints data ... (date=05/26 03:23:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=3875.3M, current mem=3875.3M)
Generated self-contained design ORCA_TOP_postcts.innovus.dat.tmp
#% End save design ... (date=05/26 03:23:08, total cpu=0:00:10.1, real=0:00:13.0, peak res=3879.6M, current mem=3876.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1001           2  Unable to trace scan chain "%s". Check t...
WARNING   IMPSC-1138         131  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1143           1  Unable to apply DEF ordered sections for...
WARNING   IMPSC-1144           2  Scan chain "%s" was not traced through. ...
WARNING   IMPSC-1020           2  Instance's output pin "%s/%s" (Cell "%s"...
*** Message Summary: 138 warning(s), 0 error(s)

######## FINISHING CLOCK_OPT #################
