{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1418120880132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1418120880133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 09 02:27:59 2014 " "Processing started: Tue Dec 09 02:27:59 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1418120880133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1418120880133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_DS -c vga_DS " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_DS -c vga_DS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1418120880133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1418120880479 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga.sv(574) " "Verilog HDL information at vga.sv(574): always construct contains both blocking and non-blocking assignments" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 574 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1418120880538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 26 26 " "Found 26 design units, including 26 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_DS " "Found entity 1: vga_DS" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "2 datatypehiscore " "Found entity 2: datatypehiscore" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "3 datatypepath " "Found entity 3: datatypepath" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "4 datatyperoll " "Found entity 4: datatyperoll" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "5 datatypeextra " "Found entity 5: datatypeextra" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "6 datatyperesult " "Found entity 6: datatyperesult" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "7 datatypeoctagon " "Found entity 7: datatypeoctagon" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "8 datatypetimer " "Found entity 8: datatypetimer" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "9 datatypescore " "Found entity 9: datatypescore" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "10 ringbuffer " "Found entity 10: ringbuffer" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "11 separator " "Found entity 11: separator" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "12 vgaController " "Found entity 12: vgaController" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "13 videoGen " "Found entity 13: videoGen" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "14 octagonv2 " "Found entity 14: octagonv2" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "15 roll_octagonv2 " "Found entity 15: roll_octagonv2" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "16 path_end_octagonv2 " "Found entity 16: path_end_octagonv2" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "17 draw_result " "Found entity 17: draw_result" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "18 draw_health " "Found entity 18: draw_health" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "19 draw_score " "Found entity 19: draw_score" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "20 draw_game_over " "Found entity 20: draw_game_over" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 530 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "21 to_decimal " "Found entity 21: to_decimal" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "22 draw_mouse " "Found entity 22: draw_mouse" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "23 draw_path " "Found entity 23: draw_path" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "24 chargenrom " "Found entity 24: chargenrom" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "25 spi_slave_receive_only " "Found entity 25: spi_slave_receive_only" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 663 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""} { "Info" "ISGN_ENTITY_NAME" "26 spi_frm_slave " "Found entity 26: spi_frm_slave" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 676 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120880543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120880543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1418120881078 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120881078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120881078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sfl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sfl-SYN " "Found design unit 1: sfl-SYN" {  } { { "sfl.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/sfl.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1418120881081 ""} { "Info" "ISGN_ENTITY_NAME" "1 sfl " "Found entity 1: sfl" {  } { { "sfl.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/sfl.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120881081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120881081 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(291) " "Verilog HDL Instantiation warning at vga.sv(291): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 291 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120881083 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(292) " "Verilog HDL Instantiation warning at vga.sv(292): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 292 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120881083 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(294) " "Verilog HDL Instantiation warning at vga.sv(294): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 294 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120881083 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(296) " "Verilog HDL Instantiation warning at vga.sv(296): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 296 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120881084 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(300) " "Verilog HDL Instantiation warning at vga.sv(300): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 300 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120881084 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(301) " "Verilog HDL Instantiation warning at vga.sv(301): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 301 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120881084 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(304) " "Verilog HDL Instantiation warning at vga.sv(304): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 304 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120881084 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(305) " "Verilog HDL Instantiation warning at vga.sv(305): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 305 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120881084 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(328) " "Verilog HDL Instantiation warning at vga.sv(328): instance has no name" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 328 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1418120881085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_DS " "Elaborating entity \"vga_DS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1418120881235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:vgapll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:vgapll\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:vgapll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:vgapll\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1418120881308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:vgapll\|altpll:altpll_component " "Instantiated megafunction \"pll:vgapll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1600 " "Parameter \"clk0_divide_by\" = \"1600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120881312 ""}  } { { "pll.vhd" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/pll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1418120881312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120881383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120881383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:vgapll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_frm_slave spi_frm_slave:spireceive " "Elaborating entity \"spi_frm_slave\" for hierarchy \"spi_frm_slave:spireceive\"" {  } { { "vga.sv" "spireceive" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga.sv(690) " "Verilog HDL assignment warning at vga.sv(690): truncated value with size 32 to match size of target (5)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881391 "|vga_DS|spi_frm_slave:spireceive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypehiscore videoGen:videoGen\|datatypehiscore:comb_3 " "Elaborating entity \"datatypehiscore\" for hierarchy \"videoGen:videoGen\|datatypehiscore:comb_3\"" {  } { { "vga.sv" "comb_3" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypeextra videoGen:videoGen\|datatypeextra:comb_4 " "Elaborating entity \"datatypeextra\" for hierarchy \"videoGen:videoGen\|datatypeextra:comb_4\"" {  } { { "vga.sv" "comb_4" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(96) " "Verilog HDL assignment warning at vga.sv(96): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881405 "|vga_DS|videoGen:videoGen|datatypeextra:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatyperoll videoGen:videoGen\|datatyperoll:comb_5 " "Elaborating entity \"datatyperoll\" for hierarchy \"videoGen:videoGen\|datatyperoll:comb_5\"" {  } { { "vga.sv" "comb_5" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(85) " "Verilog HDL assignment warning at vga.sv(85): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881408 "|vga_DS|videoGen:videoGen|datatyperoll:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypepath videoGen:videoGen\|datatypepath:comb_6 " "Elaborating entity \"datatypepath\" for hierarchy \"videoGen:videoGen\|datatypepath:comb_6\"" {  } { { "vga.sv" "comb_6" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(68) " "Verilog HDL assignment warning at vga.sv(68): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881411 "|vga_DS|videoGen:videoGen|datatypepath:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypeoctagon videoGen:videoGen\|datatypeoctagon:comb_7 " "Elaborating entity \"datatypeoctagon\" for hierarchy \"videoGen:videoGen\|datatypeoctagon:comb_7\"" {  } { { "vga.sv" "comb_7" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga.sv(134) " "Verilog HDL assignment warning at vga.sv(134): truncated value with size 32 to match size of target (8)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881414 "|vga_DS|videoGen:videoGen|datatypeoctagon:comb_7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "datatoringbuffer\[2..0\] vga.sv(120) " "Output port \"datatoringbuffer\[2..0\]\" at vga.sv(120) has no driver" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1418120881414 "|vga_DS|videoGen:videoGen|datatypeoctagon:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatyperesult videoGen:videoGen\|datatyperesult:comb_8 " "Elaborating entity \"datatyperesult\" for hierarchy \"videoGen:videoGen\|datatyperesult:comb_8\"" {  } { { "vga.sv" "comb_8" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881415 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(113) " "Verilog HDL assignment warning at vga.sv(113): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881417 "|vga_DS|videoGen:videoGen|datatyperesult:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypetimer videoGen:videoGen\|datatypetimer:comb_9 " "Elaborating entity \"datatypetimer\" for hierarchy \"videoGen:videoGen\|datatypetimer:comb_9\"" {  } { { "vga.sv" "comb_9" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datatypescore videoGen:videoGen\|datatypescore:comb_10 " "Elaborating entity \"datatypescore\" for hierarchy \"videoGen:videoGen\|datatypescore:comb_10\"" {  } { { "vga.sv" "comb_10" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_decimal videoGen:videoGen\|to_decimal:digits " "Elaborating entity \"to_decimal\" for hierarchy \"videoGen:videoGen\|to_decimal:digits\"" {  } { { "vga.sv" "digits" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 vga.sv(580) " "Verilog HDL assignment warning at vga.sv(580): truncated value with size 32 to match size of target (22)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881423 "|vga_DS|videoGen:videoGen|to_decimal:digits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga.sv(581) " "Verilog HDL assignment warning at vga.sv(581): truncated value with size 32 to match size of target (4)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881423 "|vga_DS|videoGen:videoGen|to_decimal:digits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(582) " "Verilog HDL assignment warning at vga.sv(582): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881423 "|vga_DS|videoGen:videoGen|to_decimal:digits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringbuffer videoGen:videoGen\|ringbuffer:ring " "Elaborating entity \"ringbuffer\" for hierarchy \"videoGen:videoGen\|ringbuffer:ring\"" {  } { { "vga.sv" "ring" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(190) " "Verilog HDL assignment warning at vga.sv(190): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881430 "|vga_DS|videoGen:videoGen|ringbuffer:ring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(194) " "Verilog HDL assignment warning at vga.sv(194): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881430 "|vga_DS|videoGen:videoGen|ringbuffer:ring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_path videoGen:videoGen\|draw_path:path " "Elaborating entity \"draw_path\" for hierarchy \"videoGen:videoGen\|draw_path:path\"" {  } { { "vga.sv" "path" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 vga.sv(628) " "Verilog HDL assignment warning at vga.sv(628): truncated value with size 32 to match size of target (22)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881433 "|vga_DS|videoGen:videoGen|draw_path:path"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 vga.sv(629) " "Verilog HDL assignment warning at vga.sv(629): truncated value with size 32 to match size of target (22)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881433 "|vga_DS|videoGen:videoGen|draw_path:path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "path_end_octagonv2 videoGen:videoGen\|path_end_octagonv2:comb_22 " "Elaborating entity \"path_end_octagonv2\" for hierarchy \"videoGen:videoGen\|path_end_octagonv2:comb_22\"" {  } { { "vga.sv" "comb_22" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separator videoGen:videoGen\|separator:gen_code_label\[0\].sep " "Elaborating entity \"separator\" for hierarchy \"videoGen:videoGen\|separator:gen_code_label\[0\].sep\"" {  } { { "vga.sv" "gen_code_label\[0\].sep" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "octagonv2 videoGen:videoGen\|octagonv2:gen_code_label\[0\].test " "Elaborating entity \"octagonv2\" for hierarchy \"videoGen:videoGen\|octagonv2:gen_code_label\[0\].test\"" {  } { { "vga.sv" "gen_code_label\[0\].test" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(363) " "Verilog HDL assignment warning at vga.sv(363): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881440 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chargenrom videoGen:videoGen\|octagonv2:gen_code_label\[0\].test\|chargenrom:order " "Elaborating entity \"chargenrom\" for hierarchy \"videoGen:videoGen\|octagonv2:gen_code_label\[0\].test\|chargenrom:order\"" {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881441 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "752 0 2047 vga.sv(651) " "Verilog HDL warning at vga.sv(651): number of words (752) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 651 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1418120881442 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.data_a 0 vga.sv(645) " "Net \"charrom.data_a\" at vga.sv(645) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1418120881442 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.waddr_a 0 vga.sv(645) " "Net \"charrom.waddr_a\" at vga.sv(645) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1418120881442 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.we_a 0 vga.sv(645) " "Net \"charrom.we_a\" at vga.sv(645) has no driver or initial value, using a default initial value '0'" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1418120881442 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "roll_octagonv2 videoGen:videoGen\|roll_octagonv2:roll " "Elaborating entity \"roll_octagonv2\" for hierarchy \"videoGen:videoGen\|roll_octagonv2:roll\"" {  } { { "vga.sv" "roll" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_result videoGen:videoGen\|draw_result:result " "Elaborating entity \"draw_result\" for hierarchy \"videoGen:videoGen\|draw_result:result\"" {  } { { "vga.sv" "result" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(474) " "Verilog HDL assignment warning at vga.sv(474): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881466 "|vga_DS|videoGen:videoGen|draw_result:result"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(475) " "Verilog HDL assignment warning at vga.sv(475): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881466 "|vga_DS|videoGen:videoGen|draw_result:result"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_health videoGen:videoGen\|draw_health:hp " "Elaborating entity \"draw_health\" for hierarchy \"videoGen:videoGen\|draw_health:hp\"" {  } { { "vga.sv" "hp" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_score videoGen:videoGen\|draw_score:sc " "Elaborating entity \"draw_score\" for hierarchy \"videoGen:videoGen\|draw_score:sc\"" {  } { { "vga.sv" "sc" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881469 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(520) " "Verilog HDL assignment warning at vga.sv(520): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881471 "|vga_DS|videoGen:videoGen|draw_score:sc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(521) " "Verilog HDL assignment warning at vga.sv(521): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881471 "|vga_DS|videoGen:videoGen|draw_score:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_game_over videoGen:videoGen\|draw_game_over:go " "Elaborating entity \"draw_game_over\" for hierarchy \"videoGen:videoGen\|draw_game_over:go\"" {  } { { "vga.sv" "go" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881472 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(549) " "Verilog HDL assignment warning at vga.sv(549): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881474 "|vga_DS|videoGen:videoGen|draw_game_over:go"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(550) " "Verilog HDL assignment warning at vga.sv(550): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1418120881474 "|vga_DS|videoGen:videoGen|draw_game_over:go"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_mouse videoGen:videoGen\|draw_mouse:mo " "Elaborating entity \"draw_mouse\" for hierarchy \"videoGen:videoGen\|draw_mouse:mo\"" {  } { { "vga.sv" "mo" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1418120881476 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881693 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881693 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881693 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881696 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881696 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881696 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881699 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881699 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881699 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881702 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881702 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881702 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881705 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881705 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881705 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881708 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881708 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881708 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 order 32 8 " "Port \"ordered port 0\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881711 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 order 32 3 " "Port \"ordered port 1\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881711 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 order 32 3 " "Port \"ordered port 2\" on the entity instantiation of \"order\" is connected to a signal of width 32. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "vga.sv" "order" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 377 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1418120881711 "|vga_DS|videoGen:videoGen|octagonv2:gen_code_label[0].test|chargenrom:order"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "11 " "Found 11 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[0\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[0\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120884624 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[1\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[1\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120884624 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[2\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[2\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120884624 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[3\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[3\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120884624 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[4\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[4\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120884624 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[5\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[5\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120884624 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[6\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[6\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120884624 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|octagonv2:gen_code_label\[7\].test\|chargenrom:order\|charrom " "RAM logic \"videoGen:videoGen\|octagonv2:gen_code_label\[7\].test\|chargenrom:order\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120884624 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|draw_result:result\|chargenrom:chargenromb\|charrom " "RAM logic \"videoGen:videoGen\|draw_result:result\|chargenrom:chargenromb\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120884624 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|draw_score:sc\|chargenrom:chargenromb\|charrom " "RAM logic \"videoGen:videoGen\|draw_score:sc\|chargenrom:chargenromb\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120884624 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "videoGen:videoGen\|draw_game_over:go\|chargenrom:chargenromb\|charrom " "RAM logic \"videoGen:videoGen\|draw_game_over:go\|chargenrom:chargenromb\|charrom\" is uninferred due to asynchronous read logic" {  } { { "vga.sv" "charrom" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 645 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1418120884624 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1418120884624 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120884649 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120884653 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120884657 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120884661 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120884666 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120884670 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120884675 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120884679 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120884683 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120884688 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/vga_DS.ram0_chargenrom_5dff6772.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1418120884693 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|draw_path:path\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|draw_path:path\|Mult0\"" {  } { { "vga.sv" "Mult0" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 627 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1418120889396 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|draw_path:path\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|draw_path:path\|Mult2\"" {  } { { "vga.sv" "Mult2" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 629 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1418120889396 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen\|draw_path:path\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen\|draw_path:path\|Mult1\"" {  } { { "vga.sv" "Mult1" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 628 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1418120889396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "videoGen:videoGen\|to_decimal:digits\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"videoGen:videoGen\|to_decimal:digits\|Mod0\"" {  } { { "vga.sv" "Mod0" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 581 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1418120889396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "videoGen:videoGen\|to_decimal:digits\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"videoGen:videoGen\|to_decimal:digits\|Div0\"" {  } { { "vga.sv" "Div0" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 580 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1418120889396 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1418120889396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|draw_path:path\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"videoGen:videoGen\|draw_path:path\|lpm_mult:Mult0\"" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 627 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1418120889442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|draw_path:path\|lpm_mult:Mult0 " "Instantiated megafunction \"videoGen:videoGen\|draw_path:path\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889443 ""}  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 627 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1418120889443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c4t " "Found entity 1: mult_c4t" {  } { { "db/mult_c4t.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/mult_c4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120889502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120889502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|draw_path:path\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"videoGen:videoGen\|draw_path:path\|lpm_mult:Mult2\"" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 629 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1418120889510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|draw_path:path\|lpm_mult:Mult2 " "Instantiated megafunction \"videoGen:videoGen\|draw_path:path\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889511 ""}  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 629 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1418120889511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e4t " "Found entity 1: mult_e4t" {  } { { "db/mult_e4t.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/mult_e4t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120889568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120889568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|to_decimal:digits\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"videoGen:videoGen\|to_decimal:digits\|lpm_divide:Mod0\"" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 581 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1418120889604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|to_decimal:digits\|lpm_divide:Mod0 " "Instantiated megafunction \"videoGen:videoGen\|to_decimal:digits\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889604 ""}  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 581 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1418120889604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/lpm_divide_p9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120889663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120889663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120889674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120889674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120889709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120889709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120889775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120889775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120889840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120889840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen\|to_decimal:digits\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"videoGen:videoGen\|to_decimal:digits\|lpm_divide:Div0\"" {  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 580 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1418120889849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen\|to_decimal:digits\|lpm_divide:Div0 " "Instantiated megafunction \"videoGen:videoGen\|to_decimal:digits\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1418120889850 ""}  } { { "vga.sv" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga.sv" 580 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1418120889850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1418120889907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1418120889907 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1418120890792 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1418120897153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga_DS.map.smsg " "Generated suppressed messages file C:/Users/hhuang/Documents/Microprocessor-Final-Project/vga/vga_DS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1418120910487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1418120910965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1418120910965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5461 " "Implemented 5461 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1418120911415 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1418120911415 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5414 " "Implemented 5414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1418120911415 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1418120911415 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1418120911415 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1418120911415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1418120911488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 09 02:28:31 2014 " "Processing ended: Tue Dec 09 02:28:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1418120911488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1418120911488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1418120911488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1418120911488 ""}
