Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: mecobo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mecobo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mecobo"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : mecobo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_control.v" into library work
Parsing module <xbar_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/scheduler.v" into library work
Parsing module <scheduler>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/sample_collector.v" into library work
Parsing module <sample_collector>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/sample_fifo/sample_fifo.v" into library work
Parsing module <sample_fifo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/ebi.v" into library work
Parsing module <ebi>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/cmd_fifo/command_fifo.v" into library work
Parsing module <command_fifo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_clock.v" into library work
Parsing module <xbar_clock>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/pincontrol.v" into library work
Parsing module <pincontrol>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/main_clocks.v" into library work
Parsing module <main_clocks>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/dac_control.v" into library work
Parsing module <dac_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/adccontrol.v" into library work
Parsing module <adc_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/toplevel.v" into library work
Parsing module <mecobo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/mem.v" into library work
Parsing module <mem>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/ram.v" into library work
Parsing module <dp_ram>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/tb.v" into library work
Parsing module <toplevel_tb>.
Analyzing Verilog file "/opt/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing module <glbl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 197: Port prog_empty is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 215: Port dac_fifo_dout is not connected to this instance

Elaborating module <mecobo>.

Elaborating module <main_clocks>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=9,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=90,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=53,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=15,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 122: Assignment to xbar_predivided ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 123: Assignment to ad_clk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 124: Assignment to da_clk ignored, since the identifier is never used

Elaborating module <ebi>.
"/home/lykkebo/mecobo/fpga/ebi.v" Line 135. $display ebi: 0\n
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/ebi.v" Line 157: Assignment to status_register_old ignored, since the identifier is never used

Elaborating module <command_fifo>.
WARNING:HDLCompiler:1499 - "/home/lykkebo/mecobo/fpga/cmd_fifo/command_fifo.v" Line 39: Empty module <command_fifo> remains a black box.

Elaborating module <scheduler>.

Elaborating module <pincontrol(POSITION=0)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=1)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=2)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=3)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=4)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=5)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=6)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=7)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=8)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=9)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=10)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=11)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=12)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=13)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=14)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=15)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=16)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=17)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=18)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=19)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=20)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=21)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=22)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=23)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=24)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=25)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=26)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=27)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=28)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=29)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=30)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=31)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=32)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=33)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=34)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=35)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=36)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=37)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=38)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=39)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=40)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=41)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=42)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=43)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=44)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=45)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=46)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=47)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=48)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <pincontrol(POSITION=49)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 273: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <sample_collector>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 226: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/sample_collector.v" Line 233: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <sample_fifo>.
WARNING:HDLCompiler:1499 - "/home/lykkebo/mecobo/fpga/sample_fifo/sample_fifo.v" Line 39: Empty module <sample_fifo> remains a black box.
WARNING:HDLCompiler:552 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 215: Input port dac_fifo_dout[15] is not connected on this instance
WARNING:HDLCompiler:552 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 313: Input port data_rd is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mecobo>.
    Related source file is "/home/lykkebo/mecobo/fpga/toplevel.v".
WARNING:Xst:2898 - Port 'dac_fifo_dout', unconnected in block instance 'sched', is tied to GND.
WARNING:Xst:2898 - Port 'dac_fifo_empty', unconnected in block instance 'sched', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[0].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[1].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[2].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[3].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[4].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[5].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[6].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[7].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[8].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[9].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[10].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[11].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[12].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[13].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[14].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[15].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[16].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[17].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[18].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[19].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[20].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[21].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[22].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[23].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[24].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[25].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[26].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[27].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[28].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[29].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[30].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[31].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[32].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[33].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[34].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[35].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[36].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[37].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[38].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[39].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[40].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[41].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[42].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[43].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[44].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[45].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[46].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[47].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[48].pc', is tied to GND.
WARNING:Xst:2898 - Port 'data_rd', unconnected in block instance 'pinControl[49].pc', is tied to GND.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 118: Output port <CLK_OUT_5> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 118: Output port <CLK_OUT_10> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 118: Output port <CLK_OUT_30> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 197: Output port <wr_ack> of the instance <cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 197: Output port <prog_empty> of the instance <cmd_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 215: Output port <dac_fifo_rd_en> of the instance <sched> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 215: Output port <cmd_bus_rd> of the instance <sched> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[0].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[1].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[2].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[3].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[4].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[5].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[6].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[7].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[8].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[9].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[10].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[11].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[12].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[13].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[14].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[15].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[16].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[17].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[18].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[19].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[20].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[21].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[22].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[23].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[24].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[25].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[26].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[27].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[28].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[29].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[30].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[31].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[32].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[33].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[34].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[35].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[36].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[37].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[38].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[39].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[40].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[41].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[42].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[43].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[44].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[45].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[46].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[47].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[48].pc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/toplevel.v" line 313: Output port <data_out> of the instance <pinControl[49].pc> is unconnected or connected to loadless signal.
    Found 27-bit register for signal <led_heartbeat>.
    Found 27-bit adder for signal <led_heartbeat[26]_GND_1_o_add_3_OUT> created at line 113.
    Found 1-bit tristate buffer for signal <ebi_data<15>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<14>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<13>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<12>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<11>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<10>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<9>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<8>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<7>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<6>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<5>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<4>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<3>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<2>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<1>> created at line 71
    Found 1-bit tristate buffer for signal <ebi_data<0>> created at line 71
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <mecobo> synthesized.

Synthesizing Unit <main_clocks>.
    Related source file is "/home/lykkebo/mecobo/fpga/main_clocks.v".
    Summary:
	no macro.
Unit <main_clocks> synthesized.

Synthesizing Unit <ebi>.
    Related source file is "/home/lykkebo/mecobo/fpga/ebi.v".
WARNING:Xst:647 - Input <addr<18:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <status_register>.
    Found 16-bit register for signal <fifo_captured_data>.
    Found 176-bit register for signal <n0127[175:0]>.
    Found 1-bit register for signal <irq>.
    Found 16-bit register for signal <data_out>.
    Found 16-bit register for signal <ebi_last_word>.
    Found 1-bit register for signal <rd_d>.
    Found 1-bit register for signal <wr_d>.
    Found 1-bit register for signal <rd_dd>.
    Found 1-bit register for signal <wr_dd>.
    Found 32-bit register for signal <clock_reg>.
    Found 1-bit register for signal <time_running>.
    Found 6-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <clock_reg[31]_GND_22_o_add_82_OUT> created at line 271.
    Found 8-bit comparator lessequal for signal <n0048> created at line 203
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 278 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ebi> synthesized.

Synthesizing Unit <scheduler>.
    Related source file is "/home/lykkebo/mecobo/fpga/scheduler.v".
WARNING:Xst:647 - Input <dac_fifo_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dac_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dac_fifo_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 5-bit register for signal <state>.
    Found 80-bit register for signal <command>.
    Found 32-bit comparator lessequal for signal <n0009> created at line 98
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <scheduler> synthesized.

Synthesizing Unit <pincontrol_1>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000000000
    Found 1-bit register for signal <reset_clk_DFF_349>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_9_o_dff_12_OUT>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_26_o_sub_88_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_26_o_add_90_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_95_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0100> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_1>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_1> synthesized.

Synthesizing Unit <pincontrol_2>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000000001
    Found 1-bit register for signal <reset_clk_DFF_386>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_10_o_dff_13_OUT>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_60_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_60_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_2>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_2> synthesized.

Synthesizing Unit <pincontrol_3>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000000010
    Found 1-bit register for signal <reset_clk_DFF_419>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_11_o_dff_13_OUT>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_94_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_94_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_3>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_3> synthesized.

Synthesizing Unit <pincontrol_4>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000000011
    Found 1-bit register for signal <reset_clk_DFF_452>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_12_o_dff_13_OUT>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_128_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_128_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_4>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_4> synthesized.

Synthesizing Unit <pincontrol_5>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000000100
    Found 1-bit register for signal <reset_clk_DFF_485>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_13_o_dff_13_OUT>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_162_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_162_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_5>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_5> synthesized.

Synthesizing Unit <pincontrol_6>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000000101
    Found 1-bit register for signal <reset_clk_DFF_518>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_14_o_dff_13_OUT>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_196_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_196_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_6>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_6> synthesized.

Synthesizing Unit <pincontrol_7>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000000110
    Found 1-bit register for signal <reset_clk_DFF_551>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_15_o_dff_13_OUT>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_230_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_230_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_7>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_7> synthesized.

Synthesizing Unit <pincontrol_8>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000000111
    Found 1-bit register for signal <reset_clk_DFF_584>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_16_o_dff_13_OUT>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_264_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_264_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_8>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_8> synthesized.

Synthesizing Unit <pincontrol_9>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000001000
    Found 1-bit register for signal <reset_clk_DFF_617>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_17_o_dff_13_OUT>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_298_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_298_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_9>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_9> synthesized.

Synthesizing Unit <pincontrol_10>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000001001
    Found 1-bit register for signal <reset_clk_DFF_650>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_18_o_dff_13_OUT>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_332_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_332_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_10>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_10> synthesized.

Synthesizing Unit <pincontrol_11>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000001010
    Found 1-bit register for signal <reset_clk_DFF_683>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_19_o_dff_13_OUT>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_366_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_366_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_11>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_11> synthesized.

Synthesizing Unit <pincontrol_12>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000001011
    Found 1-bit register for signal <reset_clk_DFF_716>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_20_o_dff_13_OUT>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_400_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_400_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_12>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_12> synthesized.

Synthesizing Unit <pincontrol_13>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000001100
    Found 1-bit register for signal <reset_clk_DFF_749>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_21_o_dff_13_OUT>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_434_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_434_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_13>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_13> synthesized.

Synthesizing Unit <pincontrol_14>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000001101
    Found 1-bit register for signal <reset_clk_DFF_782>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_22_o_dff_13_OUT>.
    Found finite state machine <FSM_14> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_468_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_468_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_14>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_14> synthesized.

Synthesizing Unit <pincontrol_15>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000001110
    Found 1-bit register for signal <reset_clk_DFF_815>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_23_o_dff_13_OUT>.
    Found finite state machine <FSM_15> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_502_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_502_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_15>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_15> synthesized.

Synthesizing Unit <pincontrol_16>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000001111
    Found 1-bit register for signal <reset_clk_DFF_848>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_24_o_dff_13_OUT>.
    Found finite state machine <FSM_16> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_536_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_536_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_16>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_16> synthesized.

Synthesizing Unit <pincontrol_17>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000010000
    Found 1-bit register for signal <reset_clk_DFF_881>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_25_o_dff_13_OUT>.
    Found finite state machine <FSM_17> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_570_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_570_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_17>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_17> synthesized.

Synthesizing Unit <pincontrol_18>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000010001
    Found 1-bit register for signal <reset_clk_DFF_914>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_26_o_dff_13_OUT>.
    Found finite state machine <FSM_18> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_604_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_604_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_18>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_18> synthesized.

Synthesizing Unit <pincontrol_19>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000010010
    Found 1-bit register for signal <reset_clk_DFF_947>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_27_o_dff_13_OUT>.
    Found finite state machine <FSM_19> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_638_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_638_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_19> synthesized.

Synthesizing Unit <pincontrol_20>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000010011
    Found 1-bit register for signal <reset_clk_DFF_980>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_28_o_dff_13_OUT>.
    Found finite state machine <FSM_20> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_672_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_672_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_20>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_20> synthesized.

Synthesizing Unit <pincontrol_21>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000010100
    Found 1-bit register for signal <reset_clk_DFF_1013>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_29_o_dff_13_OUT>.
    Found finite state machine <FSM_21> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_706_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_706_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_21>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_21> synthesized.

Synthesizing Unit <pincontrol_22>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000010101
    Found 1-bit register for signal <reset_clk_DFF_1046>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_30_o_dff_13_OUT>.
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_740_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_740_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_22>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_22> synthesized.

Synthesizing Unit <pincontrol_23>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000010110
    Found 1-bit register for signal <reset_clk_DFF_1079>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_31_o_dff_13_OUT>.
    Found finite state machine <FSM_23> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_774_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_774_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_23>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_23> synthesized.

Synthesizing Unit <pincontrol_24>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000010111
    Found 1-bit register for signal <reset_clk_DFF_1112>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_32_o_dff_13_OUT>.
    Found finite state machine <FSM_24> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_808_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_808_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_24>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_24> synthesized.

Synthesizing Unit <pincontrol_25>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000011000
    Found 1-bit register for signal <reset_clk_DFF_1145>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_33_o_dff_13_OUT>.
    Found finite state machine <FSM_25> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_842_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_842_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_25>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_25> synthesized.

Synthesizing Unit <pincontrol_26>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000011001
    Found 1-bit register for signal <reset_clk_DFF_1178>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_34_o_dff_13_OUT>.
    Found finite state machine <FSM_26> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_876_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_876_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_26>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_26> synthesized.

Synthesizing Unit <pincontrol_27>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000011010
    Found 1-bit register for signal <reset_clk_DFF_1211>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_35_o_dff_13_OUT>.
    Found finite state machine <FSM_27> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_910_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_910_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_27> synthesized.

Synthesizing Unit <pincontrol_28>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000011011
    Found 1-bit register for signal <reset_clk_DFF_1244>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_36_o_dff_13_OUT>.
    Found finite state machine <FSM_28> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_944_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_944_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_28>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_28> synthesized.

Synthesizing Unit <pincontrol_29>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000011100
    Found 1-bit register for signal <reset_clk_DFF_1277>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_37_o_dff_13_OUT>.
    Found finite state machine <FSM_29> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_978_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_978_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_29>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_29> synthesized.

Synthesizing Unit <pincontrol_30>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000011101
    Found 1-bit register for signal <reset_clk_DFF_1310>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_38_o_dff_13_OUT>.
    Found finite state machine <FSM_30> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1012_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1012_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_30>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_30> synthesized.

Synthesizing Unit <pincontrol_31>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000011110
    Found 1-bit register for signal <reset_clk_DFF_1343>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_39_o_dff_13_OUT>.
    Found finite state machine <FSM_31> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1046_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1046_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_31>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_31> synthesized.

Synthesizing Unit <pincontrol_32>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000011111
    Found 1-bit register for signal <reset_clk_DFF_1376>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_40_o_dff_13_OUT>.
    Found finite state machine <FSM_32> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1080_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1080_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_32>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_32> synthesized.

Synthesizing Unit <pincontrol_33>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000100000
    Found 1-bit register for signal <reset_clk_DFF_1409>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_41_o_dff_13_OUT>.
    Found finite state machine <FSM_33> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1114_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1114_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_33>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_33> synthesized.

Synthesizing Unit <pincontrol_34>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000100001
    Found 1-bit register for signal <reset_clk_DFF_1442>.
    Found 16-bit register for signal <data_out>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_42_o_dff_13_OUT>.
    Found finite state machine <FSM_34> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1148_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1148_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_34> synthesized.

Synthesizing Unit <pincontrol_35>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000100010
    Found 1-bit register for signal <reset_clk_DFF_1475>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_43_o_dff_13_OUT>.
    Found finite state machine <FSM_35> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1182_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1182_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_35>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_35> synthesized.

Synthesizing Unit <pincontrol_36>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000100011
    Found 1-bit register for signal <reset_clk_DFF_1508>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_44_o_dff_13_OUT>.
    Found finite state machine <FSM_36> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1216_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1216_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_36>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_36> synthesized.

Synthesizing Unit <pincontrol_37>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000100100
    Found 1-bit register for signal <reset_clk_DFF_1541>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_45_o_dff_13_OUT>.
    Found finite state machine <FSM_37> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1250_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1250_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_37>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_37> synthesized.

Synthesizing Unit <pincontrol_38>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000100101
    Found 1-bit register for signal <reset_clk_DFF_1574>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_46_o_dff_13_OUT>.
    Found finite state machine <FSM_38> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1284_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1284_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_38>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_38> synthesized.

Synthesizing Unit <pincontrol_39>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000100110
    Found 1-bit register for signal <reset_clk_DFF_1607>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_47_o_dff_13_OUT>.
    Found finite state machine <FSM_39> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1318_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1318_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_39>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_39> synthesized.

Synthesizing Unit <pincontrol_40>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000100111
    Found 1-bit register for signal <reset_clk_DFF_1640>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_48_o_dff_13_OUT>.
    Found finite state machine <FSM_40> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1352_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1352_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_40>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_40> synthesized.

Synthesizing Unit <pincontrol_41>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000101000
    Found 1-bit register for signal <reset_clk_DFF_1673>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_49_o_dff_13_OUT>.
    Found finite state machine <FSM_41> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1386_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1386_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_41>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_41> synthesized.

Synthesizing Unit <pincontrol_42>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000101001
    Found 1-bit register for signal <reset_clk_DFF_1706>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_50_o_dff_13_OUT>.
    Found finite state machine <FSM_42> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1420_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1420_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_42>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_42> synthesized.

Synthesizing Unit <pincontrol_43>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000101010
    Found 1-bit register for signal <reset_clk_DFF_1739>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_51_o_dff_13_OUT>.
    Found finite state machine <FSM_43> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1454_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1454_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_43>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_43> synthesized.

Synthesizing Unit <pincontrol_44>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000101011
    Found 1-bit register for signal <reset_clk_DFF_1772>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_52_o_dff_13_OUT>.
    Found finite state machine <FSM_44> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1488_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1488_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_44>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_44> synthesized.

Synthesizing Unit <pincontrol_45>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000101100
    Found 1-bit register for signal <reset_clk_DFF_1805>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_53_o_dff_13_OUT>.
    Found finite state machine <FSM_45> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1522_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1522_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_45>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_45> synthesized.

Synthesizing Unit <pincontrol_46>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000101101
    Found 1-bit register for signal <reset_clk_DFF_1838>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_54_o_dff_13_OUT>.
    Found finite state machine <FSM_46> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1556_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1556_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_46>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_46> synthesized.

Synthesizing Unit <pincontrol_47>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000101110
    Found 1-bit register for signal <reset_clk_DFF_1871>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_55_o_dff_13_OUT>.
    Found finite state machine <FSM_47> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1590_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1590_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_47>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_47> synthesized.

Synthesizing Unit <pincontrol_48>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000101111
    Found 1-bit register for signal <reset_clk_DFF_1904>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_56_o_dff_13_OUT>.
    Found finite state machine <FSM_48> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1624_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1624_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_48>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_48> synthesized.

Synthesizing Unit <pincontrol_49>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000110000
    Found 1-bit register for signal <reset_clk_DFF_1937>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_57_o_dff_13_OUT>.
    Found finite state machine <FSM_49> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1658_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1658_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_49>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_49> synthesized.

Synthesizing Unit <pincontrol_50>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15'b000000000110001
    Found 1-bit register for signal <reset_clk_DFF_1970>.
    Found 32-bit register for signal <nco_counter>.
    Found 32-bit register for signal <sample_rate>.
    Found 32-bit register for signal <end_time>.
    Found 32-bit register for signal <command>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 16-bit register for signal <sample_cnt>.
    Found 32-bit register for signal <nco_pa>.
    Found 32-bit register for signal <Z_58_o_dff_13_OUT>.
    Found finite state machine <FSM_50> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt_sample_rate[31]_GND_1692_o_sub_89_OUT> created at line 269.
    Found 16-bit adder for signal <sample_cnt[15]_GND_1692_o_add_91_OUT> created at line 273.
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_96_OUT> created at line 293.
    Found 1-bit tristate buffer for signal <sample_data<31>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<30>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<29>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<28>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<27>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<26>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<25>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<24>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<23>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<22>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<21>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<20>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<19>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<18>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<17>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<16>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<15>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<14>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<13>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<12>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<11>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<10>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<9>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<8>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<7>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<6>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<5>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<4>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<3>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<2>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<1>> created at line 94
    Found 1-bit tristate buffer for signal <sample_data<0>> created at line 94
    Found 1-bit tristate buffer for signal <pin> created at line 122
    Found 32-bit comparator greater for signal <n0102> created at line 226
    WARNING:Xst:2404 -  FFs/Latches <data_out<15:0>> (without init value) have a constant value of 0 in block <pincontrol_50>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 242 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred  33 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_50> synthesized.

Synthesizing Unit <sample_collector>.
    Related source file is "/home/lykkebo/mecobo/fpga/sample_collector.v".
        POSITION = 242
        MAX_COLLECTION_UNITS = 32
        idle = 5'b00001
        store = 5'b00010
        increment = 5'b00100
        fetch = 5'b01000
        fetch_wait = 5'b10000
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 248: Output port <wr_ack> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 248: Output port <overflow> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 248: Output port <valid> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/sample_collector.v" line 248: Output port <underflow> of the instance <sample_fifo_0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <collection_channels<0><7>>.
    Found 1-bit register for signal <collection_channels<0><6>>.
    Found 1-bit register for signal <collection_channels<0><5>>.
    Found 1-bit register for signal <collection_channels<0><4>>.
    Found 1-bit register for signal <collection_channels<0><3>>.
    Found 1-bit register for signal <collection_channels<0><2>>.
    Found 1-bit register for signal <collection_channels<0><1>>.
    Found 1-bit register for signal <collection_channels<0><0>>.
    Found 1-bit register for signal <collection_channels<1><7>>.
    Found 1-bit register for signal <collection_channels<1><6>>.
    Found 1-bit register for signal <collection_channels<1><5>>.
    Found 1-bit register for signal <collection_channels<1><4>>.
    Found 1-bit register for signal <collection_channels<1><3>>.
    Found 1-bit register for signal <collection_channels<1><2>>.
    Found 1-bit register for signal <collection_channels<1><1>>.
    Found 1-bit register for signal <collection_channels<1><0>>.
    Found 1-bit register for signal <collection_channels<2><7>>.
    Found 1-bit register for signal <collection_channels<2><6>>.
    Found 1-bit register for signal <collection_channels<2><5>>.
    Found 1-bit register for signal <collection_channels<2><4>>.
    Found 1-bit register for signal <collection_channels<2><3>>.
    Found 1-bit register for signal <collection_channels<2><2>>.
    Found 1-bit register for signal <collection_channels<2><1>>.
    Found 1-bit register for signal <collection_channels<2><0>>.
    Found 1-bit register for signal <collection_channels<3><7>>.
    Found 1-bit register for signal <collection_channels<3><6>>.
    Found 1-bit register for signal <collection_channels<3><5>>.
    Found 1-bit register for signal <collection_channels<3><4>>.
    Found 1-bit register for signal <collection_channels<3><3>>.
    Found 1-bit register for signal <collection_channels<3><2>>.
    Found 1-bit register for signal <collection_channels<3><1>>.
    Found 1-bit register for signal <collection_channels<3><0>>.
    Found 1-bit register for signal <collection_channels<4><7>>.
    Found 1-bit register for signal <collection_channels<4><6>>.
    Found 1-bit register for signal <collection_channels<4><5>>.
    Found 1-bit register for signal <collection_channels<4><4>>.
    Found 1-bit register for signal <collection_channels<4><3>>.
    Found 1-bit register for signal <collection_channels<4><2>>.
    Found 1-bit register for signal <collection_channels<4><1>>.
    Found 1-bit register for signal <collection_channels<4><0>>.
    Found 1-bit register for signal <collection_channels<5><7>>.
    Found 1-bit register for signal <collection_channels<5><6>>.
    Found 1-bit register for signal <collection_channels<5><5>>.
    Found 1-bit register for signal <collection_channels<5><4>>.
    Found 1-bit register for signal <collection_channels<5><3>>.
    Found 1-bit register for signal <collection_channels<5><2>>.
    Found 1-bit register for signal <collection_channels<5><1>>.
    Found 1-bit register for signal <collection_channels<5><0>>.
    Found 1-bit register for signal <collection_channels<6><7>>.
    Found 1-bit register for signal <collection_channels<6><6>>.
    Found 1-bit register for signal <collection_channels<6><5>>.
    Found 1-bit register for signal <collection_channels<6><4>>.
    Found 1-bit register for signal <collection_channels<6><3>>.
    Found 1-bit register for signal <collection_channels<6><2>>.
    Found 1-bit register for signal <collection_channels<6><1>>.
    Found 1-bit register for signal <collection_channels<6><0>>.
    Found 1-bit register for signal <collection_channels<7><7>>.
    Found 1-bit register for signal <collection_channels<7><6>>.
    Found 1-bit register for signal <collection_channels<7><5>>.
    Found 1-bit register for signal <collection_channels<7><4>>.
    Found 1-bit register for signal <collection_channels<7><3>>.
    Found 1-bit register for signal <collection_channels<7><2>>.
    Found 1-bit register for signal <collection_channels<7><1>>.
    Found 1-bit register for signal <collection_channels<7><0>>.
    Found 1-bit register for signal <collection_channels<8><7>>.
    Found 1-bit register for signal <collection_channels<8><6>>.
    Found 1-bit register for signal <collection_channels<8><5>>.
    Found 1-bit register for signal <collection_channels<8><4>>.
    Found 1-bit register for signal <collection_channels<8><3>>.
    Found 1-bit register for signal <collection_channels<8><2>>.
    Found 1-bit register for signal <collection_channels<8><1>>.
    Found 1-bit register for signal <collection_channels<8><0>>.
    Found 1-bit register for signal <collection_channels<9><7>>.
    Found 1-bit register for signal <collection_channels<9><6>>.
    Found 1-bit register for signal <collection_channels<9><5>>.
    Found 1-bit register for signal <collection_channels<9><4>>.
    Found 1-bit register for signal <collection_channels<9><3>>.
    Found 1-bit register for signal <collection_channels<9><2>>.
    Found 1-bit register for signal <collection_channels<9><1>>.
    Found 1-bit register for signal <collection_channels<9><0>>.
    Found 1-bit register for signal <collection_channels<10><7>>.
    Found 1-bit register for signal <collection_channels<10><6>>.
    Found 1-bit register for signal <collection_channels<10><5>>.
    Found 1-bit register for signal <collection_channels<10><4>>.
    Found 1-bit register for signal <collection_channels<10><3>>.
    Found 1-bit register for signal <collection_channels<10><2>>.
    Found 1-bit register for signal <collection_channels<10><1>>.
    Found 1-bit register for signal <collection_channels<10><0>>.
    Found 1-bit register for signal <collection_channels<11><7>>.
    Found 1-bit register for signal <collection_channels<11><6>>.
    Found 1-bit register for signal <collection_channels<11><5>>.
    Found 1-bit register for signal <collection_channels<11><4>>.
    Found 1-bit register for signal <collection_channels<11><3>>.
    Found 1-bit register for signal <collection_channels<11><2>>.
    Found 1-bit register for signal <collection_channels<11><1>>.
    Found 1-bit register for signal <collection_channels<11><0>>.
    Found 1-bit register for signal <collection_channels<12><7>>.
    Found 1-bit register for signal <collection_channels<12><6>>.
    Found 1-bit register for signal <collection_channels<12><5>>.
    Found 1-bit register for signal <collection_channels<12><4>>.
    Found 1-bit register for signal <collection_channels<12><3>>.
    Found 1-bit register for signal <collection_channels<12><2>>.
    Found 1-bit register for signal <collection_channels<12><1>>.
    Found 1-bit register for signal <collection_channels<12><0>>.
    Found 1-bit register for signal <collection_channels<13><7>>.
    Found 1-bit register for signal <collection_channels<13><6>>.
    Found 1-bit register for signal <collection_channels<13><5>>.
    Found 1-bit register for signal <collection_channels<13><4>>.
    Found 1-bit register for signal <collection_channels<13><3>>.
    Found 1-bit register for signal <collection_channels<13><2>>.
    Found 1-bit register for signal <collection_channels<13><1>>.
    Found 1-bit register for signal <collection_channels<13><0>>.
    Found 1-bit register for signal <collection_channels<14><7>>.
    Found 1-bit register for signal <collection_channels<14><6>>.
    Found 1-bit register for signal <collection_channels<14><5>>.
    Found 1-bit register for signal <collection_channels<14><4>>.
    Found 1-bit register for signal <collection_channels<14><3>>.
    Found 1-bit register for signal <collection_channels<14><2>>.
    Found 1-bit register for signal <collection_channels<14><1>>.
    Found 1-bit register for signal <collection_channels<14><0>>.
    Found 1-bit register for signal <collection_channels<15><7>>.
    Found 1-bit register for signal <collection_channels<15><6>>.
    Found 1-bit register for signal <collection_channels<15><5>>.
    Found 1-bit register for signal <collection_channels<15><4>>.
    Found 1-bit register for signal <collection_channels<15><3>>.
    Found 1-bit register for signal <collection_channels<15><2>>.
    Found 1-bit register for signal <collection_channels<15><1>>.
    Found 1-bit register for signal <collection_channels<15><0>>.
    Found 1-bit register for signal <last_fetched<0><31>>.
    Found 1-bit register for signal <last_fetched<0><30>>.
    Found 1-bit register for signal <last_fetched<0><29>>.
    Found 1-bit register for signal <last_fetched<0><28>>.
    Found 1-bit register for signal <last_fetched<0><27>>.
    Found 1-bit register for signal <last_fetched<0><26>>.
    Found 1-bit register for signal <last_fetched<0><25>>.
    Found 1-bit register for signal <last_fetched<0><24>>.
    Found 1-bit register for signal <last_fetched<0><23>>.
    Found 1-bit register for signal <last_fetched<0><22>>.
    Found 1-bit register for signal <last_fetched<0><21>>.
    Found 1-bit register for signal <last_fetched<0><20>>.
    Found 1-bit register for signal <last_fetched<0><19>>.
    Found 1-bit register for signal <last_fetched<0><18>>.
    Found 1-bit register for signal <last_fetched<0><17>>.
    Found 1-bit register for signal <last_fetched<0><16>>.
    Found 1-bit register for signal <last_fetched<0><15>>.
    Found 1-bit register for signal <last_fetched<0><14>>.
    Found 1-bit register for signal <last_fetched<0><13>>.
    Found 1-bit register for signal <last_fetched<0><12>>.
    Found 1-bit register for signal <last_fetched<0><11>>.
    Found 1-bit register for signal <last_fetched<0><10>>.
    Found 1-bit register for signal <last_fetched<0><9>>.
    Found 1-bit register for signal <last_fetched<0><8>>.
    Found 1-bit register for signal <last_fetched<0><7>>.
    Found 1-bit register for signal <last_fetched<0><6>>.
    Found 1-bit register for signal <last_fetched<0><5>>.
    Found 1-bit register for signal <last_fetched<0><4>>.
    Found 1-bit register for signal <last_fetched<0><3>>.
    Found 1-bit register for signal <last_fetched<0><2>>.
    Found 1-bit register for signal <last_fetched<0><1>>.
    Found 1-bit register for signal <last_fetched<0><0>>.
    Found 1-bit register for signal <last_fetched<1><31>>.
    Found 1-bit register for signal <last_fetched<1><30>>.
    Found 1-bit register for signal <last_fetched<1><29>>.
    Found 1-bit register for signal <last_fetched<1><28>>.
    Found 1-bit register for signal <last_fetched<1><27>>.
    Found 1-bit register for signal <last_fetched<1><26>>.
    Found 1-bit register for signal <last_fetched<1><25>>.
    Found 1-bit register for signal <last_fetched<1><24>>.
    Found 1-bit register for signal <last_fetched<1><23>>.
    Found 1-bit register for signal <last_fetched<1><22>>.
    Found 1-bit register for signal <last_fetched<1><21>>.
    Found 1-bit register for signal <last_fetched<1><20>>.
    Found 1-bit register for signal <last_fetched<1><19>>.
    Found 1-bit register for signal <last_fetched<1><18>>.
    Found 1-bit register for signal <last_fetched<1><17>>.
    Found 1-bit register for signal <last_fetched<1><16>>.
    Found 1-bit register for signal <last_fetched<1><15>>.
    Found 1-bit register for signal <last_fetched<1><14>>.
    Found 1-bit register for signal <last_fetched<1><13>>.
    Found 1-bit register for signal <last_fetched<1><12>>.
    Found 1-bit register for signal <last_fetched<1><11>>.
    Found 1-bit register for signal <last_fetched<1><10>>.
    Found 1-bit register for signal <last_fetched<1><9>>.
    Found 1-bit register for signal <last_fetched<1><8>>.
    Found 1-bit register for signal <last_fetched<1><7>>.
    Found 1-bit register for signal <last_fetched<1><6>>.
    Found 1-bit register for signal <last_fetched<1><5>>.
    Found 1-bit register for signal <last_fetched<1><4>>.
    Found 1-bit register for signal <last_fetched<1><3>>.
    Found 1-bit register for signal <last_fetched<1><2>>.
    Found 1-bit register for signal <last_fetched<1><1>>.
    Found 1-bit register for signal <last_fetched<1><0>>.
    Found 1-bit register for signal <last_fetched<2><31>>.
    Found 1-bit register for signal <last_fetched<2><30>>.
    Found 1-bit register for signal <last_fetched<2><29>>.
    Found 1-bit register for signal <last_fetched<2><28>>.
    Found 1-bit register for signal <last_fetched<2><27>>.
    Found 1-bit register for signal <last_fetched<2><26>>.
    Found 1-bit register for signal <last_fetched<2><25>>.
    Found 1-bit register for signal <last_fetched<2><24>>.
    Found 1-bit register for signal <last_fetched<2><23>>.
    Found 1-bit register for signal <last_fetched<2><22>>.
    Found 1-bit register for signal <last_fetched<2><21>>.
    Found 1-bit register for signal <last_fetched<2><20>>.
    Found 1-bit register for signal <last_fetched<2><19>>.
    Found 1-bit register for signal <last_fetched<2><18>>.
    Found 1-bit register for signal <last_fetched<2><17>>.
    Found 1-bit register for signal <last_fetched<2><16>>.
    Found 1-bit register for signal <last_fetched<2><15>>.
    Found 1-bit register for signal <last_fetched<2><14>>.
    Found 1-bit register for signal <last_fetched<2><13>>.
    Found 1-bit register for signal <last_fetched<2><12>>.
    Found 1-bit register for signal <last_fetched<2><11>>.
    Found 1-bit register for signal <last_fetched<2><10>>.
    Found 1-bit register for signal <last_fetched<2><9>>.
    Found 1-bit register for signal <last_fetched<2><8>>.
    Found 1-bit register for signal <last_fetched<2><7>>.
    Found 1-bit register for signal <last_fetched<2><6>>.
    Found 1-bit register for signal <last_fetched<2><5>>.
    Found 1-bit register for signal <last_fetched<2><4>>.
    Found 1-bit register for signal <last_fetched<2><3>>.
    Found 1-bit register for signal <last_fetched<2><2>>.
    Found 1-bit register for signal <last_fetched<2><1>>.
    Found 1-bit register for signal <last_fetched<2><0>>.
    Found 1-bit register for signal <last_fetched<3><31>>.
    Found 1-bit register for signal <last_fetched<3><30>>.
    Found 1-bit register for signal <last_fetched<3><29>>.
    Found 1-bit register for signal <last_fetched<3><28>>.
    Found 1-bit register for signal <last_fetched<3><27>>.
    Found 1-bit register for signal <last_fetched<3><26>>.
    Found 1-bit register for signal <last_fetched<3><25>>.
    Found 1-bit register for signal <last_fetched<3><24>>.
    Found 1-bit register for signal <last_fetched<3><23>>.
    Found 1-bit register for signal <last_fetched<3><22>>.
    Found 1-bit register for signal <last_fetched<3><21>>.
    Found 1-bit register for signal <last_fetched<3><20>>.
    Found 1-bit register for signal <last_fetched<3><19>>.
    Found 1-bit register for signal <last_fetched<3><18>>.
    Found 1-bit register for signal <last_fetched<3><17>>.
    Found 1-bit register for signal <last_fetched<3><16>>.
    Found 1-bit register for signal <last_fetched<3><15>>.
    Found 1-bit register for signal <last_fetched<3><14>>.
    Found 1-bit register for signal <last_fetched<3><13>>.
    Found 1-bit register for signal <last_fetched<3><12>>.
    Found 1-bit register for signal <last_fetched<3><11>>.
    Found 1-bit register for signal <last_fetched<3><10>>.
    Found 1-bit register for signal <last_fetched<3><9>>.
    Found 1-bit register for signal <last_fetched<3><8>>.
    Found 1-bit register for signal <last_fetched<3><7>>.
    Found 1-bit register for signal <last_fetched<3><6>>.
    Found 1-bit register for signal <last_fetched<3><5>>.
    Found 1-bit register for signal <last_fetched<3><4>>.
    Found 1-bit register for signal <last_fetched<3><3>>.
    Found 1-bit register for signal <last_fetched<3><2>>.
    Found 1-bit register for signal <last_fetched<3><1>>.
    Found 1-bit register for signal <last_fetched<3><0>>.
    Found 1-bit register for signal <last_fetched<4><31>>.
    Found 1-bit register for signal <last_fetched<4><30>>.
    Found 1-bit register for signal <last_fetched<4><29>>.
    Found 1-bit register for signal <last_fetched<4><28>>.
    Found 1-bit register for signal <last_fetched<4><27>>.
    Found 1-bit register for signal <last_fetched<4><26>>.
    Found 1-bit register for signal <last_fetched<4><25>>.
    Found 1-bit register for signal <last_fetched<4><24>>.
    Found 1-bit register for signal <last_fetched<4><23>>.
    Found 1-bit register for signal <last_fetched<4><22>>.
    Found 1-bit register for signal <last_fetched<4><21>>.
    Found 1-bit register for signal <last_fetched<4><20>>.
    Found 1-bit register for signal <last_fetched<4><19>>.
    Found 1-bit register for signal <last_fetched<4><18>>.
    Found 1-bit register for signal <last_fetched<4><17>>.
    Found 1-bit register for signal <last_fetched<4><16>>.
    Found 1-bit register for signal <last_fetched<4><15>>.
    Found 1-bit register for signal <last_fetched<4><14>>.
    Found 1-bit register for signal <last_fetched<4><13>>.
    Found 1-bit register for signal <last_fetched<4><12>>.
    Found 1-bit register for signal <last_fetched<4><11>>.
    Found 1-bit register for signal <last_fetched<4><10>>.
    Found 1-bit register for signal <last_fetched<4><9>>.
    Found 1-bit register for signal <last_fetched<4><8>>.
    Found 1-bit register for signal <last_fetched<4><7>>.
    Found 1-bit register for signal <last_fetched<4><6>>.
    Found 1-bit register for signal <last_fetched<4><5>>.
    Found 1-bit register for signal <last_fetched<4><4>>.
    Found 1-bit register for signal <last_fetched<4><3>>.
    Found 1-bit register for signal <last_fetched<4><2>>.
    Found 1-bit register for signal <last_fetched<4><1>>.
    Found 1-bit register for signal <last_fetched<4><0>>.
    Found 1-bit register for signal <last_fetched<5><31>>.
    Found 1-bit register for signal <last_fetched<5><30>>.
    Found 1-bit register for signal <last_fetched<5><29>>.
    Found 1-bit register for signal <last_fetched<5><28>>.
    Found 1-bit register for signal <last_fetched<5><27>>.
    Found 1-bit register for signal <last_fetched<5><26>>.
    Found 1-bit register for signal <last_fetched<5><25>>.
    Found 1-bit register for signal <last_fetched<5><24>>.
    Found 1-bit register for signal <last_fetched<5><23>>.
    Found 1-bit register for signal <last_fetched<5><22>>.
    Found 1-bit register for signal <last_fetched<5><21>>.
    Found 1-bit register for signal <last_fetched<5><20>>.
    Found 1-bit register for signal <last_fetched<5><19>>.
    Found 1-bit register for signal <last_fetched<5><18>>.
    Found 1-bit register for signal <last_fetched<5><17>>.
    Found 1-bit register for signal <last_fetched<5><16>>.
    Found 1-bit register for signal <last_fetched<5><15>>.
    Found 1-bit register for signal <last_fetched<5><14>>.
    Found 1-bit register for signal <last_fetched<5><13>>.
    Found 1-bit register for signal <last_fetched<5><12>>.
    Found 1-bit register for signal <last_fetched<5><11>>.
    Found 1-bit register for signal <last_fetched<5><10>>.
    Found 1-bit register for signal <last_fetched<5><9>>.
    Found 1-bit register for signal <last_fetched<5><8>>.
    Found 1-bit register for signal <last_fetched<5><7>>.
    Found 1-bit register for signal <last_fetched<5><6>>.
    Found 1-bit register for signal <last_fetched<5><5>>.
    Found 1-bit register for signal <last_fetched<5><4>>.
    Found 1-bit register for signal <last_fetched<5><3>>.
    Found 1-bit register for signal <last_fetched<5><2>>.
    Found 1-bit register for signal <last_fetched<5><1>>.
    Found 1-bit register for signal <last_fetched<5><0>>.
    Found 1-bit register for signal <last_fetched<6><31>>.
    Found 1-bit register for signal <last_fetched<6><30>>.
    Found 1-bit register for signal <last_fetched<6><29>>.
    Found 1-bit register for signal <last_fetched<6><28>>.
    Found 1-bit register for signal <last_fetched<6><27>>.
    Found 1-bit register for signal <last_fetched<6><26>>.
    Found 1-bit register for signal <last_fetched<6><25>>.
    Found 1-bit register for signal <last_fetched<6><24>>.
    Found 1-bit register for signal <last_fetched<6><23>>.
    Found 1-bit register for signal <last_fetched<6><22>>.
    Found 1-bit register for signal <last_fetched<6><21>>.
    Found 1-bit register for signal <last_fetched<6><20>>.
    Found 1-bit register for signal <last_fetched<6><19>>.
    Found 1-bit register for signal <last_fetched<6><18>>.
    Found 1-bit register for signal <last_fetched<6><17>>.
    Found 1-bit register for signal <last_fetched<6><16>>.
    Found 1-bit register for signal <last_fetched<6><15>>.
    Found 1-bit register for signal <last_fetched<6><14>>.
    Found 1-bit register for signal <last_fetched<6><13>>.
    Found 1-bit register for signal <last_fetched<6><12>>.
    Found 1-bit register for signal <last_fetched<6><11>>.
    Found 1-bit register for signal <last_fetched<6><10>>.
    Found 1-bit register for signal <last_fetched<6><9>>.
    Found 1-bit register for signal <last_fetched<6><8>>.
    Found 1-bit register for signal <last_fetched<6><7>>.
    Found 1-bit register for signal <last_fetched<6><6>>.
    Found 1-bit register for signal <last_fetched<6><5>>.
    Found 1-bit register for signal <last_fetched<6><4>>.
    Found 1-bit register for signal <last_fetched<6><3>>.
    Found 1-bit register for signal <last_fetched<6><2>>.
    Found 1-bit register for signal <last_fetched<6><1>>.
    Found 1-bit register for signal <last_fetched<6><0>>.
    Found 1-bit register for signal <last_fetched<7><31>>.
    Found 1-bit register for signal <last_fetched<7><30>>.
    Found 1-bit register for signal <last_fetched<7><29>>.
    Found 1-bit register for signal <last_fetched<7><28>>.
    Found 1-bit register for signal <last_fetched<7><27>>.
    Found 1-bit register for signal <last_fetched<7><26>>.
    Found 1-bit register for signal <last_fetched<7><25>>.
    Found 1-bit register for signal <last_fetched<7><24>>.
    Found 1-bit register for signal <last_fetched<7><23>>.
    Found 1-bit register for signal <last_fetched<7><22>>.
    Found 1-bit register for signal <last_fetched<7><21>>.
    Found 1-bit register for signal <last_fetched<7><20>>.
    Found 1-bit register for signal <last_fetched<7><19>>.
    Found 1-bit register for signal <last_fetched<7><18>>.
    Found 1-bit register for signal <last_fetched<7><17>>.
    Found 1-bit register for signal <last_fetched<7><16>>.
    Found 1-bit register for signal <last_fetched<7><15>>.
    Found 1-bit register for signal <last_fetched<7><14>>.
    Found 1-bit register for signal <last_fetched<7><13>>.
    Found 1-bit register for signal <last_fetched<7><12>>.
    Found 1-bit register for signal <last_fetched<7><11>>.
    Found 1-bit register for signal <last_fetched<7><10>>.
    Found 1-bit register for signal <last_fetched<7><9>>.
    Found 1-bit register for signal <last_fetched<7><8>>.
    Found 1-bit register for signal <last_fetched<7><7>>.
    Found 1-bit register for signal <last_fetched<7><6>>.
    Found 1-bit register for signal <last_fetched<7><5>>.
    Found 1-bit register for signal <last_fetched<7><4>>.
    Found 1-bit register for signal <last_fetched<7><3>>.
    Found 1-bit register for signal <last_fetched<7><2>>.
    Found 1-bit register for signal <last_fetched<7><1>>.
    Found 1-bit register for signal <last_fetched<7><0>>.
    Found 1-bit register for signal <last_fetched<8><31>>.
    Found 1-bit register for signal <last_fetched<8><30>>.
    Found 1-bit register for signal <last_fetched<8><29>>.
    Found 1-bit register for signal <last_fetched<8><28>>.
    Found 1-bit register for signal <last_fetched<8><27>>.
    Found 1-bit register for signal <last_fetched<8><26>>.
    Found 1-bit register for signal <last_fetched<8><25>>.
    Found 1-bit register for signal <last_fetched<8><24>>.
    Found 1-bit register for signal <last_fetched<8><23>>.
    Found 1-bit register for signal <last_fetched<8><22>>.
    Found 1-bit register for signal <last_fetched<8><21>>.
    Found 1-bit register for signal <last_fetched<8><20>>.
    Found 1-bit register for signal <last_fetched<8><19>>.
    Found 1-bit register for signal <last_fetched<8><18>>.
    Found 1-bit register for signal <last_fetched<8><17>>.
    Found 1-bit register for signal <last_fetched<8><16>>.
    Found 1-bit register for signal <last_fetched<8><15>>.
    Found 1-bit register for signal <last_fetched<8><14>>.
    Found 1-bit register for signal <last_fetched<8><13>>.
    Found 1-bit register for signal <last_fetched<8><12>>.
    Found 1-bit register for signal <last_fetched<8><11>>.
    Found 1-bit register for signal <last_fetched<8><10>>.
    Found 1-bit register for signal <last_fetched<8><9>>.
    Found 1-bit register for signal <last_fetched<8><8>>.
    Found 1-bit register for signal <last_fetched<8><7>>.
    Found 1-bit register for signal <last_fetched<8><6>>.
    Found 1-bit register for signal <last_fetched<8><5>>.
    Found 1-bit register for signal <last_fetched<8><4>>.
    Found 1-bit register for signal <last_fetched<8><3>>.
    Found 1-bit register for signal <last_fetched<8><2>>.
    Found 1-bit register for signal <last_fetched<8><1>>.
    Found 1-bit register for signal <last_fetched<8><0>>.
    Found 1-bit register for signal <last_fetched<9><31>>.
    Found 1-bit register for signal <last_fetched<9><30>>.
    Found 1-bit register for signal <last_fetched<9><29>>.
    Found 1-bit register for signal <last_fetched<9><28>>.
    Found 1-bit register for signal <last_fetched<9><27>>.
    Found 1-bit register for signal <last_fetched<9><26>>.
    Found 1-bit register for signal <last_fetched<9><25>>.
    Found 1-bit register for signal <last_fetched<9><24>>.
    Found 1-bit register for signal <last_fetched<9><23>>.
    Found 1-bit register for signal <last_fetched<9><22>>.
    Found 1-bit register for signal <last_fetched<9><21>>.
    Found 1-bit register for signal <last_fetched<9><20>>.
    Found 1-bit register for signal <last_fetched<9><19>>.
    Found 1-bit register for signal <last_fetched<9><18>>.
    Found 1-bit register for signal <last_fetched<9><17>>.
    Found 1-bit register for signal <last_fetched<9><16>>.
    Found 1-bit register for signal <last_fetched<9><15>>.
    Found 1-bit register for signal <last_fetched<9><14>>.
    Found 1-bit register for signal <last_fetched<9><13>>.
    Found 1-bit register for signal <last_fetched<9><12>>.
    Found 1-bit register for signal <last_fetched<9><11>>.
    Found 1-bit register for signal <last_fetched<9><10>>.
    Found 1-bit register for signal <last_fetched<9><9>>.
    Found 1-bit register for signal <last_fetched<9><8>>.
    Found 1-bit register for signal <last_fetched<9><7>>.
    Found 1-bit register for signal <last_fetched<9><6>>.
    Found 1-bit register for signal <last_fetched<9><5>>.
    Found 1-bit register for signal <last_fetched<9><4>>.
    Found 1-bit register for signal <last_fetched<9><3>>.
    Found 1-bit register for signal <last_fetched<9><2>>.
    Found 1-bit register for signal <last_fetched<9><1>>.
    Found 1-bit register for signal <last_fetched<9><0>>.
    Found 1-bit register for signal <last_fetched<10><31>>.
    Found 1-bit register for signal <last_fetched<10><30>>.
    Found 1-bit register for signal <last_fetched<10><29>>.
    Found 1-bit register for signal <last_fetched<10><28>>.
    Found 1-bit register for signal <last_fetched<10><27>>.
    Found 1-bit register for signal <last_fetched<10><26>>.
    Found 1-bit register for signal <last_fetched<10><25>>.
    Found 1-bit register for signal <last_fetched<10><24>>.
    Found 1-bit register for signal <last_fetched<10><23>>.
    Found 1-bit register for signal <last_fetched<10><22>>.
    Found 1-bit register for signal <last_fetched<10><21>>.
    Found 1-bit register for signal <last_fetched<10><20>>.
    Found 1-bit register for signal <last_fetched<10><19>>.
    Found 1-bit register for signal <last_fetched<10><18>>.
    Found 1-bit register for signal <last_fetched<10><17>>.
    Found 1-bit register for signal <last_fetched<10><16>>.
    Found 1-bit register for signal <last_fetched<10><15>>.
    Found 1-bit register for signal <last_fetched<10><14>>.
    Found 1-bit register for signal <last_fetched<10><13>>.
    Found 1-bit register for signal <last_fetched<10><12>>.
    Found 1-bit register for signal <last_fetched<10><11>>.
    Found 1-bit register for signal <last_fetched<10><10>>.
    Found 1-bit register for signal <last_fetched<10><9>>.
    Found 1-bit register for signal <last_fetched<10><8>>.
    Found 1-bit register for signal <last_fetched<10><7>>.
    Found 1-bit register for signal <last_fetched<10><6>>.
    Found 1-bit register for signal <last_fetched<10><5>>.
    Found 1-bit register for signal <last_fetched<10><4>>.
    Found 1-bit register for signal <last_fetched<10><3>>.
    Found 1-bit register for signal <last_fetched<10><2>>.
    Found 1-bit register for signal <last_fetched<10><1>>.
    Found 1-bit register for signal <last_fetched<10><0>>.
    Found 1-bit register for signal <last_fetched<11><31>>.
    Found 1-bit register for signal <last_fetched<11><30>>.
    Found 1-bit register for signal <last_fetched<11><29>>.
    Found 1-bit register for signal <last_fetched<11><28>>.
    Found 1-bit register for signal <last_fetched<11><27>>.
    Found 1-bit register for signal <last_fetched<11><26>>.
    Found 1-bit register for signal <last_fetched<11><25>>.
    Found 1-bit register for signal <last_fetched<11><24>>.
    Found 1-bit register for signal <last_fetched<11><23>>.
    Found 1-bit register for signal <last_fetched<11><22>>.
    Found 1-bit register for signal <last_fetched<11><21>>.
    Found 1-bit register for signal <last_fetched<11><20>>.
    Found 1-bit register for signal <last_fetched<11><19>>.
    Found 1-bit register for signal <last_fetched<11><18>>.
    Found 1-bit register for signal <last_fetched<11><17>>.
    Found 1-bit register for signal <last_fetched<11><16>>.
    Found 1-bit register for signal <last_fetched<11><15>>.
    Found 1-bit register for signal <last_fetched<11><14>>.
    Found 1-bit register for signal <last_fetched<11><13>>.
    Found 1-bit register for signal <last_fetched<11><12>>.
    Found 1-bit register for signal <last_fetched<11><11>>.
    Found 1-bit register for signal <last_fetched<11><10>>.
    Found 1-bit register for signal <last_fetched<11><9>>.
    Found 1-bit register for signal <last_fetched<11><8>>.
    Found 1-bit register for signal <last_fetched<11><7>>.
    Found 1-bit register for signal <last_fetched<11><6>>.
    Found 1-bit register for signal <last_fetched<11><5>>.
    Found 1-bit register for signal <last_fetched<11><4>>.
    Found 1-bit register for signal <last_fetched<11><3>>.
    Found 1-bit register for signal <last_fetched<11><2>>.
    Found 1-bit register for signal <last_fetched<11><1>>.
    Found 1-bit register for signal <last_fetched<11><0>>.
    Found 1-bit register for signal <last_fetched<12><31>>.
    Found 1-bit register for signal <last_fetched<12><30>>.
    Found 1-bit register for signal <last_fetched<12><29>>.
    Found 1-bit register for signal <last_fetched<12><28>>.
    Found 1-bit register for signal <last_fetched<12><27>>.
    Found 1-bit register for signal <last_fetched<12><26>>.
    Found 1-bit register for signal <last_fetched<12><25>>.
    Found 1-bit register for signal <last_fetched<12><24>>.
    Found 1-bit register for signal <last_fetched<12><23>>.
    Found 1-bit register for signal <last_fetched<12><22>>.
    Found 1-bit register for signal <last_fetched<12><21>>.
    Found 1-bit register for signal <last_fetched<12><20>>.
    Found 1-bit register for signal <last_fetched<12><19>>.
    Found 1-bit register for signal <last_fetched<12><18>>.
    Found 1-bit register for signal <last_fetched<12><17>>.
    Found 1-bit register for signal <last_fetched<12><16>>.
    Found 1-bit register for signal <last_fetched<12><15>>.
    Found 1-bit register for signal <last_fetched<12><14>>.
    Found 1-bit register for signal <last_fetched<12><13>>.
    Found 1-bit register for signal <last_fetched<12><12>>.
    Found 1-bit register for signal <last_fetched<12><11>>.
    Found 1-bit register for signal <last_fetched<12><10>>.
    Found 1-bit register for signal <last_fetched<12><9>>.
    Found 1-bit register for signal <last_fetched<12><8>>.
    Found 1-bit register for signal <last_fetched<12><7>>.
    Found 1-bit register for signal <last_fetched<12><6>>.
    Found 1-bit register for signal <last_fetched<12><5>>.
    Found 1-bit register for signal <last_fetched<12><4>>.
    Found 1-bit register for signal <last_fetched<12><3>>.
    Found 1-bit register for signal <last_fetched<12><2>>.
    Found 1-bit register for signal <last_fetched<12><1>>.
    Found 1-bit register for signal <last_fetched<12><0>>.
    Found 1-bit register for signal <last_fetched<13><31>>.
    Found 1-bit register for signal <last_fetched<13><30>>.
    Found 1-bit register for signal <last_fetched<13><29>>.
    Found 1-bit register for signal <last_fetched<13><28>>.
    Found 1-bit register for signal <last_fetched<13><27>>.
    Found 1-bit register for signal <last_fetched<13><26>>.
    Found 1-bit register for signal <last_fetched<13><25>>.
    Found 1-bit register for signal <last_fetched<13><24>>.
    Found 1-bit register for signal <last_fetched<13><23>>.
    Found 1-bit register for signal <last_fetched<13><22>>.
    Found 1-bit register for signal <last_fetched<13><21>>.
    Found 1-bit register for signal <last_fetched<13><20>>.
    Found 1-bit register for signal <last_fetched<13><19>>.
    Found 1-bit register for signal <last_fetched<13><18>>.
    Found 1-bit register for signal <last_fetched<13><17>>.
    Found 1-bit register for signal <last_fetched<13><16>>.
    Found 1-bit register for signal <last_fetched<13><15>>.
    Found 1-bit register for signal <last_fetched<13><14>>.
    Found 1-bit register for signal <last_fetched<13><13>>.
    Found 1-bit register for signal <last_fetched<13><12>>.
    Found 1-bit register for signal <last_fetched<13><11>>.
    Found 1-bit register for signal <last_fetched<13><10>>.
    Found 1-bit register for signal <last_fetched<13><9>>.
    Found 1-bit register for signal <last_fetched<13><8>>.
    Found 1-bit register for signal <last_fetched<13><7>>.
    Found 1-bit register for signal <last_fetched<13><6>>.
    Found 1-bit register for signal <last_fetched<13><5>>.
    Found 1-bit register for signal <last_fetched<13><4>>.
    Found 1-bit register for signal <last_fetched<13><3>>.
    Found 1-bit register for signal <last_fetched<13><2>>.
    Found 1-bit register for signal <last_fetched<13><1>>.
    Found 1-bit register for signal <last_fetched<13><0>>.
    Found 1-bit register for signal <last_fetched<14><31>>.
    Found 1-bit register for signal <last_fetched<14><30>>.
    Found 1-bit register for signal <last_fetched<14><29>>.
    Found 1-bit register for signal <last_fetched<14><28>>.
    Found 1-bit register for signal <last_fetched<14><27>>.
    Found 1-bit register for signal <last_fetched<14><26>>.
    Found 1-bit register for signal <last_fetched<14><25>>.
    Found 1-bit register for signal <last_fetched<14><24>>.
    Found 1-bit register for signal <last_fetched<14><23>>.
    Found 1-bit register for signal <last_fetched<14><22>>.
    Found 1-bit register for signal <last_fetched<14><21>>.
    Found 1-bit register for signal <last_fetched<14><20>>.
    Found 1-bit register for signal <last_fetched<14><19>>.
    Found 1-bit register for signal <last_fetched<14><18>>.
    Found 1-bit register for signal <last_fetched<14><17>>.
    Found 1-bit register for signal <last_fetched<14><16>>.
    Found 1-bit register for signal <last_fetched<14><15>>.
    Found 1-bit register for signal <last_fetched<14><14>>.
    Found 1-bit register for signal <last_fetched<14><13>>.
    Found 1-bit register for signal <last_fetched<14><12>>.
    Found 1-bit register for signal <last_fetched<14><11>>.
    Found 1-bit register for signal <last_fetched<14><10>>.
    Found 1-bit register for signal <last_fetched<14><9>>.
    Found 1-bit register for signal <last_fetched<14><8>>.
    Found 1-bit register for signal <last_fetched<14><7>>.
    Found 1-bit register for signal <last_fetched<14><6>>.
    Found 1-bit register for signal <last_fetched<14><5>>.
    Found 1-bit register for signal <last_fetched<14><4>>.
    Found 1-bit register for signal <last_fetched<14><3>>.
    Found 1-bit register for signal <last_fetched<14><2>>.
    Found 1-bit register for signal <last_fetched<14><1>>.
    Found 1-bit register for signal <last_fetched<14><0>>.
    Found 1-bit register for signal <last_fetched<15><31>>.
    Found 1-bit register for signal <last_fetched<15><30>>.
    Found 1-bit register for signal <last_fetched<15><29>>.
    Found 1-bit register for signal <last_fetched<15><28>>.
    Found 1-bit register for signal <last_fetched<15><27>>.
    Found 1-bit register for signal <last_fetched<15><26>>.
    Found 1-bit register for signal <last_fetched<15><25>>.
    Found 1-bit register for signal <last_fetched<15><24>>.
    Found 1-bit register for signal <last_fetched<15><23>>.
    Found 1-bit register for signal <last_fetched<15><22>>.
    Found 1-bit register for signal <last_fetched<15><21>>.
    Found 1-bit register for signal <last_fetched<15><20>>.
    Found 1-bit register for signal <last_fetched<15><19>>.
    Found 1-bit register for signal <last_fetched<15><18>>.
    Found 1-bit register for signal <last_fetched<15><17>>.
    Found 1-bit register for signal <last_fetched<15><16>>.
    Found 1-bit register for signal <last_fetched<15><15>>.
    Found 1-bit register for signal <last_fetched<15><14>>.
    Found 1-bit register for signal <last_fetched<15><13>>.
    Found 1-bit register for signal <last_fetched<15><12>>.
    Found 1-bit register for signal <last_fetched<15><11>>.
    Found 1-bit register for signal <last_fetched<15><10>>.
    Found 1-bit register for signal <last_fetched<15><9>>.
    Found 1-bit register for signal <last_fetched<15><8>>.
    Found 1-bit register for signal <last_fetched<15><7>>.
    Found 1-bit register for signal <last_fetched<15><6>>.
    Found 1-bit register for signal <last_fetched<15><5>>.
    Found 1-bit register for signal <last_fetched<15><4>>.
    Found 1-bit register for signal <last_fetched<15><3>>.
    Found 1-bit register for signal <last_fetched<15><2>>.
    Found 1-bit register for signal <last_fetched<15><1>>.
    Found 1-bit register for signal <last_fetched<15><0>>.
    Found 32-bit register for signal <command>.
    Found 5-bit register for signal <num_units>.
    Found 4-bit register for signal <current_id_idx>.
    Found 1-bit register for signal <wr_d>.
    Found 1-bit register for signal <wr_dd>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_51> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_1726_o_GND_1726_o_sub_89_OUT> created at line 230.
    Found 5-bit adder for signal <num_units[4]_GND_1726_o_add_86_OUT> created at line 226.
    Found 4-bit adder for signal <current_id_idx[3]_GND_1726_o_add_90_OUT> created at line 233.
    Found 32-bit 16-to-1 multiplexer for signal <current_id_idx[3]_last_fetched[15][31]_wide_mux_8_OUT> created at line 157.
    Found 8-bit 16-to-1 multiplexer for signal <channel_select> created at line 182.
    Found 32-bit comparator not equal for signal <n0012> created at line 157
    Found 32-bit comparator equal for signal <GND_1726_o_GND_1726_o_equal_90_o> created at line 230
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 683 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 137 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sample_collector> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 155
 16-bit adder                                          : 50
 27-bit adder                                          : 1
 32-bit adder                                          : 51
 32-bit subtractor                                     : 50
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Registers                                            : 664
 1-bit register                                        : 236
 16-bit register                                       : 54
 176-bit register                                      : 1
 27-bit register                                       : 1
 32-bit register                                       : 368
 4-bit register                                        : 1
 5-bit register                                        : 2
 80-bit register                                       : 1
# Comparators                                          : 54
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 50
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 564
 1-bit 2-to-1 multiplexer                              : 444
 16-bit 2-to-1 multiplexer                             : 17
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 101
 8-bit 16-to-1 multiplexer                             : 1
# Tristates                                            : 1666
 1-bit tristate buffer                                 : 1666
# FSMs                                                 : 52

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <status_register_0> in Unit <ebi_if> is equivalent to the following 7 FFs/Latches, which will be removed : <status_register_1> <status_register_2> <status_register_3> <status_register_4> <status_register_5> <status_register_6> <status_register_7> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[0].pc> is equivalent to the following 14 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_4> <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[1].pc> is equivalent to the following 13 FFs/Latches, which will be removed : <sample_data_3> <sample_data_4> <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[2].pc> is equivalent to the following 13 FFs/Latches, which will be removed : <sample_data_3> <sample_data_4> <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[3].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_2> 
INFO:Xst:2261 - The FF/Latch <sample_data_3> in Unit <pinControl[3].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_4> <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[4].pc> is equivalent to the following 13 FFs/Latches, which will be removed : <sample_data_2> <sample_data_4> <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[5].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_3> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[5].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_4> <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[6].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_3> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[6].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_4> <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[7].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[7].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[8].pc> is equivalent to the following 13 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[9].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_4> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[9].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[10].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_4> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[10].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[11].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_2> <sample_data_4> 
INFO:Xst:2261 - The FF/Latch <sample_data_3> in Unit <pinControl[11].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_3> in Unit <pinControl[12].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_4> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[12].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_2> <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[13].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_3> <sample_data_4> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[13].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[14].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_3> <sample_data_4> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[14].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_5> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[15].pc> is equivalent to the following 3 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_4> 
INFO:Xst:2261 - The FF/Latch <sample_data_5> in Unit <pinControl[15].pc> is equivalent to the following 10 FFs/Latches, which will be removed : <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[16].pc> is equivalent to the following 13 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_4> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[17].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[17].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_3> <sample_data_4> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[18].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[18].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_3> <sample_data_4> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[19].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_2> <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_3> in Unit <pinControl[19].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_3> in Unit <pinControl[20].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[20].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_2> <sample_data_4> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[21].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[21].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[22].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[22].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[23].pc> is equivalent to the following 3 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[23].pc> is equivalent to the following 10 FFs/Latches, which will be removed : <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[24].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[24].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[25].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_4> <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[25].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[26].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_4> <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[26].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_3> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[27].pc> is equivalent to the following 3 FFs/Latches, which will be removed : <sample_data_2> <sample_data_4> <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_3> in Unit <pinControl[27].pc> is equivalent to the following 10 FFs/Latches, which will be removed : <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_3> in Unit <pinControl[28].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_4> <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[28].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_2> <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[29].pc> is equivalent to the following 3 FFs/Latches, which will be removed : <sample_data_3> <sample_data_4> <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[29].pc> is equivalent to the following 10 FFs/Latches, which will be removed : <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[30].pc> is equivalent to the following 3 FFs/Latches, which will be removed : <sample_data_3> <sample_data_4> <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[30].pc> is equivalent to the following 10 FFs/Latches, which will be removed : <sample_data_6> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[31].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_4> <sample_data_5> 
INFO:Xst:2261 - The FF/Latch <sample_data_6> in Unit <pinControl[31].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[32].pc> is equivalent to the following 13 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_4> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[33].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[33].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_3> <sample_data_4> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[34].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[34].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_3> <sample_data_4> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[35].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_2> <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_3> in Unit <pinControl[35].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_4> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_3> in Unit <pinControl[36].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[36].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_2> <sample_data_4> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[37].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_3> <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[37].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_4> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[38].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_3> <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[38].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_4> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[39].pc> is equivalent to the following 3 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[39].pc> is equivalent to the following 10 FFs/Latches, which will be removed : <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_4> in Unit <pinControl[40].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[40].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[41].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[41].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[42].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[42].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_3> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[43].pc> is equivalent to the following 3 FFs/Latches, which will be removed : <sample_data_2> <sample_data_4> <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_3> in Unit <pinControl[43].pc> is equivalent to the following 10 FFs/Latches, which will be removed : <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_3> in Unit <pinControl[44].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_4> <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[44].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_2> <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[45].pc> is equivalent to the following 3 FFs/Latches, which will be removed : <sample_data_3> <sample_data_4> <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[45].pc> is equivalent to the following 10 FFs/Latches, which will be removed : <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[46].pc> is equivalent to the following 3 FFs/Latches, which will be removed : <sample_data_3> <sample_data_4> <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[46].pc> is equivalent to the following 10 FFs/Latches, which will be removed : <sample_data_5> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[47].pc> is equivalent to the following 4 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_4> <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_5> in Unit <pinControl[47].pc> is equivalent to the following 9 FFs/Latches, which will be removed : <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_5> in Unit <pinControl[48].pc> is equivalent to the following FF/Latch, which will be removed : <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[48].pc> is equivalent to the following 12 FFs/Latches, which will be removed : <sample_data_2> <sample_data_3> <sample_data_4> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
INFO:Xst:2261 - The FF/Latch <sample_data_1> in Unit <pinControl[49].pc> is equivalent to the following 2 FFs/Latches, which will be removed : <sample_data_5> <sample_data_6> 
INFO:Xst:2261 - The FF/Latch <sample_data_2> in Unit <pinControl[49].pc> is equivalent to the following 11 FFs/Latches, which will be removed : <sample_data_3> <sample_data_4> <sample_data_7> <sample_data_8> <sample_data_9> <sample_data_10> <sample_data_11> <sample_data_12> <sample_data_13> <sample_data_14> <sample_data_15> 
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[37].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pinControl[36].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[36].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pinControl[35].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[35].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pinControl[34].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[34].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[33].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[33].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pinControl[32].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[32].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pinControl[31].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[31].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pinControl[30].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[30].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[29].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[29].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pinControl[28].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[28].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pinControl[27].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[27].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pinControl[26].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[26].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[25].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[25].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[49].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[49].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pinControl[48].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[48].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pinControl[47].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[47].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pinControl[46].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[46].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[45].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[45].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pinControl[44].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[44].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pinControl[43].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[43].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pinControl[42].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[42].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[41].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[41].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pinControl[40].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[40].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[39].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[39].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pinControl[38].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[38].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[37].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[12].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pinControl[11].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[11].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pinControl[10].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[10].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[9].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[9].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pinControl[8].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[8].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[7].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[7].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pinControl[6].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[6].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[5].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[5].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pinControl[4].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[4].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pinControl[3].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[3].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pinControl[2].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[2].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[1].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[1].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[0].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <status_register_0> has a constant value of 0 in block <ebi_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pinControl[24].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[24].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pinControl[23].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[23].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pinControl[22].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[22].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[21].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[21].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pinControl[20].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[20].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pinControl[19].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[19].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pinControl[18].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[18].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[17].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[17].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pinControl[16].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[16].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pinControl[15].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[15].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pinControl[14].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pinControl[14].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pinControl[13].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pinControl[13].pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pinControl[12].pc>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ebi>.
The following registers are absorbed into counter <clock_reg>: 1 register on signal <clock_reg>.
Unit <ebi> synthesized (advanced).

Synthesizing (advanced) Unit <mecobo>.
The following registers are absorbed into counter <led_heartbeat>: 1 register on signal <led_heartbeat>.
Unit <mecobo> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_1>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_1> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_10>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_10> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_11>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_11> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_12>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_12> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_13>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_13> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_14>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_14> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_15>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_15> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_16>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_16> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_17>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_17> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_18>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_18> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_19>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_19> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_2>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_2> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_20>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_20> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_21>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_21> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_22>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_22> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_23>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_23> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_24>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_24> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_25>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_25> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_26>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_26> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_27>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_27> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_28>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_28> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_29>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_29> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_3>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_3> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_30>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_30> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_31>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_31> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_32>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_32> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_33>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_33> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_34>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_34> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_35>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_35> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_36>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_36> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_37>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_37> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_38>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_38> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_39>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_39> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_4>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_4> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_40>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_40> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_41>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_41> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_42>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_42> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_43>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_43> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_44>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_44> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_45>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_45> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_46>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_46> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_47>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_47> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_48>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_48> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_49>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_49> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_5>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_5> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_50>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_50> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_6>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_6> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_7>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_7> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_8>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_8> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_9>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
Unit <pincontrol_9> synthesized (advanced).

Synthesizing (advanced) Unit <sample_collector>.
The following registers are absorbed into counter <num_units>: 1 register on signal <num_units>.
The following registers are absorbed into counter <current_id_idx>: 1 register on signal <current_id_idx>.
Unit <sample_collector> synthesized (advanced).
WARNING:Xst:2677 - Node <ebi_captured_data_10_0> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_1> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_2> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_3> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_4> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_5> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_6> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_7> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_8> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_9> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_10> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_11> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_12> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_13> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_14> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_15> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_16> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_17> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_18> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_19> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_20> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_21> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_22> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_23> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_24> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_25> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_26> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_27> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_28> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_29> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_30> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_31> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_32> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_33> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_34> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_35> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_36> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_37> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_38> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_39> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_40> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_41> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_42> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_43> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_44> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_45> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_46> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_47> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_64> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_65> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_66> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_67> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_68> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_69> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_70> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_71> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_72> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_73> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_74> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_75> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_76> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_77> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_78> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_79> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_160> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_161> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_162> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_163> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_164> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_165> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_166> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_167> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_168> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_169> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_170> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_171> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_172> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_173> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_174> of sequential type is unconnected in block <ebi>.
WARNING:Xst:2677 - Node <ebi_captured_data_10_175> of sequential type is unconnected in block <ebi>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit subtractor                                      : 1
# Counters                                             : 104
 16-bit up counter                                     : 50
 27-bit up counter                                     : 1
 32-bit down counter                                   : 50
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Accumulators                                         : 50
 32-bit up loadable accumulator                        : 50
# Registers                                            : 9025
 Flip-Flops                                            : 9025
# Comparators                                          : 54
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 50
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 549
 1-bit 2-to-1 multiplexer                              : 540
 16-bit 2-to-1 multiplexer                             : 6
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 16-to-1 multiplexer                             : 1
# FSMs                                                 : 52

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <status_register_0> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_1> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_2> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_3> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_4> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_5> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_6> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_register_7> has a constant value of 0 in block <ebi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_6>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 0 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_33>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_36>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_37>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_38>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_39>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_40>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_41>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_42>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_44>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_45>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_46>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_47>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 1 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 1 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 1 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 0 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_48>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 0 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_49>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sample_data_1> (without init value) has a constant value of 1 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_2> (without init value) has a constant value of 0 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_3> (without init value) has a constant value of 0 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_4> (without init value) has a constant value of 0 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_5> (without init value) has a constant value of 1 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_6> (without init value) has a constant value of 1 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_7> (without init value) has a constant value of 0 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_8> (without init value) has a constant value of 0 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_9> (without init value) has a constant value of 0 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_10> (without init value) has a constant value of 0 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_11> (without init value) has a constant value of 0 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_12> (without init value) has a constant value of 0 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_13> (without init value) has a constant value of 0 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_14> (without init value) has a constant value of 0 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sample_data_15> (without init value) has a constant value of 0 in block <pincontrol_50>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ebi_if/FSM_0> on signal <state[1:3]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000
 000010 | 001
 000100 | 010
 001000 | 011
 010000 | 100
 100000 | 101
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[0].pc/FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[1].pc/FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[2].pc/FSM_3> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[3].pc/FSM_4> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[4].pc/FSM_5> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[5].pc/FSM_6> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[6].pc/FSM_7> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[7].pc/FSM_8> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[8].pc/FSM_9> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[9].pc/FSM_10> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[10].pc/FSM_11> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[11].pc/FSM_12> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[12].pc/FSM_13> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[13].pc/FSM_14> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[14].pc/FSM_15> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[15].pc/FSM_16> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[16].pc/FSM_17> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[17].pc/FSM_18> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[18].pc/FSM_19> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[19].pc/FSM_20> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[20].pc/FSM_21> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[21].pc/FSM_22> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[22].pc/FSM_23> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[23].pc/FSM_24> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[24].pc/FSM_25> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[25].pc/FSM_26> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[26].pc/FSM_27> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[27].pc/FSM_28> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[28].pc/FSM_29> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[29].pc/FSM_30> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[30].pc/FSM_31> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[31].pc/FSM_32> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[32].pc/FSM_33> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[33].pc/FSM_34> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[34].pc/FSM_35> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[35].pc/FSM_36> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[36].pc/FSM_37> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[37].pc/FSM_38> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[38].pc/FSM_39> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[39].pc/FSM_40> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[40].pc/FSM_41> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[41].pc/FSM_42> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[42].pc/FSM_43> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[43].pc/FSM_44> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[44].pc/FSM_45> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[45].pc/FSM_46> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[46].pc/FSM_47> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[47].pc/FSM_48> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[48].pc/FSM_49> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <pinControl[49].pc/FSM_50> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 1000  | 01
 0010  | 11
 0100  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sample_collector0/FSM_51> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 01000 | 01000
 10000 | 10000
 00010 | 00010
 00100 | 00100
-------------------
INFO:Xst:1901 - Instance clocks/pll_base_inst in unit clocks/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2040 - Unit mecobo: 32 multi-source signals are replaced by logic (pull-up yes): sample_data_bus<0>, sample_data_bus<10>, sample_data_bus<11>, sample_data_bus<12>, sample_data_bus<13>, sample_data_bus<14>, sample_data_bus<15>, sample_data_bus<16>, sample_data_bus<17>, sample_data_bus<18>, sample_data_bus<19>, sample_data_bus<1>, sample_data_bus<20>, sample_data_bus<21>, sample_data_bus<22>, sample_data_bus<23>, sample_data_bus<24>, sample_data_bus<25>, sample_data_bus<26>, sample_data_bus<27>, sample_data_bus<28>, sample_data_bus<29>, sample_data_bus<2>, sample_data_bus<30>, sample_data_bus<31>, sample_data_bus<3>, sample_data_bus<4>, sample_data_bus<5>, sample_data_bus<6>, sample_data_bus<7>, sample_data_bus<8>, sample_data_bus<9>.

Optimizing unit <mecobo> ...

Optimizing unit <ebi> ...

Optimizing unit <scheduler> ...

Optimizing unit <sample_collector> ...
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_14> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_13> <sample_collector0/last_fetched_12> <sample_collector0/last_fetched_11> <sample_collector0/last_fetched_10> <sample_collector0/last_fetched_9> <sample_collector0/last_fetched_8> <sample_collector0/last_fetched_7> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_1410> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_1310> <sample_collector0/last_fetched_1212> <sample_collector0/last_fetched_1114> <sample_collector0/last_fetched_1010> <sample_collector0/last_fetched_910> <sample_collector0/last_fetched_810> <sample_collector0/last_fetched_710> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_1412> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_1312> <sample_collector0/last_fetched_1214> <sample_collector0/last_fetched_1116> <sample_collector0/last_fetched_1012> <sample_collector0/last_fetched_912> <sample_collector0/last_fetched_812> <sample_collector0/last_fetched_712> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_1413> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_1313> <sample_collector0/last_fetched_1215> <sample_collector0/last_fetched_1117> <sample_collector0/last_fetched_1013> <sample_collector0/last_fetched_913> <sample_collector0/last_fetched_813> <sample_collector0/last_fetched_713> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_1414> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_1314> <sample_collector0/last_fetched_1216> <sample_collector0/last_fetched_1118> <sample_collector0/last_fetched_1014> <sample_collector0/last_fetched_914> <sample_collector0/last_fetched_814> <sample_collector0/last_fetched_714> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_1415> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_1315> <sample_collector0/last_fetched_1217> <sample_collector0/last_fetched_1119> <sample_collector0/last_fetched_1015> <sample_collector0/last_fetched_915> <sample_collector0/last_fetched_815> <sample_collector0/last_fetched_715> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_1511> in Unit <mecobo> is equivalent to the following 8 FFs/Latches, which will be removed : <sample_collector0/last_fetched_1411> <sample_collector0/last_fetched_1311> <sample_collector0/last_fetched_1213> <sample_collector0/last_fetched_1115> <sample_collector0/last_fetched_1011> <sample_collector0/last_fetched_911> <sample_collector0/last_fetched_811> <sample_collector0/last_fetched_711> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_141> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_131> <sample_collector0/last_fetched_121> <sample_collector0/last_fetched_111> <sample_collector0/last_fetched_101> <sample_collector0/last_fetched_91> <sample_collector0/last_fetched_81> <sample_collector0/last_fetched_71> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_142> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_132> <sample_collector0/last_fetched_122> <sample_collector0/last_fetched_113> <sample_collector0/last_fetched_102> <sample_collector0/last_fetched_92> <sample_collector0/last_fetched_82> <sample_collector0/last_fetched_72> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_143> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_133> <sample_collector0/last_fetched_123> <sample_collector0/last_fetched_115> <sample_collector0/last_fetched_103> <sample_collector0/last_fetched_93> <sample_collector0/last_fetched_83> <sample_collector0/last_fetched_73> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_144> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_134> <sample_collector0/last_fetched_124> <sample_collector0/last_fetched_117> <sample_collector0/last_fetched_104> <sample_collector0/last_fetched_94> <sample_collector0/last_fetched_84> <sample_collector0/last_fetched_74> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_145> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_135> <sample_collector0/last_fetched_125> <sample_collector0/last_fetched_119> <sample_collector0/last_fetched_105> <sample_collector0/last_fetched_95> <sample_collector0/last_fetched_85> <sample_collector0/last_fetched_75> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_146> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_136> <sample_collector0/last_fetched_126> <sample_collector0/last_fetched_1110> <sample_collector0/last_fetched_106> <sample_collector0/last_fetched_96> <sample_collector0/last_fetched_86> <sample_collector0/last_fetched_76> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_147> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_137> <sample_collector0/last_fetched_128> <sample_collector0/last_fetched_1111> <sample_collector0/last_fetched_107> <sample_collector0/last_fetched_97> <sample_collector0/last_fetched_87> <sample_collector0/last_fetched_77> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_148> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_138> <sample_collector0/last_fetched_1210> <sample_collector0/last_fetched_1112> <sample_collector0/last_fetched_108> <sample_collector0/last_fetched_98> <sample_collector0/last_fetched_88> <sample_collector0/last_fetched_78> 
INFO:Xst:2261 - The FF/Latch <sample_collector0/last_fetched_149> in Unit <mecobo> is equivalent to the following 7 FFs/Latches, which will be removed : <sample_collector0/last_fetched_139> <sample_collector0/last_fetched_1211> <sample_collector0/last_fetched_1113> <sample_collector0/last_fetched_109> <sample_collector0/last_fetched_99> <sample_collector0/last_fetched_89> <sample_collector0/last_fetched_79> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mecobo, actual ratio is 88.
FlipFlop ebi_if/clock_reg_0 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_1 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_10 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_11 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_12 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_13 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_14 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_15 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_16 has been replicated 2 time(s)
FlipFlop ebi_if/clock_reg_17 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_18 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_19 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_2 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_20 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_21 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_22 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_23 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_24 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_25 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_26 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_27 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_29 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_3 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_4 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_5 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_6 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_7 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_8 has been replicated 1 time(s)
FlipFlop ebi_if/clock_reg_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12364
 Flip-Flops                                            : 12364

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mecobo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 26140
#      GND                         : 1
#      INV                         : 1681
#      LUT1                        : 857
#      LUT2                        : 2015
#      LUT3                        : 513
#      LUT4                        : 2222
#      LUT5                        : 3554
#      LUT6                        : 5595
#      MUXCY                       : 5538
#      MUXF7                       : 70
#      MUXF8                       : 34
#      VCC                         : 1
#      XORCY                       : 4059
# FlipFlops/Latches                : 12364
#      FD                          : 902
#      FDC                         : 4
#      FDE                         : 2482
#      FDP                         : 1
#      FDR                         : 1945
#      FDRE                        : 6890
#      FDS                         : 1
#      FDSE                        : 139
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 84
#      IBUF                        : 12
#      IBUFG                       : 1
#      IOBUF                       : 66
#      OBUF                        : 5
# Others                           : 3
#      command_fifo                : 1
#      PLL_ADV                     : 1
#      sample_fifo                 : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:           12364  out of  54576    22%  
 Number of Slice LUTs:                16437  out of  27288    60%  
    Number used as Logic:             16437  out of  27288    60%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  19711
   Number with an unused Flip Flop:    7347  out of  19711    37%  
   Number with an unused LUT:          3274  out of  19711    16%  
   Number of fully used LUT-FF pairs:  9090  out of  19711    46%  
   Number of unique control sets:       339

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                  84  out of    218    38%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         5  out of     16    31%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clocks/pll_base_inst/CLKOUT0       | BUFG                   | 12364 |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.940ns (Maximum Frequency: 111.852MHz)
   Minimum input arrival time before clock: 9.337ns
   Maximum output required time after clock: 6.241ns
   Maximum combinational path delay: 7.206ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT0'
  Clock period: 8.940ns (frequency: 111.852MHz)
  Total number of paths / destination ports: 3925241 / 23681
-------------------------------------------------------------------------
Delay:               8.940ns (Levels of Logic = 5)
  Source:            ebi_if/clock_reg_31 (FF)
  Destination:       pinControl[44].pc/end_time_31 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: ebi_if/clock_reg_31 to pinControl[44].pc/end_time_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           105   0.447   1.995  ebi_if/clock_reg_31 (ebi_if/clock_reg_31)
     LUT2:I0->O            4   0.203   0.684  pinControl[0].pc/current_time[31]_GND_26_o_equal_49_o<31>16 (pinControl[0].pc/current_time[31]_GND_26_o_equal_49_o<31>16)
     LUT6:I5->O           26   0.205   1.207  pinControl[0].pc/current_time[31]_GND_26_o_equal_49_o<31>17_1 (pinControl[0].pc/current_time[31]_GND_26_o_equal_49_o<31>17)
     LUT6:I5->O           34   0.205   1.321  pinControl[44].pc/reset_cmd1 (pinControl[44].pc/reset_cmd1)
     LUT5:I4->O            3   0.205   0.651  pinControl[44].pc/reset_cmd2 (pinControl[44].pc/reset_cmd)
     LUT5:I4->O           32   0.205   1.291  pinControl[44].pc/_n0293_inv1 (pinControl[44].pc/_n0293_inv)
     FDRE:CE                   0.322          pinControl[44].pc/sample_rate_0
    ----------------------------------------
    Total                      8.940ns (1.792ns logic, 7.148ns route)
                                       (20.0% logic, 80.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 12248 / 11053
-------------------------------------------------------------------------
Offset:              9.337ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       sample_collector0/current_id_idx_3 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: reset to sample_collector0/current_id_idx_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.222   1.601  reset_IBUF (reset_IBUF)
     LUT2:I1->O         6849   0.205   3.975  mecobo_reset1 (mecobo_reset)
     LUT6:I0->O            1   0.203   0.924  sample_collector0/_n10398_inv1 (sample_collector0/_n10398_inv1)
     LUT5:I0->O            4   0.203   0.683  sample_collector0/_n10398_inv2 (sample_collector0/_n10398_inv)
     FDRE:CE                   0.322          sample_collector0/current_id_idx_0
    ----------------------------------------
    Total                      9.337ns (2.155ns logic, 7.182ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 3955 / 169
-------------------------------------------------------------------------
Offset:              6.241ns (Levels of Logic = 2)
  Source:            pinControl[49].pc/state_FSM_FFd2 (FF)
  Destination:       HN<50> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising

  Data Path: pinControl[49].pc/state_FSM_FFd2 to HN<50>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             75   0.447   1.712  pinControl[49].pc/state_FSM_FFd2 (pinControl[49].pc/state_FSM_FFd2)
     INV:I->O             33   0.206   1.305  pinControl[49].pc/enable_pin_output_inv1_INV_0 (pinControl[49].pc/enable_pin_output_inv)
     IOBUF:T->IO               2.571          HN_50_IOBUF (HN<50>)
    ----------------------------------------
    Total                      6.241ns (3.224ns logic, 3.017ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 36 / 20
-------------------------------------------------------------------------
Delay:               7.206ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       sample_collector0/sample_fifo_0:rst (PAD)

  Data Path: reset to sample_collector0/sample_fifo_0:rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   1.222   1.601  reset_IBUF (reset_IBUF)
     LUT2:I1->O         6849   0.205   3.975  mecobo_reset1 (mecobo_reset)
     LUT6:I0->O            0   0.203   0.000  sample_collector0/res_fifo_rst_OR_194_o (sample_collector0/res_fifo_rst_OR_194_o)
    sample_fifo:rst            0.000          sample_collector0/sample_fifo_0
    ----------------------------------------
    Total                      7.206ns (1.630ns logic, 5.576ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT0
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    8.940|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 144.00 secs
Total CPU time to Xst completion: 142.83 secs
 
--> 


Total memory usage is 572868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1106 (   0 filtered)
Number of infos    :  172 (   0 filtered)

