{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_162to322_rc0_bb6_c2_exe138_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_hlh1:auto_generated\|a_dpfifo_boe1:dpfifo\|altsyncram_m2s1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_162to322_rc0_bb6_c2_exe138_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_hlh1:auto_generated\|a_dpfifo_boe1:dpfifo\|altsyncram_m2s1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_m2s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m2s1.tdf" 2024 2 0 } } { "db/a_dpfifo_boe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_boe1.tdf" 47 2 0 } } { "db/scfifo_hlh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_hlh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 35421 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38511 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_6:poolingLayer_basic_block_6|acl_data_fifo:rcnode_162to322_rc0_bb6_c2_exe138_0_reg_322_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_hlh1:auto_generated|a_dpfifo_boe1:dpfifo|altsyncram_m2s1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_162to322_rc0_bb6_c2_exe138_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_hlh1:auto_generated\|a_dpfifo_boe1:dpfifo\|altsyncram_m2s1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_162to322_rc0_bb6_c2_exe138_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_hlh1:auto_generated\|a_dpfifo_boe1:dpfifo\|altsyncram_m2s1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_m2s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m2s1.tdf" 2056 2 0 } } { "db/a_dpfifo_boe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_boe1.tdf" 47 2 0 } } { "db/scfifo_hlh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_hlh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 35421 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38511 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_6:poolingLayer_basic_block_6|acl_data_fifo:rcnode_162to322_rc0_bb6_c2_exe138_0_reg_322_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_hlh1:auto_generated|a_dpfifo_boe1:dpfifo|altsyncram_m2s1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_158to322_rc1_memcoalesce_param_extrValue_8_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_glh1:auto_generated\|a_dpfifo_aoe1:dpfifo\|altsyncram_v2s1:FIFOram\|q_b\[94\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_158to322_rc1_memcoalesce_param_extrValue_8_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_glh1:auto_generated\|a_dpfifo_aoe1:dpfifo\|altsyncram_v2s1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_v2s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_v2s1.tdf" 3048 2 0 } } { "db/a_dpfifo_aoe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_aoe1.tdf" 47 2 0 } } { "db/scfifo_glh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_glh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 33628 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38511 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_6:poolingLayer_basic_block_6|acl_data_fifo:rcnode_158to322_rc1_memcoalesce_param_extrValue_8_0_reg_322_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_glh1:auto_generated|a_dpfifo_aoe1:dpfifo|altsyncram_v2s1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_158to322_rc1_memcoalesce_param_extrValue_8_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_glh1:auto_generated\|a_dpfifo_aoe1:dpfifo\|altsyncram_v2s1:FIFOram\|q_b\[95\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_158to322_rc1_memcoalesce_param_extrValue_8_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_glh1:auto_generated\|a_dpfifo_aoe1:dpfifo\|altsyncram_v2s1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_v2s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_v2s1.tdf" 3080 2 0 } } { "db/a_dpfifo_aoe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_aoe1.tdf" 47 2 0 } } { "db/scfifo_glh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_glh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 33628 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38511 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_6:poolingLayer_basic_block_6|acl_data_fifo:rcnode_158to322_rc1_memcoalesce_param_extrValue_8_0_reg_322_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_glh1:auto_generated|a_dpfifo_aoe1:dpfifo|altsyncram_v2s1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_1to322_rc11_c3_exe1_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_4mh1:auto_generated\|a_dpfifo_0pe1:dpfifo\|altsyncram_e5s1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_1to322_rc11_c3_exe1_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_4mh1:auto_generated\|a_dpfifo_0pe1:dpfifo\|altsyncram_e5s1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_e5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_e5s1.tdf" 2024 2 0 } } { "db/a_dpfifo_0pe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_0pe1.tdf" 47 2 0 } } { "db/scfifo_4mh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_4mh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 33141 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38511 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_6:poolingLayer_basic_block_6|acl_data_fifo:rcnode_1to322_rc11_c3_exe1_0_reg_322_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_4mh1:auto_generated|a_dpfifo_0pe1:dpfifo|altsyncram_e5s1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_1to322_rc11_c3_exe1_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_4mh1:auto_generated\|a_dpfifo_0pe1:dpfifo\|altsyncram_e5s1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_1to322_rc11_c3_exe1_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_4mh1:auto_generated\|a_dpfifo_0pe1:dpfifo\|altsyncram_e5s1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_e5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_e5s1.tdf" 2056 2 0 } } { "db/a_dpfifo_0pe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_0pe1.tdf" 47 2 0 } } { "db/scfifo_4mh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_4mh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 33141 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38511 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_6:poolingLayer_basic_block_6|acl_data_fifo:rcnode_1to322_rc11_c3_exe1_0_reg_322_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_4mh1:auto_generated|a_dpfifo_0pe1:dpfifo|altsyncram_e5s1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_1to322_rc9_c0_exe2_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_elh1:auto_generated\|a_dpfifo_8oe1:dpfifo\|altsyncram_f2s1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_1to322_rc9_c0_exe2_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_elh1:auto_generated\|a_dpfifo_8oe1:dpfifo\|altsyncram_f2s1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_f2s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_f2s1.tdf" 1000 2 0 } } { "db/a_dpfifo_8oe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_8oe1.tdf" 47 2 0 } } { "db/scfifo_elh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_elh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 33059 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38511 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_6:poolingLayer_basic_block_6|acl_data_fifo:rcnode_1to322_rc9_c0_exe2_0_reg_322_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_elh1:auto_generated|a_dpfifo_8oe1:dpfifo|altsyncram_f2s1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_1to322_rc9_c0_exe2_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_elh1:auto_generated\|a_dpfifo_8oe1:dpfifo\|altsyncram_f2s1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rcnode_1to322_rc9_c0_exe2_0_reg_322_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_elh1:auto_generated\|a_dpfifo_8oe1:dpfifo\|altsyncram_f2s1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_f2s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_f2s1.tdf" 1032 2 0 } } { "db/a_dpfifo_8oe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_8oe1.tdf" 47 2 0 } } { "db/scfifo_elh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_elh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 33059 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38511 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_6:poolingLayer_basic_block_6|acl_data_fifo:rcnode_1to322_rc9_c0_exe2_0_reg_322_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_elh1:auto_generated|a_dpfifo_8oe1:dpfifo|altsyncram_f2s1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rnode_1to157_c3_exe2_0_reg_157_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_dlh1:auto_generated\|a_dpfifo_7oe1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rnode_1to157_c3_exe2_0_reg_157_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_dlh1:auto_generated\|a_dpfifo_7oe1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_92s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_92s1.tdf" 1000 2 0 } } { "db/a_dpfifo_7oe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_7oe1.tdf" 47 2 0 } } { "db/scfifo_dlh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_dlh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 32887 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38511 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_6:poolingLayer_basic_block_6|acl_data_fifo:rnode_1to157_c3_exe2_0_reg_157_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_dlh1:auto_generated|a_dpfifo_7oe1:dpfifo|altsyncram_92s1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rnode_1to157_c3_exe2_0_reg_157_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_dlh1:auto_generated\|a_dpfifo_7oe1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_6:poolingLayer_basic_block_6\|acl_data_fifo:rnode_1to157_c3_exe2_0_reg_157_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_dlh1:auto_generated\|a_dpfifo_7oe1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_92s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_92s1.tdf" 1032 2 0 } } { "db/a_dpfifo_7oe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_7oe1.tdf" 47 2 0 } } { "db/scfifo_dlh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_dlh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 32887 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38511 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_6:poolingLayer_basic_block_6|acl_data_fifo:rnode_1to157_c3_exe2_0_reg_157_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_dlh1:auto_generated|a_dpfifo_7oe1:dpfifo|altsyncram_92s1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_2to169_rc1_c3_exe1_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_0lh1:auto_generated\|a_dpfifo_qne1:dpfifo\|altsyncram_t2s1:FIFOram\|q_b\[94\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_2to169_rc1_c3_exe1_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_0lh1:auto_generated\|a_dpfifo_qne1:dpfifo\|altsyncram_t2s1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t2s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_t2s1.tdf" 3048 2 0 } } { "db/a_dpfifo_qne1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_qne1.tdf" 47 2 0 } } { "db/scfifo_0lh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_0lh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 29903 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38389 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_5:poolingLayer_basic_block_5|acl_data_fifo:rcnode_2to169_rc1_c3_exe1_0_reg_169_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_0lh1:auto_generated|a_dpfifo_qne1:dpfifo|altsyncram_t2s1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_2to169_rc1_c3_exe1_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_0lh1:auto_generated\|a_dpfifo_qne1:dpfifo\|altsyncram_t2s1:FIFOram\|q_b\[95\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_2to169_rc1_c3_exe1_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_0lh1:auto_generated\|a_dpfifo_qne1:dpfifo\|altsyncram_t2s1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t2s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_t2s1.tdf" 3080 2 0 } } { "db/a_dpfifo_qne1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_qne1.tdf" 47 2 0 } } { "db/scfifo_0lh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_0lh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 29903 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38389 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_5:poolingLayer_basic_block_5|acl_data_fifo:rcnode_2to169_rc1_c3_exe1_0_reg_169_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_0lh1:auto_generated|a_dpfifo_qne1:dpfifo|altsyncram_t2s1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_1to169_rc13_heightCounter_141_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_bmh1:auto_generated\|a_dpfifo_5pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_1to169_rc13_heightCounter_141_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_bmh1:auto_generated\|a_dpfifo_5pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_m5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m5s1.tdf" 2024 2 0 } } { "db/a_dpfifo_5pe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_5pe1.tdf" 47 2 0 } } { "db/scfifo_bmh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_bmh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 29755 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38389 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_5:poolingLayer_basic_block_5|acl_data_fifo:rcnode_1to169_rc13_heightCounter_141_0_reg_169_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_bmh1:auto_generated|a_dpfifo_5pe1:dpfifo|altsyncram_m5s1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_1to169_rc13_heightCounter_141_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_bmh1:auto_generated\|a_dpfifo_5pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_1to169_rc13_heightCounter_141_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_bmh1:auto_generated\|a_dpfifo_5pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_m5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m5s1.tdf" 2056 2 0 } } { "db/a_dpfifo_5pe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_5pe1.tdf" 47 2 0 } } { "db/scfifo_bmh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_bmh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 29755 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38389 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_5:poolingLayer_basic_block_5|acl_data_fifo:rcnode_1to169_rc13_heightCounter_141_0_reg_169_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_bmh1:auto_generated|a_dpfifo_5pe1:dpfifo|altsyncram_m5s1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_1to169_rc13_heightCounter_141_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_bmh1:auto_generated\|a_dpfifo_5pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[94\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_1to169_rc13_heightCounter_141_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_bmh1:auto_generated\|a_dpfifo_5pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_m5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m5s1.tdf" 3048 2 0 } } { "db/a_dpfifo_5pe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_5pe1.tdf" 47 2 0 } } { "db/scfifo_bmh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_bmh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 29755 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38389 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_5:poolingLayer_basic_block_5|acl_data_fifo:rcnode_1to169_rc13_heightCounter_141_0_reg_169_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_bmh1:auto_generated|a_dpfifo_5pe1:dpfifo|altsyncram_m5s1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_1to169_rc13_heightCounter_141_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_bmh1:auto_generated\|a_dpfifo_5pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[95\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_1to169_rc13_heightCounter_141_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_bmh1:auto_generated\|a_dpfifo_5pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_m5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m5s1.tdf" 3080 2 0 } } { "db/a_dpfifo_5pe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_5pe1.tdf" 47 2 0 } } { "db/scfifo_bmh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_bmh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 29755 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38389 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_5:poolingLayer_basic_block_5|acl_data_fifo:rcnode_1to169_rc13_heightCounter_141_0_reg_169_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_bmh1:auto_generated|a_dpfifo_5pe1:dpfifo|altsyncram_m5s1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_1to169_rc11_memcoalesce_param_extrValue_8_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_bmh1:auto_generated\|a_dpfifo_5pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[126\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_1to169_rc11_memcoalesce_param_extrValue_8_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_bmh1:auto_generated\|a_dpfifo_5pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_m5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m5s1.tdf" 4072 2 0 } } { "db/a_dpfifo_5pe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_5pe1.tdf" 47 2 0 } } { "db/scfifo_bmh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_bmh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 29673 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38389 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_5:poolingLayer_basic_block_5|acl_data_fifo:rcnode_1to169_rc11_memcoalesce_param_extrValue_8_0_reg_169_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_bmh1:auto_generated|a_dpfifo_5pe1:dpfifo|altsyncram_m5s1:FIFOram|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_1to169_rc11_memcoalesce_param_extrValue_8_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_bmh1:auto_generated\|a_dpfifo_5pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[127\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_5:poolingLayer_basic_block_5\|acl_data_fifo:rcnode_1to169_rc11_memcoalesce_param_extrValue_8_0_reg_169_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_bmh1:auto_generated\|a_dpfifo_5pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_m5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m5s1.tdf" 4104 2 0 } } { "db/a_dpfifo_5pe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_5pe1.tdf" 47 2 0 } } { "db/scfifo_bmh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_bmh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 29673 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38389 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_5:poolingLayer_basic_block_5|acl_data_fifo:rcnode_1to169_rc11_memcoalesce_param_extrValue_8_0_reg_169_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_bmh1:auto_generated|a_dpfifo_5pe1:dpfifo|altsyncram_m5s1:FIFOram|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rcnode_8to168_rc1_input_global_id_0_0_reg_168_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_3mh1:auto_generated\|a_dpfifo_uoe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[126\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rcnode_8to168_rc1_input_global_id_0_0_reg_168_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_3mh1:auto_generated\|a_dpfifo_uoe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_m5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m5s1.tdf" 4072 2 0 } } { "db/a_dpfifo_uoe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_uoe1.tdf" 47 2 0 } } { "db/scfifo_3mh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_3mh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 27284 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38147 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_3:poolingLayer_basic_block_3|acl_data_fifo:rcnode_8to168_rc1_input_global_id_0_0_reg_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_3mh1:auto_generated|a_dpfifo_uoe1:dpfifo|altsyncram_m5s1:FIFOram|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rcnode_8to168_rc1_input_global_id_0_0_reg_168_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_3mh1:auto_generated\|a_dpfifo_uoe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[127\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rcnode_8to168_rc1_input_global_id_0_0_reg_168_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_3mh1:auto_generated\|a_dpfifo_uoe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_m5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m5s1.tdf" 4104 2 0 } } { "db/a_dpfifo_uoe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_uoe1.tdf" 47 2 0 } } { "db/scfifo_3mh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_3mh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 27284 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38147 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_3:poolingLayer_basic_block_3|acl_data_fifo:rcnode_8to168_rc1_input_global_id_0_0_reg_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_3mh1:auto_generated|a_dpfifo_uoe1:dpfifo|altsyncram_m5s1:FIFOram|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rcnode_1to168_rc13_c0_exe1_0_reg_168_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_9lh1:auto_generated\|a_dpfifo_3oe1:dpfifo\|altsyncram_v2s1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rcnode_1to168_rc13_c0_exe1_0_reg_168_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_9lh1:auto_generated\|a_dpfifo_3oe1:dpfifo\|altsyncram_v2s1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_v2s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_v2s1.tdf" 2024 2 0 } } { "db/a_dpfifo_3oe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_3oe1.tdf" 47 2 0 } } { "db/scfifo_9lh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_9lh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 24587 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38147 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_3:poolingLayer_basic_block_3|acl_data_fifo:rcnode_1to168_rc13_c0_exe1_0_reg_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_9lh1:auto_generated|a_dpfifo_3oe1:dpfifo|altsyncram_v2s1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rcnode_1to168_rc13_c0_exe1_0_reg_168_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_9lh1:auto_generated\|a_dpfifo_3oe1:dpfifo\|altsyncram_v2s1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rcnode_1to168_rc13_c0_exe1_0_reg_168_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_9lh1:auto_generated\|a_dpfifo_3oe1:dpfifo\|altsyncram_v2s1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_v2s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_v2s1.tdf" 2056 2 0 } } { "db/a_dpfifo_3oe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_3oe1.tdf" 47 2 0 } } { "db/scfifo_9lh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_9lh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 24587 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 38147 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 39233 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2660 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1406 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|poolingLayer_top_wrapper_0:poolingLayer_inst_0|poolingLayer_function_wrapper:kernel|poolingLayer_function:poolingLayer_function_inst0|poolingLayer_basic_block_3:poolingLayer_basic_block_3|acl_data_fifo:rcnode_1to168_rc13_c0_exe1_0_reg_168_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_9lh1:auto_generated|a_dpfifo_3oe1:dpfifo|altsyncram_v2s1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_330to491_c0_exe1_0_reg_491_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_gkh1:auto_generated\|a_dpfifo_ane1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_330to491_c0_exe1_0_reg_491_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_gkh1:auto_generated\|a_dpfifo_ane1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_92s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_92s1.tdf" 1000 2 0 } } { "db/a_dpfifo_ane1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_ane1.tdf" 47 2 0 } } { "db/scfifo_gkh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_gkh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 13254 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19358 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_4:paddingLayer_basic_block_4|acl_data_fifo:rnode_330to491_c0_exe1_0_reg_491_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_gkh1:auto_generated|a_dpfifo_ane1:dpfifo|altsyncram_92s1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_330to491_c0_exe1_0_reg_491_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_gkh1:auto_generated\|a_dpfifo_ane1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_330to491_c0_exe1_0_reg_491_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_gkh1:auto_generated\|a_dpfifo_ane1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_92s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_92s1.tdf" 1032 2 0 } } { "db/a_dpfifo_ane1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_ane1.tdf" 47 2 0 } } { "db/scfifo_gkh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_gkh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 13254 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19358 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_4:paddingLayer_basic_block_4|acl_data_fifo:rnode_330to491_c0_exe1_0_reg_491_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_gkh1:auto_generated|a_dpfifo_ane1:dpfifo|altsyncram_92s1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to329_c0_exe1_0_reg_329_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_3lh1:auto_generated\|a_dpfifo_tne1:dpfifo\|altsyncram_12s1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to329_c0_exe1_0_reg_329_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_3lh1:auto_generated\|a_dpfifo_tne1:dpfifo\|altsyncram_12s1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_12s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_12s1.tdf" 1000 2 0 } } { "db/a_dpfifo_tne1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_tne1.tdf" 47 2 0 } } { "db/scfifo_3lh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_3lh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 12097 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19358 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_4:paddingLayer_basic_block_4|acl_data_fifo:rnode_1to329_c0_exe1_0_reg_329_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_3lh1:auto_generated|a_dpfifo_tne1:dpfifo|altsyncram_12s1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to329_c0_exe1_0_reg_329_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_3lh1:auto_generated\|a_dpfifo_tne1:dpfifo\|altsyncram_12s1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to329_c0_exe1_0_reg_329_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_3lh1:auto_generated\|a_dpfifo_tne1:dpfifo\|altsyncram_12s1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_12s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_12s1.tdf" 1032 2 0 } } { "db/a_dpfifo_tne1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_tne1.tdf" 47 2 0 } } { "db/scfifo_3lh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_3lh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 12097 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19358 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_4:paddingLayer_basic_block_4|acl_data_fifo:rnode_1to329_c0_exe1_0_reg_329_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_3lh1:auto_generated|a_dpfifo_tne1:dpfifo|altsyncram_12s1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|acl_data_fifo:rnode_172to333_c0_exe1_0_reg_333_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_gkh1:auto_generated\|a_dpfifo_ane1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|acl_data_fifo:rnode_172to333_c0_exe1_0_reg_333_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_gkh1:auto_generated\|a_dpfifo_ane1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_92s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_92s1.tdf" 1000 2 0 } } { "db/a_dpfifo_ane1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_ane1.tdf" 47 2 0 } } { "db/scfifo_gkh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_gkh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 68084 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 75599 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 76456 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1928 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 574 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_6:convLayer_basic_block_6|acl_data_fifo:rnode_172to333_c0_exe1_0_reg_333_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_gkh1:auto_generated|a_dpfifo_ane1:dpfifo|altsyncram_92s1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|acl_data_fifo:rnode_172to333_c0_exe1_0_reg_333_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_gkh1:auto_generated\|a_dpfifo_ane1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|acl_data_fifo:rnode_172to333_c0_exe1_0_reg_333_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_gkh1:auto_generated\|a_dpfifo_ane1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_92s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_92s1.tdf" 1032 2 0 } } { "db/a_dpfifo_ane1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_ane1.tdf" 47 2 0 } } { "db/scfifo_gkh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_gkh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 68084 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 75599 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 76456 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1928 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 574 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_6:convLayer_basic_block_6|acl_data_fifo:rnode_172to333_c0_exe1_0_reg_333_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_gkh1:auto_generated|a_dpfifo_ane1:dpfifo|altsyncram_92s1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|acl_data_fifo:rnode_1to171_c0_exe1_0_reg_171_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_ekh1:auto_generated\|a_dpfifo_8ne1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|acl_data_fifo:rnode_1to171_c0_exe1_0_reg_171_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_ekh1:auto_generated\|a_dpfifo_8ne1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_92s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_92s1.tdf" 1000 2 0 } } { "db/a_dpfifo_8ne1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_8ne1.tdf" 47 2 0 } } { "db/scfifo_ekh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_ekh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 67260 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 75599 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 76456 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1928 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 574 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_6:convLayer_basic_block_6|acl_data_fifo:rnode_1to171_c0_exe1_0_reg_171_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_ekh1:auto_generated|a_dpfifo_8ne1:dpfifo|altsyncram_92s1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|acl_data_fifo:rnode_1to171_c0_exe1_0_reg_171_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_ekh1:auto_generated\|a_dpfifo_8ne1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|acl_data_fifo:rnode_1to171_c0_exe1_0_reg_171_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_ekh1:auto_generated\|a_dpfifo_8ne1:dpfifo\|altsyncram_92s1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_92s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_92s1.tdf" 1032 2 0 } } { "db/a_dpfifo_8ne1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_8ne1.tdf" 47 2 0 } } { "db/scfifo_ekh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_ekh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 67260 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 75599 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 76456 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1928 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 574 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_6:convLayer_basic_block_6|acl_data_fifo:rnode_1to171_c0_exe1_0_reg_171_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_ekh1:auto_generated|a_dpfifo_8ne1:dpfifo|altsyncram_92s1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rcnode_1to189_rc24_mul36_0_reg_189_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_dmh1:auto_generated\|a_dpfifo_7pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[30\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rcnode_1to189_rc24_mul36_0_reg_189_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_dmh1:auto_generated\|a_dpfifo_7pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_m5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m5s1.tdf" 1000 2 0 } } { "db/a_dpfifo_7pe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_7pe1.tdf" 47 2 0 } } { "db/scfifo_dmh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_dmh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 52727 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 75474 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 76456 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1928 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 574 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rcnode_1to189_rc24_mul36_0_reg_189_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_dmh1:auto_generated|a_dpfifo_7pe1:dpfifo|altsyncram_m5s1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rcnode_1to189_rc24_mul36_0_reg_189_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_dmh1:auto_generated\|a_dpfifo_7pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[31\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rcnode_1to189_rc24_mul36_0_reg_189_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_dmh1:auto_generated\|a_dpfifo_7pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_m5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m5s1.tdf" 1032 2 0 } } { "db/a_dpfifo_7pe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_7pe1.tdf" 47 2 0 } } { "db/scfifo_dmh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_dmh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 52727 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 75474 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 76456 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1928 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 574 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rcnode_1to189_rc24_mul36_0_reg_189_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_dmh1:auto_generated|a_dpfifo_7pe1:dpfifo|altsyncram_m5s1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rcnode_1to189_rc23_heightCounter_148_0_reg_189_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_dmh1:auto_generated\|a_dpfifo_7pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[62\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rcnode_1to189_rc23_heightCounter_148_0_reg_189_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_dmh1:auto_generated\|a_dpfifo_7pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_m5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m5s1.tdf" 2024 2 0 } } { "db/a_dpfifo_7pe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_7pe1.tdf" 47 2 0 } } { "db/scfifo_dmh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_dmh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 52687 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 75474 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 76456 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1928 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 574 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rcnode_1to189_rc23_heightCounter_148_0_reg_189_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_dmh1:auto_generated|a_dpfifo_7pe1:dpfifo|altsyncram_m5s1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rcnode_1to189_rc23_heightCounter_148_0_reg_189_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_dmh1:auto_generated\|a_dpfifo_7pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[63\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rcnode_1to189_rc23_heightCounter_148_0_reg_189_fifo\|acl_fifo:fifo\|scfifo:scfifo_component\|scfifo_dmh1:auto_generated\|a_dpfifo_7pe1:dpfifo\|altsyncram_m5s1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_m5s1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_m5s1.tdf" 2056 2 0 } } { "db/a_dpfifo_7pe1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/a_dpfifo_7pe1.tdf" 47 2 0 } } { "db/scfifo_dmh1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/scfifo_dmh1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "system/synthesis/submodules/acl_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_fifo.v" 206 0 0 } } { "system/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_data_fifo.v" 104 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 52687 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 75474 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 76456 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1928 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 574 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586747895 "|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rcnode_1to189_rc23_heightCounter_148_0_reg_189_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_dmh1:auto_generated|a_dpfifo_7pe1:dpfifo|altsyncram_m5s1:FIFOram|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 0 1498586747895 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 0 1498586747895 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[32\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 967 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[33\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[34\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1025 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[35\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[36\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1083 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[37\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1112 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[38\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1141 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[39\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1170 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[40\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[41\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1228 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[42\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1257 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[43\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1286 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[44\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1315 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[45\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1344 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[46\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1373 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[47\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1402 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[48\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1431 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[49\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1460 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[50\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1489 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[51\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1518 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[52\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1547 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[53\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1576 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[54\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1605 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[55\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1634 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[56\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1663 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[57\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1692 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[58\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[59\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1750 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[60\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1779 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[61\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1808 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[62\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1837 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[63\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1866 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[64\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[65\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1924 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[66\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[67\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1982 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[68\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2011 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[69\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2040 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[70\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2069 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[71\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2098 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[72\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2127 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[73\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2156 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[74\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2185 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[75\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2214 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[76\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[77\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2272 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[78\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2301 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[79\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2330 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[80\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2359 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[81\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2388 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[82\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2417 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[83\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2446 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[84\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2475 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[85\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2504 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[86\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2533 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[87\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2562 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[88\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2591 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[89\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2620 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[90\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2649 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[91\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2678 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[92\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2707 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[93\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2736 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[94\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2765 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[95\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld__u0\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2794 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 9294 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld__u0|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[64\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[65\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1924 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[66\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[67\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 1982 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[68\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2011 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[69\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2040 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[70\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2069 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[71\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2098 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[72\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2127 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[73\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2156 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[74\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2185 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[75\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2214 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[76\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2243 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[77\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2272 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[78\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2301 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[79\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2330 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[80\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2359 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[81\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2388 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[82\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2417 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[83\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2446 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[84\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2475 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[85\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2504 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[86\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2533 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[87\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2562 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[88\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2591 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[89\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2620 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[90\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2649 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[91\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2678 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[92\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2707 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[93\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2736 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[94\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2765 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[95\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 2794 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[256\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[256\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7463 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[257\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[257\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7492 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[258\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[258\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7521 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[259\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[259\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7550 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[260\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[260\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7579 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[261\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[261\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7608 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[262\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[262\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7637 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[263\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[263\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7666 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[264\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[264\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7695 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[265\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[265\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7724 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[266\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[266\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7753 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[267\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[267\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7782 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[268\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[268\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7811 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[269\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[269\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7840 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[270\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[270\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7869 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[271\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[271\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7898 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[272\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[272\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7927 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[273\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[273\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7956 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[274\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[274\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 7985 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[275\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[275\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 8014 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[276\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[276\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 8043 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[277\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[277\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 8072 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[278\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[278\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 8101 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[279\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[279\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 8130 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[280\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[280\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 8159 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[281\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[281\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 8188 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[282\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[282\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 8217 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[283\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[283\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 8246 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[284\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[284\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 8275 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[285\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[285\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 8304 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[286\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[286\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 8333 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[287\] " "Synthesized away node \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|lsu_top:lsu_local_bb1_ld_\|lsu_read_cache:read_cache\|lsu_prefetch_block:read_master\|altsyncram:altsyncram_component\|altsyncram_u842:auto_generated\|q_b\[287\]\"" {  } { { "db/altsyncram_u842.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_u842.tdf" 8362 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_prefetch_block.v" 274 0 0 } } { "system/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_read_cache.v" 254 0 0 } } { "system/synthesis/submodules/lsu_top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/lsu_top.v" 1216 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 8846 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 19126 0 0 } } { "system/synthesis/submodules/net.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net.v" 20040 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 2447 0 0 } } { "system/synthesis/submodules/net_system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/net_system.v" 1183 0 0 } } { "system/synthesis/system.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/system.v" 593 0 0 } } { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586750625 "|top|system:system_inst|net_system:net_system|paddingLayer_top_wrapper_0:paddingLayer_inst_0|paddingLayer_function_wrapper:kernel|paddingLayer_function:paddingLayer_function_inst0|paddingLayer_basic_block_1:paddingLayer_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_read_cache:read_cache|lsu_prefetch_block:read_master|altsyncram:altsyncram_component|altsyncram_u842:auto_generated|ram_block1a287"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 0 1498586750625 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 0 1498586750625 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1498586776952 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_172to184_bb5_c2_ene10_0_reg_184_fifo\|r_data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_172to184_bb5_c2_ene10_0_reg_184_fifo\|r_data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5_select83_0_reg_184_fifo\|r_data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5_select83_0_reg_184_fifo\|r_data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5_c_332_LC_OuterPHI_0_reg_184_fifo\|r_data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5_c_332_LC_OuterPHI_0_reg_184_fifo\|r_data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5__LC_OuterPHI_0_reg_184_fifo\|r_data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5__LC_OuterPHI_0_reg_184_fifo\|r_data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5_i_426_LC_OuterPHI_0_reg_184_fifo\|r_data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5_i_426_LC_OuterPHI_0_reg_184_fifo\|r_data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5_j_522_LC_InnerPHI_0_reg_184_fifo\|r_data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5_j_522_LC_InnerPHI_0_reg_184_fifo\|r_data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_172to176_bb5_c2_ene3_0_reg_176_fifo\|r_data_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_172to176_bb5_c2_ene3_0_reg_176_fifo\|r_data_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1498586840395 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1498586840395 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1498586840395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_172to184_bb5_c2_ene10_0_reg_184_fifo\|altshift_taps:r_data_rtl_0 " "Elaborated megafunction instantiation \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_172to184_bb5_c2_ene10_0_reg_184_fifo\|altshift_taps:r_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1498586840616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_172to184_bb5_c2_ene10_0_reg_184_fifo\|altshift_taps:r_data_rtl_0 " "Instantiated megafunction \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_172to184_bb5_c2_ene10_0_reg_184_fifo\|altshift_taps:r_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1498586840616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1498586840616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1498586840616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1498586840616 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1498586840616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3e31 " "Found entity 1: shift_taps_3e31" {  } { { "db/shift_taps_3e31.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/shift_taps_3e31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1498586840651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1498586840651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bce1 " "Found entity 1: altsyncram_bce1" {  } { { "db/altsyncram_bce1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_bce1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1498586840690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1498586840690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ckf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ckf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ckf " "Found entity 1: cntr_ckf" {  } { { "db/cntr_ckf.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/cntr_ckf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1498586840736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1498586840736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eac " "Found entity 1: cmpr_eac" {  } { { "db/cmpr_eac.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/cmpr_eac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1498586840768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1498586840768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5_select83_0_reg_184_fifo\|altshift_taps:r_data_rtl_0 " "Elaborated megafunction instantiation \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5_select83_0_reg_184_fifo\|altshift_taps:r_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1498586840863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5_select83_0_reg_184_fifo\|altshift_taps:r_data_rtl_0 " "Instantiated megafunction \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_174to184_bb5_select83_0_reg_184_fifo\|altshift_taps:r_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1498586840863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1498586840863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1498586840863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1498586840863 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1498586840863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1e31 " "Found entity 1: shift_taps_1e31" {  } { { "db/shift_taps_1e31.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/shift_taps_1e31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1498586840896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1498586840896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ce1 " "Found entity 1: altsyncram_7ce1" {  } { { "db/altsyncram_7ce1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_7ce1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1498586840934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1498586840934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_akf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_akf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_akf " "Found entity 1: cntr_akf" {  } { { "db/cntr_akf.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/cntr_akf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1498586840978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1498586840978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_172to176_bb5_c2_ene3_0_reg_176_fifo\|altshift_taps:r_data_rtl_0 " "Elaborated megafunction instantiation \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_172to176_bb5_c2_ene3_0_reg_176_fifo\|altshift_taps:r_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1498586841387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_172to176_bb5_c2_ene3_0_reg_176_fifo\|altshift_taps:r_data_rtl_0 " "Instantiated megafunction \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|acl_data_fifo:rnode_172to176_bb5_c2_ene3_0_reg_176_fifo\|altshift_taps:r_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1498586841387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1498586841387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1498586841387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1498586841387 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1498586841387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kc31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kc31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kc31 " "Found entity 1: shift_taps_kc31" {  } { { "db/shift_taps_kc31.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/shift_taps_kc31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1498586841420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1498586841420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_99e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_99e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_99e1 " "Found entity 1: altsyncram_99e1" {  } { { "db/altsyncram_99e1.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/altsyncram_99e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1498586841459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1498586841459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rif " "Found entity 1: cntr_rif" {  } { { "db/cntr_rif.tdf" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/db/cntr_rif.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1498586841503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1498586841503 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1498586853890 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[0\]~synth " "Node \"Mem0_Dq\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[1\]~synth " "Node \"Mem0_Dq\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[2\]~synth " "Node \"Mem0_Dq\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[3\]~synth " "Node \"Mem0_Dq\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[4\]~synth " "Node \"Mem0_Dq\[4\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[5\]~synth " "Node \"Mem0_Dq\[5\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[6\]~synth " "Node \"Mem0_Dq\[6\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[7\]~synth " "Node \"Mem0_Dq\[7\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[8\]~synth " "Node \"Mem0_Dq\[8\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[9\]~synth " "Node \"Mem0_Dq\[9\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[10\]~synth " "Node \"Mem0_Dq\[10\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[11\]~synth " "Node \"Mem0_Dq\[11\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[12\]~synth " "Node \"Mem0_Dq\[12\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[13\]~synth " "Node \"Mem0_Dq\[13\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[14\]~synth " "Node \"Mem0_Dq\[14\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[15\]~synth " "Node \"Mem0_Dq\[15\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[16\]~synth " "Node \"Mem0_Dq\[16\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[17\]~synth " "Node \"Mem0_Dq\[17\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[18\]~synth " "Node \"Mem0_Dq\[18\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[19\]~synth " "Node \"Mem0_Dq\[19\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[20\]~synth " "Node \"Mem0_Dq\[20\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[21\]~synth " "Node \"Mem0_Dq\[21\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[22\]~synth " "Node \"Mem0_Dq\[22\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[23\]~synth " "Node \"Mem0_Dq\[23\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[24\]~synth " "Node \"Mem0_Dq\[24\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[25\]~synth " "Node \"Mem0_Dq\[25\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[26\]~synth " "Node \"Mem0_Dq\[26\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[27\]~synth " "Node \"Mem0_Dq\[27\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[28\]~synth " "Node \"Mem0_Dq\[28\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[29\]~synth " "Node \"Mem0_Dq\[29\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[30\]~synth " "Node \"Mem0_Dq\[30\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[31\]~synth " "Node \"Mem0_Dq\[31\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[32\]~synth " "Node \"Mem0_Dq\[32\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[33\]~synth " "Node \"Mem0_Dq\[33\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[34\]~synth " "Node \"Mem0_Dq\[34\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[35\]~synth " "Node \"Mem0_Dq\[35\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[36\]~synth " "Node \"Mem0_Dq\[36\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[37\]~synth " "Node \"Mem0_Dq\[37\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[38\]~synth " "Node \"Mem0_Dq\[38\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[39\]~synth " "Node \"Mem0_Dq\[39\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[40\]~synth " "Node \"Mem0_Dq\[40\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[41\]~synth " "Node \"Mem0_Dq\[41\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[42\]~synth " "Node \"Mem0_Dq\[42\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[43\]~synth " "Node \"Mem0_Dq\[43\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[44\]~synth " "Node \"Mem0_Dq\[44\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[45\]~synth " "Node \"Mem0_Dq\[45\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[46\]~synth " "Node \"Mem0_Dq\[46\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[47\]~synth " "Node \"Mem0_Dq\[47\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[48\]~synth " "Node \"Mem0_Dq\[48\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[49\]~synth " "Node \"Mem0_Dq\[49\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[50\]~synth " "Node \"Mem0_Dq\[50\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[51\]~synth " "Node \"Mem0_Dq\[51\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[52\]~synth " "Node \"Mem0_Dq\[52\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[53\]~synth " "Node \"Mem0_Dq\[53\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[54\]~synth " "Node \"Mem0_Dq\[54\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[55\]~synth " "Node \"Mem0_Dq\[55\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[56\]~synth " "Node \"Mem0_Dq\[56\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[57\]~synth " "Node \"Mem0_Dq\[57\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[58\]~synth " "Node \"Mem0_Dq\[58\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[59\]~synth " "Node \"Mem0_Dq\[59\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[60\]~synth " "Node \"Mem0_Dq\[60\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[61\]~synth " "Node \"Mem0_Dq\[61\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[62\]~synth " "Node \"Mem0_Dq\[62\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dq\[63\]~synth " "Node \"Mem0_Dq\[63\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs\[0\]~synth " "Node \"Mem0_Dqs\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs\[1\]~synth " "Node \"Mem0_Dqs\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs\[2\]~synth " "Node \"Mem0_Dqs\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs\[3\]~synth " "Node \"Mem0_Dqs\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs\[4\]~synth " "Node \"Mem0_Dqs\[4\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs\[5\]~synth " "Node \"Mem0_Dqs\[5\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs\[6\]~synth " "Node \"Mem0_Dqs\[6\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs\[7\]~synth " "Node \"Mem0_Dqs\[7\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs_n\[0\]~synth " "Node \"Mem0_Dqs_n\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs_n\[1\]~synth " "Node \"Mem0_Dqs_n\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs_n\[2\]~synth " "Node \"Mem0_Dqs_n\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs_n\[3\]~synth " "Node \"Mem0_Dqs_n\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs_n\[4\]~synth " "Node \"Mem0_Dqs_n\[4\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs_n\[5\]~synth " "Node \"Mem0_Dqs_n\[5\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs_n\[6\]~synth " "Node \"Mem0_Dqs_n\[6\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem0_Dqs_n\[7\]~synth " "Node \"Mem0_Dqs_n\[7\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[0\]~synth " "Node \"Mem1_Dq\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[1\]~synth " "Node \"Mem1_Dq\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[2\]~synth " "Node \"Mem1_Dq\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[3\]~synth " "Node \"Mem1_Dq\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[4\]~synth " "Node \"Mem1_Dq\[4\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[5\]~synth " "Node \"Mem1_Dq\[5\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[6\]~synth " "Node \"Mem1_Dq\[6\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[7\]~synth " "Node \"Mem1_Dq\[7\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[8\]~synth " "Node \"Mem1_Dq\[8\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[9\]~synth " "Node \"Mem1_Dq\[9\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[10\]~synth " "Node \"Mem1_Dq\[10\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[11\]~synth " "Node \"Mem1_Dq\[11\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[12\]~synth " "Node \"Mem1_Dq\[12\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[13\]~synth " "Node \"Mem1_Dq\[13\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[14\]~synth " "Node \"Mem1_Dq\[14\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[15\]~synth " "Node \"Mem1_Dq\[15\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[16\]~synth " "Node \"Mem1_Dq\[16\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[17\]~synth " "Node \"Mem1_Dq\[17\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[18\]~synth " "Node \"Mem1_Dq\[18\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[19\]~synth " "Node \"Mem1_Dq\[19\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[20\]~synth " "Node \"Mem1_Dq\[20\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[21\]~synth " "Node \"Mem1_Dq\[21\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[22\]~synth " "Node \"Mem1_Dq\[22\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[23\]~synth " "Node \"Mem1_Dq\[23\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[24\]~synth " "Node \"Mem1_Dq\[24\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[25\]~synth " "Node \"Mem1_Dq\[25\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[26\]~synth " "Node \"Mem1_Dq\[26\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[27\]~synth " "Node \"Mem1_Dq\[27\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[28\]~synth " "Node \"Mem1_Dq\[28\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[29\]~synth " "Node \"Mem1_Dq\[29\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[30\]~synth " "Node \"Mem1_Dq\[30\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[31\]~synth " "Node \"Mem1_Dq\[31\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[32\]~synth " "Node \"Mem1_Dq\[32\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[33\]~synth " "Node \"Mem1_Dq\[33\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[34\]~synth " "Node \"Mem1_Dq\[34\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[35\]~synth " "Node \"Mem1_Dq\[35\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[36\]~synth " "Node \"Mem1_Dq\[36\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[37\]~synth " "Node \"Mem1_Dq\[37\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[38\]~synth " "Node \"Mem1_Dq\[38\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[39\]~synth " "Node \"Mem1_Dq\[39\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[40\]~synth " "Node \"Mem1_Dq\[40\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[41\]~synth " "Node \"Mem1_Dq\[41\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[42\]~synth " "Node \"Mem1_Dq\[42\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[43\]~synth " "Node \"Mem1_Dq\[43\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[44\]~synth " "Node \"Mem1_Dq\[44\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[45\]~synth " "Node \"Mem1_Dq\[45\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[46\]~synth " "Node \"Mem1_Dq\[46\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[47\]~synth " "Node \"Mem1_Dq\[47\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[48\]~synth " "Node \"Mem1_Dq\[48\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[49\]~synth " "Node \"Mem1_Dq\[49\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[50\]~synth " "Node \"Mem1_Dq\[50\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[51\]~synth " "Node \"Mem1_Dq\[51\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[52\]~synth " "Node \"Mem1_Dq\[52\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[53\]~synth " "Node \"Mem1_Dq\[53\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[54\]~synth " "Node \"Mem1_Dq\[54\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[55\]~synth " "Node \"Mem1_Dq\[55\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[56\]~synth " "Node \"Mem1_Dq\[56\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[57\]~synth " "Node \"Mem1_Dq\[57\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[58\]~synth " "Node \"Mem1_Dq\[58\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[59\]~synth " "Node \"Mem1_Dq\[59\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[60\]~synth " "Node \"Mem1_Dq\[60\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[61\]~synth " "Node \"Mem1_Dq\[61\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[62\]~synth " "Node \"Mem1_Dq\[62\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dq\[63\]~synth " "Node \"Mem1_Dq\[63\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs\[0\]~synth " "Node \"Mem1_Dqs\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs\[1\]~synth " "Node \"Mem1_Dqs\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs\[2\]~synth " "Node \"Mem1_Dqs\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs\[3\]~synth " "Node \"Mem1_Dqs\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs\[4\]~synth " "Node \"Mem1_Dqs\[4\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs\[5\]~synth " "Node \"Mem1_Dqs\[5\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs\[6\]~synth " "Node \"Mem1_Dqs\[6\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs\[7\]~synth " "Node \"Mem1_Dqs\[7\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs_n\[0\]~synth " "Node \"Mem1_Dqs_n\[0\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs_n\[1\]~synth " "Node \"Mem1_Dqs_n\[1\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs_n\[2\]~synth " "Node \"Mem1_Dqs_n\[2\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs_n\[3\]~synth " "Node \"Mem1_Dqs_n\[3\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs_n\[4\]~synth " "Node \"Mem1_Dqs_n\[4\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs_n\[5\]~synth " "Node \"Mem1_Dqs_n\[5\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs_n\[6\]~synth " "Node \"Mem1_Dqs_n\[6\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Mem1_Dqs_n\[7\]~synth " "Node \"Mem1_Dqs_n\[7\]~synth\"" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 0 1498586931499 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 0 1498586931499 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Mem0_Addr\[15\] GND " "Pin \"Mem0_Addr\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1498586931505 "|top|Mem0_Addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Mem1_Addr\[15\] GND " "Pin \"Mem1_Addr\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1498586931505 "|top|Mem1_Addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1498586931505 "|top|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1498586931505 "|top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1498586931505 "|top|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1498586931505 "|top|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1498586931505 "|top|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1498586931505 "|top|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1498586931505 "|top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/top.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1498586931505 "|top|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 0 1498586931505 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_1to2_memcoalesce_param_bitcast_0142_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\] " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_1to2_memcoalesce_param_bitcast_0142_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_1to2_memcoalesce_param_bitcast_0142_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_1to2_memcoalesce_param_bitcast_0142_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_1to6_kernelSize17_0_reg_6_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[3\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_1to6_kernelSize17_0_reg_6_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[3\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "3 system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_1to6_kernelSize17_0_reg_6_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[4\] " "Inserted 3 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_1to6_kernelSize17_0_reg_6_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[4\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_1to9_memcoalesce_param_bitcast_0146_0_reg_9_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[3\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_1to9_memcoalesce_param_bitcast_0146_0_reg_9_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[3\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "3 system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_1to9_memcoalesce_param_bitcast_0146_0_reg_9_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[4\] " "Inserted 3 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_1to9_memcoalesce_param_bitcast_0146_0_reg_9_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[4\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_9to10_memcoalesce_param_bitcast_0146_0_reg_10_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\] " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_9to10_memcoalesce_param_bitcast_0146_0_reg_10_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_9to10_memcoalesce_param_bitcast_0146_0_reg_10_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_1:convLayer_basic_block_1\|acl_data_fifo:rnode_9to10_memcoalesce_param_bitcast_0146_0_reg_10_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "3 system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|acl_data_fifo:rnode_1to331_input_global_size_2_0_reg_331_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[10\] " "Inserted 3 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|acl_data_fifo:rnode_1to331_input_global_size_2_0_reg_331_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[10\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|acl_data_fifo:rnode_1to331_input_global_size_2_0_reg_331_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[9\] " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|acl_data_fifo:rnode_1to331_input_global_size_2_0_reg_331_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[9\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "3 system:system_inst\|net_system:net_system\|dataLayer_top_wrapper_0:dataLayer_inst_0\|dataLayer_function_wrapper:kernel\|dataLayer_function:dataLayer_function_inst0\|dataLayer_basic_block_2:dataLayer_basic_block_2\|acl_data_fifo:rnode_1to2_scale_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\] " "Inserted 3 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|dataLayer_top_wrapper_0:dataLayer_inst_0\|dataLayer_function_wrapper:kernel\|dataLayer_function:dataLayer_function_inst0\|dataLayer_basic_block_2:dataLayer_basic_block_2\|acl_data_fifo:rnode_1to2_scale_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 system:system_inst\|net_system:net_system\|dataLayer_top_wrapper_0:dataLayer_inst_0\|dataLayer_function_wrapper:kernel\|dataLayer_function:dataLayer_function_inst0\|dataLayer_basic_block_2:dataLayer_basic_block_2\|acl_data_fifo:rnode_1to2_scale_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|dataLayer_top_wrapper_0:dataLayer_inst_0\|dataLayer_function_wrapper:kernel\|dataLayer_function:dataLayer_function_inst0\|dataLayer_basic_block_2:dataLayer_basic_block_2\|acl_data_fifo:rnode_1to2_scale_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|acl_data_fifo:rnode_1to2_outputWidth_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\] " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|acl_data_fifo:rnode_1to2_outputWidth_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|acl_data_fifo:rnode_1to2_outputWidth_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|acl_data_fifo:rnode_1to2_outputWidth_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|acl_data_fifo:rnode_1to6_pad_0_reg_6_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[3\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|acl_data_fifo:rnode_1to6_pad_0_reg_6_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[3\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "3 system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|acl_data_fifo:rnode_1to6_pad_0_reg_6_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[4\] " "Inserted 3 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_1:paddingLayer_basic_block_1\|acl_data_fifo:rnode_1to6_pad_0_reg_6_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[4\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to3_memcoalesce_param_bitcast_059_0_reg_3_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\] " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to3_memcoalesce_param_bitcast_059_0_reg_3_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to3_memcoalesce_param_bitcast_059_0_reg_3_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to3_memcoalesce_param_bitcast_059_0_reg_3_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "6 system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to3_memcoalesce_param_bitcast_059_0_reg_3_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[2\] " "Inserted 6 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to3_memcoalesce_param_bitcast_059_0_reg_3_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[2\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "3 system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to489_input_global_size_2_0_reg_489_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[10\] " "Inserted 3 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to489_input_global_size_2_0_reg_489_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[10\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to489_input_global_size_2_0_reg_489_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[9\] " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_4:paddingLayer_basic_block_4\|acl_data_fifo:rnode_1to489_input_global_size_2_0_reg_489_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[9\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_5:paddingLayer_basic_block_5\|acl_data_fifo:rnode_1to2_memcoalesce_param_extrValue_1_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\] " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_5:paddingLayer_basic_block_5\|acl_data_fifo:rnode_1to2_memcoalesce_param_extrValue_1_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_5:paddingLayer_basic_block_5\|acl_data_fifo:rnode_1to2_memcoalesce_param_extrValue_1_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|paddingLayer_top_wrapper_0:paddingLayer_inst_0\|paddingLayer_function_wrapper:kernel\|paddingLayer_function:paddingLayer_function_inst0\|paddingLayer_basic_block_5:paddingLayer_basic_block_5\|acl_data_fifo:rnode_1to2_memcoalesce_param_extrValue_1_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_1:poolingLayer_basic_block_1\|acl_data_fifo:rnode_1to2_memcoalesce_param_bitcast_092_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\] " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_1:poolingLayer_basic_block_1\|acl_data_fifo:rnode_1to2_memcoalesce_param_bitcast_092_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[0\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_1:poolingLayer_basic_block_1\|acl_data_fifo:rnode_1to2_memcoalesce_param_bitcast_092_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_1:poolingLayer_basic_block_1\|acl_data_fifo:rnode_1to2_memcoalesce_param_bitcast_092_0_reg_2_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[1\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rnode_1to8_memcoalesce_param_extrValue_0_0_reg_8_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[3\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rnode_1to8_memcoalesce_param_extrValue_0_0_reg_8_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[3\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "3 system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rnode_1to8_memcoalesce_param_extrValue_0_0_reg_8_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[4\] " "Inserted 3 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rnode_1to8_memcoalesce_param_extrValue_0_0_reg_8_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[4\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rnode_1to8_memcoalesce_param_extrValue_1_0_reg_8_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[3\] " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rnode_1to8_memcoalesce_param_extrValue_1_0_reg_8_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[3\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "3 system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rnode_1to8_memcoalesce_param_extrValue_1_0_reg_8_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[4\] " "Inserted 3 logic cells for Maximum Fan-Out assignment on \"system:system_inst\|net_system:net_system\|poolingLayer_top_wrapper_0:poolingLayer_inst_0\|poolingLayer_function_wrapper:kernel\|poolingLayer_function:poolingLayer_function_inst0\|poolingLayer_basic_block_3:poolingLayer_basic_block_3\|acl_data_fifo:rnode_1to8_memcoalesce_param_extrValue_1_0_reg_8_fifo\|acl_valid_fifo_counter:counter\|valid_counter\[4\]\"" {  } { { "system/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/acl_valid_fifo_counter.v" 82 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 0 1498586957071 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 0 1498586957071 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16631 " "16631 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1498586960308 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|thirtysix_six_comp:local_bb6__and_i_i_popcnt_instance\|six_three_comp:f\|sum\[0\] " "Logic cell \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|thirtysix_six_comp:local_bb6__and_i_i_popcnt_instance\|six_three_comp:f\|sum\[0\]\"" {  } { { "system/synthesis/submodules/six_three_comp.v" "sum\[0\]" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/six_three_comp.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1498586961731 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|thirtysix_six_comp:local_bb6__and_i_i_popcnt_instance\|six_three_comp:f\|sum\[2\] " "Logic cell \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|thirtysix_six_comp:local_bb6__and_i_i_popcnt_instance\|six_three_comp:f\|sum\[2\]\"" {  } { { "system/synthesis/submodules/six_three_comp.v" "sum\[2\]" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/six_three_comp.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1498586961731 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|thirtysix_six_comp:local_bb6__and_i_i_popcnt_instance\|six_three_comp:e\|sum\[2\] " "Logic cell \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|thirtysix_six_comp:local_bb6__and_i_i_popcnt_instance\|six_three_comp:e\|sum\[2\]\"" {  } { { "system/synthesis/submodules/six_three_comp.v" "sum\[2\]" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/six_three_comp.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1498586961731 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|thirtysix_six_comp:local_bb6__and_i_i_popcnt_instance\|six_three_comp:f\|sum\[1\] " "Logic cell \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_6:convLayer_basic_block_6\|thirtysix_six_comp:local_bb6__and_i_i_popcnt_instance\|six_three_comp:f\|sum\[1\]\"" {  } { { "system/synthesis/submodules/six_three_comp.v" "sum\[1\]" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/six_three_comp.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1498586961731 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|thirtysix_six_comp:local_bb5__and_i_i146_popcnt_instance\|six_three_comp:f\|sum\[0\] " "Logic cell \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|thirtysix_six_comp:local_bb5__and_i_i146_popcnt_instance\|six_three_comp:f\|sum\[0\]\"" {  } { { "system/synthesis/submodules/six_three_comp.v" "sum\[0\]" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/six_three_comp.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1498586961731 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|thirtysix_six_comp:local_bb5__and_i_i146_popcnt_instance\|six_three_comp:f\|sum\[2\] " "Logic cell \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|thirtysix_six_comp:local_bb5__and_i_i146_popcnt_instance\|six_three_comp:f\|sum\[2\]\"" {  } { { "system/synthesis/submodules/six_three_comp.v" "sum\[2\]" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/six_three_comp.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1498586961731 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|thirtysix_six_comp:local_bb5__and_i_i146_popcnt_instance\|six_three_comp:e\|sum\[2\] " "Logic cell \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|thirtysix_six_comp:local_bb5__and_i_i146_popcnt_instance\|six_three_comp:e\|sum\[2\]\"" {  } { { "system/synthesis/submodules/six_three_comp.v" "sum\[2\]" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/six_three_comp.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1498586961731 ""} { "Info" "ISCL_SCL_CELL_NAME" "system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|thirtysix_six_comp:local_bb5__and_i_i146_popcnt_instance\|six_three_comp:f\|sum\[1\] " "Logic cell \"system:system_inst\|net_system:net_system\|convLayer_top_wrapper_0:convLayer_inst_0\|convLayer_function_wrapper:kernel\|convLayer_function:convLayer_function_inst0\|convLayer_basic_block_5:convLayer_basic_block_5\|thirtysix_six_comp:local_bb5__and_i_i146_popcnt_instance\|six_three_comp:f\|sum\[1\]\"" {  } { { "system/synthesis/submodules/six_three_comp.v" "sum\[1\]" { Text "/home/zach/project/inc/caffe-fpga-opencl-v2/kernels/net/bin/net/system/synthesis/submodules/six_three_comp.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1498586961731 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 0 1498586961731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169768 " "Implemented 169768 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1498586965594 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1498586965594 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "160 " "Implemented 160 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 0 1498586965594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151213 " "Implemented 151213 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1498586965594 ""} { "Info" "ICUT_CUT_TM_RAMS" "18219 " "Implemented 18219 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1498586965594 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "72 " "Implemented 72 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 0 1498586965594 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 0 1498586965594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1498586965594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 338 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 338 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3075 " "Peak virtual memory: 3075 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1498586976518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 14:09:36 2017 " "Processing ended: Tue Jun 27 14:09:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1498586976518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:57 " "Elapsed time: 00:04:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1498586976518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:00 " "Total CPU time (on all processors): 00:05:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1498586976518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1498586976518 ""}
