 <html> 
  <head>
    <script type="text/javascript" src="file:///vol/synopsys/fpga/O-2018.09-SP1/lib/report/reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///vol/synopsys/fpga/O-2018.09-SP1/lib/report/reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="rev_1-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">proj_1 (rev_1)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/syntmp/matmul_fpga_mapper_srr.htm#mapperReport84" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/syntmp/matmul_fpga_mapper_srr.htm#clockReport85" target="srrFrame" title="">Clock Conversion</a>  </li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/syntmp/matmul_fpga_mapper_srr.htm#timingReport86" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/syntmp/matmul_fpga_mapper_srr.htm#performanceSummary88" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/syntmp/matmul_fpga_mapper_srr.htm#clockRelationships89" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/syntmp/matmul_fpga_mapper_srr.htm#interfaceInfo90" target="srrFrame" title="">Interface Information</a>  </li></ul></li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/syntmp/matmul_fpga_mapper_srr.htm#areaReport91" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/matmul_cck.rpt" target="srrFrame" title="">Constraint Checker Report (11:47 24-Jan)</a>  </li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/rpt_matmul.areasrr" target="srrFrame" title="">Hierarchical Area Report(/home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/rpt_matmul) (11:47 24-Jan)</a>  </li></ul></li>
<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Place and Route -  </b> 
<ul rel="open">
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification/HW2/rev_1/syntmp/matmul_fpga_mapper_srr.htm" target="srrFrame" title="">Timing Report</a>  </li></ul></li>
<li><a href="file:///home/sfs6562/CE495-Digital-design-and-Verification/HW2/stdout.log" target="srrFrame" title="">Session Log (11:47 24-Jan)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("rev_1-menu")</script>

  </body>
 </html>