

================================================================
== Vitis HLS Report for 'generic_atan2_16_3_s'
================================================================
* Date:           Thu Nov  4 17:10:19 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        getPhaseMap2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.998 ns|     1.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.120 us|  0.120 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in2"   --->   Operation 17 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in1_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %in1"   --->   Operation 18 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in1_cast = sext i13 %in1_read"   --->   Operation 19 'sext' 'in1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.09ns)   --->   "%icmp_ln1494 = icmp_sgt  i13 %in1_read, i13 0"   --->   Operation 20 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.09ns)   --->   "%icmp_ln1498 = icmp_eq  i13 %in1_read, i13 0"   --->   Operation 21 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln601 = zext i1 %icmp_ln1498" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:601]   --->   Operation 22 'zext' 'zext_ln601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.99ns)   --->   "%signin1 = select i1 %icmp_ln1494, i2 2, i2 %zext_ln601" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:601]   --->   Operation 23 'select' 'signin1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln1494_1 = icmp_sgt  i16 %in2_read, i16 0"   --->   Operation 24 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.42ns)   --->   "%icmp_ln1498_1 = icmp_eq  i16 %in2_read, i16 0"   --->   Operation 25 'icmp' 'icmp_ln1498_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln602 = zext i1 %icmp_ln1498_1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:602]   --->   Operation 26 'zext' 'zext_ln602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.99ns)   --->   "%signin2 = select i1 %icmp_ln1494_1, i2 2, i2 %zext_ln602" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:602]   --->   Operation 27 'select' 'signin2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.95ns)   --->   "%icmp_ln870 = icmp_eq  i2 %signin1, i2 1"   --->   Operation 28 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.95ns)   --->   "%icmp_ln870_1 = icmp_eq  i2 %signin2, i2 0"   --->   Operation 29 'icmp' 'icmp_ln870_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.95ns)   --->   "%icmp_ln870_2 = icmp_eq  i2 %signin2, i2 1"   --->   Operation 30 'icmp' 'icmp_ln870_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.95ns)   --->   "%icmp_ln870_3 = icmp_eq  i2 %signin1, i2 0"   --->   Operation 31 'icmp' 'icmp_ln870_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.42ns)   --->   "%icmp_ln1498_2 = icmp_eq  i16 %in1_cast, i16 %in2_read"   --->   Operation 32 'icmp' 'icmp_ln1498_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.67ns)   --->   "%r_V = sub i13 0, i13 %in1_read"   --->   Operation 33 'sub' 'r_V' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.69ns)   --->   "%in1abs_V = select i1 %icmp_ln870_3, i13 %r_V, i13 %in1_read" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:642]   --->   Operation 34 'select' 'in1abs_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %in2_read"   --->   Operation 35 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.07ns)   --->   "%r_V_1 = sub i17 0, i17 %sext_ln703"   --->   Operation 36 'sub' 'r_V_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%in2abs_V = select i1 %icmp_ln870_1, i17 %r_V_1, i17 %sext_ln703" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:648]   --->   Operation 37 'select' 'in2abs_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %in1abs_V, i32 12"   --->   Operation 38 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln684)   --->   "%or_ln684 = or i2 %signin2, i2 %signin1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:684]   --->   Operation 39 'or' 'or_ln684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln684 = icmp_eq  i2 %or_ln684, i2 0" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:684]   --->   Operation 40 'icmp' 'icmp_ln684' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln641 = sext i13 %in1abs_V" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:641]   --->   Operation 41 'sext' 'sext_ln641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.43ns)   --->   "%icmp_ln1494_2 = icmp_sgt  i17 %sext_ln641, i17 %in2abs_V"   --->   Operation 42 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i1.i1.i1.i1.i13.i5, i1 %p_Result_s, i1 %p_Result_s, i1 %p_Result_s, i1 %p_Result_s, i13 %in1abs_V, i5 0"   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %in2abs_V, i5 0"   --->   Operation 44 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.70ns)   --->   "%y_V = select i1 %icmp_ln1494_2, i22 %shl_ln728_1, i22 %shl_ln" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:669]   --->   Operation 45 'select' 'y_V' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln669 = sext i22 %y_V" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:669]   --->   Operation 46 'sext' 'sext_ln669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%x_V = select i1 %icmp_ln1494_2, i22 %shl_ln, i22 %shl_ln728_1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:669]   --->   Operation 47 'select' 'x_V' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln664 = sext i22 %x_V" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:664]   --->   Operation 48 'sext' 'sext_ln664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %y_V, i32 21"   --->   Operation 49 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.25ns)   --->   "%add_ln703 = add i23 %sext_ln669, i23 %sext_ln664"   --->   Operation 50 'add' 'add_ln703' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.25ns)   --->   "%sub_ln703 = sub i23 %sext_ln669, i23 %sext_ln664"   --->   Operation 51 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.25ns)   --->   "%sub_ln703_1 = sub i23 %sext_ln664, i23 %sext_ln669"   --->   Operation 52 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.66>
ST_3 : Operation 53 [1/1] (0.69ns)   --->   "%select_ln228_1 = select i1 %tmp_36, i23 %add_ln703, i23 %sub_ln703"   --->   Operation 53 'select' 'select_ln228_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.69ns)   --->   "%select_ln228_2 = select i1 %tmp_36, i23 %sub_ln703_1, i23 %add_ln703"   --->   Operation 54 'select' 'select_ln228_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_1, i32 22"   --->   Operation 55 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i22 @_ssdm_op_PartSelect.i22.i23.i32.i32, i23 %select_ln228_2, i32 1, i32 22"   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1333 = sext i22 %trunc_ln"   --->   Operation 57 'sext' 'sext_ln1333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1333_1 = partselect i22 @_ssdm_op_PartSelect.i22.i23.i32.i32, i23 %select_ln228_1, i32 1, i32 22"   --->   Operation 58 'partselect' 'trunc_ln1333_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1333_1 = sext i22 %trunc_ln1333_1"   --->   Operation 59 'sext' 'sext_ln1333_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.28ns)   --->   "%add_ln703_1 = add i23 %select_ln228_2, i23 %sext_ln1333_1"   --->   Operation 60 'add' 'add_ln703_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (2.28ns)   --->   "%sub_ln703_2 = sub i23 %select_ln228_1, i23 %sext_ln1333"   --->   Operation 61 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (2.28ns)   --->   "%sub_ln703_12 = sub i23 %select_ln228_2, i23 %sext_ln1333_1"   --->   Operation 62 'sub' 'sub_ln703_12' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (2.28ns)   --->   "%add_ln703_2 = add i23 %select_ln228_1, i23 %sext_ln1333"   --->   Operation 63 'add' 'add_ln703_2' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.69ns)   --->   "%select_ln228_4 = select i1 %tmp_38, i23 %add_ln703_2, i23 %sub_ln703_2"   --->   Operation 64 'select' 'select_ln228_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.69ns)   --->   "%select_ln228_5 = select i1 %tmp_38, i23 %sub_ln703_12, i23 %add_ln703_1"   --->   Operation 65 'select' 'select_ln228_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_4, i32 22"   --->   Operation 66 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1333_2 = partselect i21 @_ssdm_op_PartSelect.i21.i23.i32.i32, i23 %select_ln228_5, i32 2, i32 22"   --->   Operation 67 'partselect' 'trunc_ln1333_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1333_2 = sext i21 %trunc_ln1333_2"   --->   Operation 68 'sext' 'sext_ln1333_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln1333_3 = partselect i21 @_ssdm_op_PartSelect.i21.i23.i32.i32, i23 %select_ln228_4, i32 2, i32 22"   --->   Operation 69 'partselect' 'trunc_ln1333_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1333_3 = sext i21 %trunc_ln1333_3"   --->   Operation 70 'sext' 'sext_ln1333_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.28ns)   --->   "%add_ln703_11 = add i23 %select_ln228_5, i23 %sext_ln1333_3"   --->   Operation 71 'add' 'add_ln703_11' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (2.28ns)   --->   "%sub_ln703_19 = sub i23 %select_ln228_4, i23 %sext_ln1333_2"   --->   Operation 72 'sub' 'sub_ln703_19' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.28ns)   --->   "%sub_ln703_20 = sub i23 %select_ln228_5, i23 %sext_ln1333_3"   --->   Operation 73 'sub' 'sub_ln703_20' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (2.28ns)   --->   "%add_ln703_18 = add i23 %select_ln228_4, i23 %sext_ln1333_2"   --->   Operation 74 'add' 'add_ln703_18' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_4, i32 22"   --->   Operation 75 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.69ns)   --->   "%select_ln228_8 = select i1 %tmp_40, i23 %sub_ln703_20, i23 %add_ln703_11"   --->   Operation 76 'select' 'select_ln228_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1333_4 = partselect i20 @_ssdm_op_PartSelect.i20.i23.i32.i32, i23 %select_ln228_8, i32 3, i32 22"   --->   Operation 77 'partselect' 'trunc_ln1333_4' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.66>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_1)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_1, i32 22"   --->   Operation 78 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_1)   --->   "%select_ln228_3 = select i1 %tmp_39, i22 3221966, i22 0"   --->   Operation 79 'select' 'select_ln228_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.69ns)   --->   "%select_ln228_7 = select i1 %tmp_40, i23 %add_ln703_18, i23 %sub_ln703_19"   --->   Operation 80 'select' 'select_ln228_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_7, i32 22"   --->   Operation 81 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1333_4 = sext i20 %trunc_ln1333_4"   --->   Operation 82 'sext' 'sext_ln1333_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1333_5 = partselect i20 @_ssdm_op_PartSelect.i20.i23.i32.i32, i23 %select_ln228_7, i32 3, i32 22"   --->   Operation 83 'partselect' 'trunc_ln1333_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1333_5 = sext i20 %trunc_ln1333_5"   --->   Operation 84 'sext' 'sext_ln1333_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (2.28ns)   --->   "%add_ln703_3 = add i23 %select_ln228_8, i23 %sext_ln1333_5"   --->   Operation 85 'add' 'add_ln703_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (2.28ns)   --->   "%sub_ln703_3 = sub i23 %select_ln228_7, i23 %sext_ln1333_4"   --->   Operation 86 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (2.28ns)   --->   "%sub_ln703_21 = sub i23 %select_ln228_8, i23 %sext_ln1333_5"   --->   Operation 87 'sub' 'sub_ln703_21' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (2.28ns)   --->   "%add_ln703_19 = add i23 %select_ln228_7, i23 %sext_ln1333_4"   --->   Operation 88 'add' 'add_ln703_19' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_1)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_7, i32 22"   --->   Operation 89 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_1)   --->   "%select_ln228_9 = select i1 %tmp_43, i22 3933514, i22 0"   --->   Operation 90 'select' 'select_ln228_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.69ns)   --->   "%select_ln228_10 = select i1 %tmp_42, i23 %add_ln703_19, i23 %sub_ln703_3"   --->   Operation 91 'select' 'select_ln228_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.69ns)   --->   "%select_ln228_11 = select i1 %tmp_42, i23 %sub_ln703_21, i23 %add_ln703_3"   --->   Operation 92 'select' 'select_ln228_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_10, i32 22"   --->   Operation 93 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1333_6 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %select_ln228_11, i32 4, i32 22"   --->   Operation 94 'partselect' 'trunc_ln1333_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1333_6 = sext i19 %trunc_ln1333_6"   --->   Operation 95 'sext' 'sext_ln1333_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1333_7 = partselect i19 @_ssdm_op_PartSelect.i19.i23.i32.i32, i23 %select_ln228_10, i32 4, i32 22"   --->   Operation 96 'partselect' 'trunc_ln1333_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1333_7 = sext i19 %trunc_ln1333_7"   --->   Operation 97 'sext' 'sext_ln1333_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (2.28ns)   --->   "%add_ln703_4 = add i23 %select_ln228_11, i23 %sext_ln1333_7"   --->   Operation 98 'add' 'add_ln703_4' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (2.28ns)   --->   "%sub_ln703_4 = sub i23 %select_ln228_10, i23 %sext_ln1333_6"   --->   Operation 99 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (2.28ns)   --->   "%sub_ln703_22 = sub i23 %select_ln228_11, i23 %sext_ln1333_7"   --->   Operation 100 'sub' 'sub_ln703_22' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (2.28ns)   --->   "%add_ln703_20 = add i23 %select_ln228_10, i23 %sext_ln1333_6"   --->   Operation 101 'add' 'add_ln703_20' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.69ns)   --->   "%select_ln228_13 = select i1 %tmp_44, i23 %add_ln703_20, i23 %sub_ln703_4"   --->   Operation 102 'select' 'select_ln228_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.69ns)   --->   "%select_ln228_14 = select i1 %tmp_44, i23 %sub_ln703_22, i23 %add_ln703_4"   --->   Operation 103 'select' 'select_ln228_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_13, i32 22"   --->   Operation 104 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln1333_8 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %select_ln228_14, i32 5, i32 22"   --->   Operation 105 'partselect' 'trunc_ln1333_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln1333_9 = partselect i18 @_ssdm_op_PartSelect.i18.i23.i32.i32, i23 %select_ln228_13, i32 5, i32 22"   --->   Operation 106 'partselect' 'trunc_ln1333_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_13, i32 22"   --->   Operation 107 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.22ns) (out node of the LUT)   --->   "%add_ln101_1 = add i22 %select_ln228_3, i22 %select_ln228_9" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 108 'add' 'add_ln101_1' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.96>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1333_8 = sext i18 %trunc_ln1333_8"   --->   Operation 109 'sext' 'sext_ln1333_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1333_9 = sext i18 %trunc_ln1333_9"   --->   Operation 110 'sext' 'sext_ln1333_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (2.28ns)   --->   "%add_ln703_5 = add i23 %select_ln228_14, i23 %sext_ln1333_9"   --->   Operation 111 'add' 'add_ln703_5' <Predicate = (!tmp_46)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (2.28ns)   --->   "%sub_ln703_5 = sub i23 %select_ln228_13, i23 %sext_ln1333_8"   --->   Operation 112 'sub' 'sub_ln703_5' <Predicate = (!tmp_46)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (2.28ns)   --->   "%sub_ln703_23 = sub i23 %select_ln228_14, i23 %sext_ln1333_9"   --->   Operation 113 'sub' 'sub_ln703_23' <Predicate = (tmp_46)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (2.28ns)   --->   "%add_ln703_21 = add i23 %select_ln228_13, i23 %sext_ln1333_8"   --->   Operation 114 'add' 'add_ln703_21' <Predicate = (tmp_46)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.69ns)   --->   "%select_ln228_16 = select i1 %tmp_46, i23 %add_ln703_21, i23 %sub_ln703_5"   --->   Operation 115 'select' 'select_ln228_16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.69ns)   --->   "%select_ln228_17 = select i1 %tmp_46, i23 %sub_ln703_23, i23 %add_ln703_5"   --->   Operation 116 'select' 'select_ln228_17' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_16, i32 22"   --->   Operation 117 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln1333_s = partselect i17 @_ssdm_op_PartSelect.i17.i23.i32.i32, i23 %select_ln228_17, i32 6, i32 22"   --->   Operation 118 'partselect' 'trunc_ln1333_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1333_10 = sext i17 %trunc_ln1333_s"   --->   Operation 119 'sext' 'sext_ln1333_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln1333_10 = partselect i17 @_ssdm_op_PartSelect.i17.i23.i32.i32, i23 %select_ln228_16, i32 6, i32 22"   --->   Operation 120 'partselect' 'trunc_ln1333_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1333_11 = sext i17 %trunc_ln1333_10"   --->   Operation 121 'sext' 'sext_ln1333_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (2.28ns)   --->   "%add_ln703_6 = add i23 %select_ln228_17, i23 %sext_ln1333_11"   --->   Operation 122 'add' 'add_ln703_6' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (2.28ns)   --->   "%sub_ln703_6 = sub i23 %select_ln228_16, i23 %sext_ln1333_10"   --->   Operation 123 'sub' 'sub_ln703_6' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (2.28ns)   --->   "%sub_ln703_24 = sub i23 %select_ln228_17, i23 %sext_ln1333_11"   --->   Operation 124 'sub' 'sub_ln703_24' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (2.28ns)   --->   "%add_ln703_22 = add i23 %select_ln228_16, i23 %sext_ln1333_10"   --->   Operation 125 'add' 'add_ln703_22' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.69ns)   --->   "%select_ln228_19 = select i1 %tmp_48, i23 %add_ln703_22, i23 %sub_ln703_6"   --->   Operation 126 'select' 'select_ln228_19' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.69ns)   --->   "%select_ln228_20 = select i1 %tmp_48, i23 %sub_ln703_24, i23 %add_ln703_6"   --->   Operation 127 'select' 'select_ln228_20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_19, i32 22"   --->   Operation 128 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1333_11 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %select_ln228_20, i32 7, i32 22"   --->   Operation 129 'partselect' 'trunc_ln1333_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln1333_12 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %select_ln228_19, i32 7, i32 22"   --->   Operation 130 'partselect' 'trunc_ln1333_12' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.96>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_4)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_16, i32 22"   --->   Operation 131 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_4)   --->   "%select_ln228_18 = select i1 %tmp_49, i17 98308, i17 0"   --->   Operation 132 'select' 'select_ln228_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1333_12 = sext i16 %trunc_ln1333_11"   --->   Operation 133 'sext' 'sext_ln1333_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1333_13 = sext i16 %trunc_ln1333_12"   --->   Operation 134 'sext' 'sext_ln1333_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (2.28ns)   --->   "%add_ln703_7 = add i23 %select_ln228_20, i23 %sext_ln1333_13"   --->   Operation 135 'add' 'add_ln703_7' <Predicate = (!tmp_50)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (2.28ns)   --->   "%sub_ln703_7 = sub i23 %select_ln228_19, i23 %sext_ln1333_12"   --->   Operation 136 'sub' 'sub_ln703_7' <Predicate = (!tmp_50)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (2.28ns)   --->   "%sub_ln703_25 = sub i23 %select_ln228_20, i23 %sext_ln1333_13"   --->   Operation 137 'sub' 'sub_ln703_25' <Predicate = (tmp_50)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (2.28ns)   --->   "%add_ln703_23 = add i23 %select_ln228_19, i23 %sext_ln1333_12"   --->   Operation 138 'add' 'add_ln703_23' <Predicate = (tmp_50)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.69ns)   --->   "%select_ln228_22 = select i1 %tmp_50, i23 %add_ln703_23, i23 %sub_ln703_7"   --->   Operation 139 'select' 'select_ln228_22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.69ns)   --->   "%select_ln228_23 = select i1 %tmp_50, i23 %sub_ln703_25, i23 %add_ln703_7"   --->   Operation 140 'select' 'select_ln228_23' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_22, i32 22"   --->   Operation 141 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1333_13 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %select_ln228_23, i32 8, i32 22"   --->   Operation 142 'partselect' 'trunc_ln1333_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1333_14 = sext i15 %trunc_ln1333_13"   --->   Operation 143 'sext' 'sext_ln1333_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1333_14 = partselect i15 @_ssdm_op_PartSelect.i15.i23.i32.i32, i23 %select_ln228_22, i32 8, i32 22"   --->   Operation 144 'partselect' 'trunc_ln1333_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1333_15 = sext i15 %trunc_ln1333_14"   --->   Operation 145 'sext' 'sext_ln1333_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (2.28ns)   --->   "%add_ln703_8 = add i23 %select_ln228_23, i23 %sext_ln1333_15"   --->   Operation 146 'add' 'add_ln703_8' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (2.28ns)   --->   "%sub_ln703_8 = sub i23 %select_ln228_22, i23 %sext_ln1333_14"   --->   Operation 147 'sub' 'sub_ln703_8' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (2.28ns)   --->   "%sub_ln703_26 = sub i23 %select_ln228_23, i23 %sext_ln1333_15"   --->   Operation 148 'sub' 'sub_ln703_26' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (2.28ns)   --->   "%add_ln703_24 = add i23 %select_ln228_22, i23 %sext_ln1333_14"   --->   Operation 149 'add' 'add_ln703_24' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_4)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_22, i32 22"   --->   Operation 150 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_4)   --->   "%select_ln228_24 = select i1 %tmp_53, i17 122882, i17 0"   --->   Operation 151 'select' 'select_ln228_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.69ns)   --->   "%select_ln228_25 = select i1 %tmp_52, i23 %add_ln703_24, i23 %sub_ln703_8"   --->   Operation 152 'select' 'select_ln228_25' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.69ns)   --->   "%select_ln228_26 = select i1 %tmp_52, i23 %sub_ln703_26, i23 %add_ln703_8"   --->   Operation 153 'select' 'select_ln228_26' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_25, i32 22"   --->   Operation 154 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln1333_15 = partselect i14 @_ssdm_op_PartSelect.i14.i23.i32.i32, i23 %select_ln228_26, i32 9, i32 22"   --->   Operation 155 'partselect' 'trunc_ln1333_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln1333_16 = partselect i14 @_ssdm_op_PartSelect.i14.i23.i32.i32, i23 %select_ln228_25, i32 9, i32 22"   --->   Operation 156 'partselect' 'trunc_ln1333_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln101_4 = add i17 %select_ln228_18, i17 %select_ln228_24" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 157 'add' 'add_ln101_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.96>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_5)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_10, i32 22"   --->   Operation 158 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_5)   --->   "%select_ln228_12 = select i1 %tmp_45, i19 393388, i19 0"   --->   Operation 159 'select' 'select_ln228_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_8)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_19, i32 22"   --->   Operation 160 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_8)   --->   "%select_ln228_21 = select i1 %tmp_51, i16 49154, i16 0"   --->   Operation 161 'select' 'select_ln228_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1333_16 = sext i14 %trunc_ln1333_15"   --->   Operation 162 'sext' 'sext_ln1333_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1333_17 = sext i14 %trunc_ln1333_16"   --->   Operation 163 'sext' 'sext_ln1333_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (2.28ns)   --->   "%add_ln703_9 = add i23 %select_ln228_26, i23 %sext_ln1333_17"   --->   Operation 164 'add' 'add_ln703_9' <Predicate = (!tmp_54)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (2.28ns)   --->   "%sub_ln703_9 = sub i23 %select_ln228_25, i23 %sext_ln1333_16"   --->   Operation 165 'sub' 'sub_ln703_9' <Predicate = (!tmp_54)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (2.28ns)   --->   "%sub_ln703_27 = sub i23 %select_ln228_26, i23 %sext_ln1333_17"   --->   Operation 166 'sub' 'sub_ln703_27' <Predicate = (tmp_54)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (2.28ns)   --->   "%add_ln703_25 = add i23 %select_ln228_25, i23 %sext_ln1333_16"   --->   Operation 167 'add' 'add_ln703_25' <Predicate = (tmp_54)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.69ns)   --->   "%select_ln228_28 = select i1 %tmp_54, i23 %add_ln703_25, i23 %sub_ln703_9"   --->   Operation 168 'select' 'select_ln228_28' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.69ns)   --->   "%select_ln228_29 = select i1 %tmp_54, i23 %sub_ln703_27, i23 %add_ln703_9"   --->   Operation 169 'select' 'select_ln228_29' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_28, i32 22"   --->   Operation 170 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln1333_17 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %select_ln228_29, i32 10, i32 22"   --->   Operation 171 'partselect' 'trunc_ln1333_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1333_18 = sext i13 %trunc_ln1333_17"   --->   Operation 172 'sext' 'sext_ln1333_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln1333_18 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %select_ln228_28, i32 10, i32 22"   --->   Operation 173 'partselect' 'trunc_ln1333_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1333_19 = sext i13 %trunc_ln1333_18"   --->   Operation 174 'sext' 'sext_ln1333_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (2.28ns)   --->   "%add_ln703_10 = add i23 %select_ln228_29, i23 %sext_ln1333_19"   --->   Operation 175 'add' 'add_ln703_10' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (2.28ns)   --->   "%sub_ln703_10 = sub i23 %select_ln228_28, i23 %sext_ln1333_18"   --->   Operation 176 'sub' 'sub_ln703_10' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (2.28ns)   --->   "%sub_ln703_28 = sub i23 %select_ln228_29, i23 %sext_ln1333_19"   --->   Operation 177 'sub' 'sub_ln703_28' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (2.28ns)   --->   "%add_ln703_26 = add i23 %select_ln228_28, i23 %sext_ln1333_18"   --->   Operation 178 'add' 'add_ln703_26' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_8)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_28, i32 22"   --->   Operation 179 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_8)   --->   "%select_ln228_30 = select i1 %tmp_57, i16 63490, i16 0"   --->   Operation 180 'select' 'select_ln228_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.69ns)   --->   "%select_ln228_32 = select i1 %tmp_56, i23 %sub_ln703_28, i23 %add_ln703_10"   --->   Operation 181 'select' 'select_ln228_32' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln1333_19 = partselect i12 @_ssdm_op_PartSelect.i12.i23.i32.i32, i23 %select_ln228_32, i32 11, i32 22"   --->   Operation 182 'partselect' 'trunc_ln1333_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_5)   --->   "%sext_ln101 = sext i17 %add_ln101_4" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 183 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (2.13ns) (out node of the LUT)   --->   "%add_ln101_5 = add i19 %sext_ln101, i19 %select_ln228_12" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 184 'add' 'add_ln101_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln101_8 = add i16 %select_ln228_21, i16 %select_ln228_30" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 185 'add' 'add_ln101_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.99>
ST_8 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_10)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_25, i32 22"   --->   Operation 186 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_10)   --->   "%select_ln228_27 = select i1 %tmp_55, i14 12290, i14 0"   --->   Operation 187 'select' 'select_ln228_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.69ns)   --->   "%select_ln228_31 = select i1 %tmp_56, i23 %add_ln703_26, i23 %sub_ln703_10"   --->   Operation 188 'select' 'select_ln228_31' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_31, i32 22"   --->   Operation 189 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1333_20 = sext i12 %trunc_ln1333_19"   --->   Operation 190 'sext' 'sext_ln1333_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln1333_20 = partselect i12 @_ssdm_op_PartSelect.i12.i23.i32.i32, i23 %select_ln228_31, i32 11, i32 22"   --->   Operation 191 'partselect' 'trunc_ln1333_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1333_21 = sext i12 %trunc_ln1333_20"   --->   Operation 192 'sext' 'sext_ln1333_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (2.28ns)   --->   "%add_ln703_27 = add i23 %select_ln228_32, i23 %sext_ln1333_21"   --->   Operation 193 'add' 'add_ln703_27' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (2.28ns)   --->   "%sub_ln703_11 = sub i23 %select_ln228_31, i23 %sext_ln1333_20"   --->   Operation 194 'sub' 'sub_ln703_11' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (2.28ns)   --->   "%sub_ln703_29 = sub i23 %select_ln228_32, i23 %sext_ln1333_21"   --->   Operation 195 'sub' 'sub_ln703_29' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (2.28ns)   --->   "%add_ln703_28 = add i23 %select_ln228_31, i23 %sext_ln1333_20"   --->   Operation 196 'add' 'add_ln703_28' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_9)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_31, i32 22"   --->   Operation 197 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_9)   --->   "%select_ln228_33 = select i1 %tmp_59, i12 3074, i12 0"   --->   Operation 198 'select' 'select_ln228_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.69ns)   --->   "%select_ln228_34 = select i1 %tmp_58, i23 %add_ln703_28, i23 %sub_ln703_11"   --->   Operation 199 'select' 'select_ln228_34' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.69ns)   --->   "%select_ln228_35 = select i1 %tmp_58, i23 %sub_ln703_29, i23 %add_ln703_27"   --->   Operation 200 'select' 'select_ln228_35' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_34, i32 22"   --->   Operation 201 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln1333_21 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %select_ln228_35, i32 12, i32 22"   --->   Operation 202 'partselect' 'trunc_ln1333_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1333_22 = sext i11 %trunc_ln1333_21"   --->   Operation 203 'sext' 'sext_ln1333_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln1333_22 = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %select_ln228_34, i32 12, i32 22"   --->   Operation 204 'partselect' 'trunc_ln1333_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1333_23 = sext i11 %trunc_ln1333_22"   --->   Operation 205 'sext' 'sext_ln1333_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (2.28ns)   --->   "%add_ln703_12 = add i23 %select_ln228_35, i23 %sext_ln1333_23"   --->   Operation 206 'add' 'add_ln703_12' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (2.28ns)   --->   "%sub_ln703_30 = sub i23 %select_ln228_34, i23 %sext_ln1333_22"   --->   Operation 207 'sub' 'sub_ln703_30' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (2.28ns)   --->   "%sub_ln703_31 = sub i23 %select_ln228_35, i23 %sext_ln1333_23"   --->   Operation 208 'sub' 'sub_ln703_31' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (2.28ns)   --->   "%add_ln703_29 = add i23 %select_ln228_34, i23 %sext_ln1333_22"   --->   Operation 209 'add' 'add_ln703_29' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_9)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_34, i32 22"   --->   Operation 210 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_9)   --->   "%select_ln228_36 = select i1 %tmp_61, i12 3586, i12 0"   --->   Operation 211 'select' 'select_ln228_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.69ns)   --->   "%select_ln228_37 = select i1 %tmp_60, i23 %add_ln703_29, i23 %sub_ln703_30"   --->   Operation 212 'select' 'select_ln228_37' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.69ns)   --->   "%select_ln228_38 = select i1 %tmp_60, i23 %sub_ln703_31, i23 %add_ln703_12"   --->   Operation 213 'select' 'select_ln228_38' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_37, i32 22"   --->   Operation 214 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln1333_23 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %select_ln228_38, i32 13, i32 22"   --->   Operation 215 'partselect' 'trunc_ln1333_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln1333_24 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %select_ln228_37, i32 13, i32 22"   --->   Operation 216 'partselect' 'trunc_ln1333_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_37, i32 22"   --->   Operation 217 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln101_9 = add i12 %select_ln228_36, i12 %select_ln228_33" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 218 'add' 'add_ln101_9' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_10)   --->   "%sext_ln101_3 = sext i12 %add_ln101_9" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 219 'sext' 'sext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln101_10 = add i14 %sext_ln101_3, i14 %select_ln228_27" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 220 'add' 'add_ln101_10' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.96>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1333_24 = sext i10 %trunc_ln1333_23"   --->   Operation 221 'sext' 'sext_ln1333_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1333_25 = sext i10 %trunc_ln1333_24"   --->   Operation 222 'sext' 'sext_ln1333_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (2.28ns)   --->   "%add_ln703_13 = add i23 %select_ln228_38, i23 %sext_ln1333_25"   --->   Operation 223 'add' 'add_ln703_13' <Predicate = (!tmp_62)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (2.28ns)   --->   "%sub_ln703_13 = sub i23 %select_ln228_37, i23 %sext_ln1333_24"   --->   Operation 224 'sub' 'sub_ln703_13' <Predicate = (!tmp_62)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (2.28ns)   --->   "%sub_ln703_32 = sub i23 %select_ln228_38, i23 %sext_ln1333_25"   --->   Operation 225 'sub' 'sub_ln703_32' <Predicate = (tmp_62)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (2.28ns)   --->   "%add_ln703_30 = add i23 %select_ln228_37, i23 %sext_ln1333_24"   --->   Operation 226 'add' 'add_ln703_30' <Predicate = (tmp_62)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.69ns)   --->   "%select_ln228_40 = select i1 %tmp_62, i23 %add_ln703_30, i23 %sub_ln703_13"   --->   Operation 227 'select' 'select_ln228_40' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (0.69ns)   --->   "%select_ln228_41 = select i1 %tmp_62, i23 %sub_ln703_32, i23 %add_ln703_13"   --->   Operation 228 'select' 'select_ln228_41' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_40, i32 22"   --->   Operation 229 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln1333_25 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %select_ln228_41, i32 14, i32 22"   --->   Operation 230 'partselect' 'trunc_ln1333_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1333_26 = sext i9 %trunc_ln1333_25"   --->   Operation 231 'sext' 'sext_ln1333_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln1333_26 = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %select_ln228_40, i32 14, i32 22"   --->   Operation 232 'partselect' 'trunc_ln1333_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1333_27 = sext i9 %trunc_ln1333_26"   --->   Operation 233 'sext' 'sext_ln1333_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (2.28ns)   --->   "%add_ln703_14 = add i23 %select_ln228_41, i23 %sext_ln1333_27"   --->   Operation 234 'add' 'add_ln703_14' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (2.28ns)   --->   "%sub_ln703_14 = sub i23 %select_ln228_40, i23 %sext_ln1333_26"   --->   Operation 235 'sub' 'sub_ln703_14' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (2.28ns)   --->   "%sub_ln703_33 = sub i23 %select_ln228_41, i23 %sext_ln1333_27"   --->   Operation 236 'sub' 'sub_ln703_33' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (2.28ns)   --->   "%add_ln703_31 = add i23 %select_ln228_40, i23 %sext_ln1333_26"   --->   Operation 237 'add' 'add_ln703_31' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_40, i32 22"   --->   Operation 238 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.69ns)   --->   "%select_ln228_43 = select i1 %tmp_64, i23 %add_ln703_31, i23 %sub_ln703_14"   --->   Operation 239 'select' 'select_ln228_43' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 240 [1/1] (0.69ns)   --->   "%select_ln228_44 = select i1 %tmp_64, i23 %sub_ln703_33, i23 %add_ln703_14"   --->   Operation 240 'select' 'select_ln228_44' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_43, i32 22"   --->   Operation 241 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln1333_27 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %select_ln228_44, i32 15, i32 22"   --->   Operation 242 'partselect' 'trunc_ln1333_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln1333_28 = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %select_ln228_43, i32 15, i32 22"   --->   Operation 243 'partselect' 'trunc_ln1333_28' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.98>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1333_28 = sext i8 %trunc_ln1333_27"   --->   Operation 244 'sext' 'sext_ln1333_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1333_29 = sext i8 %trunc_ln1333_28"   --->   Operation 245 'sext' 'sext_ln1333_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (2.28ns)   --->   "%add_ln703_15 = add i23 %select_ln228_44, i23 %sext_ln1333_29"   --->   Operation 246 'add' 'add_ln703_15' <Predicate = (!tmp_66)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (2.28ns)   --->   "%sub_ln703_15 = sub i23 %select_ln228_43, i23 %sext_ln1333_28"   --->   Operation 247 'sub' 'sub_ln703_15' <Predicate = (!tmp_66)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (2.28ns)   --->   "%sub_ln703_34 = sub i23 %select_ln228_44, i23 %sext_ln1333_29"   --->   Operation 248 'sub' 'sub_ln703_34' <Predicate = (tmp_66)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (2.28ns)   --->   "%add_ln703_32 = add i23 %select_ln228_43, i23 %sext_ln1333_28"   --->   Operation 249 'add' 'add_ln703_32' <Predicate = (tmp_66)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [1/1] (0.69ns)   --->   "%select_ln228_47 = select i1 %tmp_66, i23 %sub_ln703_34, i23 %add_ln703_15"   --->   Operation 250 'select' 'select_ln228_47' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln1333_29 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %select_ln228_47, i32 16, i32 22"   --->   Operation 251 'partselect' 'trunc_ln1333_29' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.96>
ST_11 : Operation 252 [1/1] (0.69ns)   --->   "%select_ln228_46 = select i1 %tmp_66, i23 %add_ln703_32, i23 %sub_ln703_15"   --->   Operation 252 'select' 'select_ln228_46' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_46, i32 22"   --->   Operation 253 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1333_30 = sext i7 %trunc_ln1333_29"   --->   Operation 254 'sext' 'sext_ln1333_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln1333_30 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %select_ln228_46, i32 16, i32 22"   --->   Operation 255 'partselect' 'trunc_ln1333_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1333_31 = sext i7 %trunc_ln1333_30"   --->   Operation 256 'sext' 'sext_ln1333_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (2.28ns)   --->   "%add_ln703_16 = add i23 %select_ln228_47, i23 %sext_ln1333_31"   --->   Operation 257 'add' 'add_ln703_16' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (2.28ns)   --->   "%sub_ln703_16 = sub i23 %select_ln228_46, i23 %sext_ln1333_30"   --->   Operation 258 'sub' 'sub_ln703_16' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (2.28ns)   --->   "%sub_ln703_35 = sub i23 %select_ln228_47, i23 %sext_ln1333_31"   --->   Operation 259 'sub' 'sub_ln703_35' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (2.28ns)   --->   "%add_ln703_33 = add i23 %select_ln228_46, i23 %sext_ln1333_30"   --->   Operation 260 'add' 'add_ln703_33' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_13)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_46, i32 22"   --->   Operation 261 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_13)   --->   "%select_ln228_48 = select i1 %tmp_69, i7 98, i7 0"   --->   Operation 262 'select' 'select_ln228_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.69ns)   --->   "%select_ln228_49 = select i1 %tmp_68, i23 %add_ln703_33, i23 %sub_ln703_16"   --->   Operation 263 'select' 'select_ln228_49' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 264 [1/1] (0.69ns)   --->   "%select_ln228_50 = select i1 %tmp_68, i23 %sub_ln703_35, i23 %add_ln703_16"   --->   Operation 264 'select' 'select_ln228_50' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_49, i32 22"   --->   Operation 265 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln1333_31 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %select_ln228_50, i32 17, i32 22"   --->   Operation 266 'partselect' 'trunc_ln1333_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln1333_32 = partselect i6 @_ssdm_op_PartSelect.i6.i23.i32.i32, i23 %select_ln228_49, i32 17, i32 22"   --->   Operation 267 'partselect' 'trunc_ln1333_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1333_33 = sext i6 %trunc_ln1333_32"   --->   Operation 268 'sext' 'sext_ln1333_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (2.28ns)   --->   "%add_ln703_17 = add i23 %select_ln228_50, i23 %sext_ln1333_33"   --->   Operation 269 'add' 'add_ln703_17' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (2.28ns)   --->   "%sub_ln703_36 = sub i23 %select_ln228_50, i23 %sext_ln1333_33"   --->   Operation 270 'sub' 'sub_ln703_36' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_13)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_49, i32 22"   --->   Operation 271 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_13)   --->   "%select_ln228_51 = select i1 %tmp_71, i7 114, i7 0"   --->   Operation 272 'select' 'select_ln228_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%tmp = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %add_ln703_17, i32 18, i32 22"   --->   Operation 273 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %sub_ln703_36, i32 18, i32 22"   --->   Operation 274 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln101_13 = add i7 %select_ln228_51, i7 %select_ln228_48" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 275 'add' 'add_ln101_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.26>
ST_12 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln101)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %y_V, i32 21"   --->   Operation 276 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln101)   --->   "%select_ln228 = select i1 %tmp_37, i22 2547206, i22 0"   --->   Operation 277 'select' 'select_ln228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 278 [1/1] (0.70ns)   --->   "%select_ln228_6 = select i1 %tmp_41, i21 1583396, i21 0"   --->   Operation 278 'select' 'select_ln228_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 279 [1/1] (0.78ns)   --->   "%select_ln228_15 = select i1 %tmp_47, i21 2031638, i21 0"   --->   Operation 279 'select' 'select_ln228_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 280 [1/1] (0.96ns)   --->   "%select_ln228_39 = select i1 %tmp_63, i10 770, i10 0"   --->   Operation 280 'select' 'select_ln228_39' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 281 [1/1] (1.24ns)   --->   "%select_ln228_42 = select i1 %tmp_65, i10 898, i10 0"   --->   Operation 281 'select' 'select_ln228_42' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_14)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_43, i32 22"   --->   Operation 282 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_14)   --->   "%select_ln228_45 = select i1 %tmp_67, i8 194, i8 0"   --->   Operation 283 'select' 'select_ln228_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1333_32 = sext i6 %trunc_ln1333_31"   --->   Operation 284 'sext' 'sext_ln1333_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (2.28ns)   --->   "%sub_ln703_17 = sub i23 %select_ln228_49, i23 %sext_ln1333_32"   --->   Operation 285 'sub' 'sub_ln703_17' <Predicate = (!tmp_70)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [1/1] (2.28ns)   --->   "%add_ln703_34 = add i23 %select_ln228_49, i23 %sext_ln1333_32"   --->   Operation 286 'add' 'add_ln703_34' <Predicate = (tmp_70)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 287 [1/1] (0.69ns)   --->   "%select_ln228_52 = select i1 %tmp_70, i23 %add_ln703_34, i23 %sub_ln703_17"   --->   Operation 287 'select' 'select_ln228_52' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_1)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_52, i32 22"   --->   Operation 288 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (1.21ns)   --->   "%select_ln228_53 = select i1 %tmp_70, i5 %tmp_s, i5 %tmp"   --->   Operation 289 'select' 'select_ln228_53' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1333_34 = sext i5 %select_ln228_53"   --->   Operation 290 'sext' 'sext_ln1333_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (2.28ns)   --->   "%sub_ln703_18 = sub i23 %select_ln228_52, i23 %sext_ln1333_34"   --->   Operation 291 'sub' 'sub_ln703_18' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (2.28ns)   --->   "%add_ln703_35 = add i23 %select_ln228_52, i23 %sext_ln1333_34"   --->   Operation 292 'add' 'add_ln703_35' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln101)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %select_ln228_52, i32 22"   --->   Operation 293 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln101)   --->   "%select_ln101 = select i1 %tmp_73, i22 4194298, i22 0" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 294 'select' 'select_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_1)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %sub_ln703_18, i32 22" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 295 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_1)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %add_ln703_35, i32 22" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 296 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln101_1)   --->   "%select_ln228_54 = select i1 %tmp_72, i1 %tmp_75, i1 %tmp_74"   --->   Operation 297 'select' 'select_ln228_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (2.25ns) (out node of the LUT)   --->   "%add_ln101 = add i22 %select_ln101, i22 %select_ln228" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 298 'add' 'add_ln101' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_3 = add i21 %select_ln228_6, i21 %select_ln228_15" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 299 'add' 'add_ln101_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln101_1 = sext i19 %add_ln101_5" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 300 'sext' 'sext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%add_ln101_6 = add i21 %sext_ln101_1, i21 %add_ln101_3" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 301 'add' 'add_ln101_6' <Predicate = true> <Delay = 4.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_12 = add i10 %select_ln228_42, i10 %select_ln228_39" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 302 'add' 'add_ln101_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_14)   --->   "%sext_ln101_5 = sext i7 %add_ln101_13" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 303 'sext' 'sext_ln101_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (1.87ns) (out node of the LUT)   --->   "%add_ln101_14 = add i8 %sext_ln101_5, i8 %select_ln228_45" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 304 'add' 'add_ln101_14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln101_6 = sext i8 %add_ln101_14" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 305 'sext' 'sext_ln101_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln101_15 = add i10 %sext_ln101_6, i10 %add_ln101_12" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 306 'add' 'add_ln101_15' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 307 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln101_1 = select i1 %select_ln228_54, i22 1827947, i22 1827949" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 307 'select' 'select_ln101_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.07>
ST_13 : Operation 308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_2 = add i22 %add_ln101_1, i22 %add_ln101" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 308 'add' 'add_ln101_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln101_2 = sext i21 %add_ln101_6" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 309 'sext' 'sext_ln101_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln101_7 = add i22 %sext_ln101_2, i22 %add_ln101_2" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 310 'add' 'add_ln101_7' <Predicate = true> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln101_4 = sext i14 %add_ln101_10" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 311 'sext' 'sext_ln101_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_11 = add i16 %sext_ln101_4, i16 %add_ln101_8" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 312 'add' 'add_ln101_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln101_7 = sext i10 %add_ln101_15" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 313 'sext' 'sext_ln101_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln101_16 = add i16 %sext_ln101_7, i16 %add_ln101_11" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 314 'add' 'add_ln101_16' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 14 <SV = 13> <Delay = 6.33>
ST_14 : Operation 315 [1/1] (0.97ns)   --->   "%and_ln608 = and i1 %icmp_ln870, i1 %icmp_ln1494_1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:608]   --->   Operation 315 'and' 'and_ln608' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 316 [1/1] (0.97ns)   --->   "%and_ln612 = and i1 %icmp_ln870, i1 %icmp_ln870_1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:612]   --->   Operation 316 'and' 'and_ln612' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 317 [1/1] (0.97ns)   --->   "%and_ln616 = and i1 %icmp_ln1494, i1 %icmp_ln870_2" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:616]   --->   Operation 317 'and' 'and_ln616' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 318 [1/1] (0.97ns)   --->   "%and_ln620 = and i1 %icmp_ln870_3, i1 %icmp_ln870_2" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:620]   --->   Operation 318 'and' 'and_ln620' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln101_8 = sext i16 %add_ln101_16" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 319 'sext' 'sext_ln101_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_17 = add i22 %sext_ln101_8, i22 %add_ln101_7" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 320 'add' 'add_ln101_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 321 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln101_18 = add i22 %select_ln101_1, i22 %add_ln101_17" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101]   --->   Operation 321 'add' 'add_ln101_18' <Predicate = true> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i22 %add_ln101_18"   --->   Operation 322 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 323 [1/1] (2.25ns)   --->   "%z_V = sub i23 1647072, i23 %sext_ln703_1"   --->   Operation 323 'sub' 'z_V' <Predicate = (icmp_ln1494_2)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 324 [1/1] (0.97ns)   --->   "%or_ln612 = or i1 %and_ln608, i1 %and_ln612" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:612]   --->   Operation 324 'or' 'or_ln612' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 325 [1/1] (0.97ns)   --->   "%or_ln616 = or i1 %or_ln612, i1 %and_ln616" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:616]   --->   Operation 325 'or' 'or_ln616' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_1)   --->   "%xor_ln612 = xor i1 %or_ln612, i1 1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:612]   --->   Operation 326 'xor' 'xor_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 327 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616_1 = and i1 %and_ln616, i1 %xor_ln612" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:616]   --->   Operation 327 'and' 'and_ln616_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.89>
ST_15 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node out_V_2)   --->   "%select_ln631 = select i1 %icmp_ln870, i16 0, i16 46234" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:631]   --->   Operation 328 'select' 'select_ln631' <Predicate = (!and_ln608)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 329 [1/1] (0.69ns)   --->   "%z_V_1 = select i1 %icmp_ln1494_2, i23 %z_V, i23 %sext_ln703_1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:677]   --->   Operation 329 'select' 'z_V_1' <Predicate = (!and_ln608)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 330 [1/1] (0.97ns)   --->   "%and_ln681 = and i1 %icmp_ln870_1, i1 %icmp_ln1494" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:681]   --->   Operation 330 'and' 'and_ln681' <Predicate = (!and_ln608)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 331 [1/1] (2.28ns)   --->   "%ret_V = sub i23 3294144, i23 %z_V_1"   --->   Operation 331 'sub' 'ret_V' <Predicate = (!and_ln608)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 332 [1/1] (2.28ns)   --->   "%ret_V_1 = add i23 %z_V_1, i23 5094464"   --->   Operation 332 'add' 'ret_V_1' <Predicate = (!and_ln608)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 333 [1/1] (2.28ns)   --->   "%r = sub i23 0, i23 %z_V_1"   --->   Operation 333 'sub' 'r' <Predicate = (!and_ln608)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 334 [1/1] (0.97ns)   --->   "%or_ln620 = or i1 %or_ln616, i1 %and_ln620" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:620]   --->   Operation 334 'or' 'or_ln620' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 335 [1/1] (0.97ns)   --->   "%or_ln1498 = or i1 %or_ln620, i1 %icmp_ln1498_2"   --->   Operation 335 'or' 'or_ln1498' <Predicate = (!and_ln608)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln681)   --->   "%xor_ln1498 = xor i1 %or_ln1498, i1 1"   --->   Operation 336 'xor' 'xor_ln1498' <Predicate = (!and_ln608)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln681)   --->   "%and_ln681_1 = and i1 %and_ln681, i1 %xor_ln1498" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:681]   --->   Operation 337 'and' 'and_ln681_1' <Predicate = (!and_ln608)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [1/1] (0.97ns)   --->   "%or_ln681 = or i1 %or_ln1498, i1 %and_ln681" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:681]   --->   Operation 338 'or' 'or_ln681' <Predicate = (!and_ln608)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node out_V)   --->   "%xor_ln681 = xor i1 %or_ln681, i1 1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:681]   --->   Operation 339 'xor' 'xor_ln681' <Predicate = (!and_ln608)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node out_V)   --->   "%and_ln684 = and i1 %icmp_ln684, i1 %xor_ln681" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:684]   --->   Operation 340 'and' 'and_ln684' <Predicate = (!and_ln608)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln687_1)   --->   "%or_ln684_1 = or i1 %or_ln681, i1 %icmp_ln684" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:684]   --->   Operation 341 'or' 'or_ln684_1' <Predicate = (!and_ln608)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln687_1)   --->   "%xor_ln684 = xor i1 %or_ln684_1, i1 1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:684]   --->   Operation 342 'xor' 'xor_ln684' <Predicate = (!and_ln608)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln687_1)   --->   "%and_ln687 = and i1 %icmp_ln870_3, i1 %xor_ln684" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:687]   --->   Operation 343 'and' 'and_ln687' <Predicate = (!and_ln608)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 344 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln687_1 = and i1 %and_ln687, i1 %icmp_ln1494_1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:687]   --->   Operation 344 'and' 'and_ln687_1' <Predicate = (!and_ln608)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node out_V)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %r, i32 7, i32 22" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:687]   --->   Operation 345 'partselect' 'tmp_17' <Predicate = (!and_ln608)> <Delay = 0.00>
ST_15 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node out_V)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_1, i32 7, i32 22" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:687]   --->   Operation 346 'partselect' 'tmp_18' <Predicate = (!and_ln608)> <Delay = 0.00>
ST_15 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln681)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:687]   --->   Operation 347 'partselect' 'tmp_19' <Predicate = (!and_ln608)> <Delay = 0.00>
ST_15 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln681)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %z_V_1, i32 7, i32 22" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:687]   --->   Operation 348 'partselect' 'tmp_20' <Predicate = (!and_ln608)> <Delay = 0.00>
ST_15 : Operation 349 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln681 = select i1 %and_ln681_1, i16 %tmp_19, i16 %tmp_20" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:681]   --->   Operation 349 'select' 'select_ln681' <Predicate = (!and_ln608)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node out_V)   --->   "%select_ln684 = select i1 %and_ln684, i16 %tmp_18, i16 %select_ln681" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:684]   --->   Operation 350 'select' 'select_ln684' <Predicate = (!and_ln608)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 351 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_V = select i1 %and_ln687_1, i16 %tmp_17, i16 %select_ln684" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:687]   --->   Operation 351 'select' 'out_V' <Predicate = (!and_ln608)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln1498)   --->   "%xor_ln620 = xor i1 %or_ln620, i1 1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:620]   --->   Operation 352 'xor' 'xor_ln620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 353 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1498 = and i1 %icmp_ln1498_2, i1 %xor_ln620"   --->   Operation 353 'and' 'and_ln1498' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node out_V_2)   --->   "%xor_ln1494 = xor i1 %icmp_ln1494, i1 1"   --->   Operation 354 'xor' 'xor_ln1494' <Predicate = (!and_ln608)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node out_V_2)   --->   "%and_ln1494 = and i1 %and_ln1498, i1 %xor_ln1494"   --->   Operation 355 'and' 'and_ln1494' <Predicate = (!and_ln608)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node out_V_2)   --->   "%out_V_1 = select i1 %and_ln1494, i16 %select_ln631, i16 %out_V"   --->   Operation 356 'select' 'out_V_1' <Predicate = (!and_ln608)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 357 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_V_2 = select i1 %and_ln608, i16 0, i16 %out_V_1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:608]   --->   Operation 357 'select' 'out_V_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node out_V_3)   --->   "%xor_ln608 = xor i1 %and_ln608, i1 1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:608]   --->   Operation 358 'xor' 'xor_ln608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node out_V_3)   --->   "%and_ln612_1 = and i1 %and_ln612, i1 %xor_ln608" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:612]   --->   Operation 359 'and' 'and_ln612_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node out_V_3)   --->   "%select_ln616 = select i1 %and_ln616_1, i16 12867, i16 25735" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:616]   --->   Operation 360 'select' 'select_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node out_V_3)   --->   "%or_ln616_1 = or i1 %and_ln616_1, i1 %and_ln612_1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:616]   --->   Operation 361 'or' 'or_ln616_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 362 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_V_3 = select i1 %or_ln616_1, i16 %select_ln616, i16 %out_V_2" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:616]   --->   Operation 362 'select' 'out_V_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 363 [1/1] (0.97ns)   --->   "%and_ln1494_1 = and i1 %and_ln1498, i1 %icmp_ln1494"   --->   Operation 363 'and' 'and_ln1494_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.97>
ST_16 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node out_V_4)   --->   "%xor_ln616 = xor i1 %or_ln616, i1 1" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:616]   --->   Operation 364 'xor' 'xor_ln616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node out_V_4)   --->   "%and_ln620_1 = and i1 %and_ln620, i1 %xor_ln616" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:620]   --->   Operation 365 'and' 'and_ln620_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node out_V_4)   --->   "%select_ln1494 = select i1 %and_ln1494_1, i16 6433, i16 52668"   --->   Operation 366 'select' 'select_ln1494' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node out_V_4)   --->   "%or_ln1494 = or i1 %and_ln1494_1, i1 %and_ln620_1"   --->   Operation 367 'or' 'or_ln1494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 368 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_V_4 = select i1 %or_ln1494, i16 %select_ln1494, i16 %out_V_3"   --->   Operation 368 'select' 'out_V_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%ret_ln695 = ret i16 %out_V_4" [E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:695]   --->   Operation 369 'ret' 'ret_ln695' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 5.16ns
The critical path consists of the following:
	wire read on port 'in2' [3]  (0 ns)
	'icmp' operation ('icmp_ln1498_1') [11]  (2.43 ns)
	'select' operation ('signin2', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:602) [13]  (0.993 ns)
	'icmp' operation ('icmp_ln870_1') [16]  (0.959 ns)
	'select' operation ('in2abs.V', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:648) [28]  (0.781 ns)

 <State 2>: 5.39ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494_2') [30]  (2.43 ns)
	'select' operation ('y.V', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:669) [33]  (0.701 ns)
	'add' operation ('add_ln703') [39]  (2.26 ns)

 <State 3>: 6.66ns
The critical path consists of the following:
	'select' operation ('select_ln228_1') [44]  (0.698 ns)
	'add' operation ('add_ln703_2') [54]  (2.28 ns)
	'select' operation ('select_ln228_4') [57]  (0.698 ns)
	'add' operation ('add_ln703_11') [64]  (2.28 ns)
	'select' operation ('select_ln228_8') [71]  (0.698 ns)

 <State 4>: 6.66ns
The critical path consists of the following:
	'select' operation ('select_ln228_7') [70]  (0.698 ns)
	'add' operation ('add_ln703_19') [80]  (2.28 ns)
	'select' operation ('select_ln228_10') [83]  (0.698 ns)
	'sub' operation ('sub_ln703_4') [91]  (2.28 ns)
	'select' operation ('select_ln228_13') [96]  (0.698 ns)

 <State 5>: 5.96ns
The critical path consists of the following:
	'sub' operation ('sub_ln703_5') [104]  (2.28 ns)
	'select' operation ('select_ln228_16') [109]  (0.698 ns)
	'sub' operation ('sub_ln703_6') [117]  (2.28 ns)
	'select' operation ('select_ln228_19') [122]  (0.698 ns)

 <State 6>: 5.96ns
The critical path consists of the following:
	'add' operation ('add_ln703_23') [132]  (2.28 ns)
	'select' operation ('select_ln228_22') [135]  (0.698 ns)
	'sub' operation ('sub_ln703_8') [143]  (2.28 ns)
	'select' operation ('select_ln228_25') [148]  (0.698 ns)

 <State 7>: 5.96ns
The critical path consists of the following:
	'add' operation ('add_ln703_25') [158]  (2.28 ns)
	'select' operation ('select_ln228_28') [161]  (0.698 ns)
	'add' operation ('add_ln703_10') [168]  (2.28 ns)
	'select' operation ('select_ln228_32') [175]  (0.698 ns)

 <State 8>: 7ns
The critical path consists of the following:
	'select' operation ('select_ln228_31') [174]  (0.698 ns)
	'add' operation ('add_ln703_28') [184]  (2.28 ns)
	'select' operation ('select_ln228_34') [187]  (0.698 ns)
	'select' operation ('select_ln228_36') [199]  (0 ns)
	'add' operation ('add_ln101_9', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101) [290]  (1.64 ns)
	'add' operation ('add_ln101_10', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101) [292]  (1.68 ns)

 <State 9>: 5.96ns
The critical path consists of the following:
	'add' operation ('add_ln703_30') [210]  (2.28 ns)
	'select' operation ('select_ln228_40') [213]  (0.698 ns)
	'sub' operation ('sub_ln703_14') [221]  (2.28 ns)
	'select' operation ('select_ln228_43') [226]  (0.698 ns)

 <State 10>: 2.98ns
The critical path consists of the following:
	'sub' operation ('sub_ln703_34') [235]  (2.28 ns)
	'select' operation ('select_ln228_47') [240]  (0.698 ns)

 <State 11>: 5.96ns
The critical path consists of the following:
	'select' operation ('select_ln228_46') [239]  (0.698 ns)
	'add' operation ('add_ln703_16') [246]  (2.28 ns)
	'select' operation ('select_ln228_50') [253]  (0.698 ns)
	'add' operation ('add_ln703_17') [259]  (2.28 ns)

 <State 12>: 6.26ns
The critical path consists of the following:
	'sub' operation ('sub_ln703_17') [260]  (2.28 ns)
	'select' operation ('select_ln228_52') [265]  (0.698 ns)
	'sub' operation ('sub_ln703_18') [271]  (2.28 ns)
	'select' operation ('select_ln228_54') [277]  (0 ns)
	'select' operation ('select_ln101_1', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101) [305]  (0.993 ns)

 <State 13>: 4.08ns
The critical path consists of the following:
	'add' operation ('add_ln101_2', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101) [280]  (0 ns)
	'add' operation ('add_ln101_7', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101) [288]  (4.08 ns)

 <State 14>: 6.33ns
The critical path consists of the following:
	'add' operation ('add_ln101_17', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101) [304]  (0 ns)
	'add' operation ('add_ln101_18', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:101) [306]  (4.08 ns)
	'sub' operation ('z.V') [308]  (2.26 ns)

 <State 15>: 6.89ns
The critical path consists of the following:
	'select' operation ('z.V', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:677) [309]  (0.698 ns)
	'sub' operation ('ret.V') [311]  (2.28 ns)
	'select' operation ('select_ln681', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:681) [333]  (0.978 ns)
	'select' operation ('select_ln684', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:684) [334]  (0 ns)
	'select' operation ('out.V', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:687) [335]  (0.978 ns)
	'select' operation ('out.V') [340]  (0 ns)
	'select' operation ('out.V', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:608) [341]  (0.978 ns)
	'select' operation ('out.V', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:616) [348]  (0.978 ns)

 <State 16>: 0.978ns
The critical path consists of the following:
	'xor' operation ('xor_ln616', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:616) [349]  (0 ns)
	'and' operation ('and_ln620_1', E:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_cordic_apfixed.h:620) [350]  (0 ns)
	'or' operation ('or_ln1494') [353]  (0 ns)
	'select' operation ('out.V') [354]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
