Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  5 13:44:08 2019
| Host         : DESKTOP-U1OB0E7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3136 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8304 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.669        0.000                      0                   33        0.259        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.669        0.000                      0                   33        0.259        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 2.048ns (47.264%)  route 2.285ns (52.736%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.432     4.591    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y35         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.379     4.970 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.666     5.636    clk_gen/count2[10]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.115     5.751 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.592     6.342    clk_gen/count20_carry_i_8_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.264     6.606 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.028     7.634    clk_gen/count20_carry_i_4_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I2_O)        0.105     7.739 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.739    clk_gen/count2_0[4]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.071 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__0_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.463 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.463    clk_gen/count20_carry__3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.659 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.659    clk_gen/count20_carry__5_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.924 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.924    clk_gen/p_0_in[30]
    SLICE_X61Y40         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.329    14.329    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y40         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.240    14.569    
                         clock uncertainty           -0.035    14.534    
    SLICE_X61Y40         FDRE (Setup_fdre_C_D)        0.059    14.593    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.983ns (46.461%)  route 2.285ns (53.539%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.432     4.591    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y35         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.379     4.970 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.666     5.636    clk_gen/count2[10]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.115     5.751 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.592     6.342    clk_gen/count20_carry_i_8_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.264     6.606 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.028     7.634    clk_gen/count20_carry_i_4_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I2_O)        0.105     7.739 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.739    clk_gen/count2_0[4]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.071 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__0_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.463 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.463    clk_gen/count20_carry__3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.659 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.659    clk_gen/count20_carry__5_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.859 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.859    clk_gen/p_0_in[31]
    SLICE_X61Y40         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.329    14.329    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y40         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.240    14.569    
                         clock uncertainty           -0.035    14.534    
    SLICE_X61Y40         FDRE (Setup_fdre_C_D)        0.059    14.593    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.964ns (46.222%)  route 2.285ns (53.778%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.432     4.591    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y35         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.379     4.970 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.666     5.636    clk_gen/count2[10]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.115     5.751 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.592     6.342    clk_gen/count20_carry_i_8_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.264     6.606 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.028     7.634    clk_gen/count20_carry_i_4_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I2_O)        0.105     7.739 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.739    clk_gen/count2_0[4]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.071 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__0_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.463 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.463    clk_gen/count20_carry__3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.659 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.659    clk_gen/count20_carry__5_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.840 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.840    clk_gen/p_0_in[29]
    SLICE_X61Y40         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.329    14.329    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y40         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.240    14.569    
                         clock uncertainty           -0.035    14.534    
    SLICE_X61Y40         FDRE (Setup_fdre_C_D)        0.059    14.593    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  5.753    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.235ns  (logic 1.950ns (46.044%)  route 2.285ns (53.956%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.432     4.591    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y35         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.379     4.970 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.666     5.636    clk_gen/count2[10]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.115     5.751 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.592     6.342    clk_gen/count20_carry_i_8_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.264     6.606 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.028     7.634    clk_gen/count20_carry_i_4_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I2_O)        0.105     7.739 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.739    clk_gen/count2_0[4]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.071 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__0_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.463 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.463    clk_gen/count20_carry__3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.826 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.826    clk_gen/p_0_in[26]
    SLICE_X61Y39         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.328    14.328    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y39         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.240    14.568    
                         clock uncertainty           -0.035    14.533    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)        0.059    14.592    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.945ns (45.980%)  route 2.285ns (54.020%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.432     4.591    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y35         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.379     4.970 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.666     5.636    clk_gen/count2[10]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.115     5.751 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.592     6.342    clk_gen/count20_carry_i_8_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.264     6.606 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.028     7.634    clk_gen/count20_carry_i_4_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I2_O)        0.105     7.739 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.739    clk_gen/count2_0[4]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.071 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__0_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.463 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.463    clk_gen/count20_carry__3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.821 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.821    clk_gen/p_0_in[28]
    SLICE_X61Y39         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.328    14.328    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y39         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.240    14.568    
                         clock uncertainty           -0.035    14.533    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)        0.059    14.592    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.885ns (45.203%)  route 2.285ns (54.797%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.432     4.591    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y35         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.379     4.970 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.666     5.636    clk_gen/count2[10]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.115     5.751 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.592     6.342    clk_gen/count20_carry_i_8_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.264     6.606 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.028     7.634    clk_gen/count20_carry_i_4_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I2_O)        0.105     7.739 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.739    clk_gen/count2_0[4]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.071 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__0_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.463 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.463    clk_gen/count20_carry__3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.761 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     8.761    clk_gen/p_0_in[27]
    SLICE_X61Y39         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.328    14.328    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y39         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.240    14.568    
                         clock uncertainty           -0.035    14.533    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)        0.059    14.592    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.866ns (44.952%)  route 2.285ns (55.048%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 14.328 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.432     4.591    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y35         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.379     4.970 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.666     5.636    clk_gen/count2[10]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.115     5.751 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.592     6.342    clk_gen/count20_carry_i_8_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.264     6.606 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.028     7.634    clk_gen/count20_carry_i_4_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I2_O)        0.105     7.739 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.739    clk_gen/count2_0[4]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.071 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__0_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.463 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.463    clk_gen/count20_carry__3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.561 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.561    clk_gen/count20_carry__4_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.742 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.742    clk_gen/p_0_in[25]
    SLICE_X61Y39         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.328    14.328    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y39         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.240    14.568    
                         clock uncertainty           -0.035    14.533    
    SLICE_X61Y39         FDRE (Setup_fdre_C_D)        0.059    14.592    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.852ns (44.766%)  route 2.285ns (55.234%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.432     4.591    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y35         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.379     4.970 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.666     5.636    clk_gen/count2[10]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.115     5.751 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.592     6.342    clk_gen/count20_carry_i_8_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.264     6.606 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.028     7.634    clk_gen/count20_carry_i_4_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I2_O)        0.105     7.739 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.739    clk_gen/count2_0[4]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.071 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__0_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.463 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.463    clk_gen/count20_carry__3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.728 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.728    clk_gen/p_0_in[22]
    SLICE_X61Y38         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.327    14.327    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y38         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.240    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X61Y38         FDRE (Setup_fdre_C_D)        0.059    14.591    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.847ns (44.699%)  route 2.285ns (55.301%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.432     4.591    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y35         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.379     4.970 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.666     5.636    clk_gen/count2[10]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.115     5.751 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.592     6.342    clk_gen/count20_carry_i_8_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.264     6.606 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.028     7.634    clk_gen/count20_carry_i_4_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I2_O)        0.105     7.739 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.739    clk_gen/count2_0[4]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.071 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__0_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.463 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.463    clk_gen/count20_carry__3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.723 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.723    clk_gen/p_0_in[24]
    SLICE_X61Y38         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.327    14.327    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y38         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.240    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X61Y38         FDRE (Setup_fdre_C_D)        0.059    14.591    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.787ns (43.884%)  route 2.285ns (56.116%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.432     4.591    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y35         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.379     4.970 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.666     5.636    clk_gen/count2[10]
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.115     5.751 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.592     6.342    clk_gen/count20_carry_i_8_n_0
    SLICE_X60Y37         LUT5 (Prop_lut5_I4_O)        0.264     6.606 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.028     7.634    clk_gen/count20_carry_i_4_n_0
    SLICE_X61Y33         LUT5 (Prop_lut5_I2_O)        0.105     7.739 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.739    clk_gen/count2_0[4]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.071 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__0_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.463 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.463    clk_gen/count20_carry__3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.663 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     8.663    clk_gen/p_0_in[23]
    SLICE_X61Y38         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.327    14.327    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y38         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.240    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X61Y38         FDRE (Setup_fdre_C_D)        0.059    14.591    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  5.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.474    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y37         FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.115     1.730    clk_gen/count2[20]
    SLICE_X61Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.838    clk_gen/p_0_in[20]
    SLICE_X61Y37         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.860     1.987    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y37         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X61Y37         FDRE (Hold_fdre_C_D)         0.105     1.579    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.316%)  route 0.115ns (31.684%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.475    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y38         FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.115     1.732    clk_gen/count2[24]
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.840    clk_gen/p_0_in[24]
    SLICE_X61Y38         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.862     1.989    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y38         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y38         FDRE (Hold_fdre_C_D)         0.105     1.580    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.473    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y35         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.118     1.732    clk_gen/count2[12]
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.840    clk_gen/p_0_in[12]
    SLICE_X61Y35         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.859     1.986    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y35         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y35         FDRE (Hold_fdre_C_D)         0.105     1.578    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.473    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y36         FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.118     1.732    clk_gen/count2[16]
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.840    clk_gen/p_0_in[16]
    SLICE_X61Y36         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.859     1.986    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y36         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y36         FDRE (Hold_fdre_C_D)         0.105     1.578    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.650%)  route 0.112ns (30.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.474    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y37         FDRE                                         r  clk_gen/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_gen/count2_reg[17]/Q
                         net (fo=2, routed)           0.112     1.727    clk_gen/count2[17]
    SLICE_X61Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.842    clk_gen/p_0_in[17]
    SLICE_X61Y37         FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.860     1.987    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y37         FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X61Y37         FDRE (Hold_fdre_C_D)         0.105     1.579    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.473    clk_gen/clk_5KHz_reg_0
    SLICE_X60Y34         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.164     1.637 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.174     1.811    clk_gen/count2[0]
    SLICE_X60Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.856 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    clk_gen/p_0_in[0]
    SLICE_X60Y34         FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.858     1.985    clk_gen/clk_5KHz_reg_0
    SLICE_X60Y34         FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.120     1.593    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.473    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y34         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.117     1.731    clk_gen/count2[7]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.842    clk_gen/p_0_in[7]
    SLICE_X61Y34         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.858     1.985    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y34         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.105     1.578    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.473    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y36         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.117     1.731    clk_gen/count2[15]
    SLICE_X61Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.842    clk_gen/p_0_in[15]
    SLICE_X61Y36         FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.859     1.986    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y36         FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y36         FDRE (Hold_fdre_C_D)         0.105     1.578    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.474    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y37         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.117     1.732    clk_gen/count2[19]
    SLICE_X61Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.843    clk_gen/p_0_in[19]
    SLICE_X61Y37         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.860     1.987    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y37         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X61Y37         FDRE (Hold_fdre_C_D)         0.105     1.579    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.427%)  route 0.120ns (32.573%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.475    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y39         FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.120     1.736    clk_gen/count2[28]
    SLICE_X61Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.844    clk_gen/p_0_in[28]
    SLICE_X61Y39         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.862     1.989    clk_gen/clk_5KHz_reg_0
    SLICE_X61Y39         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y39         FDRE (Hold_fdre_C_D)         0.105     1.580    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y33   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y34   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   clk_gen/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   clk_gen/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   clk_gen/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   clk_gen/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clk_gen/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clk_gen/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clk_gen/count2_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clk_gen/count2_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clk_gen/count2_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clk_gen/count2_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clk_gen/count2_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clk_gen/count2_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   reg_hex_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y31   reg_hex_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y27   reg_hex_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y27   reg_hex_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y27   reg_hex_reg[8]/C



