// Seed: 4267835568
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    output logic id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input id_10,
    output logic id_11,
    output id_12,
    input logic id_13,
    output id_14,
    output id_15
);
  always @(1) begin
    id_12 <= 1;
  end
endmodule
