//==================================================
// This file contains the Excluded objects
// Generated By User: srudrarx
// Format Version: 2
// Date: Wed May 25 03:44:50 2022
// ExclMode: default
//==================================================
CHECKSUM: "1944445801"
INSTANCE:tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[1].skid
CHECKSUM: "1259019545"
INSTANCE:tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[1].skid.r.axis_pl_stage[0].axis_reg_inst
CHECKSUM: "1259019545"
INSTANCE:tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[1].skid.r.axis_pl_stage[1].axis_reg_inst
CHECKSUM: "2765972262 3063981320"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux
Toggle 1to0 hold_1hot [1] "logic hold_1hot[1:0]"
Toggle 0to1 hold_1hot [1] "logic hold_1hot[1:0]"
Toggle in_tdata [1][511:0] "logic [1:0][511:0]in_tdata"
Toggle in_tkeep [1][63:0] "logic [1:0][63:0]in_tkeep"
Toggle 1to0 in_tlast [1] "logic in_tlast[1:0]"
Toggle 0to1 in_tlast [1] "logic in_tlast[1:0]"
Toggle 1to0 in_tready [1] "logic in_tready[1:0]"
Toggle 0to1 in_tready [1] "logic in_tready[1:0]"
Toggle in_tuser_vendor [0][9:1] "logic [1:0][9:0]in_tuser_vendor"
Toggle in_tuser_vendor [1][9:0] "logic [1:0][9:0]in_tuser_vendor"
Toggle 1to0 in_tvalid [1] "logic in_tvalid[1:0]"
Toggle 0to1 in_tvalid [1] "logic in_tvalid[1:0]"
Toggle 1to0 sel_1hot [1] "logic sel_1hot[1:0]"
Toggle 0to1 sel_1hot [1] "logic sel_1hot[1:0]"
Toggle 1to0 bid_tvalid [1] "logic bid_tvalid[1:0]"
Toggle 0to1 bid_tvalid [1] "logic bid_tvalid[1:0]"
CHECKSUM: "3777034231 861830707"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.arb
Toggle 1to0 in_valid [1] "logic in_valid[1:0]"
Toggle 0to1 in_valid [1] "logic in_valid[1:0]"
Toggle 1to0 out_select [0] "logic out_select[0:0]"
Toggle 0to1 out_select [0] "logic out_select[0:0]"
Toggle 1to0 out_select_1hot [1] "logic out_select_1hot[1:0]"
Toggle 0to1 out_select_1hot [1] "logic out_select_1hot[1:0]"
Toggle 1to0 hold_priority [1] "logic hold_priority[1:0]"
Toggle 0to1 hold_priority [1] "logic hold_priority[1:0]"
CHECKSUM: "50492599 3281435365"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.arb.gen_4way_arbiter.inst_fair_arbiter_4way
Toggle 1to0 hold_priority [1] "logic hold_priority[1:0]"
Toggle 0to1 hold_priority [1] "logic hold_priority[1:0]"
Toggle 1to0 in_valid [1] "logic in_valid[1:0]"
Toggle 0to1 in_valid [1] "logic in_valid[1:0]"
Toggle 1to0 out_select [0] "logic out_select[0:0]"
Toggle 0to1 out_select [0] "logic out_select[0:0]"
Toggle 1to0 out_select_1hot [1] "logic out_select_1hot[1:0]"
Toggle 0to1 out_select_1hot [1] "logic out_select_1hot[1:0]"
Toggle 1to0 fixed_width_in_valid [2] "reg fixed_width_in_valid[3:0]"
Toggle 0to1 fixed_width_in_valid [2] "reg fixed_width_in_valid[3:0]"
Toggle 1to0 fixed_width_in_valid [1] "reg fixed_width_in_valid[3:0]"
Toggle 0to1 fixed_width_in_valid [1] "reg fixed_width_in_valid[3:0]"
Toggle 1to0 fixed_width_in_valid [3] "reg fixed_width_in_valid[3:0]"
Toggle 0to1 fixed_width_in_valid [3] "reg fixed_width_in_valid[3:0]"
CHECKSUM: "1944445801 2367304296"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[1].skid
Toggle 1to0 rst_n "logic rst_n"
Toggle 0to1 rst_n "logic rst_n"
Toggle 1to0 clk "logic clk"
Toggle 0to1 clk "logic clk"
CHECKSUM: "1259019545 3297052881"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[0].skid.r.axis_pl_stage[0].axis_reg_inst
Toggle genblk1.m_tdest_reg "reg genblk1.m_tdest_reg[7:0]"
Toggle genblk1.m_tid_pre "reg genblk1.m_tid_pre[7:0]"
Toggle genblk1.m_tid_reg "reg genblk1.m_tid_reg[7:0]"
Toggle 1to0 genblk1.m_tuser_pre [8] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [8] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [7] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [7] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [6] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [6] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [5] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [5] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [4] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [4] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [3] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [3] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [2] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [2] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [1] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [1] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [9] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [9] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [8] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [8] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [7] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [7] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [6] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [6] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [5] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [5] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [4] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [4] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [3] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [3] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [2] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [2] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [1] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [1] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [9] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [9] "reg genblk1.m_tuser_reg[9:0]"
Toggle genblk1.s_tdest_reg "reg genblk1.s_tdest_reg[7:0]"
Toggle genblk1.s_tid_reg "reg genblk1.s_tid_reg[7:0]"
Toggle 1to0 genblk1.s_tuser_reg [8] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [8] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [7] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [7] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [6] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [6] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [5] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [5] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [4] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [4] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [3] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [3] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [2] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [2] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [1] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [1] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [9] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [9] "reg genblk1.s_tuser_reg[9:0]"
Toggle m_tdest "net m_tdest[7:0]"
Toggle m_tid "net m_tid[7:0]"
Toggle 1to0 m_tuser [8] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [8] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [7] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [7] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [6] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [6] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [5] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [5] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [4] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [4] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [3] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [3] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [2] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [2] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [1] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [1] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [9] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [9] "net m_tuser[9:0]"
Toggle s_tdest "net s_tdest[7:0]"
Toggle s_tid "net s_tid[7:0]"
Toggle 1to0 s_tuser [8] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [8] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [7] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [7] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [6] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [6] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [5] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [5] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [4] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [4] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [3] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [3] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [2] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [2] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [1] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [1] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [9] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [9] "net s_tuser[9:0]"
Toggle genblk1.m_tdest_pre "reg genblk1.m_tdest_pre[7:0]"
CHECKSUM: "1259019545 3297052881"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[0].skid.r.axis_pl_stage[1].axis_reg_inst
Toggle genblk1.m_tdest_reg "reg genblk1.m_tdest_reg[7:0]"
Toggle genblk1.m_tid_pre "reg genblk1.m_tid_pre[7:0]"
Toggle genblk1.m_tid_reg "reg genblk1.m_tid_reg[7:0]"
Toggle 1to0 genblk1.m_tuser_pre [8] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [8] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [7] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [7] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [6] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [6] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [5] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [5] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [4] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [4] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [3] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [3] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [2] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [2] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [1] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [1] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_pre [9] "reg genblk1.m_tuser_pre[9:0]"
Toggle 0to1 genblk1.m_tuser_pre [9] "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [8] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [8] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [7] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [7] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [6] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [6] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [5] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [5] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [4] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [4] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [3] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [3] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [2] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [2] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [1] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [1] "reg genblk1.m_tuser_reg[9:0]"
Toggle 1to0 genblk1.m_tuser_reg [9] "reg genblk1.m_tuser_reg[9:0]"
Toggle 0to1 genblk1.m_tuser_reg [9] "reg genblk1.m_tuser_reg[9:0]"
Toggle genblk1.s_tdest_reg "reg genblk1.s_tdest_reg[7:0]"
Toggle genblk1.s_tid_reg "reg genblk1.s_tid_reg[7:0]"
Toggle 1to0 genblk1.s_tuser_reg [8] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [8] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [7] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [7] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [6] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [6] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [5] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [5] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [4] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [4] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [3] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [3] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [2] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [2] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [1] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [1] "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tuser_reg [9] "reg genblk1.s_tuser_reg[9:0]"
Toggle 0to1 genblk1.s_tuser_reg [9] "reg genblk1.s_tuser_reg[9:0]"
Toggle m_tdest "net m_tdest[7:0]"
Toggle m_tid "net m_tid[7:0]"
Toggle 1to0 m_tuser [8] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [8] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [7] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [7] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [6] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [6] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [5] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [5] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [4] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [4] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [3] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [3] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [2] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [2] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [1] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [1] "net m_tuser[9:0]"
Toggle 1to0 m_tuser [9] "net m_tuser[9:0]"
Toggle 0to1 m_tuser [9] "net m_tuser[9:0]"
Toggle s_tdest "net s_tdest[7:0]"
Toggle s_tid "net s_tid[7:0]"
Toggle 1to0 s_tuser [8] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [8] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [7] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [7] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [6] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [6] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [5] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [5] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [4] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [4] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [3] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [3] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [2] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [2] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [1] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [1] "net s_tuser[9:0]"
Toggle 1to0 s_tuser [9] "net s_tuser[9:0]"
Toggle 0to1 s_tuser [9] "net s_tuser[9:0]"
Toggle genblk1.m_tdest_pre "reg genblk1.m_tdest_pre[7:0]"
CHECKSUM: "1259019545 3297052881"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[1].skid.r.axis_pl_stage[0].axis_reg_inst
Toggle 1to0 s_tready "net s_tready"
Toggle 0to1 s_tready "net s_tready"
Toggle 1to0 s_tlast "net s_tlast"
Toggle 0to1 s_tlast "net s_tlast"
Toggle s_tdata "net s_tdata[511:0]"
Toggle m_tuser "net m_tuser[9:0]"
Toggle s_tid "net s_tid[7:0]"
Toggle s_tdest "net s_tdest[7:0]"
Toggle s_tkeep "net s_tkeep[63:0]"
Toggle 1to0 rst_n "net rst_n"
Toggle 0to1 rst_n "net rst_n"
Toggle 1to0 m_tvalid "net m_tvalid"
Toggle 0to1 m_tvalid "net m_tvalid"
Toggle 1to0 m_tready "net m_tready"
Toggle 0to1 m_tready "net m_tready"
Toggle 1to0 m_tlast "net m_tlast"
Toggle 0to1 m_tlast "net m_tlast"
Toggle m_tkeep "net m_tkeep[63:0]"
Toggle m_tdest "net m_tdest[7:0]"
Toggle m_tdata "net m_tdata[511:0]"
Toggle 1to0 genblk1.s_tvalid_reg "reg genblk1.s_tvalid_reg"
Toggle 0to1 genblk1.s_tvalid_reg "reg genblk1.s_tvalid_reg"
Toggle m_tid "net m_tid[7:0]"
Toggle 1to0 genblk1.use_reg "reg genblk1.use_reg"
Toggle 0to1 genblk1.use_reg "reg genblk1.use_reg"
Toggle genblk1.s_tuser_reg "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tready_reg "reg genblk1.s_tready_reg"
Toggle 0to1 genblk1.s_tready_reg "reg genblk1.s_tready_reg"
Toggle 1to0 genblk1.s_tready_reg_dup "reg genblk1.s_tready_reg_dup"
Toggle 0to1 genblk1.s_tready_reg_dup "reg genblk1.s_tready_reg_dup"
Toggle 1to0 genblk1.s_tready_pre "logic genblk1.s_tready_pre"
Toggle 0to1 genblk1.s_tready_pre "logic genblk1.s_tready_pre"
Toggle 1to0 genblk1.s_tlast_reg "reg genblk1.s_tlast_reg"
Toggle 0to1 genblk1.s_tlast_reg "reg genblk1.s_tlast_reg"
Toggle genblk1.s_tid_reg "reg genblk1.s_tid_reg[7:0]"
Toggle genblk1.s_tkeep_reg "reg genblk1.s_tkeep_reg[63:0]"
Toggle 1to0 s_tvalid "net s_tvalid"
Toggle 0to1 s_tvalid "net s_tvalid"
Toggle s_tuser "net s_tuser[9:0]"
Toggle genblk1.s_tdata_reg "reg genblk1.s_tdata_reg[511:0]"
Toggle 1to0 genblk1.m_tvalid_pre "reg genblk1.m_tvalid_pre"
Toggle 0to1 genblk1.m_tvalid_pre "reg genblk1.m_tvalid_pre"
Toggle 1to0 genblk1.m_tvalid_reg "reg genblk1.m_tvalid_reg"
Toggle 0to1 genblk1.m_tvalid_reg "reg genblk1.m_tvalid_reg"
Toggle genblk1.m_tuser_reg "reg genblk1.m_tuser_reg[9:0]"
Toggle genblk1.m_tkeep_reg "reg genblk1.m_tkeep_reg[63:0]"
Toggle 1to0 genblk1.m_tlast_pre "reg genblk1.m_tlast_pre"
Toggle 0to1 genblk1.m_tlast_pre "reg genblk1.m_tlast_pre"
Toggle 1to0 genblk1.m_tlast_reg "reg genblk1.m_tlast_reg"
Toggle 0to1 genblk1.m_tlast_reg "reg genblk1.m_tlast_reg"
Toggle genblk1.m_tuser_pre "reg genblk1.m_tuser_pre[9:0]"
Toggle genblk1.m_tkeep_pre "reg genblk1.m_tkeep_pre[63:0]"
Toggle genblk1.m_tid_reg "reg genblk1.m_tid_reg[7:0]"
Toggle genblk1.m_tid_pre "reg genblk1.m_tid_pre[7:0]"
Toggle genblk1.m_tdest_reg "reg genblk1.m_tdest_reg[7:0]"
Toggle genblk1.m_tdest_pre "reg genblk1.m_tdest_pre[7:0]"
Toggle genblk1.m_tdata_reg "reg genblk1.m_tdata_reg[511:0]"
Toggle 1to0 clk "net clk"
Toggle 0to1 clk "net clk"
Toggle genblk1.m_tdata_pre "reg genblk1.m_tdata_pre[511:0]"
Toggle genblk1.s_tdest_reg "reg genblk1.s_tdest_reg[7:0]"
CHECKSUM: "1259019545 3297052881"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[1].skid.r.axis_pl_stage[1].axis_reg_inst
Toggle 1to0 m_tvalid "net m_tvalid"
Toggle 0to1 m_tvalid "net m_tvalid"
Toggle m_tdest "net m_tdest[7:0]"
Toggle m_tdata "net m_tdata[511:0]"
Toggle m_tuser "net m_tuser[9:0]"
Toggle 1to0 m_tlast "net m_tlast"
Toggle 0to1 m_tlast "net m_tlast"
Toggle m_tid "net m_tid[7:0]"
Toggle 1to0 m_tready "net m_tready"
Toggle 0to1 m_tready "net m_tready"
Toggle m_tkeep "net m_tkeep[63:0]"
Toggle 1to0 genblk1.use_reg "reg genblk1.use_reg"
Toggle 0to1 genblk1.use_reg "reg genblk1.use_reg"
Toggle 1to0 s_tvalid "net s_tvalid"
Toggle 0to1 s_tvalid "net s_tvalid"
Toggle 1to0 s_tready "net s_tready"
Toggle 0to1 s_tready "net s_tready"
Toggle s_tuser "net s_tuser[9:0]"
Toggle s_tkeep "net s_tkeep[63:0]"
Toggle s_tdest "net s_tdest[7:0]"
Toggle s_tdata "net s_tdata[511:0]"
Toggle s_tid "net s_tid[7:0]"
Toggle 1to0 s_tlast "net s_tlast"
Toggle 0to1 s_tlast "net s_tlast"
Toggle 1to0 genblk1.s_tvalid_reg "reg genblk1.s_tvalid_reg"
Toggle 0to1 genblk1.s_tvalid_reg "reg genblk1.s_tvalid_reg"
Toggle 1to0 genblk1.s_tready_reg_dup "reg genblk1.s_tready_reg_dup"
Toggle 0to1 genblk1.s_tready_reg_dup "reg genblk1.s_tready_reg_dup"
Toggle 1to0 genblk1.s_tlast_reg "reg genblk1.s_tlast_reg"
Toggle 0to1 genblk1.s_tlast_reg "reg genblk1.s_tlast_reg"
Toggle genblk1.s_tkeep_reg "reg genblk1.s_tkeep_reg[63:0]"
Toggle 1to0 genblk1.m_tvalid_reg "reg genblk1.m_tvalid_reg"
Toggle 0to1 genblk1.m_tvalid_reg "reg genblk1.m_tvalid_reg"
Toggle 1to0 genblk1.s_tready_reg "reg genblk1.s_tready_reg"
Toggle 0to1 genblk1.s_tready_reg "reg genblk1.s_tready_reg"
Toggle genblk1.s_tuser_reg "reg genblk1.s_tuser_reg[9:0]"
Toggle 1to0 genblk1.s_tready_pre "logic genblk1.s_tready_pre"
Toggle 0to1 genblk1.s_tready_pre "logic genblk1.s_tready_pre"
Toggle genblk1.s_tid_reg "reg genblk1.s_tid_reg[7:0]"
Toggle genblk1.s_tdest_reg "reg genblk1.s_tdest_reg[7:0]"
Toggle genblk1.s_tdata_reg "reg genblk1.s_tdata_reg[511:0]"
Toggle 1to0 genblk1.m_tvalid_pre "reg genblk1.m_tvalid_pre"
Toggle 0to1 genblk1.m_tvalid_pre "reg genblk1.m_tvalid_pre"
Toggle genblk1.m_tuser_pre "reg genblk1.m_tuser_pre[9:0]"
Toggle 1to0 genblk1.m_tlast_reg "reg genblk1.m_tlast_reg"
Toggle 0to1 genblk1.m_tlast_reg "reg genblk1.m_tlast_reg"
Toggle 1to0 genblk1.m_tlast_pre "reg genblk1.m_tlast_pre"
Toggle 0to1 genblk1.m_tlast_pre "reg genblk1.m_tlast_pre"
Toggle genblk1.m_tkeep_reg "reg genblk1.m_tkeep_reg[63:0]"
Toggle genblk1.m_tid_reg "reg genblk1.m_tid_reg[7:0]"
Toggle genblk1.m_tuser_reg "reg genblk1.m_tuser_reg[9:0]"
Toggle genblk1.m_tkeep_pre "reg genblk1.m_tkeep_pre[63:0]"
Toggle genblk1.m_tid_pre "reg genblk1.m_tid_pre[7:0]"
Toggle genblk1.m_tdest_reg "reg genblk1.m_tdest_reg[7:0]"
Toggle genblk1.m_tdata_pre "reg genblk1.m_tdata_pre[511:0]"
Toggle 1to0 clk "net clk"
Toggle 0to1 clk "net clk"
Toggle genblk1.m_tdest_pre "reg genblk1.m_tdest_pre[7:0]"
Toggle genblk1.m_tdata_reg "reg genblk1.m_tdata_reg[511:0]"
Toggle 1to0 rst_n "net rst_n"
Toggle 0to1 rst_n "net rst_n"
CHECKSUM: "2277721912 701653482"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.sink_in[1]
Toggle tuser_vendor "logic tuser_vendor[9:0]"
Toggle 1to0 tready "logic tready"
Toggle 0to1 tready "logic tready"
Toggle 1to0 tlast "logic tlast"
Toggle 0to1 tlast "logic tlast"
Toggle tkeep "logic tkeep[63:0]"
Toggle 1to0 rst_n "net rst_n"
Toggle 0to1 rst_n "net rst_n"
Toggle tdata "logic tdata[511:0]"
Toggle 1to0 clk "net clk"
Toggle 0to1 clk "net clk"
Toggle 1to0 tvalid "logic tvalid"
Toggle 0to1 tvalid "logic tvalid"
CHECKSUM: "2277721912 701653482"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.sink_in[0]
Toggle 1to0 tuser_vendor [8] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [8] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [7] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [7] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [6] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [6] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [5] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [5] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [4] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [4] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [3] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [3] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [2] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [2] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [1] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [1] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [9] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [9] "logic tuser_vendor[9:0]"
CHECKSUM: "2277721912 701653482"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[0].skid.r.axis_pl[0]
Toggle 1to0 tuser_vendor [8] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [8] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [7] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [7] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [6] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [6] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [5] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [5] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [4] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [4] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [3] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [3] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [2] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [2] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [1] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [1] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [9] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [9] "logic tuser_vendor[9:0]"
CHECKSUM: "2277721912 701653482"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[0].skid.r.axis_pl[1]
Toggle 1to0 tuser_vendor [8] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [8] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [7] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [7] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [6] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [6] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [5] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [5] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [4] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [4] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [3] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [3] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [2] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [2] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [1] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [1] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [9] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [9] "logic tuser_vendor[9:0]"
CHECKSUM: "2277721912 701653482"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[0].skid.r.axis_pl[2]
Toggle 1to0 tuser_vendor [8] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [8] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [7] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [7] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [6] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [6] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [5] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [5] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [4] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [4] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [3] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [3] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [2] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [2] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [1] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [1] "logic tuser_vendor[9:0]"
Toggle 1to0 tuser_vendor [9] "logic tuser_vendor[9:0]"
Toggle 0to1 tuser_vendor [9] "logic tuser_vendor[9:0]"
CHECKSUM: "2277721912 701653482"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[1].skid.r.axis_pl[0]
Toggle 1to0 rst_n "net rst_n"
Toggle 0to1 rst_n "net rst_n"
Toggle tdata "logic tdata[511:0]"
Toggle tkeep "logic tkeep[63:0]"
Toggle 1to0 tlast "logic tlast"
Toggle 0to1 tlast "logic tlast"
Toggle tuser_vendor "logic tuser_vendor[9:0]"
Toggle 1to0 tvalid "logic tvalid"
Toggle 0to1 tvalid "logic tvalid"
Toggle 1to0 tready "logic tready"
Toggle 0to1 tready "logic tready"
Toggle 1to0 clk "net clk"
Toggle 0to1 clk "net clk"
CHECKSUM: "2277721912 701653482"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[1].skid.r.axis_pl[1]
Toggle 1to0 rst_n "net rst_n"
Toggle 0to1 rst_n "net rst_n"
Toggle tdata "logic tdata[511:0]"
Toggle tkeep "logic tkeep[63:0]"
Toggle 1to0 tlast "logic tlast"
Toggle 0to1 tlast "logic tlast"
Toggle tuser_vendor "logic tuser_vendor[9:0]"
Toggle 1to0 tvalid "logic tvalid"
Toggle 0to1 tvalid "logic tvalid"
Toggle 1to0 tready "logic tready"
Toggle 0to1 tready "logic tready"
Toggle 1to0 clk "net clk"
Toggle 0to1 clk "net clk"
CHECKSUM: "2277721912 701653482"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[1].skid.r.axis_pl[2]
Toggle 1to0 rst_n "net rst_n"
Toggle 0to1 rst_n "net rst_n"
Toggle 1to0 tvalid "logic tvalid"
Toggle 0to1 tvalid "logic tvalid"
Toggle tuser_vendor "logic tuser_vendor[9:0]"
Toggle 1to0 tready "logic tready"
Toggle 0to1 tready "logic tready"
Toggle tkeep "logic tkeep[63:0]"
Toggle 1to0 tlast "logic tlast"
Toggle 0to1 tlast "logic tlast"
Toggle tdata "logic tdata[511:0]"
Toggle 1to0 clk "net clk"
Toggle 0to1 clk "net clk"
CHECKSUM: "2277721912"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[1].skid.r.axis_pl[0]
Assert assert_tvalid_tready_handshake "assertion"
Assert assert_tready_undef_when_not_in_reset "assertion"
Assert assert_tuser_undef_when_tvalid_high "assertion"
Assert assert_tlast_undef_when_tvalid_high "assertion"
Assert assert_tdata_undef_when_tvalid_high "assertion"
Assert assert_tkeep_undef_when_tvalid_high "assertion"
Assert assert_tvalid_undef_when_not_in_reset "assertion"
CHECKSUM: "2277721912"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[1].skid.r.axis_pl[1]
Assert assert_tvalid_tready_handshake "assertion"
Assert assert_tuser_undef_when_tvalid_high "assertion"
Assert assert_tready_undef_when_not_in_reset "assertion"
Assert assert_tkeep_undef_when_tvalid_high "assertion"
Assert assert_tdata_undef_when_tvalid_high "assertion"
Assert assert_tlast_undef_when_tvalid_high "assertion"
Assert assert_tvalid_undef_when_not_in_reset "assertion"
CHECKSUM: "2277721912"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.in_pipe[1].skid.r.axis_pl[2]
Assert assert_tready_undef_when_not_in_reset "assertion"
Assert assert_tuser_undef_when_tvalid_high "assertion"
Assert assert_tvalid_tready_handshake "assertion"
Assert assert_tlast_undef_when_tvalid_high "assertion"
Assert assert_tkeep_undef_when_tvalid_high "assertion"
Assert assert_tdata_undef_when_tvalid_high "assertion"
Assert assert_tvalid_undef_when_not_in_reset "assertion"
CHECKSUM: "2277721912"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.sink_in[0]
Assert assert_tuser_undef_when_tvalid_high "assertion"
Assert assert_tready_undef_when_not_in_reset "assertion"
Assert assert_tlast_undef_when_tvalid_high "assertion"
Assert assert_tkeep_undef_when_tvalid_high "assertion"
Assert assert_tdata_undef_when_tvalid_high "assertion"
Assert assert_tvalid_undef_when_not_in_reset "assertion"
Assert assert_tvalid_tready_handshake "assertion"
CHECKSUM: "2277721912"
INSTANCE: tb_top.DUT.afu_top.mx2ho_tx_ab_mux.sink_in[1]
Assert assert_tuser_undef_when_tvalid_high "assertion"
Assert assert_tvalid_tready_handshake "assertion"
Assert assert_tready_undef_when_not_in_reset "assertion"
Assert assert_tlast_undef_when_tvalid_high "assertion"
Assert assert_tdata_undef_when_tvalid_high "assertion"
Assert assert_tkeep_undef_when_tvalid_high "assertion"
Assert assert_tvalid_undef_when_not_in_reset "assertion"
