Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 12 16:55:06 2021
| Host         : LAPTOP-OT7UM52C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VLC_timing_summary_routed.rpt -pb VLC_timing_summary_routed.pb -rpx VLC_timing_summary_routed.rpx -warn_on_violation
| Design       : VLC
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (68)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (68)
-------------------------------------
 There are 68 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.027        0.000                      0                   33           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          4.027        0.000                      0                   33                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        4.027ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            result[29]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.973ns  (logic 5.323ns (33.322%)  route 10.650ns (66.678%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    K3                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  AluOp_IBUF[1]_inst/O
                         net (fo=33, routed)          4.737     5.677    nolabel_line12/AluOp_IBUF[0]
    SLICE_X0Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.801 r  nolabel_line12/__30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.801    nolabel_line12/__30_carry__3_i_3_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.351 r  nolabel_line12/__30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.351    nolabel_line12/__30_carry__3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  nolabel_line12/__30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.465    nolabel_line12/__30_carry__4_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  nolabel_line12/__30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.579    nolabel_line12/__30_carry__5_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.913 r  nolabel_line12/__30_carry__6/O[1]
                         net (fo=1, routed)           2.148     9.061    nolabel_line12/AdderOut[29]
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.331     9.392 r  nolabel_line12/result_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           3.766    13.158    result_OBUF[29]
    A14                  OBUF (Prop_obuf_I_O)         2.815    15.973 r  result_OBUF[29]_inst/O
                         net (fo=0)                   0.000    15.973    result[29]
    A14                                                               r  result[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                  4.027    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            result[31]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.604ns  (logic 5.291ns (33.911%)  route 10.312ns (66.089%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    K3                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  AluOp_IBUF[1]_inst/O
                         net (fo=33, routed)          4.737     5.677    nolabel_line12/AluOp_IBUF[0]
    SLICE_X0Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.801 r  nolabel_line12/__30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.801    nolabel_line12/__30_carry__3_i_3_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.351 r  nolabel_line12/__30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.351    nolabel_line12/__30_carry__3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  nolabel_line12/__30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.465    nolabel_line12/__30_carry__4_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  nolabel_line12/__30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.579    nolabel_line12/__30_carry__5_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.892 r  nolabel_line12/__30_carry__6/O[3]
                         net (fo=1, routed)           1.687     8.580    nolabel_line12/AdderOut[31]
    SLICE_X12Y63         LUT3 (Prop_lut3_I1_O)        0.332     8.912 r  nolabel_line12/result_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           3.888    12.800    result_OBUF[31]
    K2                   OBUF (Prop_obuf_I_O)         2.804    15.604 r  result_OBUF[31]_inst/O
                         net (fo=0)                   0.000    15.604    result[31]
    K2                                                                r  result[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.604    
  -------------------------------------------------------------------
                         slack                                  4.396    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            result[21]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.309ns  (logic 5.078ns (33.170%)  route 10.231ns (66.830%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    K3                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  AluOp_IBUF[1]_inst/O
                         net (fo=33, routed)          4.737     5.677    nolabel_line12/AluOp_IBUF[0]
    SLICE_X0Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.801 r  nolabel_line12/__30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.801    nolabel_line12/__30_carry__3_i_3_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.351 r  nolabel_line12/__30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.351    nolabel_line12/__30_carry__3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.685 r  nolabel_line12/__30_carry__4/O[1]
                         net (fo=1, routed)           2.040     8.726    nolabel_line12/AdderOut[21]
    SLICE_X0Y72          LUT3 (Prop_lut3_I1_O)        0.331     9.057 r  nolabel_line12/result_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           3.454    12.510    result_OBUF[21]
    C17                  OBUF (Prop_obuf_I_O)         2.798    15.309 r  result_OBUF[21]_inst/O
                         net (fo=0)                   0.000    15.309    result[21]
    C17                                                               r  result[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.309    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            result[27]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.295ns  (logic 5.181ns (33.876%)  route 10.114ns (66.124%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT3=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    K3                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  AluOp_IBUF[1]_inst/O
                         net (fo=33, routed)          4.737     5.677    nolabel_line12/AluOp_IBUF[0]
    SLICE_X0Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.801 r  nolabel_line12/__30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.801    nolabel_line12/__30_carry__3_i_3_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.351 r  nolabel_line12/__30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.351    nolabel_line12/__30_carry__3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  nolabel_line12/__30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.465    nolabel_line12/__30_carry__4_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.778 r  nolabel_line12/__30_carry__5/O[3]
                         net (fo=1, routed)           1.930     8.709    nolabel_line12/AdderOut[27]
    SLICE_X0Y72          LUT3 (Prop_lut3_I1_O)        0.334     9.043 r  nolabel_line12/result_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           3.447    12.490    result_OBUF[27]
    C15                  OBUF (Prop_obuf_I_O)         2.806    15.295 r  result_OBUF[27]_inst/O
                         net (fo=0)                   0.000    15.295    result[27]
    C15                                                               r  result[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.295    
  -------------------------------------------------------------------
                         slack                                  4.705    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            result[28]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.207ns  (logic 4.960ns (32.615%)  route 10.247ns (67.385%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    K3                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  AluOp_IBUF[1]_inst/O
                         net (fo=33, routed)          4.737     5.677    nolabel_line12/AluOp_IBUF[0]
    SLICE_X0Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.801 r  nolabel_line12/__30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.801    nolabel_line12/__30_carry__3_i_3_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.351 r  nolabel_line12/__30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.351    nolabel_line12/__30_carry__3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  nolabel_line12/__30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.465    nolabel_line12/__30_carry__4_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  nolabel_line12/__30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.579    nolabel_line12/__30_carry__5_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.801 r  nolabel_line12/__30_carry__6/O[0]
                         net (fo=1, routed)           2.152     8.953    nolabel_line12/AdderOut[28]
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.299     9.252 r  nolabel_line12/result_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           3.358    12.611    result_OBUF[28]
    A15                  OBUF (Prop_obuf_I_O)         2.596    15.207 r  result_OBUF[28]_inst/O
                         net (fo=0)                   0.000    15.207    result[28]
    A15                                                               r  result[28] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.207    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            result[25]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.123ns  (logic 5.204ns (34.414%)  route 9.918ns (65.586%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT3=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    K3                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  AluOp_IBUF[1]_inst/O
                         net (fo=33, routed)          4.737     5.677    nolabel_line12/AluOp_IBUF[0]
    SLICE_X0Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.801 r  nolabel_line12/__30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.801    nolabel_line12/__30_carry__3_i_3_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.351 r  nolabel_line12/__30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.351    nolabel_line12/__30_carry__3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  nolabel_line12/__30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.465    nolabel_line12/__30_carry__4_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.799 r  nolabel_line12/__30_carry__5/O[1]
                         net (fo=1, routed)           1.732     8.532    nolabel_line12/AdderOut[25]
    SLICE_X0Y71          LUT3 (Prop_lut3_I1_O)        0.329     8.861 r  nolabel_line12/result_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           3.449    12.310    result_OBUF[25]
    A16                  OBUF (Prop_obuf_I_O)         2.813    15.123 r  result_OBUF[25]_inst/O
                         net (fo=0)                   0.000    15.123    result[25]
    A16                                                               r  result[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            result[23]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.069ns  (logic 5.049ns (33.505%)  route 10.020ns (66.495%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    K3                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  AluOp_IBUF[1]_inst/O
                         net (fo=33, routed)          4.737     5.677    nolabel_line12/AluOp_IBUF[0]
    SLICE_X0Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.801 r  nolabel_line12/__30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.801    nolabel_line12/__30_carry__3_i_3_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.351 r  nolabel_line12/__30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.351    nolabel_line12/__30_carry__3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.664 r  nolabel_line12/__30_carry__4/O[3]
                         net (fo=1, routed)           1.927     8.592    nolabel_line12/AdderOut[23]
    SLICE_X0Y71          LUT3 (Prop_lut3_I1_O)        0.334     8.926 r  nolabel_line12/result_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           3.356    12.281    result_OBUF[23]
    C16                  OBUF (Prop_obuf_I_O)         2.787    15.069 r  result_OBUF[23]_inst/O
                         net (fo=0)                   0.000    15.069    result[23]
    C16                                                               r  result[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.069    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            result[30]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.988ns  (logic 4.993ns (33.310%)  route 9.996ns (66.690%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    K3                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  AluOp_IBUF[1]_inst/O
                         net (fo=33, routed)          4.737     5.677    nolabel_line12/AluOp_IBUF[0]
    SLICE_X0Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.801 r  nolabel_line12/__30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.801    nolabel_line12/__30_carry__3_i_3_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.351 r  nolabel_line12/__30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.351    nolabel_line12/__30_carry__3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  nolabel_line12/__30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.465    nolabel_line12/__30_carry__4_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  nolabel_line12/__30_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.579    nolabel_line12/__30_carry__5_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.818 r  nolabel_line12/__30_carry__6/O[2]
                         net (fo=1, routed)           1.514     8.332    nolabel_line12/AdderOut[30]
    SLICE_X12Y63         LUT3 (Prop_lut3_I1_O)        0.302     8.634 r  nolabel_line12/result_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           3.745    12.379    result_OBUF[30]
    L2                   OBUF (Prop_obuf_I_O)         2.609    14.988 r  result_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.988    result[30]
    L2                                                                r  result[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.988    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            result[24]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.891ns  (logic 4.851ns (32.575%)  route 10.040ns (67.425%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT3=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    K3                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  AluOp_IBUF[1]_inst/O
                         net (fo=33, routed)          4.737     5.677    nolabel_line12/AluOp_IBUF[0]
    SLICE_X0Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.801 r  nolabel_line12/__30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.801    nolabel_line12/__30_carry__3_i_3_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.351 r  nolabel_line12/__30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.351    nolabel_line12/__30_carry__3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  nolabel_line12/__30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.465    nolabel_line12/__30_carry__4_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.687 r  nolabel_line12/__30_carry__5/O[0]
                         net (fo=1, routed)           1.952     8.639    nolabel_line12/AdderOut[24]
    SLICE_X0Y71          LUT3 (Prop_lut3_I1_O)        0.299     8.938 r  nolabel_line12/result_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           3.352    12.290    result_OBUF[24]
    A17                  OBUF (Prop_obuf_I_O)         2.601    14.891 r  result_OBUF[24]_inst/O
                         net (fo=0)                   0.000    14.891    result[24]
    A17                                                               r  result[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.891    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            result[26]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.885ns  (logic 4.887ns (32.835%)  route 9.997ns (67.165%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT3=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    K3                   IBUF (Prop_ibuf_I_O)         0.941     0.941 r  AluOp_IBUF[1]_inst/O
                         net (fo=33, routed)          4.737     5.677    nolabel_line12/AluOp_IBUF[0]
    SLICE_X0Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.801 r  nolabel_line12/__30_carry__3_i_3/O
                         net (fo=1, routed)           0.000     5.801    nolabel_line12/__30_carry__3_i_3_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.351 r  nolabel_line12/__30_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.351    nolabel_line12/__30_carry__3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  nolabel_line12/__30_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.465    nolabel_line12/__30_carry__4_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.704 r  nolabel_line12/__30_carry__5/O[2]
                         net (fo=1, routed)           1.767     8.471    nolabel_line12/AdderOut[26]
    SLICE_X0Y72          LUT3 (Prop_lut3_I1_O)        0.302     8.773 r  nolabel_line12/result_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           3.494    12.267    result_OBUF[26]
    B15                  OBUF (Prop_obuf_I_O)         2.618    14.885 r  result_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.885    result[26]
    B15                                                               r  result[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.885    
  -------------------------------------------------------------------
                         slack                                  5.115    





