/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Apr 19 15:04:16 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_DS_WFE_NR_H__
#define BCHP_DS_WFE_NR_H__

/***************************************************************************
 *DS_WFE_NR - WFE Non-Reference Lane Control Registers
 ***************************************************************************/
#define BCHP_DS_WFE_NR_DCO_CTL_LN                0x00e0f800 /* DCO Control Register, controlling all four Lanes */
#define BCHP_DS_WFE_NR_DCO_CTL_REF               0x00e0f804 /* DCO Control Register, controlling Reference Lane */
#define BCHP_DS_WFE_NR_DCO_CTL_THR               0x00e0f808 /* DCO Control Register, controlling AGC Threshold */
#define BCHP_DS_WFE_NR_DCO_INT_0                 0x00e0f80c /* DCO 0 Integrator */
#define BCHP_DS_WFE_NR_DCO_INT_1                 0x00e0f810 /* DCO 1 Integrator */
#define BCHP_DS_WFE_NR_DCO_INT_2                 0x00e0f814 /* DCO 2 Integrator */
#define BCHP_DS_WFE_NR_DCO_INT_3                 0x00e0f818 /* DCO 3 Integrator */
#define BCHP_DS_WFE_NR_DCO_INT_REF               0x00e0f81c /* DCO ref Integrator */
#define BCHP_DS_WFE_NR_DCO_INT_THR               0x00e0f820 /* DCO Threshold Integrator */
#define BCHP_DS_WFE_NR_AGC_CTL                   0x00e0f824 /* AGC Control */
#define BCHP_DS_WFE_NR_AGC_THR                   0x00e0f828 /* AGC Gain Threshold */
#define BCHP_DS_WFE_NR_AGC_LF_0                  0x00e0f82c /* AGC0 Loop Filter */
#define BCHP_DS_WFE_NR_AGC_LF_1                  0x00e0f830 /* AGC1 Loop Filter */
#define BCHP_DS_WFE_NR_AGC_LF_2                  0x00e0f834 /* AGC2 Loop Filter */
#define BCHP_DS_WFE_NR_AGC_LF_3                  0x00e0f838 /* AGC3 Loop Filter */
#define BCHP_DS_WFE_NR_AGC_LF_ref                0x00e0f83c /* AGC3 Loop Filter */
#define BCHP_DS_WFE_NR_AGC_LK_0                  0x00e0f840 /* AGC0 Leaky averager output */
#define BCHP_DS_WFE_NR_AGC_LK_1                  0x00e0f844 /* AGC1 Leaky averager output */
#define BCHP_DS_WFE_NR_AGC_LK_2                  0x00e0f848 /* AGC2 Leaky averager output */
#define BCHP_DS_WFE_NR_AGC_LK_3                  0x00e0f84c /* AGC3 Leaky averager output */
#define BCHP_DS_WFE_NR_AGC_LK_ref                0x00e0f850 /* AGC3 Leaky averager output */
#define BCHP_DS_WFE_NR_NR_CTL                    0x00e0f854 /* Non-Reference Lane Mode Control register */
#define BCHP_DS_WFE_NR_CORR_CTL                  0x00e0f858 /* Correlator Control Word */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I            0x00e0f85c /* Lane 0 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_I            0x00e0f860 /* Lane 0 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q            0x00e0f864 /* Lane 0 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_Q            0x00e0f868 /* Lane 0 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P            0x00e0f86c /* Lane 0 Correlator Accumulator P[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_P            0x00e0f870 /* Lane 0 Correlator Accumulator P[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I            0x00e0f874 /* Lane 1 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_I            0x00e0f878 /* Lane 1 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q            0x00e0f87c /* Lane 1 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_Q            0x00e0f880 /* Lane 1 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P            0x00e0f884 /* Lane 1 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_P            0x00e0f888 /* Lane 1 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I            0x00e0f88c /* Lane 2 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_I            0x00e0f890 /* Lane 2 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q            0x00e0f894 /* Lane 2 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_Q            0x00e0f898 /* Lane 2 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P            0x00e0f89c /* Lane 2 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_P            0x00e0f8a0 /* Lane 2 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I            0x00e0f8a4 /* Lane 3 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_I            0x00e0f8a8 /* Lane 3 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q            0x00e0f8ac /* Lane 3 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_Q            0x00e0f8b0 /* Lane 3 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P            0x00e0f8b4 /* Lane 3 Correlator Accumulator I[62:32] MSB */
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_P            0x00e0f8b8 /* Lane 3 Correlator Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_CORR_BLOCK                0x00e0f8bc /* Correlator Block Size */
#define BCHP_DS_WFE_NR_DDFS_FCW                  0x00e0f8c0 /* Correlator DDFS Frequency Control Word */
#define BCHP_DS_WFE_NR_DDFS_THR                  0x00e0f8c4 /* Correlator DDFS Threshold */
#define BCHP_DS_WFE_NR_DDFS_INT                  0x00e0f8c8 /* Correlator DDFS Integrator */
#define BCHP_DS_WFE_NR_LIC4_CNTL                 0x00e0f8f8 /* LIC4 Control */
#define BCHP_DS_WFE_NR_LIC4_BLKLEN               0x00e0f8fc /* LIC4 Block Length */
#define BCHP_DS_WFE_NR_LIC4_LN3_MSB              0x00e0f900 /* Lane 3 LIC3 Accumulator I[50:32] MSB */
#define BCHP_DS_WFE_NR_LIC4_LN3_LSB              0x00e0f904 /* Lane 3 LIC3 Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_LIC4_LN2_MSB              0x00e0f908 /* Lane 3 LIC3 Accumulator I[50:32] MSB */
#define BCHP_DS_WFE_NR_LIC4_LN2_LSB              0x00e0f90c /* Lane 3 LIC3 Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_LIC4_LN1_MSB              0x00e0f910 /* Lane 3 LIC3 Accumulator I[50:32] MSB */
#define BCHP_DS_WFE_NR_LIC4_LN1_LSB              0x00e0f914 /* Lane 3 LIC3 Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_LIC4_LN0_MSB              0x00e0f918 /* Lane 3 LIC3 Accumulator I[50:32] MSB */
#define BCHP_DS_WFE_NR_LIC4_LN0_LSB              0x00e0f91c /* Lane 3 LIC3 Accumulator I[31:00] LSB */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN           0x00e0f920 /* notch DCO Control Register, controlling all four Lanes */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF          0x00e0f924 /* notch DCO Control Register, controlling Reference Lane */
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_0            0x00e0f928 /* notch DCO 0 Integrator */
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_1            0x00e0f92c /* notch DCO 1 Integrator */
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_2            0x00e0f930 /* notch DCO 2 Integrator */
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_3            0x00e0f934 /* notch DCO 3 Integrator */
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_REF          0x00e0f938 /* notch DCO ref Integrator */
#define BCHP_DS_WFE_NR_AGC_REF_CTL               0x00e0f93c /* AGC Control for Reference Lane */

/***************************************************************************
 *DCO_CTL_LN - DCO Control Register, controlling all four Lanes
 ***************************************************************************/
/* DS_WFE_NR :: DCO_CTL_LN :: reserved_for_eco0 [31:08] */
#define BCHP_DS_WFE_NR_DCO_CTL_LN_reserved_for_eco0_MASK           0xffffff00
#define BCHP_DS_WFE_NR_DCO_CTL_LN_reserved_for_eco0_SHIFT          8
#define BCHP_DS_WFE_NR_DCO_CTL_LN_reserved_for_eco0_DEFAULT        0x00000000

/* DS_WFE_NR :: DCO_CTL_LN :: BW [07:04] */
#define BCHP_DS_WFE_NR_DCO_CTL_LN_BW_MASK                          0x000000f0
#define BCHP_DS_WFE_NR_DCO_CTL_LN_BW_SHIFT                         4
#define BCHP_DS_WFE_NR_DCO_CTL_LN_BW_DEFAULT                       0x00000009

/* DS_WFE_NR :: DCO_CTL_LN :: reserved_for_eco1 [03:03] */
#define BCHP_DS_WFE_NR_DCO_CTL_LN_reserved_for_eco1_MASK           0x00000008
#define BCHP_DS_WFE_NR_DCO_CTL_LN_reserved_for_eco1_SHIFT          3
#define BCHP_DS_WFE_NR_DCO_CTL_LN_reserved_for_eco1_DEFAULT        0x00000000

/* DS_WFE_NR :: DCO_CTL_LN :: BYPASS [02:02] */
#define BCHP_DS_WFE_NR_DCO_CTL_LN_BYPASS_MASK                      0x00000004
#define BCHP_DS_WFE_NR_DCO_CTL_LN_BYPASS_SHIFT                     2
#define BCHP_DS_WFE_NR_DCO_CTL_LN_BYPASS_DEFAULT                   0x00000000

/* DS_WFE_NR :: DCO_CTL_LN :: FRZ [01:01] */
#define BCHP_DS_WFE_NR_DCO_CTL_LN_FRZ_MASK                         0x00000002
#define BCHP_DS_WFE_NR_DCO_CTL_LN_FRZ_SHIFT                        1
#define BCHP_DS_WFE_NR_DCO_CTL_LN_FRZ_DEFAULT                      0x00000001

/* DS_WFE_NR :: DCO_CTL_LN :: RESET [00:00] */
#define BCHP_DS_WFE_NR_DCO_CTL_LN_RESET_MASK                       0x00000001
#define BCHP_DS_WFE_NR_DCO_CTL_LN_RESET_SHIFT                      0
#define BCHP_DS_WFE_NR_DCO_CTL_LN_RESET_DEFAULT                    0x00000000

/***************************************************************************
 *DCO_CTL_REF - DCO Control Register, controlling Reference Lane
 ***************************************************************************/
/* DS_WFE_NR :: DCO_CTL_REF :: reserved_for_eco0 [31:08] */
#define BCHP_DS_WFE_NR_DCO_CTL_REF_reserved_for_eco0_MASK          0xffffff00
#define BCHP_DS_WFE_NR_DCO_CTL_REF_reserved_for_eco0_SHIFT         8
#define BCHP_DS_WFE_NR_DCO_CTL_REF_reserved_for_eco0_DEFAULT       0x00000000

/* DS_WFE_NR :: DCO_CTL_REF :: BW [07:04] */
#define BCHP_DS_WFE_NR_DCO_CTL_REF_BW_MASK                         0x000000f0
#define BCHP_DS_WFE_NR_DCO_CTL_REF_BW_SHIFT                        4
#define BCHP_DS_WFE_NR_DCO_CTL_REF_BW_DEFAULT                      0x00000009

/* DS_WFE_NR :: DCO_CTL_REF :: reserved_for_eco1 [03:03] */
#define BCHP_DS_WFE_NR_DCO_CTL_REF_reserved_for_eco1_MASK          0x00000008
#define BCHP_DS_WFE_NR_DCO_CTL_REF_reserved_for_eco1_SHIFT         3
#define BCHP_DS_WFE_NR_DCO_CTL_REF_reserved_for_eco1_DEFAULT       0x00000000

/* DS_WFE_NR :: DCO_CTL_REF :: BYPASS [02:02] */
#define BCHP_DS_WFE_NR_DCO_CTL_REF_BYPASS_MASK                     0x00000004
#define BCHP_DS_WFE_NR_DCO_CTL_REF_BYPASS_SHIFT                    2
#define BCHP_DS_WFE_NR_DCO_CTL_REF_BYPASS_DEFAULT                  0x00000001

/* DS_WFE_NR :: DCO_CTL_REF :: FRZ [01:01] */
#define BCHP_DS_WFE_NR_DCO_CTL_REF_FRZ_MASK                        0x00000002
#define BCHP_DS_WFE_NR_DCO_CTL_REF_FRZ_SHIFT                       1
#define BCHP_DS_WFE_NR_DCO_CTL_REF_FRZ_DEFAULT                     0x00000001

/* DS_WFE_NR :: DCO_CTL_REF :: RESET [00:00] */
#define BCHP_DS_WFE_NR_DCO_CTL_REF_RESET_MASK                      0x00000001
#define BCHP_DS_WFE_NR_DCO_CTL_REF_RESET_SHIFT                     0
#define BCHP_DS_WFE_NR_DCO_CTL_REF_RESET_DEFAULT                   0x00000000

/***************************************************************************
 *DCO_CTL_THR - DCO Control Register, controlling AGC Threshold
 ***************************************************************************/
/* DS_WFE_NR :: DCO_CTL_THR :: reserved_for_eco0 [31:08] */
#define BCHP_DS_WFE_NR_DCO_CTL_THR_reserved_for_eco0_MASK          0xffffff00
#define BCHP_DS_WFE_NR_DCO_CTL_THR_reserved_for_eco0_SHIFT         8
#define BCHP_DS_WFE_NR_DCO_CTL_THR_reserved_for_eco0_DEFAULT       0x00000000

/* DS_WFE_NR :: DCO_CTL_THR :: BW [07:04] */
#define BCHP_DS_WFE_NR_DCO_CTL_THR_BW_MASK                         0x000000f0
#define BCHP_DS_WFE_NR_DCO_CTL_THR_BW_SHIFT                        4
#define BCHP_DS_WFE_NR_DCO_CTL_THR_BW_DEFAULT                      0x00000009

/* DS_WFE_NR :: DCO_CTL_THR :: reserved_for_eco1 [03:03] */
#define BCHP_DS_WFE_NR_DCO_CTL_THR_reserved_for_eco1_MASK          0x00000008
#define BCHP_DS_WFE_NR_DCO_CTL_THR_reserved_for_eco1_SHIFT         3
#define BCHP_DS_WFE_NR_DCO_CTL_THR_reserved_for_eco1_DEFAULT       0x00000000

/* DS_WFE_NR :: DCO_CTL_THR :: BYPASS [02:02] */
#define BCHP_DS_WFE_NR_DCO_CTL_THR_BYPASS_MASK                     0x00000004
#define BCHP_DS_WFE_NR_DCO_CTL_THR_BYPASS_SHIFT                    2
#define BCHP_DS_WFE_NR_DCO_CTL_THR_BYPASS_DEFAULT                  0x00000000

/* DS_WFE_NR :: DCO_CTL_THR :: FRZ [01:01] */
#define BCHP_DS_WFE_NR_DCO_CTL_THR_FRZ_MASK                        0x00000002
#define BCHP_DS_WFE_NR_DCO_CTL_THR_FRZ_SHIFT                       1
#define BCHP_DS_WFE_NR_DCO_CTL_THR_FRZ_DEFAULT                     0x00000001

/* DS_WFE_NR :: DCO_CTL_THR :: RESET [00:00] */
#define BCHP_DS_WFE_NR_DCO_CTL_THR_RESET_MASK                      0x00000001
#define BCHP_DS_WFE_NR_DCO_CTL_THR_RESET_SHIFT                     0
#define BCHP_DS_WFE_NR_DCO_CTL_THR_RESET_DEFAULT                   0x00000000

/***************************************************************************
 *DCO_INT_0 - DCO 0 Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DCO_INT_0 :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_DCO_INT_0_INTVAL_MASK                       0xffffffff
#define BCHP_DS_WFE_NR_DCO_INT_0_INTVAL_SHIFT                      0
#define BCHP_DS_WFE_NR_DCO_INT_0_INTVAL_DEFAULT                    0x00000000

/***************************************************************************
 *DCO_INT_1 - DCO 1 Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DCO_INT_1 :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_DCO_INT_1_INTVAL_MASK                       0xffffffff
#define BCHP_DS_WFE_NR_DCO_INT_1_INTVAL_SHIFT                      0
#define BCHP_DS_WFE_NR_DCO_INT_1_INTVAL_DEFAULT                    0x00000000

/***************************************************************************
 *DCO_INT_2 - DCO 2 Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DCO_INT_2 :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_DCO_INT_2_INTVAL_MASK                       0xffffffff
#define BCHP_DS_WFE_NR_DCO_INT_2_INTVAL_SHIFT                      0
#define BCHP_DS_WFE_NR_DCO_INT_2_INTVAL_DEFAULT                    0x00000000

/***************************************************************************
 *DCO_INT_3 - DCO 3 Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DCO_INT_3 :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_DCO_INT_3_INTVAL_MASK                       0xffffffff
#define BCHP_DS_WFE_NR_DCO_INT_3_INTVAL_SHIFT                      0
#define BCHP_DS_WFE_NR_DCO_INT_3_INTVAL_DEFAULT                    0x00000000

/***************************************************************************
 *DCO_INT_REF - DCO ref Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DCO_INT_REF :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_DCO_INT_REF_INTVAL_MASK                     0xffffffff
#define BCHP_DS_WFE_NR_DCO_INT_REF_INTVAL_SHIFT                    0
#define BCHP_DS_WFE_NR_DCO_INT_REF_INTVAL_DEFAULT                  0x00000000

/***************************************************************************
 *DCO_INT_THR - DCO Threshold Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DCO_INT_THR :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_DCO_INT_THR_INTVAL_MASK                     0xffffffff
#define BCHP_DS_WFE_NR_DCO_INT_THR_INTVAL_SHIFT                    0
#define BCHP_DS_WFE_NR_DCO_INT_THR_INTVAL_DEFAULT                  0x00000000

/***************************************************************************
 *AGC_CTL - AGC Control
 ***************************************************************************/
/* DS_WFE_NR :: AGC_CTL :: reserved_for_eco0 [31:24] */
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco0_MASK              0xff000000
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco0_SHIFT             24
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco0_DEFAULT           0x00000000

/* DS_WFE_NR :: AGC_CTL :: BW [23:20] */
#define BCHP_DS_WFE_NR_AGC_CTL_BW_MASK                             0x00f00000
#define BCHP_DS_WFE_NR_AGC_CTL_BW_SHIFT                            20
#define BCHP_DS_WFE_NR_AGC_CTL_BW_DEFAULT                          0x00000005

/* DS_WFE_NR :: AGC_CTL :: reserved_for_eco1 [19:12] */
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco1_MASK              0x000ff000
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco1_SHIFT             12
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco1_DEFAULT           0x00000000

/* DS_WFE_NR :: AGC_CTL :: FIX_DEC [11:08] */
#define BCHP_DS_WFE_NR_AGC_CTL_FIX_DEC_MASK                        0x00000f00
#define BCHP_DS_WFE_NR_AGC_CTL_FIX_DEC_SHIFT                       8
#define BCHP_DS_WFE_NR_AGC_CTL_FIX_DEC_DEFAULT                     0x00000005

/* DS_WFE_NR :: AGC_CTL :: USE_FIX_DEC [07:07] */
#define BCHP_DS_WFE_NR_AGC_CTL_USE_FIX_DEC_MASK                    0x00000080
#define BCHP_DS_WFE_NR_AGC_CTL_USE_FIX_DEC_SHIFT                   7
#define BCHP_DS_WFE_NR_AGC_CTL_USE_FIX_DEC_DEFAULT                 0x00000000

/* DS_WFE_NR :: AGC_CTL :: USE_THR_OFFSET [06:06] */
#define BCHP_DS_WFE_NR_AGC_CTL_USE_THR_OFFSET_MASK                 0x00000040
#define BCHP_DS_WFE_NR_AGC_CTL_USE_THR_OFFSET_SHIFT                6
#define BCHP_DS_WFE_NR_AGC_CTL_USE_THR_OFFSET_DEFAULT              0x00000001

/* DS_WFE_NR :: AGC_CTL :: LA_BETA [05:04] */
#define BCHP_DS_WFE_NR_AGC_CTL_LA_BETA_MASK                        0x00000030
#define BCHP_DS_WFE_NR_AGC_CTL_LA_BETA_SHIFT                       4
#define BCHP_DS_WFE_NR_AGC_CTL_LA_BETA_DEFAULT                     0x00000002

/* DS_WFE_NR :: AGC_CTL :: reserved_for_eco2 [03:03] */
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco2_MASK              0x00000008
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco2_SHIFT             3
#define BCHP_DS_WFE_NR_AGC_CTL_reserved_for_eco2_DEFAULT           0x00000000

/* DS_WFE_NR :: AGC_CTL :: BYPASS [02:02] */
#define BCHP_DS_WFE_NR_AGC_CTL_BYPASS_MASK                         0x00000004
#define BCHP_DS_WFE_NR_AGC_CTL_BYPASS_SHIFT                        2
#define BCHP_DS_WFE_NR_AGC_CTL_BYPASS_DEFAULT                      0x00000000

/* DS_WFE_NR :: AGC_CTL :: FRZ [01:01] */
#define BCHP_DS_WFE_NR_AGC_CTL_FRZ_MASK                            0x00000002
#define BCHP_DS_WFE_NR_AGC_CTL_FRZ_SHIFT                           1
#define BCHP_DS_WFE_NR_AGC_CTL_FRZ_DEFAULT                         0x00000001

/* DS_WFE_NR :: AGC_CTL :: RESET [00:00] */
#define BCHP_DS_WFE_NR_AGC_CTL_RESET_MASK                          0x00000001
#define BCHP_DS_WFE_NR_AGC_CTL_RESET_SHIFT                         0
#define BCHP_DS_WFE_NR_AGC_CTL_RESET_DEFAULT                       0x00000000

/***************************************************************************
 *AGC_THR - AGC Gain Threshold
 ***************************************************************************/
/* DS_WFE_NR :: AGC_THR :: reserved_for_eco0 [31:16] */
#define BCHP_DS_WFE_NR_AGC_THR_reserved_for_eco0_MASK              0xffff0000
#define BCHP_DS_WFE_NR_AGC_THR_reserved_for_eco0_SHIFT             16
#define BCHP_DS_WFE_NR_AGC_THR_reserved_for_eco0_DEFAULT           0x00000000

/* DS_WFE_NR :: AGC_THR :: THR [15:00] */
#define BCHP_DS_WFE_NR_AGC_THR_THR_MASK                            0x0000ffff
#define BCHP_DS_WFE_NR_AGC_THR_THR_SHIFT                           0
#define BCHP_DS_WFE_NR_AGC_THR_THR_DEFAULT                         0x00000000

/***************************************************************************
 *AGC_LF_0 - AGC0 Loop Filter
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LF_0 :: reserved0 [31:18] */
#define BCHP_DS_WFE_NR_AGC_LF_0_reserved0_MASK                     0xfffc0000
#define BCHP_DS_WFE_NR_AGC_LF_0_reserved0_SHIFT                    18

/* DS_WFE_NR :: AGC_LF_0 :: LF [17:00] */
#define BCHP_DS_WFE_NR_AGC_LF_0_LF_MASK                            0x0003ffff
#define BCHP_DS_WFE_NR_AGC_LF_0_LF_SHIFT                           0
#define BCHP_DS_WFE_NR_AGC_LF_0_LF_DEFAULT                         0x00004000

/***************************************************************************
 *AGC_LF_1 - AGC1 Loop Filter
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LF_1 :: reserved0 [31:18] */
#define BCHP_DS_WFE_NR_AGC_LF_1_reserved0_MASK                     0xfffc0000
#define BCHP_DS_WFE_NR_AGC_LF_1_reserved0_SHIFT                    18

/* DS_WFE_NR :: AGC_LF_1 :: LF [17:00] */
#define BCHP_DS_WFE_NR_AGC_LF_1_LF_MASK                            0x0003ffff
#define BCHP_DS_WFE_NR_AGC_LF_1_LF_SHIFT                           0
#define BCHP_DS_WFE_NR_AGC_LF_1_LF_DEFAULT                         0x00004000

/***************************************************************************
 *AGC_LF_2 - AGC2 Loop Filter
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LF_2 :: reserved0 [31:18] */
#define BCHP_DS_WFE_NR_AGC_LF_2_reserved0_MASK                     0xfffc0000
#define BCHP_DS_WFE_NR_AGC_LF_2_reserved0_SHIFT                    18

/* DS_WFE_NR :: AGC_LF_2 :: LF [17:00] */
#define BCHP_DS_WFE_NR_AGC_LF_2_LF_MASK                            0x0003ffff
#define BCHP_DS_WFE_NR_AGC_LF_2_LF_SHIFT                           0
#define BCHP_DS_WFE_NR_AGC_LF_2_LF_DEFAULT                         0x00004000

/***************************************************************************
 *AGC_LF_3 - AGC3 Loop Filter
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LF_3 :: reserved0 [31:18] */
#define BCHP_DS_WFE_NR_AGC_LF_3_reserved0_MASK                     0xfffc0000
#define BCHP_DS_WFE_NR_AGC_LF_3_reserved0_SHIFT                    18

/* DS_WFE_NR :: AGC_LF_3 :: LF [17:00] */
#define BCHP_DS_WFE_NR_AGC_LF_3_LF_MASK                            0x0003ffff
#define BCHP_DS_WFE_NR_AGC_LF_3_LF_SHIFT                           0
#define BCHP_DS_WFE_NR_AGC_LF_3_LF_DEFAULT                         0x00004000

/***************************************************************************
 *AGC_LF_ref - AGC3 Loop Filter
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LF_ref :: reserved0 [31:18] */
#define BCHP_DS_WFE_NR_AGC_LF_ref_reserved0_MASK                   0xfffc0000
#define BCHP_DS_WFE_NR_AGC_LF_ref_reserved0_SHIFT                  18

/* DS_WFE_NR :: AGC_LF_ref :: LF [17:00] */
#define BCHP_DS_WFE_NR_AGC_LF_ref_LF_MASK                          0x0003ffff
#define BCHP_DS_WFE_NR_AGC_LF_ref_LF_SHIFT                         0
#define BCHP_DS_WFE_NR_AGC_LF_ref_LF_DEFAULT                       0x00004000

/***************************************************************************
 *AGC_LK_0 - AGC0 Leaky averager output
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LK_0 :: reserved0 [31:26] */
#define BCHP_DS_WFE_NR_AGC_LK_0_reserved0_MASK                     0xfc000000
#define BCHP_DS_WFE_NR_AGC_LK_0_reserved0_SHIFT                    26

/* DS_WFE_NR :: AGC_LK_0 :: LEAK [25:00] */
#define BCHP_DS_WFE_NR_AGC_LK_0_LEAK_MASK                          0x03ffffff
#define BCHP_DS_WFE_NR_AGC_LK_0_LEAK_SHIFT                         0
#define BCHP_DS_WFE_NR_AGC_LK_0_LEAK_DEFAULT                       0x00000000

/***************************************************************************
 *AGC_LK_1 - AGC1 Leaky averager output
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LK_1 :: reserved0 [31:26] */
#define BCHP_DS_WFE_NR_AGC_LK_1_reserved0_MASK                     0xfc000000
#define BCHP_DS_WFE_NR_AGC_LK_1_reserved0_SHIFT                    26

/* DS_WFE_NR :: AGC_LK_1 :: LEAK [25:00] */
#define BCHP_DS_WFE_NR_AGC_LK_1_LEAK_MASK                          0x03ffffff
#define BCHP_DS_WFE_NR_AGC_LK_1_LEAK_SHIFT                         0
#define BCHP_DS_WFE_NR_AGC_LK_1_LEAK_DEFAULT                       0x00000000

/***************************************************************************
 *AGC_LK_2 - AGC2 Leaky averager output
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LK_2 :: reserved0 [31:26] */
#define BCHP_DS_WFE_NR_AGC_LK_2_reserved0_MASK                     0xfc000000
#define BCHP_DS_WFE_NR_AGC_LK_2_reserved0_SHIFT                    26

/* DS_WFE_NR :: AGC_LK_2 :: LEAK [25:00] */
#define BCHP_DS_WFE_NR_AGC_LK_2_LEAK_MASK                          0x03ffffff
#define BCHP_DS_WFE_NR_AGC_LK_2_LEAK_SHIFT                         0
#define BCHP_DS_WFE_NR_AGC_LK_2_LEAK_DEFAULT                       0x00000000

/***************************************************************************
 *AGC_LK_3 - AGC3 Leaky averager output
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LK_3 :: reserved0 [31:26] */
#define BCHP_DS_WFE_NR_AGC_LK_3_reserved0_MASK                     0xfc000000
#define BCHP_DS_WFE_NR_AGC_LK_3_reserved0_SHIFT                    26

/* DS_WFE_NR :: AGC_LK_3 :: LEAK [25:00] */
#define BCHP_DS_WFE_NR_AGC_LK_3_LEAK_MASK                          0x03ffffff
#define BCHP_DS_WFE_NR_AGC_LK_3_LEAK_SHIFT                         0
#define BCHP_DS_WFE_NR_AGC_LK_3_LEAK_DEFAULT                       0x00000000

/***************************************************************************
 *AGC_LK_ref - AGC3 Leaky averager output
 ***************************************************************************/
/* DS_WFE_NR :: AGC_LK_ref :: reserved0 [31:26] */
#define BCHP_DS_WFE_NR_AGC_LK_ref_reserved0_MASK                   0xfc000000
#define BCHP_DS_WFE_NR_AGC_LK_ref_reserved0_SHIFT                  26

/* DS_WFE_NR :: AGC_LK_ref :: LEAK [25:00] */
#define BCHP_DS_WFE_NR_AGC_LK_ref_LEAK_MASK                        0x03ffffff
#define BCHP_DS_WFE_NR_AGC_LK_ref_LEAK_SHIFT                       0
#define BCHP_DS_WFE_NR_AGC_LK_ref_LEAK_DEFAULT                     0x00000000

/***************************************************************************
 *NR_CTL - Non-Reference Lane Mode Control register
 ***************************************************************************/
/* DS_WFE_NR :: NR_CTL :: reserved_for_eco0 [31:08] */
#define BCHP_DS_WFE_NR_NR_CTL_reserved_for_eco0_MASK               0xffffff00
#define BCHP_DS_WFE_NR_NR_CTL_reserved_for_eco0_SHIFT              8
#define BCHP_DS_WFE_NR_NR_CTL_reserved_for_eco0_DEFAULT            0x00000000

/* DS_WFE_NR :: NR_CTL :: NTCH_INV1 [07:07] */
#define BCHP_DS_WFE_NR_NR_CTL_NTCH_INV1_MASK                       0x00000080
#define BCHP_DS_WFE_NR_NR_CTL_NTCH_INV1_SHIFT                      7
#define BCHP_DS_WFE_NR_NR_CTL_NTCH_INV1_DEFAULT                    0x00000000

/* DS_WFE_NR :: NR_CTL :: NTCH_INV2 [06:06] */
#define BCHP_DS_WFE_NR_NR_CTL_NTCH_INV2_MASK                       0x00000040
#define BCHP_DS_WFE_NR_NR_CTL_NTCH_INV2_SHIFT                      6
#define BCHP_DS_WFE_NR_NR_CTL_NTCH_INV2_DEFAULT                    0x00000000

/* DS_WFE_NR :: NR_CTL :: DCO_SEL [05:04] */
#define BCHP_DS_WFE_NR_NR_CTL_DCO_SEL_MASK                         0x00000030
#define BCHP_DS_WFE_NR_NR_CTL_DCO_SEL_SHIFT                        4
#define BCHP_DS_WFE_NR_NR_CTL_DCO_SEL_DEFAULT                      0x00000001

/* DS_WFE_NR :: NR_CTL :: reserved_for_eco1 [03:03] */
#define BCHP_DS_WFE_NR_NR_CTL_reserved_for_eco1_MASK               0x00000008
#define BCHP_DS_WFE_NR_NR_CTL_reserved_for_eco1_SHIFT              3
#define BCHP_DS_WFE_NR_NR_CTL_reserved_for_eco1_DEFAULT            0x00000000

/* DS_WFE_NR :: NR_CTL :: REF_LN_DLY [02:00] */
#define BCHP_DS_WFE_NR_NR_CTL_REF_LN_DLY_MASK                      0x00000007
#define BCHP_DS_WFE_NR_NR_CTL_REF_LN_DLY_SHIFT                     0
#define BCHP_DS_WFE_NR_NR_CTL_REF_LN_DLY_DEFAULT                   0x00000001

/***************************************************************************
 *CORR_CTL - Correlator Control Word
 ***************************************************************************/
/* DS_WFE_NR :: CORR_CTL :: DDFS_LFSR_EN [31:31] */
#define BCHP_DS_WFE_NR_CORR_CTL_DDFS_LFSR_EN_MASK                  0x80000000
#define BCHP_DS_WFE_NR_CORR_CTL_DDFS_LFSR_EN_SHIFT                 31
#define BCHP_DS_WFE_NR_CORR_CTL_DDFS_LFSR_EN_DEFAULT               0x00000000

/* DS_WFE_NR :: CORR_CTL :: reserved_for_eco0 [30:25] */
#define BCHP_DS_WFE_NR_CORR_CTL_reserved_for_eco0_MASK             0x7e000000
#define BCHP_DS_WFE_NR_CORR_CTL_reserved_for_eco0_SHIFT            25
#define BCHP_DS_WFE_NR_CORR_CTL_reserved_for_eco0_DEFAULT          0x00000000

/* DS_WFE_NR :: CORR_CTL :: COH_CORR_EN [24:24] */
#define BCHP_DS_WFE_NR_CORR_CTL_COH_CORR_EN_MASK                   0x01000000
#define BCHP_DS_WFE_NR_CORR_CTL_COH_CORR_EN_SHIFT                  24
#define BCHP_DS_WFE_NR_CORR_CTL_COH_CORR_EN_DEFAULT                0x00000000

/* DS_WFE_NR :: CORR_CTL :: LEN [23:04] */
#define BCHP_DS_WFE_NR_CORR_CTL_LEN_MASK                           0x00fffff0
#define BCHP_DS_WFE_NR_CORR_CTL_LEN_SHIFT                          4
#define BCHP_DS_WFE_NR_CORR_CTL_LEN_DEFAULT                        0x00000fff

/* DS_WFE_NR :: CORR_CTL :: LN_REF_SEL [03:03] */
#define BCHP_DS_WFE_NR_CORR_CTL_LN_REF_SEL_MASK                    0x00000008
#define BCHP_DS_WFE_NR_CORR_CTL_LN_REF_SEL_SHIFT                   3
#define BCHP_DS_WFE_NR_CORR_CTL_LN_REF_SEL_DEFAULT                 0x00000000

/* DS_WFE_NR :: CORR_CTL :: IN_SEL [02:01] */
#define BCHP_DS_WFE_NR_CORR_CTL_IN_SEL_MASK                        0x00000006
#define BCHP_DS_WFE_NR_CORR_CTL_IN_SEL_SHIFT                       1
#define BCHP_DS_WFE_NR_CORR_CTL_IN_SEL_DEFAULT                     0x00000000

/* DS_WFE_NR :: CORR_CTL :: ENABLE [00:00] */
#define BCHP_DS_WFE_NR_CORR_CTL_ENABLE_MASK                        0x00000001
#define BCHP_DS_WFE_NR_CORR_CTL_ENABLE_SHIFT                       0
#define BCHP_DS_WFE_NR_CORR_CTL_ENABLE_DEFAULT                     0x00000000

/***************************************************************************
 *CORR_LN0_MSB_I - Lane 0 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN0_MSB_I :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I_reserved_for_eco0_DEFAULT    0x00000000

/* DS_WFE_NR :: CORR_LN0_MSB_I :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_I_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN0_LSB_I - Lane 0 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN0_LSB_I :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_I_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_I_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN0_MSB_Q - Lane 0 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN0_MSB_Q :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q_reserved_for_eco0_DEFAULT    0x00000000

/* DS_WFE_NR :: CORR_LN0_MSB_Q :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_Q_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN0_LSB_Q - Lane 0 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN0_LSB_Q :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_Q_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_Q_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN0_MSB_P - Lane 0 Correlator Accumulator P[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN0_MSB_P :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P_reserved_for_eco0_DEFAULT    0x00000000

/* DS_WFE_NR :: CORR_LN0_MSB_P :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN0_MSB_P_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN0_LSB_P - Lane 0 Correlator Accumulator P[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN0_LSB_P :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_P_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN0_LSB_P_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN1_MSB_I - Lane 1 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN1_MSB_I :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I_reserved_for_eco0_DEFAULT    0x00000000

/* DS_WFE_NR :: CORR_LN1_MSB_I :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_I_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN1_LSB_I - Lane 1 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN1_LSB_I :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_I_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_I_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN1_MSB_Q - Lane 1 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN1_MSB_Q :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q_reserved_for_eco0_DEFAULT    0x00000000

/* DS_WFE_NR :: CORR_LN1_MSB_Q :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_Q_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN1_LSB_Q - Lane 1 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN1_LSB_Q :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_Q_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_Q_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN1_MSB_P - Lane 1 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN1_MSB_P :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P_reserved_for_eco0_DEFAULT    0x00000000

/* DS_WFE_NR :: CORR_LN1_MSB_P :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN1_MSB_P_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN1_LSB_P - Lane 1 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN1_LSB_P :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_P_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN1_LSB_P_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN2_MSB_I - Lane 2 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN2_MSB_I :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I_reserved_for_eco0_DEFAULT    0x00000000

/* DS_WFE_NR :: CORR_LN2_MSB_I :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_I_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN2_LSB_I - Lane 2 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN2_LSB_I :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_I_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_I_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN2_MSB_Q - Lane 2 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN2_MSB_Q :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q_reserved_for_eco0_DEFAULT    0x00000000

/* DS_WFE_NR :: CORR_LN2_MSB_Q :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_Q_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN2_LSB_Q - Lane 2 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN2_LSB_Q :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_Q_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_Q_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN2_MSB_P - Lane 2 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN2_MSB_P :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P_reserved_for_eco0_DEFAULT    0x00000000

/* DS_WFE_NR :: CORR_LN2_MSB_P :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN2_MSB_P_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN2_LSB_P - Lane 2 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN2_LSB_P :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_P_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN2_LSB_P_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN3_MSB_I - Lane 3 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN3_MSB_I :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I_reserved_for_eco0_DEFAULT    0x00000000

/* DS_WFE_NR :: CORR_LN3_MSB_I :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_I_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN3_LSB_I - Lane 3 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN3_LSB_I :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_I_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_I_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_I_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN3_MSB_Q - Lane 3 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN3_MSB_Q :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q_reserved_for_eco0_DEFAULT    0x00000000

/* DS_WFE_NR :: CORR_LN3_MSB_Q :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_Q_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN3_LSB_Q - Lane 3 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN3_LSB_Q :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_Q_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_Q_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_Q_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN3_MSB_P - Lane 3 Correlator Accumulator I[62:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN3_MSB_P :: reserved_for_eco0 [31:31] */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P_reserved_for_eco0_MASK       0x80000000
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P_reserved_for_eco0_SHIFT      31
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P_reserved_for_eco0_DEFAULT    0x00000000

/* DS_WFE_NR :: CORR_LN3_MSB_P :: ACCUM [30:00] */
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P_ACCUM_MASK                   0x7fffffff
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN3_MSB_P_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_LN3_LSB_P - Lane 3 Correlator Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: CORR_LN3_LSB_P :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_P_ACCUM_MASK                   0xffffffff
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_P_ACCUM_SHIFT                  0
#define BCHP_DS_WFE_NR_CORR_LN3_LSB_P_ACCUM_DEFAULT                0x00000000

/***************************************************************************
 *CORR_BLOCK - Correlator Block Size
 ***************************************************************************/
/* DS_WFE_NR :: CORR_BLOCK :: reserved_for_eco0 [31:16] */
#define BCHP_DS_WFE_NR_CORR_BLOCK_reserved_for_eco0_MASK           0xffff0000
#define BCHP_DS_WFE_NR_CORR_BLOCK_reserved_for_eco0_SHIFT          16
#define BCHP_DS_WFE_NR_CORR_BLOCK_reserved_for_eco0_DEFAULT        0x00000000

/* DS_WFE_NR :: CORR_BLOCK :: SIZE [15:00] */
#define BCHP_DS_WFE_NR_CORR_BLOCK_SIZE_MASK                        0x0000ffff
#define BCHP_DS_WFE_NR_CORR_BLOCK_SIZE_SHIFT                       0
#define BCHP_DS_WFE_NR_CORR_BLOCK_SIZE_DEFAULT                     0x0000ffff

/***************************************************************************
 *DDFS_FCW - Correlator DDFS Frequency Control Word
 ***************************************************************************/
/* DS_WFE_NR :: DDFS_FCW :: FCW [31:00] */
#define BCHP_DS_WFE_NR_DDFS_FCW_FCW_MASK                           0xffffffff
#define BCHP_DS_WFE_NR_DDFS_FCW_FCW_SHIFT                          0
#define BCHP_DS_WFE_NR_DDFS_FCW_FCW_DEFAULT                        0x00000000

/***************************************************************************
 *DDFS_THR - Correlator DDFS Threshold
 ***************************************************************************/
/* DS_WFE_NR :: DDFS_THR :: THR [31:00] */
#define BCHP_DS_WFE_NR_DDFS_THR_THR_MASK                           0xffffffff
#define BCHP_DS_WFE_NR_DDFS_THR_THR_SHIFT                          0
#define BCHP_DS_WFE_NR_DDFS_THR_THR_DEFAULT                        0x00000000

/***************************************************************************
 *DDFS_INT - Correlator DDFS Integrator
 ***************************************************************************/
/* DS_WFE_NR :: DDFS_INT :: INT [31:00] */
#define BCHP_DS_WFE_NR_DDFS_INT_INT_MASK                           0xffffffff
#define BCHP_DS_WFE_NR_DDFS_INT_INT_SHIFT                          0
#define BCHP_DS_WFE_NR_DDFS_INT_INT_DEFAULT                        0x00000000

/***************************************************************************
 *LIC4_CNTL - LIC4 Control
 ***************************************************************************/
/* DS_WFE_NR :: LIC4_CNTL :: LENGTH [31:12] */
#define BCHP_DS_WFE_NR_LIC4_CNTL_LENGTH_MASK                       0xfffff000
#define BCHP_DS_WFE_NR_LIC4_CNTL_LENGTH_SHIFT                      12
#define BCHP_DS_WFE_NR_LIC4_CNTL_LENGTH_DEFAULT                    0x00000fff

/* DS_WFE_NR :: LIC4_CNTL :: reserved_for_eco0 [11:03] */
#define BCHP_DS_WFE_NR_LIC4_CNTL_reserved_for_eco0_MASK            0x00000ff8
#define BCHP_DS_WFE_NR_LIC4_CNTL_reserved_for_eco0_SHIFT           3
#define BCHP_DS_WFE_NR_LIC4_CNTL_reserved_for_eco0_DEFAULT         0x00000000

/* DS_WFE_NR :: LIC4_CNTL :: DIN_SEL [02:01] */
#define BCHP_DS_WFE_NR_LIC4_CNTL_DIN_SEL_MASK                      0x00000006
#define BCHP_DS_WFE_NR_LIC4_CNTL_DIN_SEL_SHIFT                     1
#define BCHP_DS_WFE_NR_LIC4_CNTL_DIN_SEL_DEFAULT                   0x00000000

/* DS_WFE_NR :: LIC4_CNTL :: ENABLE [00:00] */
#define BCHP_DS_WFE_NR_LIC4_CNTL_ENABLE_MASK                       0x00000001
#define BCHP_DS_WFE_NR_LIC4_CNTL_ENABLE_SHIFT                      0
#define BCHP_DS_WFE_NR_LIC4_CNTL_ENABLE_DEFAULT                    0x00000000

/***************************************************************************
 *LIC4_BLKLEN - LIC4 Block Length
 ***************************************************************************/
/* DS_WFE_NR :: LIC4_BLKLEN :: reserved_for_eco0 [31:16] */
#define BCHP_DS_WFE_NR_LIC4_BLKLEN_reserved_for_eco0_MASK          0xffff0000
#define BCHP_DS_WFE_NR_LIC4_BLKLEN_reserved_for_eco0_SHIFT         16
#define BCHP_DS_WFE_NR_LIC4_BLKLEN_reserved_for_eco0_DEFAULT       0x00000000

/* DS_WFE_NR :: LIC4_BLKLEN :: BLKLEN [15:00] */
#define BCHP_DS_WFE_NR_LIC4_BLKLEN_BLKLEN_MASK                     0x0000ffff
#define BCHP_DS_WFE_NR_LIC4_BLKLEN_BLKLEN_SHIFT                    0
#define BCHP_DS_WFE_NR_LIC4_BLKLEN_BLKLEN_DEFAULT                  0x0000ffff

/***************************************************************************
 *LIC4_LN3_MSB - Lane 3 LIC3 Accumulator I[50:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: LIC4_LN3_MSB :: reserved_for_eco0 [31:19] */
#define BCHP_DS_WFE_NR_LIC4_LN3_MSB_reserved_for_eco0_MASK         0xfff80000
#define BCHP_DS_WFE_NR_LIC4_LN3_MSB_reserved_for_eco0_SHIFT        19
#define BCHP_DS_WFE_NR_LIC4_LN3_MSB_reserved_for_eco0_DEFAULT      0x00000000

/* DS_WFE_NR :: LIC4_LN3_MSB :: ACCUM [18:00] */
#define BCHP_DS_WFE_NR_LIC4_LN3_MSB_ACCUM_MASK                     0x0007ffff
#define BCHP_DS_WFE_NR_LIC4_LN3_MSB_ACCUM_SHIFT                    0
#define BCHP_DS_WFE_NR_LIC4_LN3_MSB_ACCUM_DEFAULT                  0x00000000

/***************************************************************************
 *LIC4_LN3_LSB - Lane 3 LIC3 Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: LIC4_LN3_LSB :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_LIC4_LN3_LSB_ACCUM_MASK                     0xffffffff
#define BCHP_DS_WFE_NR_LIC4_LN3_LSB_ACCUM_SHIFT                    0
#define BCHP_DS_WFE_NR_LIC4_LN3_LSB_ACCUM_DEFAULT                  0x00000000

/***************************************************************************
 *LIC4_LN2_MSB - Lane 3 LIC3 Accumulator I[50:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: LIC4_LN2_MSB :: reserved_for_eco0 [31:19] */
#define BCHP_DS_WFE_NR_LIC4_LN2_MSB_reserved_for_eco0_MASK         0xfff80000
#define BCHP_DS_WFE_NR_LIC4_LN2_MSB_reserved_for_eco0_SHIFT        19
#define BCHP_DS_WFE_NR_LIC4_LN2_MSB_reserved_for_eco0_DEFAULT      0x00000000

/* DS_WFE_NR :: LIC4_LN2_MSB :: ACCUM [18:00] */
#define BCHP_DS_WFE_NR_LIC4_LN2_MSB_ACCUM_MASK                     0x0007ffff
#define BCHP_DS_WFE_NR_LIC4_LN2_MSB_ACCUM_SHIFT                    0
#define BCHP_DS_WFE_NR_LIC4_LN2_MSB_ACCUM_DEFAULT                  0x00000000

/***************************************************************************
 *LIC4_LN2_LSB - Lane 3 LIC3 Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: LIC4_LN2_LSB :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_LIC4_LN2_LSB_ACCUM_MASK                     0xffffffff
#define BCHP_DS_WFE_NR_LIC4_LN2_LSB_ACCUM_SHIFT                    0
#define BCHP_DS_WFE_NR_LIC4_LN2_LSB_ACCUM_DEFAULT                  0x00000000

/***************************************************************************
 *LIC4_LN1_MSB - Lane 3 LIC3 Accumulator I[50:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: LIC4_LN1_MSB :: reserved_for_eco0 [31:19] */
#define BCHP_DS_WFE_NR_LIC4_LN1_MSB_reserved_for_eco0_MASK         0xfff80000
#define BCHP_DS_WFE_NR_LIC4_LN1_MSB_reserved_for_eco0_SHIFT        19
#define BCHP_DS_WFE_NR_LIC4_LN1_MSB_reserved_for_eco0_DEFAULT      0x00000000

/* DS_WFE_NR :: LIC4_LN1_MSB :: ACCUM [18:00] */
#define BCHP_DS_WFE_NR_LIC4_LN1_MSB_ACCUM_MASK                     0x0007ffff
#define BCHP_DS_WFE_NR_LIC4_LN1_MSB_ACCUM_SHIFT                    0
#define BCHP_DS_WFE_NR_LIC4_LN1_MSB_ACCUM_DEFAULT                  0x00000000

/***************************************************************************
 *LIC4_LN1_LSB - Lane 3 LIC3 Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: LIC4_LN1_LSB :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_LIC4_LN1_LSB_ACCUM_MASK                     0xffffffff
#define BCHP_DS_WFE_NR_LIC4_LN1_LSB_ACCUM_SHIFT                    0
#define BCHP_DS_WFE_NR_LIC4_LN1_LSB_ACCUM_DEFAULT                  0x00000000

/***************************************************************************
 *LIC4_LN0_MSB - Lane 3 LIC3 Accumulator I[50:32] MSB
 ***************************************************************************/
/* DS_WFE_NR :: LIC4_LN0_MSB :: reserved_for_eco0 [31:19] */
#define BCHP_DS_WFE_NR_LIC4_LN0_MSB_reserved_for_eco0_MASK         0xfff80000
#define BCHP_DS_WFE_NR_LIC4_LN0_MSB_reserved_for_eco0_SHIFT        19
#define BCHP_DS_WFE_NR_LIC4_LN0_MSB_reserved_for_eco0_DEFAULT      0x00000000

/* DS_WFE_NR :: LIC4_LN0_MSB :: ACCUM [18:00] */
#define BCHP_DS_WFE_NR_LIC4_LN0_MSB_ACCUM_MASK                     0x0007ffff
#define BCHP_DS_WFE_NR_LIC4_LN0_MSB_ACCUM_SHIFT                    0
#define BCHP_DS_WFE_NR_LIC4_LN0_MSB_ACCUM_DEFAULT                  0x00000000

/***************************************************************************
 *LIC4_LN0_LSB - Lane 3 LIC3 Accumulator I[31:00] LSB
 ***************************************************************************/
/* DS_WFE_NR :: LIC4_LN0_LSB :: ACCUM [31:00] */
#define BCHP_DS_WFE_NR_LIC4_LN0_LSB_ACCUM_MASK                     0xffffffff
#define BCHP_DS_WFE_NR_LIC4_LN0_LSB_ACCUM_SHIFT                    0
#define BCHP_DS_WFE_NR_LIC4_LN0_LSB_ACCUM_DEFAULT                  0x00000000

/***************************************************************************
 *NTCH_DCO_CTL_LN - notch DCO Control Register, controlling all four Lanes
 ***************************************************************************/
/* DS_WFE_NR :: NTCH_DCO_CTL_LN :: reserved_for_eco0 [31:08] */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_reserved_for_eco0_MASK      0xffffff00
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_reserved_for_eco0_SHIFT     8
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_reserved_for_eco0_DEFAULT   0x00000000

/* DS_WFE_NR :: NTCH_DCO_CTL_LN :: BW [07:04] */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_BW_MASK                     0x000000f0
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_BW_SHIFT                    4
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_BW_DEFAULT                  0x00000009

/* DS_WFE_NR :: NTCH_DCO_CTL_LN :: reserved_for_eco1 [03:03] */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_reserved_for_eco1_MASK      0x00000008
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_reserved_for_eco1_SHIFT     3
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_reserved_for_eco1_DEFAULT   0x00000000

/* DS_WFE_NR :: NTCH_DCO_CTL_LN :: BYPASS [02:02] */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_BYPASS_MASK                 0x00000004
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_BYPASS_SHIFT                2
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_BYPASS_DEFAULT              0x00000000

/* DS_WFE_NR :: NTCH_DCO_CTL_LN :: FRZ [01:01] */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_FRZ_MASK                    0x00000002
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_FRZ_SHIFT                   1
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_FRZ_DEFAULT                 0x00000001

/* DS_WFE_NR :: NTCH_DCO_CTL_LN :: RESET [00:00] */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_RESET_MASK                  0x00000001
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_RESET_SHIFT                 0
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_LN_RESET_DEFAULT               0x00000000

/***************************************************************************
 *NTCH_DCO_CTL_REF - notch DCO Control Register, controlling Reference Lane
 ***************************************************************************/
/* DS_WFE_NR :: NTCH_DCO_CTL_REF :: reserved_for_eco0 [31:08] */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_reserved_for_eco0_MASK     0xffffff00
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_reserved_for_eco0_SHIFT    8
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_reserved_for_eco0_DEFAULT  0x00000000

/* DS_WFE_NR :: NTCH_DCO_CTL_REF :: BW [07:04] */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_BW_MASK                    0x000000f0
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_BW_SHIFT                   4
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_BW_DEFAULT                 0x00000009

/* DS_WFE_NR :: NTCH_DCO_CTL_REF :: reserved_for_eco1 [03:03] */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_reserved_for_eco1_MASK     0x00000008
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_reserved_for_eco1_SHIFT    3
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_reserved_for_eco1_DEFAULT  0x00000000

/* DS_WFE_NR :: NTCH_DCO_CTL_REF :: BYPASS [02:02] */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_BYPASS_MASK                0x00000004
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_BYPASS_SHIFT               2
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_BYPASS_DEFAULT             0x00000001

/* DS_WFE_NR :: NTCH_DCO_CTL_REF :: FRZ [01:01] */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_FRZ_MASK                   0x00000002
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_FRZ_SHIFT                  1
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_FRZ_DEFAULT                0x00000001

/* DS_WFE_NR :: NTCH_DCO_CTL_REF :: RESET [00:00] */
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_RESET_MASK                 0x00000001
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_RESET_SHIFT                0
#define BCHP_DS_WFE_NR_NTCH_DCO_CTL_REF_RESET_DEFAULT              0x00000000

/***************************************************************************
 *NTCH_DCO_INT_0 - notch DCO 0 Integrator
 ***************************************************************************/
/* DS_WFE_NR :: NTCH_DCO_INT_0 :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_0_INTVAL_MASK                  0xffffffff
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_0_INTVAL_SHIFT                 0
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_0_INTVAL_DEFAULT               0x00000000

/***************************************************************************
 *NTCH_DCO_INT_1 - notch DCO 1 Integrator
 ***************************************************************************/
/* DS_WFE_NR :: NTCH_DCO_INT_1 :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_1_INTVAL_MASK                  0xffffffff
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_1_INTVAL_SHIFT                 0
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_1_INTVAL_DEFAULT               0x00000000

/***************************************************************************
 *NTCH_DCO_INT_2 - notch DCO 2 Integrator
 ***************************************************************************/
/* DS_WFE_NR :: NTCH_DCO_INT_2 :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_2_INTVAL_MASK                  0xffffffff
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_2_INTVAL_SHIFT                 0
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_2_INTVAL_DEFAULT               0x00000000

/***************************************************************************
 *NTCH_DCO_INT_3 - notch DCO 3 Integrator
 ***************************************************************************/
/* DS_WFE_NR :: NTCH_DCO_INT_3 :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_3_INTVAL_MASK                  0xffffffff
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_3_INTVAL_SHIFT                 0
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_3_INTVAL_DEFAULT               0x00000000

/***************************************************************************
 *NTCH_DCO_INT_REF - notch DCO ref Integrator
 ***************************************************************************/
/* DS_WFE_NR :: NTCH_DCO_INT_REF :: INTVAL [31:00] */
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_REF_INTVAL_MASK                0xffffffff
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_REF_INTVAL_SHIFT               0
#define BCHP_DS_WFE_NR_NTCH_DCO_INT_REF_INTVAL_DEFAULT             0x00000000

/***************************************************************************
 *AGC_REF_CTL - AGC Control for Reference Lane
 ***************************************************************************/
/* DS_WFE_NR :: AGC_REF_CTL :: reserved_for_eco0 [31:24] */
#define BCHP_DS_WFE_NR_AGC_REF_CTL_reserved_for_eco0_MASK          0xff000000
#define BCHP_DS_WFE_NR_AGC_REF_CTL_reserved_for_eco0_SHIFT         24
#define BCHP_DS_WFE_NR_AGC_REF_CTL_reserved_for_eco0_DEFAULT       0x00000000

/* DS_WFE_NR :: AGC_REF_CTL :: BW [23:20] */
#define BCHP_DS_WFE_NR_AGC_REF_CTL_BW_MASK                         0x00f00000
#define BCHP_DS_WFE_NR_AGC_REF_CTL_BW_SHIFT                        20
#define BCHP_DS_WFE_NR_AGC_REF_CTL_BW_DEFAULT                      0x00000005

/* DS_WFE_NR :: AGC_REF_CTL :: reserved_for_eco1 [19:12] */
#define BCHP_DS_WFE_NR_AGC_REF_CTL_reserved_for_eco1_MASK          0x000ff000
#define BCHP_DS_WFE_NR_AGC_REF_CTL_reserved_for_eco1_SHIFT         12
#define BCHP_DS_WFE_NR_AGC_REF_CTL_reserved_for_eco1_DEFAULT       0x00000000

/* DS_WFE_NR :: AGC_REF_CTL :: FIX_DEC [11:08] */
#define BCHP_DS_WFE_NR_AGC_REF_CTL_FIX_DEC_MASK                    0x00000f00
#define BCHP_DS_WFE_NR_AGC_REF_CTL_FIX_DEC_SHIFT                   8
#define BCHP_DS_WFE_NR_AGC_REF_CTL_FIX_DEC_DEFAULT                 0x00000005

/* DS_WFE_NR :: AGC_REF_CTL :: USE_FIX_DEC [07:07] */
#define BCHP_DS_WFE_NR_AGC_REF_CTL_USE_FIX_DEC_MASK                0x00000080
#define BCHP_DS_WFE_NR_AGC_REF_CTL_USE_FIX_DEC_SHIFT               7
#define BCHP_DS_WFE_NR_AGC_REF_CTL_USE_FIX_DEC_DEFAULT             0x00000000

/* DS_WFE_NR :: AGC_REF_CTL :: USE_THR_OFFSET [06:06] */
#define BCHP_DS_WFE_NR_AGC_REF_CTL_USE_THR_OFFSET_MASK             0x00000040
#define BCHP_DS_WFE_NR_AGC_REF_CTL_USE_THR_OFFSET_SHIFT            6
#define BCHP_DS_WFE_NR_AGC_REF_CTL_USE_THR_OFFSET_DEFAULT          0x00000001

/* DS_WFE_NR :: AGC_REF_CTL :: LA_BETA [05:04] */
#define BCHP_DS_WFE_NR_AGC_REF_CTL_LA_BETA_MASK                    0x00000030
#define BCHP_DS_WFE_NR_AGC_REF_CTL_LA_BETA_SHIFT                   4
#define BCHP_DS_WFE_NR_AGC_REF_CTL_LA_BETA_DEFAULT                 0x00000002

/* DS_WFE_NR :: AGC_REF_CTL :: reserved_for_eco2 [03:03] */
#define BCHP_DS_WFE_NR_AGC_REF_CTL_reserved_for_eco2_MASK          0x00000008
#define BCHP_DS_WFE_NR_AGC_REF_CTL_reserved_for_eco2_SHIFT         3
#define BCHP_DS_WFE_NR_AGC_REF_CTL_reserved_for_eco2_DEFAULT       0x00000000

/* DS_WFE_NR :: AGC_REF_CTL :: BYPASS [02:02] */
#define BCHP_DS_WFE_NR_AGC_REF_CTL_BYPASS_MASK                     0x00000004
#define BCHP_DS_WFE_NR_AGC_REF_CTL_BYPASS_SHIFT                    2
#define BCHP_DS_WFE_NR_AGC_REF_CTL_BYPASS_DEFAULT                  0x00000000

/* DS_WFE_NR :: AGC_REF_CTL :: FRZ [01:01] */
#define BCHP_DS_WFE_NR_AGC_REF_CTL_FRZ_MASK                        0x00000002
#define BCHP_DS_WFE_NR_AGC_REF_CTL_FRZ_SHIFT                       1
#define BCHP_DS_WFE_NR_AGC_REF_CTL_FRZ_DEFAULT                     0x00000001

/* DS_WFE_NR :: AGC_REF_CTL :: RESET [00:00] */
#define BCHP_DS_WFE_NR_AGC_REF_CTL_RESET_MASK                      0x00000001
#define BCHP_DS_WFE_NR_AGC_REF_CTL_RESET_SHIFT                     0
#define BCHP_DS_WFE_NR_AGC_REF_CTL_RESET_DEFAULT                   0x00000000

#endif /* #ifndef BCHP_DS_WFE_NR_H__ */

/* End of File */
