{"Source Block": ["zipcpu/rtl/peripherals/zipmmu.v@451:461@HdlIdDef", "\t// First clock, and the r_ register, copies the bus data from the bus.\n\t// While this increases the bus latency, it also gives us a moment to\n\t// work.\n\t//\n\t//\n\twire\t[(VAW-1):0]\tr_vpage;\n\tassign\tr_vpage = (r_addr[(DW-3):(DW-2-VAW)]);\n\n\tinitial\ts_pending = 1'b0;\n\tinitial\tr_pending = 1'b0;\n\tinitial\tr_valid   = 1'b0;\n"], "Clone Blocks": [["zipcpu/rtl/peripherals/zipmmu.v@452:462", "\t// While this increases the bus latency, it also gives us a moment to\n\t// work.\n\t//\n\t//\n\twire\t[(VAW-1):0]\tr_vpage;\n\tassign\tr_vpage = (r_addr[(DW-3):(DW-2-VAW)]);\n\n\tinitial\ts_pending = 1'b0;\n\tinitial\tr_pending = 1'b0;\n\tinitial\tr_valid   = 1'b0;\n\talways @(posedge i_clk)\n"], ["zipcpu/rtl/peripherals/zipmmu.v@454:464", "\t//\n\t//\n\twire\t[(VAW-1):0]\tr_vpage;\n\tassign\tr_vpage = (r_addr[(DW-3):(DW-2-VAW)]);\n\n\tinitial\ts_pending = 1'b0;\n\tinitial\tr_pending = 1'b0;\n\tinitial\tr_valid   = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\tbegin\n"], ["zipcpu/rtl/peripherals/zipmmu.v@455:465", "\t//\n\twire\t[(VAW-1):0]\tr_vpage;\n\tassign\tr_vpage = (r_addr[(DW-3):(DW-2-VAW)]);\n\n\tinitial\ts_pending = 1'b0;\n\tinitial\tr_pending = 1'b0;\n\tinitial\tr_valid   = 1'b0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\tbegin\n\t\tr_pending <= 1'b0;\n"]], "Diff Content": {"Delete": [], "Add": [[456, "\twire\t[(PAW-1):0]\tr_ppage;\n"]]}}