
---------- Begin Simulation Statistics ----------
final_tick                                 2478494500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 144952                       # Simulator instruction rate (inst/s)
host_mem_usage                                 847488                       # Number of bytes of host memory used
host_op_rate                                   152396                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    68.99                       # Real time elapsed on the host
host_tick_rate                               35926282                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000005                       # Number of instructions simulated
sim_ops                                      10513546                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002478                       # Number of seconds simulated
sim_ticks                                  2478494500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.893279                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  834936                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               835828                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20087                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1340489                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 50                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             236                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              186                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1845014                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12116                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2423370                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2427255                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             19860                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1664146                       # Number of branches committed
system.cpu.commit.bw_lim_events                903872                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          809126                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10008737                       # Number of instructions committed
system.cpu.commit.committedOps               10522278                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      4803673                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.190465                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.044895                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2076137     43.22%     43.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1169280     24.34%     67.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       308121      6.41%     73.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       172400      3.59%     77.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17761      0.37%     77.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        64177      1.34%     79.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        46824      0.97%     80.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        45101      0.94%     81.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       903872     18.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4803673                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9208                       # Number of function calls committed.
system.cpu.commit.int_insts                   9309990                       # Number of committed integer instructions.
system.cpu.commit.loads                       3851688                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4977792     47.31%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              63      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     47.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3851688     36.61%     83.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1692598     16.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10522278                       # Class of committed instruction
system.cpu.commit.refs                        5544286                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000005                       # Number of Instructions Simulated
system.cpu.committedOps                      10513546                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.495699                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.495699                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1496950                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   229                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               818374                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11513681                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1189489                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1916705                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  20955                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   800                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                291242                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1845014                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1611410                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3262932                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6761                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11131784                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   42364                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.372205                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1631191                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             847102                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.245674                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4915341                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.377118                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.193435                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2315735     47.11%     47.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   944722     19.22%     66.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   152660      3.11%     69.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    25065      0.51%     69.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   230791      4.70%     74.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   109281      2.22%     76.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14988      0.30%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   177179      3.60%     80.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   944920     19.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4915341                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           41649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                20143                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1746067                       # Number of branches executed
system.cpu.iew.exec_nop                         10579                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.352275                       # Inst execution rate
system.cpu.iew.exec_refs                      6416839                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1779998                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  105357                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4109205                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 79                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3493                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1844452                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11335270                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4636841                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33998                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11660204                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                132385                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  20955                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                132006                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          4003                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1182841                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          863                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       555581                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       257499                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       151845                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            293                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        12815                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7328                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11489093                       # num instructions consuming a value
system.cpu.iew.wb_count                      10998065                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619543                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7117991                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.218698                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11030243                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13564669                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7982256                       # number of integer regfile writes
system.cpu.ipc                               2.017354                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.017354                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5253020     44.92%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   66      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     44.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4655956     39.81%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1785005     15.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11694203                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      148501                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012699                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   17897     12.05%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     12.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     12.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 123587     83.22%     95.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7012      4.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11842403                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28452028                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10997811                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12135546                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11324612                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11694203                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  79                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          811096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               377                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       546165                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4915341                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.379123                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.046142                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1133025     23.05%     23.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              726796     14.79%     37.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1030737     20.97%     58.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              704854     14.34%     73.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              596528     12.14%     85.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              288657      5.87%     91.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              181374      3.69%     94.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              153230      3.12%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              100140      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4915341                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.359134                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    291                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                596                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          254                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               510                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           1038771                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           463268                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4109205                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1844452                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9605900                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                          4956990                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  262513                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9915304                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  29956                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1338636                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 612691                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1605                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              15960710                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11440202                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10793774                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2054730                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 492892                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  20955                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1228941                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   878416                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13434651                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9566                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                212                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1709176                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             81                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              502                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     15220207                       # The number of ROB reads
system.cpu.rob.rob_writes                    22774544                       # The number of ROB writes
system.cpu.timesIdled                             369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      336                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     167                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2481                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13661                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1121                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        17985                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1121                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4946                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2419                       # Transaction distribution
system.membus.trans_dist::CleanEvict               62                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6227                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4946                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        24834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       869888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  869888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11180                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11180    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11180                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25498500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58079750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2478494500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6795                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6227                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6227                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           511                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4551                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        28259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 29281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       969856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1002560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3546                       # Total snoops (count)
system.tol2bus.snoopTraffic                    154816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            14842                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.075596                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.264360                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13720     92.44%     92.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1122      7.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              14842                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           13368500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          16170500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            766500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2478494500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  115                       # number of demand (read+write) hits
system.l2.demand_hits::total                      116                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                 115                       # number of overall hits
system.l2.overall_hits::total                     116                       # number of overall hits
system.l2.demand_misses::.cpu.inst                510                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10663                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11173                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               510                       # number of overall misses
system.l2.overall_misses::.cpu.data             10663                       # number of overall misses
system.l2.overall_misses::total                 11173                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39984000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    907265500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        947249500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39984000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    907265500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       947249500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              511                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10778                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11289                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             511                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10778                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11289                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998043                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.989330                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.989725                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998043                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.989330                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.989725                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        78400                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85085.388727                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84780.229124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        78400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85085.388727                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84780.229124                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2419                       # number of writebacks
system.l2.writebacks::total                      2419                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11173                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11173                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34884000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    800635500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    835519500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34884000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    800635500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    835519500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.989330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.989725                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.989330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.989725                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        68400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75085.388727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74780.229124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        68400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75085.388727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74780.229124                       # average overall mshr miss latency
system.l2.replacements                           3546                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4376                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4376                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4376                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4376                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           56                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            56                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data            6227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6227                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    558167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     558167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          6227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6227                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89636.582624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89636.582624                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         6227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    495897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    495897000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79636.582624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79636.582624                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39984000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39984000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        78400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        78400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34884000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34884000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        68400                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        68400                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               115                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    349098500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    349098500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.974731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.974731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78696.686204                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78696.686204                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4436                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4436                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    304738500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    304738500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.974731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.974731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68696.686204                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68696.686204                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2478494500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5433.247821                       # Cycle average of tags in use
system.l2.tags.total_refs                       17921                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12175                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.471951                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     203.830758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       478.089563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4751.327500                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.029180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.289998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.331619                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5984                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.526672                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    299919                       # Number of tag accesses
system.l2.tags.data_accesses                   299919                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2478494500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         682432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             715072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       154816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          154816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2419                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2419                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13169285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         275341341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             288510626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13169285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13169285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       62463725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             62463725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       62463725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13169285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        275341341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            350974352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001068272500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          147                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          147                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23896                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2253                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11173                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2419                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11173                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2419                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              153                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    165015000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   55865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               374508750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14769.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33519.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9817                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     468                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11173                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2419                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.441060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.667996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.512313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1637     49.86%     49.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          471     14.35%     64.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          179      5.45%     69.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67      2.04%     71.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          541     16.48%     88.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           82      2.50%     90.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          120      3.66%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.24%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          178      5.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3283                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      74.768707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.133806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.251079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            122     82.99%     82.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.68%     83.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.68%     84.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      2.04%     86.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            8      5.44%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            8      5.44%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      2.04%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.68%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           147                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.299320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.262862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.201682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              136     92.52%     92.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      3.40%     95.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.68%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.68%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      1.36%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      1.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           147                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 715072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  153344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  715072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               154816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       288.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        61.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    288.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2478164500                       # Total gap between requests
system.mem_ctrls.avgGap                     182325.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       682432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       153344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 13169284.821894904599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 275341341.286010503769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 61869816.535804294050                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2419                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13902750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    360606000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  54533516750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27260.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33818.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22543826.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11638200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6185850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            42361620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            6357960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     195455520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        717820380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        347261760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1327081290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.438465                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    896405000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     82680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1499409500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11809560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6273135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            37413600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6149160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     195455520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        535316070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        500949600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1293366645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.835592                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1297575500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     82680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1098239000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2478494500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1610732                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1610732                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1610732                       # number of overall hits
system.cpu.icache.overall_hits::total         1610732                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            678                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          678                       # number of overall misses
system.cpu.icache.overall_misses::total           678                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51172999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51172999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51172999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51172999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1611410                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1611410                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1611410                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1611410                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000421                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000421                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000421                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000421                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75476.399705                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75476.399705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75476.399705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75476.399705                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          469                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          167                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          511                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          511                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          511                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40764499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40764499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40764499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40764499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000317                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000317                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000317                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000317                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79773.970646                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79773.970646                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79773.970646                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79773.970646                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1610732                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1610732                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           678                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51172999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51172999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1611410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1611410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75476.399705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75476.399705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          511                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          511                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40764499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40764499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79773.970646                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79773.970646                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2478494500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           499.544315                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1611243                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               511                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3153.117417                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   499.544315                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.121959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.121959                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.124756                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6446151                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6446151                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2478494500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2478494500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2478494500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2478494500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2478494500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4512321                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4512321                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4512377                       # number of overall hits
system.cpu.dcache.overall_hits::total         4512377                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35149                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35149                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35152                       # number of overall misses
system.cpu.dcache.overall_misses::total         35152                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2400221338                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2400221338                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2400221338                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2400221338                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4547470                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4547470                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4547529                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4547529                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007729                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007729                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007730                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007730                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68287.044809                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68287.044809                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68281.216944                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68281.216944                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       298222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4279                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.694321                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4376                       # number of writebacks
system.cpu.dcache.writebacks::total              4376                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24367                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24367                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24367                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24367                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10782                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10785                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10785                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    924786477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    924786477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    925108477                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    925108477                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002371                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002371                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002372                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85771.329716                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85771.329716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85777.327492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85777.327492                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6689                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2838585                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2838585                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16325                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16325                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1078380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1078380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2854910                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2854910                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005718                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005718                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66056.967841                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66056.967841                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11777                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11777                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4548                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4548                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    357034000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    357034000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78503.518030                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78503.518030                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1673736                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1673736                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18817                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18817                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1321618840                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1321618840                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1692553                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1692553                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70235.363767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70235.363767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12590                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12590                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6227                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    567536979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    567536979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91141.316685                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91141.316685                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           56                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            56                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           59                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.050847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.050847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050847                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.021739                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.021739                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2478494500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3346.998442                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4523243                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10785                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            419.401298                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3346.998442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.817138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.817138                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1363                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36391673                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36391673                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2478494500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2478494500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
