
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu1' (Linux_x86_64 version 5.4.0-216-generic) on Tue Jul 29 06:59:19 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project edge_detect 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top edge_detect 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 44239
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.34 seconds. CPU system time: 0.4 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2022.2.2/hls_product/continuous/139/2022.2.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<int>::__value, double>::__type std::sqrt<int>(int)' into 'edge_detect(int*, int*, int)' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_slow.cpp:9:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'edge_detect(int*, int*, int)' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_slow.cpp:9:0)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 32 in loop 'OUTPUT_CREATE'(/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_slow.cpp:28:5) has been inferred on bundle 'out_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_slow.cpp:28:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.31 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.82 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.237 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_slow.cpp:17) in function 'edge_detect' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_2' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_slow.cpp:29) in function 'edge_detect' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'edge_detect' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_slow.cpp:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.279 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'IMG_CREATE' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_slow.cpp:16:13) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_CREATE' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_slow.cpp:28:13) in function 'edge_detect'.
INFO: [HLS 200-472] Inferring partial write operation for 'image_data' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/edge_detect/edge_detect_slow.cpp:19:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'edge_detect' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_IMG_CREATE_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'IMG_CREATE_VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 11, loop 'IMG_CREATE_VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_data'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_CREATE_VITIS_LOOP_29_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 28, loop 'OUTPUT_CREATE_VITIS_LOOP_29_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_IMG_CREATE_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_IMG_CREATE_VITIS_LOOP_17_1' pipeline 'IMG_CREATE_VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_IMG_CREATE_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2' pipeline 'OUTPUT_CREATE_VITIS_LOOP_29_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2/m_axi_out_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2/m_axi_out_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2/m_axi_out_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2/m_axi_out_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2/m_axi_out_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2/m_axi_out_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2/m_axi_out_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2/m_axi_out_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2/m_axi_out_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2/m_axi_out_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2/m_axi_out_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2/m_axi_out_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2/m_axi_out_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_OUTPUT_CREATE_VITIS_LOOP_29_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/in_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/inputImage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/outputImage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/EDGE_THRESHOLD' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_detect' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'inputImage' and 'outputImage' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect'.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_image_data_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.312 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_detect.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_detect.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.56 seconds. CPU system time: 1.01 seconds. Elapsed time: 7.17 seconds; current allocated memory: 118.125 MB.
INFO: [HLS 200-112] Total CPU user time: 7.91 seconds. Total CPU system time: 1.52 seconds. Total elapsed time: 20.22 seconds; peak allocated memory: 1.312 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Jul 29 06:59:39 2025...
