<profile>

<section name = "Vitis HLS Report for 'backProp_8_4_10_s'" level="0">
<item name = "Date">Sat Apr 12 12:19:10 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">top</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.996 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">167, 167, 1.670 us, 1.670 us, 167, 167, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172">backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, 42, 42, 0.420 us, 0.420 us, 41, 41, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186">backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33, 66, 66, 0.660 us, 0.660 us, 65, 65, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212">backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, 82, 82, 0.820 us, 0.820 us, 81, 81, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227">backProp_8_4_10_Pipeline_VITIS_LOOP_190_1, 6, 6, 60.000 ns, 60.000 ns, 5, 5, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247">backProp_8_4_10_Pipeline_VITIS_LOOP_31_1, 6, 6, 60.000 ns, 60.000 ns, 5, 5, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259">backProp_8_4_10_Pipeline_VITIS_LOOP_208_3, 6, 6, 60.000 ns, 60.000 ns, 5, 5, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 7, 388, 1263, -</column>
<column name="Memory">0, -, 25, 16, 0</column>
<column name="Multiplexer">-, -, 0, 246, -</column>
<column name="Register">-, -, 14, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227">backProp_8_4_10_Pipeline_VITIS_LOOP_190_1, 0, 0, 105, 157, 0</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259">backProp_8_4_10_Pipeline_VITIS_LOOP_208_3, 0, 1, 33, 263, 0</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247">backProp_8_4_10_Pipeline_VITIS_LOOP_31_1, 0, 0, 9, 120, 0</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172">backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2, 0, 0, 24, 187, 0</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212">backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, 0, 3, 57, 241, 0</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186">backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33, 0, 3, 160, 295, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="w_l_plus1_T_U">backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W, 0, 25, 16, 0, 40, 25, 1, 1000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="agg_result_0_o">20, 4, 25, 100</column>
<column name="agg_result_0_o_ap_vld">20, 4, 1, 4</column>
<column name="agg_result_1_o">20, 4, 25, 100</column>
<column name="agg_result_1_o_ap_vld">20, 4, 1, 4</column>
<column name="agg_result_2_o">20, 4, 25, 100</column>
<column name="agg_result_2_o_ap_vld">20, 4, 1, 4</column>
<column name="agg_result_3_o">20, 4, 25, 100</column>
<column name="agg_result_3_o_ap_vld">20, 4, 1, 4</column>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="w_l_plus1_T_address0">14, 3, 6, 18</column>
<column name="w_l_plus1_T_ce0">14, 3, 1, 3</column>
<column name="w_l_plus1_T_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_190_1_fu_227_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_208_3_fu_259_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_31_1_fu_247_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_172_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33_fu_186_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_212_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, backProp&lt;8, 4, 10&gt;, return value</column>
<column name="agg_result_0_i">in, 25, ap_ovld, agg_result_0, pointer</column>
<column name="agg_result_0_o">out, 25, ap_ovld, agg_result_0, pointer</column>
<column name="agg_result_0_o_ap_vld">out, 1, ap_ovld, agg_result_0, pointer</column>
<column name="agg_result_1_i">in, 25, ap_ovld, agg_result_1, pointer</column>
<column name="agg_result_1_o">out, 25, ap_ovld, agg_result_1, pointer</column>
<column name="agg_result_1_o_ap_vld">out, 1, ap_ovld, agg_result_1, pointer</column>
<column name="agg_result_2_i">in, 25, ap_ovld, agg_result_2, pointer</column>
<column name="agg_result_2_o">out, 25, ap_ovld, agg_result_2, pointer</column>
<column name="agg_result_2_o_ap_vld">out, 1, ap_ovld, agg_result_2, pointer</column>
<column name="agg_result_3_i">in, 25, ap_ovld, agg_result_3, pointer</column>
<column name="agg_result_3_o">out, 25, ap_ovld, agg_result_3, pointer</column>
<column name="agg_result_3_o_ap_vld">out, 1, ap_ovld, agg_result_3, pointer</column>
<column name="w_l_plus1_0_address0">out, 4, ap_memory, w_l_plus1_0, array</column>
<column name="w_l_plus1_0_ce0">out, 1, ap_memory, w_l_plus1_0, array</column>
<column name="w_l_plus1_0_q0">in, 25, ap_memory, w_l_plus1_0, array</column>
<column name="w_l_plus1_1_address0">out, 4, ap_memory, w_l_plus1_1, array</column>
<column name="w_l_plus1_1_ce0">out, 1, ap_memory, w_l_plus1_1, array</column>
<column name="w_l_plus1_1_q0">in, 25, ap_memory, w_l_plus1_1, array</column>
<column name="w_l_plus1_2_address0">out, 4, ap_memory, w_l_plus1_2, array</column>
<column name="w_l_plus1_2_ce0">out, 1, ap_memory, w_l_plus1_2, array</column>
<column name="w_l_plus1_2_q0">in, 25, ap_memory, w_l_plus1_2, array</column>
<column name="w_l_plus1_3_address0">out, 4, ap_memory, w_l_plus1_3, array</column>
<column name="w_l_plus1_3_ce0">out, 1, ap_memory, w_l_plus1_3, array</column>
<column name="w_l_plus1_3_q0">in, 25, ap_memory, w_l_plus1_3, array</column>
<column name="d_l_plus1_0_address0">out, 4, ap_memory, d_l_plus1_0, array</column>
<column name="d_l_plus1_0_ce0">out, 1, ap_memory, d_l_plus1_0, array</column>
<column name="d_l_plus1_0_q0">in, 25, ap_memory, d_l_plus1_0, array</column>
<column name="input_0_address0">out, 3, ap_memory, input_0, array</column>
<column name="input_0_ce0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_q0">in, 24, ap_memory, input_0, array</column>
<column name="weights_0_address0">out, 2, ap_memory, weights_0, array</column>
<column name="weights_0_ce0">out, 1, ap_memory, weights_0, array</column>
<column name="weights_0_q0">in, 25, ap_memory, weights_0, array</column>
<column name="weights_1_address0">out, 2, ap_memory, weights_1, array</column>
<column name="weights_1_ce0">out, 1, ap_memory, weights_1, array</column>
<column name="weights_1_q0">in, 25, ap_memory, weights_1, array</column>
<column name="weights_2_address0">out, 2, ap_memory, weights_2, array</column>
<column name="weights_2_ce0">out, 1, ap_memory, weights_2, array</column>
<column name="weights_2_q0">in, 25, ap_memory, weights_2, array</column>
<column name="weights_3_address0">out, 2, ap_memory, weights_3, array</column>
<column name="weights_3_ce0">out, 1, ap_memory, weights_3, array</column>
<column name="weights_3_q0">in, 25, ap_memory, weights_3, array</column>
<column name="weights_4_address0">out, 2, ap_memory, weights_4, array</column>
<column name="weights_4_ce0">out, 1, ap_memory, weights_4, array</column>
<column name="weights_4_q0">in, 25, ap_memory, weights_4, array</column>
<column name="weights_5_address0">out, 2, ap_memory, weights_5, array</column>
<column name="weights_5_ce0">out, 1, ap_memory, weights_5, array</column>
<column name="weights_5_q0">in, 25, ap_memory, weights_5, array</column>
<column name="weights_6_address0">out, 2, ap_memory, weights_6, array</column>
<column name="weights_6_ce0">out, 1, ap_memory, weights_6, array</column>
<column name="weights_6_q0">in, 25, ap_memory, weights_6, array</column>
<column name="weights_7_address0">out, 2, ap_memory, weights_7, array</column>
<column name="weights_7_ce0">out, 1, ap_memory, weights_7, array</column>
<column name="weights_7_q0">in, 25, ap_memory, weights_7, array</column>
<column name="p_read">in, 25, ap_none, p_read, scalar</column>
<column name="p_read1">in, 25, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 25, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 25, ap_none, p_read3, scalar</column>
</table>
</item>
</section>
</profile>
