

================================================================
== Vitis HLS Report for 'SgdLR_Pipeline_DOT'
================================================================
* Date:           Sun Jun 16 06:03:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spam_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5128|     5128|  25.640 us|  25.640 us|  5128|  5128|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- DOT     |     5126|     5126|        12|          5|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.87>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%result = alloca i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:18->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 15 'alloca' 'result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %shl_ln"   --->   Operation 19 'read' 'shl_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln19 = store i11 0, i11 %i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 20 'store' 'store_ln19' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln18 = store i32 0, i32 %result" [benchmarks/rosetta/spam-filter/src/sgd.cpp:18->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 21 'store' 'store_ln18' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 23 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.96ns)   --->   "%icmp_ln19 = icmp_eq  i11 %i_2, i11 1024" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 24 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.96ns)   --->   "%add_ln19 = add i11 %i_2, i11 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 25 'add' 'add_ln19' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.i.split, void %_Z10dotProductPfS_.exit.exitStub" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 26 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i11 %i_2" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 27 'zext' 'zext_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i11 %i_2" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 28 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%theta_addr = getelementptr i32 %theta, i64 0, i64 %zext_ln19" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 29 'getelementptr' 'theta_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.29ns)   --->   "%theta_load = load i10 %theta_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 30 'load' 'theta_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 31 [1/1] (1.12ns)   --->   "%add_ln20 = add i17 %zext_ln19_1, i17 %shl_ln_read" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 31 'add' 'add_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i17 %add_ln20" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 32 'zext' 'zext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln20" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 33 'getelementptr' 'data_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.29ns)   --->   "%data_load = load i17 %data_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 34 'load' 'data_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81920> <RAM>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln19 = store i11 %add_ln19, i11 %i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 35 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 36 [1/2] (1.29ns)   --->   "%theta_load = load i10 %theta_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 36 'load' 'theta_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 37 [1/2] (1.29ns)   --->   "%data_load = load i17 %data_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 37 'load' 'data_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81920> <RAM>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %theta_load" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 38 'bitcast' 'bitcast_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %data_load" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 39 'bitcast' 'bitcast_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 40 [4/4] (2.78ns)   --->   "%mul_i = fmul i32 %bitcast_ln20, i32 %bitcast_ln20_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 40 'fmul' 'mul_i' <Predicate = (!icmp_ln19)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 41 [3/4] (2.78ns)   --->   "%mul_i = fmul i32 %bitcast_ln20, i32 %bitcast_ln20_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 41 'fmul' 'mul_i' <Predicate = (!icmp_ln19)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 42 [2/4] (2.78ns)   --->   "%mul_i = fmul i32 %bitcast_ln20, i32 %bitcast_ln20_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 42 'fmul' 'mul_i' <Predicate = (!icmp_ln19)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 43 [1/4] (2.78ns)   --->   "%mul_i = fmul i32 %bitcast_ln20, i32 %bitcast_ln20_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 43 'fmul' 'mul_i' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%result_load = load i32 %result" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 44 'load' 'result_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [5/5] (3.57ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 45 'fadd' 'result_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%result_load_1 = load i32 %result"   --->   Operation 55 'load' 'result_load_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %result_out, i32 %result_load_1"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 46 [4/5] (3.57ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 46 'fadd' 'result_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 47 [3/5] (3.57ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 47 'fadd' 'result_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 48 [2/5] (3.57ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 48 'fadd' 'result_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 49 [1/5] (3.57ns)   --->   "%result_1 = fadd i32 %result_load, i32 %mul_i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:20->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 49 'fadd' 'result_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.46>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/spam-filter/src/sgd.cpp:18->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 50 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [benchmarks/rosetta/spam-filter/src/sgd.cpp:18->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 52 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln18 = store i32 %result_1, i32 %result" [benchmarks/rosetta/spam-filter/src/sgd.cpp:18->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 53 'store' 'store_ln18' <Predicate = true> <Delay = 0.46>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:19->benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 54 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ shl_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ result_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result                 (alloca           ) [ 0111111111111]
i                      (alloca           ) [ 0100000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
shl_ln_read            (read             ) [ 0000000000000]
store_ln19             (store            ) [ 0000000000000]
store_ln18             (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000000]
i_2                    (load             ) [ 0000000000000]
icmp_ln19              (icmp             ) [ 0111111100000]
add_ln19               (add              ) [ 0000000000000]
br_ln19                (br               ) [ 0000000000000]
zext_ln19              (zext             ) [ 0000000000000]
zext_ln19_1            (zext             ) [ 0000000000000]
theta_addr             (getelementptr    ) [ 0010000000000]
add_ln20               (add              ) [ 0000000000000]
zext_ln20              (zext             ) [ 0000000000000]
data_addr              (getelementptr    ) [ 0010000000000]
store_ln19             (store            ) [ 0000000000000]
theta_load             (load             ) [ 0001000000000]
data_load              (load             ) [ 0001000000000]
bitcast_ln20           (bitcast          ) [ 0100111000000]
bitcast_ln20_1         (bitcast          ) [ 0100111000000]
mul_i                  (fmul             ) [ 0111110111110]
result_load            (load             ) [ 0101110011110]
result_1               (fadd             ) [ 0010000000001]
specpipeline_ln18      (specpipeline     ) [ 0000000000000]
speclooptripcount_ln18 (speclooptripcount) [ 0000000000000]
specloopname_ln19      (specloopname     ) [ 0000000000000]
store_ln18             (store            ) [ 0000000000000]
br_ln19                (br               ) [ 0000000000000]
result_load_1          (load             ) [ 0000000000000]
write_ln0              (write            ) [ 0000000000000]
ret_ln0                (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shl_ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="result_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="shl_ln_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="17" slack="0"/>
<pin id="54" dir="0" index="1" bw="17" slack="0"/>
<pin id="55" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln0_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="65" class="1004" name="theta_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="11" slack="0"/>
<pin id="69" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="theta_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="theta_load/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="17" slack="0"/>
<pin id="82" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="17" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="1"/>
<pin id="94" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="result_1/7 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln19_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="11" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln18_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_2_load_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="0"/>
<pin id="111" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln19_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="11" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln19_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln19_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln19_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln20_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="17" slack="0"/>
<pin id="136" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln20_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="17" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln19_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="11" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="bitcast_ln20_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="bitcast_ln20_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_1/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="result_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="6"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln18_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="11"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/12 "/>
</bind>
</comp>

<comp id="165" class="1004" name="result_load_1_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="6"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load_1/7 "/>
</bind>
</comp>

<comp id="169" class="1005" name="result_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="177" class="1005" name="i_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="184" class="1005" name="icmp_ln19_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="188" class="1005" name="theta_addr_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="1"/>
<pin id="190" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="theta_addr "/>
</bind>
</comp>

<comp id="193" class="1005" name="data_addr_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="17" slack="1"/>
<pin id="195" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="198" class="1005" name="theta_load_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="theta_load "/>
</bind>
</comp>

<comp id="203" class="1005" name="data_load_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_load "/>
</bind>
</comp>

<comp id="208" class="1005" name="bitcast_ln20_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20 "/>
</bind>
</comp>

<comp id="213" class="1005" name="bitcast_ln20_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20_1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="mul_i_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="223" class="1005" name="result_load_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_load "/>
</bind>
</comp>

<comp id="228" class="1005" name="result_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="42" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="30" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="116"><net_src comp="109" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="109" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="109" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="132"><net_src comp="109" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="52" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="148"><net_src comp="118" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="149" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="156"><net_src comp="153" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="168"><net_src comp="165" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="172"><net_src comp="44" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="48" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="187"><net_src comp="112" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="65" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="196"><net_src comp="78" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="201"><net_src comp="72" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="206"><net_src comp="85" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="211"><net_src comp="149" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="216"><net_src comp="153" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="221"><net_src comp="95" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="226"><net_src comp="157" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="231"><net_src comp="91" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="161" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_out | {7 }
 - Input state : 
	Port: SgdLR_Pipeline_DOT : theta | {1 2 }
	Port: SgdLR_Pipeline_DOT : shl_ln | {1 }
	Port: SgdLR_Pipeline_DOT : data | {1 2 }
  - Chain level:
	State 1
		store_ln19 : 1
		store_ln18 : 1
		i_2 : 1
		icmp_ln19 : 2
		add_ln19 : 2
		br_ln19 : 3
		zext_ln19 : 2
		zext_ln19_1 : 2
		theta_addr : 3
		theta_load : 4
		add_ln20 : 3
		zext_ln20 : 4
		data_addr : 5
		data_load : 6
		store_ln19 : 3
	State 2
	State 3
		mul_i : 1
	State 4
	State 5
	State 6
	State 7
		result_1 : 1
		write_ln0 : 1
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |        grp_fu_91       |    2    |   205   |   219   |
|----------|------------------------|---------|---------|---------|
|   fmul   |        grp_fu_95       |    3    |   143   |    78   |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln19_fu_118    |    0    |    0    |    18   |
|          |     add_ln20_fu_133    |    0    |    0    |    24   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln19_fu_112    |    0    |    0    |    18   |
|----------|------------------------|---------|---------|---------|
|   read   | shl_ln_read_read_fu_52 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  |  write_ln0_write_fu_58 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln19_fu_124    |    0    |    0    |    0    |
|   zext   |   zext_ln19_1_fu_129   |    0    |    0    |    0    |
|          |    zext_ln20_fu_139    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |   348   |   357   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|bitcast_ln20_1_reg_213|   32   |
| bitcast_ln20_reg_208 |   32   |
|   data_addr_reg_193  |   17   |
|   data_load_reg_203  |   32   |
|       i_reg_177      |   11   |
|   icmp_ln19_reg_184  |    1   |
|     mul_i_reg_218    |   32   |
|   result_1_reg_228   |   32   |
|  result_load_reg_223 |   32   |
|    result_reg_169    |   32   |
|  theta_addr_reg_188  |   10   |
|  theta_load_reg_198  |   32   |
+----------------------+--------+
|         Total        |   295  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_85 |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_91    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_95    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_95    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   246  ||   2.3   ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   357  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   295  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   643  |   402  |
+-----------+--------+--------+--------+--------+
