# Loading project testtestsim
# Compile of modulation_top.vhd failed with 1 errors.
# Compile of modulation_top_tb.vhd was successful.
# Compile of sender_top.vhd failed with 4 errors.
# Compile of cos_gen.vhd was successful.
# Compile of sin_gen.vhd was successful.
# 5 compiles, 2 failed with 5 errors.
# Compile of modulation_top.vhd was successful.
# Compile of modulation_top_tb.vhd was successful.
# Compile of cos_gen.vhd was successful.
# Compile of sin_gen.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim work.cos_gen work.modulation_top work.modulation_top_tb work.sin_gen
# vsim work.cos_gen work.modulation_top work.modulation_top_tb work.sin_gen 
# Start time: 09:39:18 on Jun 09,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cos_gen(rtl)
# Loading work.modulation_top(loopback_arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.modulation_top_tb(behavior)
# Loading work.sin_gen(rtl)
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top_tb/uut File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(34), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(34).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(31).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(30).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(29).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(28).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(27).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(26).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(25).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(24).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(23).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(22).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(21).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(19).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(17).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(15).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(14).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(13).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(12).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(11).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(10).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(9).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(7).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(5).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(3).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(0).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(0).
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_bitstream_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_wr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_read_en has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint sim:/modulation_top_tb/uut/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# Compile of modulation_top.vhd was successful.
# Compile of modulation_top_tb.vhd was successful.
# Compile of cos_gen.vhd was successful.
# Compile of sin_gen.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cos_gen(rtl)
# Loading work.modulation_top(loopback_arch)
# Loading work.modulation_top_tb(behavior)
# Loading work.sin_gen(rtl)
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top_tb/uut File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(34), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(34).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(31).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(30).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(29).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(28).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(27).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(26).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(25).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(24).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(23).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(22).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(21).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(19).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(17).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(15).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(14).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(13).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(12).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(11).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(10).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(9).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(7).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(5).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(3).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(0).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(0).
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_bitstream_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_wr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_read_en has no driver.
# This port will contribute value (U) to the signal network.
# Warning in wave window restart: (vish-4014) No objects found matching '/modulation_top_tb/uut/sender_write'. 
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# Compile of modulation_top.vhd was successful.
# Compile of modulation_top_tb.vhd was successful.
# Compile of cos_gen.vhd was successful.
# Compile of sin_gen.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cos_gen(rtl)
# Loading work.modulation_top(loopback_arch)
# Loading work.modulation_top_tb(behavior)
# Loading work.sin_gen(rtl)
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top_tb/uut File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(34), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(34).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(31).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(30).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(29).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(28).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(27).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(26).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(25).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(24).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(23).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(22).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(21).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(19).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(17).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(15).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(14).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(13).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(12).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(11).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(10).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(9).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(7).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(5).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(3).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(0).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(0).
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_bitstream_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_wr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_read_en has no driver.
# This port will contribute value (U) to the signal network.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top_tb/uut File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(34), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(34).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(31).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(30).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(29).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(28).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(27).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(26).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(25).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(24).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(23).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(22).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(21).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(19).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(17).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(15).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(14).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(13).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(12).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(11).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(10).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(9).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(7).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(5).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(3).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(0).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(0).
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_bitstream_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_wr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_read_en has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
add wave -position insertpoint sim:/modulation_top_tb/uut/sin_inst/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top_tb/uut File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(34), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(34).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(31).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(30).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(29).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(28).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(27).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(26).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(25).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(24).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(23).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(22).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(21).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(19).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(17).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(15).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(14).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(13).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(12).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(11).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(10).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(9).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(7).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(5).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(3).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(0).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(0).
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_bitstream_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_wr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_read_en has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# Compile of modulation_top.vhd was successful.
# Compile of modulation_top_tb.vhd was successful.
# Compile of cos_gen.vhd was successful.
# Compile of sin_gen.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cos_gen(rtl)
# Loading work.modulation_top(loopback_arch)
# Loading work.modulation_top_tb(behavior)
# Loading work.sin_gen(rtl)
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top_tb/uut File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(34), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(34).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(31).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(30).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(29).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(28).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(27).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(26).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(25).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(24).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(23).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(22).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(21).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(19).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(17).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(15).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(14).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(13).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(12).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(11).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(10).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(9).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(7).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(5).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(3).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(0).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(0).
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_bitstream_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_wr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_read_en has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# Compile of modulation_top.vhd was successful.
# Compile of modulation_top_tb.vhd was successful.
# Compile of cos_gen.vhd was successful.
# Compile of sin_gen.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cos_gen(rtl)
# Loading work.modulation_top(loopback_arch)
# Loading work.modulation_top_tb(behavior)
# Loading work.sin_gen(rtl)
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top_tb/uut File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(34), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(34).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(31).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(30).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(29).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(28).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(27).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(26).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(25).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(24).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(23).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(22).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(21).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(19).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(17).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(15).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(14).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(13).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(12).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(11).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(10).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(9).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(7).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(5).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(3).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(0).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(0).
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_bitstream_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_wr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_read_en has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# Compile of modulation_top.vhd was successful.
# Compile of modulation_top_tb.vhd was successful.
# Compile of cos_gen.vhd was successful.
# Compile of sin_gen.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cos_gen(rtl)
# Loading work.modulation_top(loopback_arch)
# Loading work.modulation_top_tb(behavior)
# Loading work.sin_gen(rtl)
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top_tb/uut File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(34), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(34).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(31).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(30).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(29).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(28).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(27).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(26).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(25).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(24).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(23).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(22).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(21).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(19).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(17).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(15).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(14).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(13).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(12).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(11).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(10).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(9).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(7).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(5).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(3).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(0).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(0).
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_bitstream_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_wr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_read_en has no driver.
# This port will contribute value (U) to the signal network.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top_tb/uut File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(34), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(34).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(31).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(30).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(29).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(28).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(27).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(26).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(25).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(24).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(23).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(22).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(21).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(19).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(17).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(15).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(14).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(13).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(12).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(11).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(10).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(9).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(7).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(5).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(3).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(0).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(0).
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_bitstream_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_wr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_read_en has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/sin_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# Compile of modulation_top.vhd was successful.
# Compile of modulation_top_tb.vhd was successful.
# Compile of cos_gen.vhd was successful.
# Compile of sin_gen.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cos_gen(rtl)
# Loading work.modulation_top(loopback_arch)
# Loading work.modulation_top_tb(behavior)
# Loading work.sin_gen(rtl)
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top_tb/uut File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(34), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(34).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(31).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(30).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(29).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(28).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(27).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(26).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(25).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(24).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(23).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(22).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(21).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(19).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(17).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(15).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(14).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(13).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(12).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(11).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(10).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(9).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(7).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(5).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(3).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(0).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(0).
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_bitstream_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_wr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_read_en has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 30 ns  Iteration: 1  Instance: /modulation_top_tb/uut/cos_inst
# Compile of cos_gen.vhd was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cos_gen(rtl)
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top_tb/uut File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(34), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(34).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(31).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(30).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(29).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(28).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(27).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(26).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(25).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(24).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(23).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(22).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(21).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(19).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(17).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(15).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(14).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(13).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(12).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(11).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(10).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(9).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(7).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(5).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(3).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(0).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(0).
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_bitstream_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_wr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_read_en has no driver.
# This port will contribute value (U) to the signal network.
run
# Compile of modulation_top.vhd was successful.
# Compile of modulation_top_tb.vhd was successful.
# Compile of cos_gen.vhd was successful.
# Compile of sin_gen.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cos_gen(rtl)
# Loading work.modulation_top(loopback_arch)
# Loading work.modulation_top_tb(behavior)
# Loading work.sin_gen(rtl)
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top_tb/uut File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(34), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(34).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(31).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(30).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(29).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(28).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(27).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(26).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(25).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(24).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(23).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(22).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(21).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(19).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(17).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(15).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(14).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(13).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(12).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(11).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(10).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(9).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(7).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(5).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(3).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(0).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(0).
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_bitstream_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_wr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_read_en has no driver.
# This port will contribute value (U) to the signal network.
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-3473) Component instance "pll_inst : ip_pll" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /modulation_top_tb/uut File: /home/haraldbid/Projects/GIT/Modulation_DTU/fpga_design/ConverterTest/hdl/modulation_top.vhd
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(34), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(34).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(31).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(30).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(29).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(28).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(27).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(26).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(25).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(24).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(23).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(22).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(21).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(19).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(17).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(15).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(14).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(13).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(12).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(11).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(10).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(9).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(8).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(7).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(6).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(5).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(4).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(3).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(1).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_0(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_0(0).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(20).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(2).
# ** Warning: (vsim-8684) No drivers exist on inout port /modulation_top_tb/uut/GPIO_1(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /modulation_top_tb/GPIO_1(0).
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_bitstream_out has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_wr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /modulation_top_tb/uut/fifo_read_en has no driver.
# This port will contribute value (U) to the signal network.
run
