ARM GAS  /var/folders/y7/_d9vdr012bs12l9t9lld31wc0000gn/T//cc6Fyxvq.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB126:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * File Name          : gpio.c
   4:Core/Src/gpio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/gpio.c ****   *                      of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE END 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  27:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  30:Core/Src/gpio.c **** 
ARM GAS  /var/folders/y7/_d9vdr012bs12l9t9lld31wc0000gn/T//cc6Fyxvq.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE END 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /** Configure pins as 
  34:Core/Src/gpio.c ****         * Analog 
  35:Core/Src/gpio.c ****         * Input 
  36:Core/Src/gpio.c ****         * Output
  37:Core/Src/gpio.c ****         * EVENT_OUT
  38:Core/Src/gpio.c ****         * EXTI
  39:Core/Src/gpio.c ****         * Free pins are configured automatically as Analog (this feature is enabled through 
  40:Core/Src/gpio.c ****         * the Code Generation settings)
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 30B5     		push	{r4, r5, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 12
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
  39 0002 8BB0     		sub	sp, sp, #44
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 45 3 view .LVU1
  43              		.loc 1 45 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0594     		str	r4, [sp, #20]
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  50              		.loc 1 48 3 is_stmt 1 view .LVU3
  51              	.LBB2:
  52              		.loc 1 48 3 view .LVU4
  53              		.loc 1 48 3 view .LVU5
  54 0010 2A4B     		ldr	r3, .L3
  55 0012 5A69     		ldr	r2, [r3, #20]
  56 0014 42F40022 		orr	r2, r2, #524288
  57 0018 5A61     		str	r2, [r3, #20]
  58              		.loc 1 48 3 view .LVU6
  59 001a 5A69     		ldr	r2, [r3, #20]
  60 001c 02F40022 		and	r2, r2, #524288
  61 0020 0192     		str	r2, [sp, #4]
  62              		.loc 1 48 3 view .LVU7
  63 0022 019A     		ldr	r2, [sp, #4]
  64              	.LBE2:
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  65              		.loc 1 49 3 view .LVU8
  66              	.LBB3:
ARM GAS  /var/folders/y7/_d9vdr012bs12l9t9lld31wc0000gn/T//cc6Fyxvq.s 			page 3


  67              		.loc 1 49 3 view .LVU9
  68              		.loc 1 49 3 view .LVU10
  69 0024 5A69     		ldr	r2, [r3, #20]
  70 0026 42F48002 		orr	r2, r2, #4194304
  71 002a 5A61     		str	r2, [r3, #20]
  72              		.loc 1 49 3 view .LVU11
  73 002c 5A69     		ldr	r2, [r3, #20]
  74 002e 02F48002 		and	r2, r2, #4194304
  75 0032 0292     		str	r2, [sp, #8]
  76              		.loc 1 49 3 view .LVU12
  77 0034 029A     		ldr	r2, [sp, #8]
  78              	.LBE3:
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  79              		.loc 1 50 3 view .LVU13
  80              	.LBB4:
  81              		.loc 1 50 3 view .LVU14
  82              		.loc 1 50 3 view .LVU15
  83 0036 5A69     		ldr	r2, [r3, #20]
  84 0038 42F40032 		orr	r2, r2, #131072
  85 003c 5A61     		str	r2, [r3, #20]
  86              		.loc 1 50 3 view .LVU16
  87 003e 5A69     		ldr	r2, [r3, #20]
  88 0040 02F40032 		and	r2, r2, #131072
  89 0044 0392     		str	r2, [sp, #12]
  90              		.loc 1 50 3 view .LVU17
  91 0046 039A     		ldr	r2, [sp, #12]
  92              	.LBE4:
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  93              		.loc 1 51 3 view .LVU18
  94              	.LBB5:
  95              		.loc 1 51 3 view .LVU19
  96              		.loc 1 51 3 view .LVU20
  97 0048 5A69     		ldr	r2, [r3, #20]
  98 004a 42F48022 		orr	r2, r2, #262144
  99 004e 5A61     		str	r2, [r3, #20]
 100              		.loc 1 51 3 view .LVU21
 101 0050 5B69     		ldr	r3, [r3, #20]
 102 0052 03F48023 		and	r3, r3, #262144
 103 0056 0493     		str	r3, [sp, #16]
 104              		.loc 1 51 3 view .LVU22
 105 0058 049B     		ldr	r3, [sp, #16]
 106              	.LBE5:
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(BLINK_GPIO_Port, BLINK_Pin, GPIO_PIN_RESET);
 107              		.loc 1 54 3 view .LVU23
 108 005a 2246     		mov	r2, r4
 109 005c 0221     		movs	r1, #2
 110 005e 4FF09040 		mov	r0, #1207959552
 111 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 112              	.LVL0:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pins : PC13 PC14 PC15 */
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 113              		.loc 1 57 3 view .LVU24
 114              		.loc 1 57 23 is_stmt 0 view .LVU25
 115 0066 4FF46043 		mov	r3, #57344
ARM GAS  /var/folders/y7/_d9vdr012bs12l9t9lld31wc0000gn/T//cc6Fyxvq.s 			page 4


 116 006a 0593     		str	r3, [sp, #20]
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 117              		.loc 1 58 3 is_stmt 1 view .LVU26
 118              		.loc 1 58 24 is_stmt 0 view .LVU27
 119 006c 0325     		movs	r5, #3
 120 006e 0695     		str	r5, [sp, #24]
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 121              		.loc 1 59 3 is_stmt 1 view .LVU28
 122              		.loc 1 59 24 is_stmt 0 view .LVU29
 123 0070 0794     		str	r4, [sp, #28]
  60:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 124              		.loc 1 60 3 is_stmt 1 view .LVU30
 125 0072 05A9     		add	r1, sp, #20
 126 0074 1248     		ldr	r0, .L3+4
 127 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 128              	.LVL1:
  61:Core/Src/gpio.c **** 
  62:Core/Src/gpio.c ****   /*Configure GPIO pins : PA0 PA2 PA3 PA4 
  63:Core/Src/gpio.c ****                            PA6 PA7 PA8 PA9 
  64:Core/Src/gpio.c ****                            PA10 PA11 PA12 PA15 */
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 129              		.loc 1 65 3 view .LVU31
 130              		.loc 1 65 23 is_stmt 0 view .LVU32
 131 007a 49F6DD73 		movw	r3, #40925
 132 007e 0593     		str	r3, [sp, #20]
  66:Core/Src/gpio.c ****                           |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
  67:Core/Src/gpio.c ****                           |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 133              		.loc 1 68 3 is_stmt 1 view .LVU33
 134              		.loc 1 68 24 is_stmt 0 view .LVU34
 135 0080 0695     		str	r5, [sp, #24]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 136              		.loc 1 69 3 is_stmt 1 view .LVU35
 137              		.loc 1 69 24 is_stmt 0 view .LVU36
 138 0082 0794     		str	r4, [sp, #28]
  70:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 139              		.loc 1 70 3 is_stmt 1 view .LVU37
 140 0084 05A9     		add	r1, sp, #20
 141 0086 4FF09040 		mov	r0, #1207959552
 142 008a FFF7FEFF 		bl	HAL_GPIO_Init
 143              	.LVL2:
  71:Core/Src/gpio.c **** 
  72:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = BLINK_Pin;
 144              		.loc 1 73 3 view .LVU38
 145              		.loc 1 73 23 is_stmt 0 view .LVU39
 146 008e 0223     		movs	r3, #2
 147 0090 0593     		str	r3, [sp, #20]
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 148              		.loc 1 74 3 is_stmt 1 view .LVU40
 149              		.loc 1 74 24 is_stmt 0 view .LVU41
 150 0092 0123     		movs	r3, #1
 151 0094 0693     		str	r3, [sp, #24]
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 75 3 is_stmt 1 view .LVU42
 153              		.loc 1 75 24 is_stmt 0 view .LVU43
 154 0096 0794     		str	r4, [sp, #28]
ARM GAS  /var/folders/y7/_d9vdr012bs12l9t9lld31wc0000gn/T//cc6Fyxvq.s 			page 5


  76:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 155              		.loc 1 76 3 is_stmt 1 view .LVU44
 156              		.loc 1 76 25 is_stmt 0 view .LVU45
 157 0098 0894     		str	r4, [sp, #32]
  77:Core/Src/gpio.c ****   HAL_GPIO_Init(BLINK_GPIO_Port, &GPIO_InitStruct);
 158              		.loc 1 77 3 is_stmt 1 view .LVU46
 159 009a 05A9     		add	r1, sp, #20
 160 009c 4FF09040 		mov	r0, #1207959552
 161 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 162              	.LVL3:
  78:Core/Src/gpio.c **** 
  79:Core/Src/gpio.c ****   /*Configure GPIO pins : PB0 PB1 PB2 PB10 
  80:Core/Src/gpio.c ****                            PB11 PB12 PB13 PB14 
  81:Core/Src/gpio.c ****                            PB15 PB4 PB5 PB6 
  82:Core/Src/gpio.c ****                            PB7 PB8 PB9 */
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 163              		.loc 1 83 3 view .LVU47
 164              		.loc 1 83 23 is_stmt 0 view .LVU48
 165 00a4 4FF6F773 		movw	r3, #65527
 166 00a8 0593     		str	r3, [sp, #20]
  84:Core/Src/gpio.c ****                           |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
  85:Core/Src/gpio.c ****                           |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
  86:Core/Src/gpio.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  87:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 167              		.loc 1 87 3 is_stmt 1 view .LVU49
 168              		.loc 1 87 24 is_stmt 0 view .LVU50
 169 00aa 0695     		str	r5, [sp, #24]
  88:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 88 3 is_stmt 1 view .LVU51
 171              		.loc 1 88 24 is_stmt 0 view .LVU52
 172 00ac 0794     		str	r4, [sp, #28]
  89:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 173              		.loc 1 89 3 is_stmt 1 view .LVU53
 174 00ae 05A9     		add	r1, sp, #20
 175 00b0 0448     		ldr	r0, .L3+8
 176 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 177              	.LVL4:
  90:Core/Src/gpio.c **** 
  91:Core/Src/gpio.c **** }
 178              		.loc 1 91 1 is_stmt 0 view .LVU54
 179 00b6 0BB0     		add	sp, sp, #44
 180              	.LCFI2:
 181              		.cfi_def_cfa_offset 12
 182              		@ sp needed
 183 00b8 30BD     		pop	{r4, r5, pc}
 184              	.L4:
 185 00ba 00BF     		.align	2
 186              	.L3:
 187 00bc 00100240 		.word	1073876992
 188 00c0 00080048 		.word	1207961600
 189 00c4 00040048 		.word	1207960576
 190              		.cfi_endproc
 191              	.LFE126:
 193              		.text
 194              	.Letext0:
 195              		.file 2 "/usr/local/Cellar/arm-gcc-bin/8-2019-q3-update/arm-none-eabi/include/machine/_default_typ
 196              		.file 3 "/usr/local/Cellar/arm-gcc-bin/8-2019-q3-update/arm-none-eabi/include/sys/_stdint.h"
ARM GAS  /var/folders/y7/_d9vdr012bs12l9t9lld31wc0000gn/T//cc6Fyxvq.s 			page 6


 197              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 198              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 199              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 200              		.file 7 "/usr/local/Cellar/arm-gcc-bin/8-2019-q3-update/lib/gcc/arm-none-eabi/8.3.1/include/stddef
 201              		.file 8 "/usr/local/Cellar/arm-gcc-bin/8-2019-q3-update/arm-none-eabi/include/sys/_types.h"
 202              		.file 9 "/usr/local/Cellar/arm-gcc-bin/8-2019-q3-update/arm-none-eabi/include/sys/reent.h"
 203              		.file 10 "/usr/local/Cellar/arm-gcc-bin/8-2019-q3-update/arm-none-eabi/include/sys/lock.h"
 204              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 205              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /var/folders/y7/_d9vdr012bs12l9t9lld31wc0000gn/T//cc6Fyxvq.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
/var/folders/y7/_d9vdr012bs12l9t9lld31wc0000gn/T//cc6Fyxvq.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/y7/_d9vdr012bs12l9t9lld31wc0000gn/T//cc6Fyxvq.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/y7/_d9vdr012bs12l9t9lld31wc0000gn/T//cc6Fyxvq.s:187    .text.MX_GPIO_Init:00000000000000bc $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
