{
  "processor": "Toshiba TLCS-90",
  "year": 1985,
  "specifications": {
    "data_width_bits": 8,
    "clock_mhz": 6.0,
    "transistors": 12000,
    "technology": "CMOS",
    "package": "DIP/QFP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      4,
      10
    ],
    "typical_cpi": 5.0
  },
  "validated_performance": {
    "ips_min": 600000,
    "ips_max": 1500000,
    "kips_typical": 1200
  },
  "notes": "Toshiba Z80-like 8-bit MCU with block transfer instructions and on-chip peripherals.",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "Medium-High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 5.0,
    "expected_ipc": 0.2,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control"
    ],
    "predicted_cpi": 4.9,
    "cpi_error_percent": 2.0,
    "ipc_error_percent": 2.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Z80-compatible architecture with similar timing characteristics",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-30"
  },
  "per_instruction_timing_tests": [
    {
      "instruction": "ADD A,r",
      "description": "Add register to accumulator",
      "category": "alu",
      "expected_cycles": 4,
      "model_cycles": 4,
      "source": "TLCS-90 Series Data Sheet"
    },
    {
      "instruction": "SUB A,r",
      "description": "Subtract register",
      "category": "alu",
      "expected_cycles": 4,
      "model_cycles": 4,
      "source": "TLCS-90 Series Data Sheet"
    },
    {
      "instruction": "LD r,r'",
      "description": "Load register from register",
      "category": "data_transfer",
      "expected_cycles": 4,
      "model_cycles": 4,
      "source": "TLCS-90 Series Data Sheet"
    },
    {
      "instruction": "LD r,(HL)",
      "description": "Load register indirect",
      "category": "memory",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "TLCS-90 Series Data Sheet"
    },
    {
      "instruction": "IN A,(port)",
      "description": "Input from port",
      "category": "io",
      "expected_cycles": 6,
      "model_cycles": 6,
      "source": "TLCS-90 Series Data Sheet"
    },
    {
      "instruction": "JP nn",
      "description": "Jump absolute",
      "category": "control",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "TLCS-90 Series Data Sheet"
    },
    {
      "instruction": "CALL nn",
      "description": "Call subroutine",
      "category": "control",
      "expected_cycles": 5,
      "model_cycles": 5,
      "source": "TLCS-90 Series Data Sheet"
    },
    {
      "instruction": "LDIR",
      "description": "Block transfer (per iteration)",
      "category": "block",
      "expected_cycles": 10,
      "model_cycles": 10,
      "source": "TLCS-90 Series Data Sheet"
    }
  ],
  "cross_validation": {
    "methodology": "Instruction cycle counts from TLCS-90 datasheet, compared to Z80 timing",
    "reference_sources": [
      "Toshiba TLCS-90 Series Data Sheet (1985)",
      "Toshiba MCU Family Comparison Guide",
      "Z80 CPU Technical Manual (for comparison)"
    ],
    "architectural_notes": [
      "Z80-compatible instruction set with Toshiba extensions",
      "Block transfer/search instructions (LDIR, LDDR, CPIR, CPDR)",
      "On-chip ROM, RAM, timer, UART, I/O",
      "16-bit address space (64K)",
      "6 MHz clock (faster than original Z80 at 4 MHz)",
      "Designed for Z80 software migration to single-chip solution"
    ],
    "validation_summary": {
      "total_instruction_tests": 8,
      "tests_passed": 8,
      "average_timing_error_percent": 2.0,
      "cross_validation_passed": true
    }
  }
}