
*** Running vivado
    with args -log SimpleModule_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SimpleModule_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source SimpleModule_0.tcl -notrace
Command: synth_design -top SimpleModule_0 -part xc7vx690tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t-ffg1761'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19652 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1297.703 ; gain = 74.000 ; free physical = 128 ; free virtual = 541
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SimpleModule_0' [/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sources_1/ip/SimpleModule_0/synth/SimpleModule_0.v:56]
INFO: [Synth 8-638] synthesizing module 'SimpleModule' [/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sources_1/ip/SimpleModule_0/SimpleModule.v:1]
INFO: [Synth 8-256] done synthesizing module 'SimpleModule' (1#1) [/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sources_1/ip/SimpleModule_0/SimpleModule.v:1]
INFO: [Synth 8-256] done synthesizing module 'SimpleModule_0' (2#1) [/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sources_1/ip/SimpleModule_0/synth/SimpleModule_0.v:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.211 ; gain = 116.508 ; free physical = 164 ; free virtual = 556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.211 ; gain = 116.508 ; free physical = 167 ; free virtual = 560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.211 ; gain = 124.508 ; free physical = 167 ; free virtual = 560
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.219 ; gain = 132.516 ; free physical = 109 ; free virtual = 513
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  64 Input     32 Bit       Adders := 1     
+---XORs : 
	               10 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 63    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SimpleModule 
Detailed RTL Component Info : 
+---Adders : 
	  64 Input     32 Bit       Adders := 1     
+---XORs : 
	               10 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 63    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[0]' (FDRE) to 'inst/regVec_13_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[0]' (FDRE) to 'inst/regVec_13_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[0]' (FDRE) to 'inst/regVec_12_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[1]' (FDRE) to 'inst/regVec_13_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[1]' (FDRE) to 'inst/regVec_13_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[1]' (FDRE) to 'inst/regVec_12_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[2]' (FDRE) to 'inst/regVec_13_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[2]' (FDRE) to 'inst/regVec_11_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[2]' (FDRE) to 'inst/regVec_13_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[3]' (FDRE) to 'inst/regVec_11_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[3]' (FDRE) to 'inst/regVec_12_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[3]' (FDRE) to 'inst/regVec_10_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[4]' (FDRE) to 'inst/regVec_13_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[4]' (FDRE) to 'inst/regVec_11_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[4]' (FDRE) to 'inst/regVec_12_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[5]' (FDRE) to 'inst/regVec_13_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[5]' (FDRE) to 'inst/regVec_11_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[5]' (FDRE) to 'inst/regVec_12_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[6]' (FDRE) to 'inst/regVec_13_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[6]' (FDRE) to 'inst/regVec_11_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[6]' (FDRE) to 'inst/regVec_12_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[7]' (FDRE) to 'inst/regVec_13_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[7]' (FDRE) to 'inst/regVec_11_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[7]' (FDRE) to 'inst/regVec_12_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[8]' (FDRE) to 'inst/regVec_13_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[8]' (FDRE) to 'inst/regVec_11_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[8]' (FDRE) to 'inst/regVec_12_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[9]' (FDRE) to 'inst/regVec_13_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[9]' (FDRE) to 'inst/regVec_11_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[9]' (FDRE) to 'inst/regVec_12_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[10]' (FDRE) to 'inst/regVec_13_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[10]' (FDRE) to 'inst/regVec_11_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[10]' (FDRE) to 'inst/regVec_12_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[11]' (FDRE) to 'inst/regVec_13_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[11]' (FDRE) to 'inst/regVec_11_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[11]' (FDRE) to 'inst/regVec_12_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[12]' (FDRE) to 'inst/regVec_13_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[12]' (FDRE) to 'inst/regVec_11_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[12]' (FDRE) to 'inst/regVec_12_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[13]' (FDRE) to 'inst/regVec_13_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[13]' (FDRE) to 'inst/regVec_11_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[13]' (FDRE) to 'inst/regVec_12_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[14]' (FDRE) to 'inst/regVec_13_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[14]' (FDRE) to 'inst/regVec_11_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[14]' (FDRE) to 'inst/regVec_12_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[15]' (FDRE) to 'inst/regVec_13_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[15]' (FDRE) to 'inst/regVec_11_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[15]' (FDRE) to 'inst/regVec_12_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[16]' (FDRE) to 'inst/regVec_13_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[16]' (FDRE) to 'inst/regVec_11_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[16]' (FDRE) to 'inst/regVec_12_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[17]' (FDRE) to 'inst/regVec_13_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[17]' (FDRE) to 'inst/regVec_11_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[17]' (FDRE) to 'inst/regVec_12_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[18]' (FDRE) to 'inst/regVec_13_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[18]' (FDRE) to 'inst/regVec_11_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[18]' (FDRE) to 'inst/regVec_12_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[19]' (FDRE) to 'inst/regVec_13_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[19]' (FDRE) to 'inst/regVec_11_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[19]' (FDRE) to 'inst/regVec_12_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[20]' (FDRE) to 'inst/regVec_13_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[20]' (FDRE) to 'inst/regVec_11_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[20]' (FDRE) to 'inst/regVec_12_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[21]' (FDRE) to 'inst/regVec_13_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[21]' (FDRE) to 'inst/regVec_11_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[21]' (FDRE) to 'inst/regVec_12_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[22]' (FDRE) to 'inst/regVec_13_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[22]' (FDRE) to 'inst/regVec_11_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[22]' (FDRE) to 'inst/regVec_12_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[23]' (FDRE) to 'inst/regVec_13_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[23]' (FDRE) to 'inst/regVec_11_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[23]' (FDRE) to 'inst/regVec_12_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[24]' (FDRE) to 'inst/regVec_13_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[24]' (FDRE) to 'inst/regVec_11_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[24]' (FDRE) to 'inst/regVec_12_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[25]' (FDRE) to 'inst/regVec_13_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[25]' (FDRE) to 'inst/regVec_11_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[25]' (FDRE) to 'inst/regVec_12_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[26]' (FDRE) to 'inst/regVec_13_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[26]' (FDRE) to 'inst/regVec_11_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[26]' (FDRE) to 'inst/regVec_12_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[27]' (FDRE) to 'inst/regVec_13_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[27]' (FDRE) to 'inst/regVec_11_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[27]' (FDRE) to 'inst/regVec_12_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[28]' (FDRE) to 'inst/regVec_13_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[28]' (FDRE) to 'inst/regVec_11_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[28]' (FDRE) to 'inst/regVec_12_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[29]' (FDRE) to 'inst/regVec_13_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[29]' (FDRE) to 'inst/regVec_11_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[29]' (FDRE) to 'inst/regVec_12_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_13_reg[30]' (FDRE) to 'inst/regVec_13_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_11_reg[30]' (FDRE) to 'inst/regVec_11_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_12_reg[30]' (FDRE) to 'inst/regVec_12_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_13_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_12_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_11_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/regVec_10_reg[0]' (FDRE) to 'inst/regVec_10_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_8_reg[0]' (FDRE) to 'inst/regVec_8_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_9_reg[0]' (FDRE) to 'inst/regVec_10_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_10_reg[1]' (FDRE) to 'inst/regVec_10_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_8_reg[1]' (FDRE) to 'inst/regVec_8_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_9_reg[1]' (FDRE) to 'inst/regVec_9_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_10_reg[2]' (FDRE) to 'inst/regVec_10_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_10_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_9_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_8_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_7_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_6_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_5_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_4_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_3_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_63_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_62_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_61_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_60_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_59_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_58_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_57_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_56_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_55_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_54_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_53_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_52_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_51_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_50_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_49_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_48_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_47_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_46_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_45_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_44_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_43_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_42_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_41_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_40_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_39_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_38_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_37_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_36_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_35_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_34_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_33_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_32_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_31_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_30_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_29_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_28_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_27_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_26_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_25_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_24_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_23_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_22_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_21_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_20_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_19_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_18_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_17_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_16_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_15_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\regVec_14_reg[31] )
WARNING: [Synth 8-3332] Sequential element (regVec_1_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_2_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_3_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_4_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_5_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_6_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_7_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_8_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_9_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_10_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_11_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_12_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_13_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_14_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_15_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_16_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_17_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_18_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_19_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_20_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_21_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_22_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_23_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_24_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_25_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_26_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_27_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_28_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_29_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_30_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_31_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_32_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_33_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_34_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_35_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_36_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_37_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_38_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_39_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_40_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_41_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_42_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_43_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_44_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_45_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_46_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_47_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_48_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_49_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_50_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_51_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_52_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_53_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_54_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_55_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_56_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_57_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_58_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_59_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_60_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_61_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_62_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_63_reg[31]) is unused and will be removed from module SimpleModule.
WARNING: [Synth 8-3332] Sequential element (regVec_0_reg[31]) is unused and will be removed from module SimpleModule.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1635.551 ; gain = 411.848 ; free physical = 122 ; free virtual = 354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1635.551 ; gain = 411.848 ; free physical = 116 ; free virtual = 353
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1635.551 ; gain = 411.848 ; free physical = 146 ; free virtual = 367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.551 ; gain = 411.848 ; free physical = 142 ; free virtual = 368
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.551 ; gain = 411.848 ; free physical = 144 ; free virtual = 372
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.551 ; gain = 411.848 ; free physical = 143 ; free virtual = 371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.551 ; gain = 411.848 ; free physical = 143 ; free virtual = 371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.551 ; gain = 411.848 ; free physical = 142 ; free virtual = 371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.551 ; gain = 411.848 ; free physical = 142 ; free virtual = 371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    28|
|2     |LUT1   |    25|
|3     |LUT2   |    23|
|4     |LUT3   |    32|
|5     |LUT4   |    25|
|6     |LUT5   |    12|
|7     |LUT6   |     8|
|8     |FDRE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   154|
|2     |  inst   |SimpleModule |   126|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.551 ; gain = 411.848 ; free physical = 142 ; free virtual = 371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.551 ; gain = 411.848 ; free physical = 140 ; free virtual = 372
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.551 ; gain = 411.848 ; free physical = 136 ; free virtual = 372
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

177 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 1780.242 ; gain = 582.062 ; free physical = 196 ; free virtual = 422
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

*** Running vivado
    with args -log SimpleModule_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SimpleModule_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source SimpleModule_0.tcl -notrace
Command: synth_design -top SimpleModule_0 -part xc7vx690tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t-ffg1761'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6670 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1296.699 ; gain = 73.000 ; free physical = 101 ; free virtual = 5618
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SimpleModule_0' [/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sources_1/ip/SimpleModule_0/synth/SimpleModule_0.v:56]
INFO: [Synth 8-638] synthesizing module 'SimpleModule' [/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sources_1/ip/SimpleModule_0/SimpleModule.v:1]
INFO: [Synth 8-256] done synthesizing module 'SimpleModule' (1#1) [/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sources_1/ip/SimpleModule_0/SimpleModule.v:1]
INFO: [Synth 8-256] done synthesizing module 'SimpleModule_0' (2#1) [/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sources_1/ip/SimpleModule_0/synth/SimpleModule_0.v:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1336.207 ; gain = 112.508 ; free physical = 185 ; free virtual = 5630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1336.207 ; gain = 112.508 ; free physical = 186 ; free virtual = 5631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1344.207 ; gain = 120.508 ; free physical = 185 ; free virtual = 5631
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1352.211 ; gain = 128.512 ; free physical = 175 ; free virtual = 5620
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     32 Bit       Adders := 1     
+---XORs : 
	               10 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SimpleModule 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     32 Bit       Adders := 1     
+---XORs : 
	               10 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design SimpleModule_0 has port io_out_bundle_vec_reduce driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[0]' (FDRE) to 'inst/regVec_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[0]' (FDRE) to 'inst/regVec_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[0]' (FDRE) to 'inst/regVec_3_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[1]' (FDRE) to 'inst/regVec_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[1]' (FDRE) to 'inst/regVec_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[1]' (FDRE) to 'inst/regVec_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[2]' (FDRE) to 'inst/regVec_3_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[2]' (FDRE) to 'inst/regVec_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[2]' (FDRE) to 'inst/regVec_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[3]' (FDRE) to 'inst/regVec_3_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[3]' (FDRE) to 'inst/regVec_2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[3]' (FDRE) to 'inst/regVec_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[4]' (FDRE) to 'inst/regVec_3_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[4]' (FDRE) to 'inst/regVec_2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[4]' (FDRE) to 'inst/regVec_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[5]' (FDRE) to 'inst/regVec_3_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[5]' (FDRE) to 'inst/regVec_2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[5]' (FDRE) to 'inst/regVec_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[6]' (FDRE) to 'inst/regVec_3_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[6]' (FDRE) to 'inst/regVec_2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[6]' (FDRE) to 'inst/regVec_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[7]' (FDRE) to 'inst/regVec_3_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[7]' (FDRE) to 'inst/regVec_2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[7]' (FDRE) to 'inst/regVec_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[8]' (FDRE) to 'inst/regVec_3_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[8]' (FDRE) to 'inst/regVec_2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[8]' (FDRE) to 'inst/regVec_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[9]' (FDRE) to 'inst/regVec_3_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[9]' (FDRE) to 'inst/regVec_2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[9]' (FDRE) to 'inst/regVec_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[10]' (FDRE) to 'inst/regVec_3_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[10]' (FDRE) to 'inst/regVec_2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[10]' (FDRE) to 'inst/regVec_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[11]' (FDRE) to 'inst/regVec_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[11]' (FDRE) to 'inst/regVec_2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[11]' (FDRE) to 'inst/regVec_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[12]' (FDRE) to 'inst/regVec_3_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[12]' (FDRE) to 'inst/regVec_2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[12]' (FDRE) to 'inst/regVec_1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[13]' (FDRE) to 'inst/regVec_3_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[13]' (FDRE) to 'inst/regVec_2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[13]' (FDRE) to 'inst/regVec_1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[14]' (FDRE) to 'inst/regVec_3_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[14]' (FDRE) to 'inst/regVec_2_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[14]' (FDRE) to 'inst/regVec_1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[15]' (FDRE) to 'inst/regVec_3_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[15]' (FDRE) to 'inst/regVec_2_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[15]' (FDRE) to 'inst/regVec_1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[16]' (FDRE) to 'inst/regVec_3_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[16]' (FDRE) to 'inst/regVec_2_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[16]' (FDRE) to 'inst/regVec_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[17]' (FDRE) to 'inst/regVec_3_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[17]' (FDRE) to 'inst/regVec_2_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[17]' (FDRE) to 'inst/regVec_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[18]' (FDRE) to 'inst/regVec_3_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[18]' (FDRE) to 'inst/regVec_2_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[18]' (FDRE) to 'inst/regVec_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[19]' (FDRE) to 'inst/regVec_3_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[19]' (FDRE) to 'inst/regVec_2_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[19]' (FDRE) to 'inst/regVec_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[20]' (FDRE) to 'inst/regVec_3_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[20]' (FDRE) to 'inst/regVec_2_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[20]' (FDRE) to 'inst/regVec_1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[21]' (FDRE) to 'inst/regVec_3_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[21]' (FDRE) to 'inst/regVec_2_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[21]' (FDRE) to 'inst/regVec_1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[22]' (FDRE) to 'inst/regVec_3_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[22]' (FDRE) to 'inst/regVec_2_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[22]' (FDRE) to 'inst/regVec_1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[23]' (FDRE) to 'inst/regVec_3_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[23]' (FDRE) to 'inst/regVec_2_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[23]' (FDRE) to 'inst/regVec_1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[24]' (FDRE) to 'inst/regVec_3_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[24]' (FDRE) to 'inst/regVec_2_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[24]' (FDRE) to 'inst/regVec_1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[25]' (FDRE) to 'inst/regVec_3_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[25]' (FDRE) to 'inst/regVec_2_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[25]' (FDRE) to 'inst/regVec_1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[26]' (FDRE) to 'inst/regVec_3_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[26]' (FDRE) to 'inst/regVec_2_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[26]' (FDRE) to 'inst/regVec_1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[27]' (FDRE) to 'inst/regVec_3_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[27]' (FDRE) to 'inst/regVec_2_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[27]' (FDRE) to 'inst/regVec_1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[28]' (FDRE) to 'inst/regVec_3_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[28]' (FDRE) to 'inst/regVec_2_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[28]' (FDRE) to 'inst/regVec_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[29]' (FDRE) to 'inst/regVec_3_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[29]' (FDRE) to 'inst/regVec_2_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[29]' (FDRE) to 'inst/regVec_1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_3_reg[30]' (FDRE) to 'inst/regVec_3_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_2_reg[30]' (FDRE) to 'inst/regVec_2_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_1_reg[30]' (FDRE) to 'inst/regVec_1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/regVec_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/regVec_1_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/regVec_0_reg[0]' (FDRE) to 'inst/regVec_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_4_reg[0]' (FDRE) to 'inst/regVec_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_5_reg[0]' (FDRE) to 'inst/regVec_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_0_reg[1]' (FDRE) to 'inst/regVec_0_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_4_reg[1]' (FDRE) to 'inst/regVec_4_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_5_reg[1]' (FDRE) to 'inst/regVec_5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/regVec_0_reg[2]' (FDRE) to 'inst/regVec_0_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/regVec_0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/regVec_5_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/regVec_4_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/regVec_3_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/regVec_1_reg[31]) is unused and will be removed from module SimpleModule_0.
INFO: [Synth 8-3332] Sequential element (inst/regVec_2_reg[31]) is unused and will be removed from module SimpleModule_0.
INFO: [Synth 8-3332] Sequential element (inst/regVec_3_reg[31]) is unused and will be removed from module SimpleModule_0.
INFO: [Synth 8-3332] Sequential element (inst/regVec_4_reg[31]) is unused and will be removed from module SimpleModule_0.
INFO: [Synth 8-3332] Sequential element (inst/regVec_5_reg[31]) is unused and will be removed from module SimpleModule_0.
INFO: [Synth 8-3332] Sequential element (inst/regVec_0_reg[31]) is unused and will be removed from module SimpleModule_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.547 ; gain = 405.848 ; free physical = 138 ; free virtual = 5348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.547 ; gain = 405.848 ; free physical = 138 ; free virtual = 5347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.547 ; gain = 405.848 ; free physical = 138 ; free virtual = 5347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.547 ; gain = 405.848 ; free physical = 138 ; free virtual = 5348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.547 ; gain = 405.848 ; free physical = 138 ; free virtual = 5348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.547 ; gain = 405.848 ; free physical = 138 ; free virtual = 5348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.547 ; gain = 405.848 ; free physical = 138 ; free virtual = 5348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.547 ; gain = 405.848 ; free physical = 138 ; free virtual = 5348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.547 ; gain = 405.848 ; free physical = 138 ; free virtual = 5348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT1   |     3|
|3     |LUT2   |     1|
|4     |LUT3   |    11|
|5     |LUT4   |    10|
|6     |LUT5   |     3|
|7     |LUT6   |     3|
|8     |FDRE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    36|
|2     |  inst   |SimpleModule |    30|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.547 ; gain = 405.848 ; free physical = 138 ; free virtual = 5348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.547 ; gain = 405.848 ; free physical = 139 ; free virtual = 5349
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1629.547 ; gain = 405.848 ; free physical = 139 ; free virtual = 5349
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

126 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1773.566 ; gain = 575.391 ; free physical = 167 ; free virtual = 5285
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.runs/SimpleModule_0_synth_1/SimpleModule_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2461.840 ; gain = 688.273 ; free physical = 129 ; free virtual = 4724
