ram_read.v,verilog,xil_defaultlib,../../../../project_20180708.srcs/sources_1/ip/ram_read_0/ram_read.v,
ram_read_0.v,verilog,xil_defaultlib,../../../../project_20180708.srcs/sources_1/ip/ram_read_0/sim/ram_read_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
