module project_1(i1,i2,sum,carry);
input i1,i2;
output sum,carry;
xor g1(sum,i1,i2);
and g2(carry,i1,i2);
endmodule
