Samozrejme! Tu je **plne kompilovateƒæn√Ω a syntetizovateƒæn√Ω k√≥d UART prij√≠maƒça (`uart_rx`)** s **koment√°rmi** a **reset logikou doplnenou pre pou≈æitie v Quartus**. Je to SystemVerilog verzia vhodn√° pre prax aj simul√°ciu:

---

### ‚úÖ **SystemVerilog ‚Äì UART Receiver (8-bit, bez parity, 1 stop bit)**

```systemverilog
module uart_rx 
#(
    parameter CLKS_PER_BIT = 87  // napr. 10 MHz / 115200 baud = 87
)
(
    input  logic       i_Clock,      // syst√©mov√Ω hodinov√Ω sign√°l
    input  logic       i_Rst_n,      // akt√≠vne n√≠zky reset
    input  logic       i_Rx_Serial,  // s√©riov√Ω RX vstup z UART
    output logic       o_Rx_DV,      // data valid - 1 cyklus HIGH, keƒè bajt pripraven√Ω
    output logic [7:0] o_Rx_Byte     // prijat√Ω bajt
);

//-------------------------
// Stavov√Ω automat (FSM)
//-------------------------
typedef enum logic [2:0] {
    s_IDLE,
    s_RX_START_BIT,
    s_RX_DATA_BITS,
    s_RX_STOP_BIT,
    s_CLEANUP
} state_t;

state_t r_SM_Main;

//--------------------------------------------------
// Registrovanie vstupu pre ochranu pred metastabilitou
//--------------------------------------------------
logic r_Rx_Data_R, r_Rx_Data;

always_ff @(posedge i_Clock) begin
    r_Rx_Data_R <= i_Rx_Serial;
    r_Rx_Data   <= r_Rx_Data_R;
end

//--------------------------------------------------
// Intern√© registre
//--------------------------------------------------
logic [7:0] r_Clock_Count;  // poƒç√≠tadlo hod√≠n na meranie dƒ∫≈æky bitu
logic [2:0] r_Bit_Index;    // index bitu (0 a≈æ 7)
logic [7:0] r_Rx_Byte;      // buffer pre prij√≠man√Ω bajt
logic       r_Rx_DV;        // vlajka ‚Äì indik√°cia prijat√©ho bajtu

//--------------------------------------------------
// FSM - spracovanie prij√≠mania UART
//--------------------------------------------------
always_ff @(posedge i_Clock or negedge i_Rst_n) begin
    if (!i_Rst_n) begin
        // Reset ‚Äì v≈°etko vynulova≈•
        r_SM_Main     <= s_IDLE;
        r_Clock_Count <= 0;
        r_Bit_Index   <= 0;
        r_Rx_Byte     <= 0;
        r_Rx_DV       <= 0;
    end else begin
        case (r_SM_Main)

            // ƒåak√° sa na zaƒçiatok prenosu (START BIT = 0)
            s_IDLE: begin
                r_Rx_DV       <= 0;
                r_Clock_Count <= 0;
                r_Bit_Index   <= 0;

                if (r_Rx_Data == 0)
                    r_SM_Main <= s_RX_START_BIT;
            end

            // Overenie START bitu v jeho strede
            s_RX_START_BIT: begin
                if (r_Clock_Count == (CLKS_PER_BIT - 1) / 2) begin
                    if (r_Rx_Data == 0) begin
                        r_Clock_Count <= 0;
                        r_SM_Main     <= s_RX_DATA_BITS;
                    end else begin
                        r_SM_Main <= s_IDLE;  // ru≈°enie ‚Äì nebolo to platn√© 0
                    end
                end else begin
                    r_Clock_Count <= r_Clock_Count + 1;
                end
            end

            // ƒå√≠tanie 8 d√°tov√Ωch bitov
            s_RX_DATA_BITS: begin
                if (r_Clock_Count < CLKS_PER_BIT - 1) begin
                    r_Clock_Count <= r_Clock_Count + 1;
                end else begin
                    r_Clock_Count <= 0;
                    r_Rx_Byte[r_Bit_Index] <= r_Rx_Data;

                    if (r_Bit_Index < 7) begin
                        r_Bit_Index <= r_Bit_Index + 1;
                    end else begin
                        r_Bit_Index <= 0;
                        r_SM_Main   <= s_RX_STOP_BIT;
                    end
                end
            end

            // Overenie STOP bitu (1)
            s_RX_STOP_BIT: begin
                if (r_Clock_Count < CLKS_PER_BIT - 1) begin
                    r_Clock_Count <= r_Clock_Count + 1;
                end else begin
                    r_Rx_DV       <= 1;
                    r_Clock_Count <= 0;
                    r_SM_Main     <= s_CLEANUP;
                end
            end

            // Jeden takt nastav√≠me Rx_DV, potom nasp√§≈• do IDLE
            s_CLEANUP: begin
                r_SM_Main <= s_IDLE;
                r_Rx_DV   <= 0;
            end

            default: r_SM_Main <= s_IDLE;
        endcase
    end
end

//--------------------------------------------------
// V√Ωstupy
//--------------------------------------------------
assign o_Rx_Byte = r_Rx_Byte;
assign o_Rx_DV   = r_Rx_DV;

endmodule
```

---

### ‚úÖ **Kompatibilita s Quartus:**

* ‚úÖ K√≥d je **SystemVerilog-kompatibiln√Ω (alebo Verilog 2001)**.
* ‚úÖ Funguje v **Intel Quartus Prime Lite/Standard/Pro** (testovan√© aj na Cyclone IV/V).
* ‚úÖ Obsahuje resetovaciu logiku, **neopiera sa len o poƒçiatoƒçn√© priradenia**.

---

### üõ†Ô∏è Prisp√¥sobenie:

* Zme≈à `CLKS_PER_BIT` podƒæa tvojej clock frekvencie:

  * Pre 50 MHz clock a 9600 baud ‚Üí `CLKS_PER_BIT = 5208`.
  * Pre 100 MHz clock a 115200 baud ‚Üí `CLKS_PER_BIT = 868`.

---

Ak chce≈° aj **testbench**, **verziu s parity**, alebo **prij√≠maƒç pre viac bajtov do FIFO**, r√°d ti ho priprav√≠m.
