<!DOCTYPE html>
<html lang="en">
<head>
    <!-- -------------------------------------------------------- -->
    <!-- Meta and Title -->
    <!-- -------------------------------------------------------- -->
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Project 5 - 5.12 Gbps Time-Interleaved Front-End of SerDes</title>

    <!-- CSS Stylesheets -->
    <link rel="stylesheet" href="../global.css">
    <link rel="stylesheet" href="project_12.css">

    <!-- Google Fonts -->
    <link href="https://fonts.googleapis.com/css2?family=Roboto:wght@400;700&display=swap" rel="stylesheet">
</head>
<body>

    <!-- -------------------------------------------------------- -->
    <!-- Header Section -->
    <!-- -------------------------------------------------------- -->
    <header>
        <h1>Andrew Arizaga - My Engineering Portfolio</h1>
        <nav>
            <ul>
                <li><a href="../index.html">Home</a></li>
                <li><a href="../aboutme.html">About Me</a></li>
                <li><a href="../projects.html">Projects</a></li>
                <li><a href="../experience.html">Experience</a></li>
                <li><a href="../coursework.html">Coursework</a></li>
                <li><a href="../resume.html">Resume</a></li>
                <li><a href="../contact.html">Contact</a></li>
            </ul>
        </nav>
    </header>

    <!-- -------------------------------------------------------- -->
    <!-- Disclaimer Section -->
    <!-- -------------------------------------------------------- -->
    <div class="disclaimer-banner">
        <p><strong>Disclaimer:</strong> This project is a work in progress. Updates and improvements are ongoing!</p>
    </div>

    <!-- -------------------------------------------------------- -->
    <!-- Title Section -->
    <!-- -------------------------------------------------------- -->
    <section id="project-title">
        <div class="title-container">
            <div class="title-text">
                <h1>5.12 Gbps Time-Interleaved<br>Front-End of SerDes</h1>
                <p>
                    This project involves designing a 5.12 Gbps SerDes front-end utilizing advanced time-interleaved techniques, adaptive channel equalization, and phase-picking clock/data recovery. It aims to address signal integrity challenges in high-speed serial communications.
                </p>
            </div>
            <img src="../Project_Images/Project_05_1.png" alt="Project Overview" class="title-image">
        </div>
    </section>

    <!-- -------------------------------------------------------- -->
    <!-- Project Description Section -->
    <!-- -------------------------------------------------------- -->
   <section id="project-description">
    <div class="description-container">
        <h2>Project Description</h2>

        <!-- Overview -->
        <div class="description-paragraph">
            <h3 class="subsection-title">Overview</h3>
            <img src="../Project_Images/serdes_overview.png" alt="SerDes Overview" class="description-image right-aligned">
            <p>
                High-speed serial data communication is the backbone of modern data-driven systems, from data centers to advanced communication networks. This project focuses on designing a <strong>5.12 Gbps Serializer/Deserializer (SerDes)</strong> front-end. By leveraging <strong>adaptive decision feedback equalization (DFE)</strong> and <strong>phase-picking clock and data recovery</strong>, the design overcomes signal integrity challenges, ensuring accurate and reliable data transmission.
            </p>
        </div>

        <!-- What is SerDes? -->
        <div class="description-paragraph">
            <h3 class="subsection-title">What is SerDes?</h3>
            <img src="../Project_Images/serdes_block_diagram.png" alt="SerDes Block Diagram" class="description-image left-aligned">
            <p>
                A <strong>Serializer/Deserializer (SerDes)</strong> is a critical component in high-speed communication systems. Its main job is to <strong>convert parallel data streams into a single high-speed serial stream (serialization)</strong> for transmission and then <strong>reconvert the serial data back into parallel streams (deserialization)</strong> at the receiver. This allows data to travel efficiently over fewer wires or channels, reducing hardware complexity while maintaining high data rates.
            </p>
        </div>

        <!-- Serial Data Communication -->
        <div class="description-paragraph">
            <h3 class="subsection-title">Serial Data Communication</h3>
            <img src="../Project_Images/serial_communication.png" alt="Serial Data Communication" class="description-image right-aligned">
            <p>
                Unlike parallel communication, where multiple data bits are transmitted simultaneously, <strong>serial communication</strong> sends one bit at a time over a single channel. This approach is ideal for high-speed links because it minimizes interference and signal degradation over long distances. However, challenges like <strong>signal loss</strong>, <strong>reflection</strong>, and <strong>crosstalk</strong> become more pronounced as speeds increase. To address these issues, techniques like <strong>pre-emphasis</strong> and <strong>adaptive equalization</strong> are essential.
            </p>
        </div>

        <!-- Adaptive Decision Feedback Equalization (DFE) -->
        <div class="description-paragraph">
            <h3 class="subsection-title">Adaptive Decision Feedback Equalization (DFE)</h3>
            <img src="../Project_Images/adaptive_dfe.png" alt="Adaptive DFE" class="description-image left-aligned">
            <p>
                Signal integrity often deteriorates due to imperfections in the communication channel. <strong>DFE</strong> is a method used at the receiver to clean up the signal by dynamically adjusting to the channel's changing characteristics. Unlike fixed equalization, <strong>adaptive DFE</strong> reacts to variations caused by <strong>PVT (Process, Voltage, and Temperature)</strong> changes, making it highly effective for real-world scenarios. This design implements DFE entirely in the digital domain, making it scalable and robust.
            </p>
        </div>

        <!-- Time-Interleaved Sampling and Voltage-to-Time Conversion -->
        <div class="description-paragraph">
            <h3 class="subsection-title">Time-Interleaved Sampling and Voltage-to-Time Conversion</h3>
            <img src="../Project_Images/voltage_to_time_conversion.png" alt="Voltage-to-Time Conversion" class="description-image right-aligned">
            <p>
                To handle the high data rate of <strong>5.12 Gbps</strong>, the system uses <strong>time-interleaving</strong> to divide the workload across multiple parallel paths. <strong>Voltage-to-time conversion</strong> transforms incoming analog voltage signals into time variables, which are easier to process digitally. This innovative approach improves efficiency and precision in high-speed environments.
            </p>
        </div>

        <!-- Clock and Data Recovery (CDR) with Phase-Picking -->
        <div class="description-paragraph">
            <h3 class="subsection-title">Clock and Data Recovery (CDR) with Phase-Picking</h3>
            <img src="../Project_Images/phase_picking_cdr.png" alt="Phase-Picking CDR" class="description-image left-aligned">
            <p>
                In serial communication, the clock signal isn’t transmitted explicitly but is embedded within the data stream. <strong>Clock and Data Recovery (CDR)</strong> extracts the clock signal from the incoming data to ensure proper synchronization. This project employs a <strong>phase-picking mechanism</strong>, a technique that detects transitions in the data to reconstruct the clock with high accuracy.
            </p>
        </div>

        <!-- TSMC 130 nm CMOS Technology -->
        <div class="description-paragraph">
            <h3 class="subsection-title">TSMC 130 nm CMOS Technology</h3>
            <img src="../Project_Images/tsmc_130nm.png" alt="TSMC 130 nm CMOS" class="description-image right-aligned">
            <p>
                The design is implemented using <strong>TSMC’s 130 nm CMOS process</strong>, known for its balance between performance and energy efficiency. Operating at <strong>1.2 V</strong>, this technology provides the necessary speed and reliability while keeping power consumption low—an important factor for high-speed communication systems.
            </p>
        </div>

        <!-- What are PVT Variations? -->
        <div class="description-paragraph">
            <h3 class="subsection-title">What are PVT Variations?</h3>
            <img src="../Project_Images/pvt_variations.png" alt="PVT Variations" class="description-image left-aligned">
            <p>
                In any semiconductor design, the behavior of circuits can change due to <strong>PVT variations</strong>:
                <ul>
                    <li><strong>Process (P):</strong> Variations during chip manufacturing can lead to differences in transistor performance.</li>
                    <li><strong>Voltage (V):</strong> Changes in supply voltage affect how circuits operate.</li>
                    <li><strong>Temperature (T):</strong> Environmental temperature impacts the speed and reliability of transistors.</li>
                </ul>
                This project accounts for these uncertainties by incorporating <strong>adaptive equalization</strong> techniques, ensuring consistent performance under varying conditions.
            </p>
        </div>
    </div>
</section>

<!-- -------------------------------------------------------- -->
<!-- How it works section -->
<!-- -------------------------------------------------------- -->
    
<section id="how-it-works">
    <div class="how-it-works-container">
        <h2>How It Works</h2>

        <!-- Step 1: Serialization -->
        <div class="how-it-works-paragraph">
            <h3 class="subsection-title">Step 1: Serialization</h3>
            <p>
                The process begins at the transmitter, where <strong>parallel data streams</strong> are combined into a single high-speed serial stream using a <strong>serializer</strong>. Serialization reduces the complexity of wiring by converting multiple lanes of data into a single channel while ensuring that the data rate is high enough to meet the system’s requirements of <strong>5.12 Gbps</strong>.
            </p>
        </div>

        <!-- Step 2: Pre-Emphasis and Transmission -->
        <div class="how-it-works-paragraph">
            <h3 class="subsection-title">Step 2: Pre-Emphasis and Transmission</h3>
            <p>
                Before transmitting the serialized signal, <strong>pre-emphasis</strong> is applied to improve the signal quality over long distances. Pre-emphasis boosts high-frequency components to compensate for channel attenuation and ensures the signal arrives at the receiver with minimal distortion. The enhanced signal is then transmitted through the channel.
            </p>
        </div>

        <!-- Step 3: Equalization -->
        <div class="how-it-works-paragraph">
            <h3 class="subsection-title">Step 3: Equalization (Adaptive DFE)</h3>
            <p>
                At the receiver, the signal often exhibits impairments such as noise, reflections, and interference. <strong>Adaptive Decision Feedback Equalization (DFE)</strong> dynamically adjusts to restore the signal’s integrity. This technique mitigates inter-symbol interference (ISI) by using feedback from previously detected bits and adapts to real-time channel variations caused by <strong>process, voltage, and temperature (PVT)</strong> effects.
            </p>
        </div>

        <!-- Step 4: Voltage-to-Time Conversion -->
        <div class="how-it-works-paragraph">
            <h3 class="subsection-title">Step 4: Voltage-to-Time Conversion</h3>
            <p>
                After equalization, the analog signal is processed using <strong>voltage-to-time converters (VTCs)</strong>. These converters transform the amplitude of the signal into time intervals, which are easier to digitize and process. By leveraging <strong>time-interleaving</strong>, the system efficiently handles high data rates, splitting the processing workload across multiple parallel paths.
            </p>
        </div>

        <!-- Step 5: Clock and Data Recovery -->
        <div class="how-it-works-paragraph">
            <h3 class="subsection-title">Step 5: Clock and Data Recovery (CDR)</h3>
            <p>
                In serial communication, the clock signal isn’t transmitted explicitly but is embedded within the data stream. <strong>Clock and Data Recovery (CDR)</strong> reconstructs the clock signal using a <strong>phase-picking mechanism</strong> that detects transitions in the signal. A <strong>digitally controlled oscillator (DCO)</strong> generates a stable, synchronized clock for accurate data sampling.
            </p>
        </div>

        <!-- Step 6: Deserialization -->
        <div class="how-it-works-paragraph">
            <h3 class="subsection-title">Step 6: Deserialization</h3>
            <p>
                The recovered serial data is <strong>deserialized</strong> back into its original parallel format. This step reconstructs the original data streams, ensuring they are aligned with the recovered clock and ready for further processing or application.
            </p>
        </div>
    </div>
</section>
    
    <!-- -------------------------------------------------------- -->
    <!-- Call-to-Action Section -->
    <!-- -------------------------------------------------------- -->
    <section id="call-to-action">
        <div class="cta-container">
            <a href="../projects.html" class="cta-button">Back to Projects</a>
        </div>
    </section>

    <!-- -------------------------------------------------------- -->
    <!-- Footer Section -->
    <!-- -------------------------------------------------------- -->
    <footer>
        <p>&copy; 2025 Andrew Arizaga. All rights reserved.</p>
        <p>Made with an irrational amount of caffeine and a questionable number of debug attempts.</p>
    </footer>

</body>
</html>
