## Part A – 4 Bit and 16 Bit CLA Adders
### 4-Bit CLA
#### Elaborated Design Schematic
![[Pasted image 20240423154604.png]]
#### Resource Utilization
![[Pasted image 20240423152417.png]]
#### Board Testing 
![[20240423_152603.jpg]]
### 16-Bit CLA
#### Elaborated Design Schematic
![[Pasted image 20240423160507.png]]
#### Resource Utilization
![[Pasted image 20240423160526.png]]
#### Board Testing
![[20240423_155216.jpg]]

## Part B – 64 Bit CLA Adder using Serial Communication
#### Elaborated Design Schematic
##### Full Schematic
![[Pasted image 20240423162159.png]]
##### Adder
![[Pasted image 20240423162241.png]]
##### Expanded CLAs
![[Pasted image 20240423164543.png]]
#### Resource Utilization
![[Pasted image 20240423162310.png]]
#### Serial Testing Results
![[Pasted image 20240423164110.png]]
![[Pasted image 20240423164052.png]]
![[Pasted image 20240423165949.png]]
#### Brief Comment
Our test results matched the results that we expected.
## Part 12C - 64 Bit Two-Level Multiplier
#### Elaborated Design Schematic
##### Expanded Multiplier
![[lab12c-schematic-multiplier.png]]
##### CLA
![[lab12c-schematic-cla.png]]
#### FPGA Resource Utilization
![[lab12c-fpgaresources.png]]
#### Spreadsheet
![[lab12c-spreadsheet.png]]
#### SerialTool Results
![[lab12c-serialtool-1.png]]
![[lab12c-serialtool-2.png]]