{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 23 22:41:19 2014 " "Info: Processing started: Sun Nov 23 22:41:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUsystem -c CPUsystem " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPUsystem -c CPUsystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system-sys_struct " "Info (12022): Found design unit 1: system-sys_struct" {  } { { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 system " "Info (12023): Found entity 1: system" {  } { { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullcpu.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file fullcpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullCPU-structure " "Info (12022): Found design unit 1: fullCPU-structure" {  } { { "fullCPU.vhd" "" { Text "G:/CPU/CPU sys/fullCPU.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fullCPU " "Info (12023): Found entity 1: fullCPU" {  } { { "fullCPU.vhd" "" { Text "G:/CPU/CPU sys/fullCPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dm-rtl " "Info (12022): Found design unit 1: dm-rtl" {  } { { "dm.vhd" "" { Text "G:/CPU/CPU sys/dm.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dm " "Info (12023): Found entity 1: dm" {  } { { "dm.vhd" "" { Text "G:/CPU/CPU sys/dm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/ula2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/ula2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-comportamento " "Info (12022): Found design unit 1: ula-comportamento" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Info (12023): Found entity 1: ula" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/signal_extent12to16.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/signal_extent12to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_extent12to16-comportamento " "Info (12022): Found design unit 1: signal_extent12to16-comportamento" {  } { { "Datapath/signal_extent12to16.vhd" "" { Text "G:/CPU/CPU sys/Datapath/signal_extent12to16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signal_extent12to16 " "Info (12023): Found entity 1: signal_extent12to16" {  } { { "Datapath/signal_extent12to16.vhd" "" { Text "G:/CPU/CPU sys/Datapath/signal_extent12to16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/signal_extent6to16.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/signal_extent6to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_extent6to16-comportamento " "Info (12022): Found design unit 1: signal_extent6to16-comportamento" {  } { { "Datapath/signal_extent6to16.vhd" "" { Text "G:/CPU/CPU sys/Datapath/signal_extent6to16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 signal_extent6to16 " "Info (12023): Found entity 1: signal_extent6to16" {  } { { "Datapath/signal_extent6to16.vhd" "" { Text "G:/CPU/CPU sys/Datapath/signal_extent6to16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/register_bank.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-comportamento " "Info (12022): Found design unit 1: register_bank-comportamento" {  } { { "Datapath/register_bank.vhd" "" { Text "G:/CPU/CPU sys/Datapath/register_bank.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Info (12023): Found entity 1: register_bank" {  } { { "Datapath/register_bank.vhd" "" { Text "G:/CPU/CPU sys/Datapath/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux4x1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4X1-comportamento " "Info (12022): Found design unit 1: mux4X1-comportamento" {  } { { "Datapath/mux4X1.vhd" "" { Text "G:/CPU/CPU sys/Datapath/mux4X1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4X1 " "Info (12023): Found entity 1: mux4X1" {  } { { "Datapath/mux4X1.vhd" "" { Text "G:/CPU/CPU sys/Datapath/mux4X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux2x1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2X1-comportamento " "Info (12022): Found design unit 1: mux2X1-comportamento" {  } { { "Datapath/mux2X1.vhd" "" { Text "G:/CPU/CPU sys/Datapath/mux2X1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2X1 " "Info (12023): Found entity 1: mux2X1" {  } { { "Datapath/mux2X1.vhd" "" { Text "G:/CPU/CPU sys/Datapath/mux2X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/datapath2.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datapath/datapath2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath2-behaviour " "Info (12022): Found design unit 1: Datapath2-behaviour" {  } { { "Datapath/Datapath2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Datapath2 " "Info (12023): Found entity 1: Datapath2" {  } { { "Datapath/Datapath2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control block/controlblock.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control block/controlblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlBlock-estrutural " "Info (12022): Found design unit 1: ControlBlock-estrutural" {  } { { "Control Block/ControlBlock.vhd" "" { Text "G:/CPU/CPU sys/Control Block/ControlBlock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ControlBlock " "Info (12023): Found entity 1: ControlBlock" {  } { { "Control Block/ControlBlock.vhd" "" { Text "G:/CPU/CPU sys/Control Block/ControlBlock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control block/controller.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control block/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladora-FSM " "Info (12022): Found design unit 1: controladora-FSM" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controladora " "Info (12023): Found entity 1: controladora" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control block/countreg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control block/countreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countReg-comportamento " "Info (12022): Found design unit 1: countReg-comportamento" {  } { { "Control Block/countreg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/countreg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 countReg " "Info (12023): Found entity 1: countReg" {  } { { "Control Block/countreg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/countreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control block/singlereg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file control block/singlereg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleReg-comportamento " "Info (12022): Found design unit 1: singleReg-comportamento" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 singleReg " "Info (12023): Found entity 1: singleReg" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Info (12127): Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullCPU fullCPU:CPU " "Info (12128): Elaborating entity \"fullCPU\" for hierarchy \"fullCPU:CPU\"" {  } { { "System.vhd" "CPU" { Text "G:/CPU/CPU sys/System.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath2 fullCPU:CPU\|Datapath2:dpth " "Info (12128): Elaborating entity \"Datapath2\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\"" {  } { { "fullCPU.vhd" "dpth" { Text "G:/CPU/CPU sys/fullCPU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank " "Info (12128): Elaborating entity \"register_bank\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\|register_bank:reg_bank\"" {  } { { "Datapath/Datapath2.vhd" "reg_bank" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4X1 fullCPU:CPU\|Datapath2:dpth\|mux4X1:mux_a " "Info (12128): Elaborating entity \"mux4X1\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\|mux4X1:mux_a\"" {  } { { "Datapath/Datapath2.vhd" "mux_a" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula fullCPU:CPU\|Datapath2:dpth\|ula:alu " "Info (12128): Elaborating entity \"ula\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\|ula:alu\"" {  } { { "Datapath/Datapath2.vhd" "alu" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_aux ula2.vhd(58) " "Warning (10492): VHDL Process Statement warning at ula2.vhd(58): signal \"comp_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_aux ula2.vhd(68) " "Warning (10492): VHDL Process Statement warning at ula2.vhd(68): signal \"out_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUout_zero ula2.vhd(32) " "Warning (10631): VHDL Process Statement warning at ula2.vhd(32): inferring latch(es) for signal or variable \"ALUout_zero\", which holds its previous value in one or more paths through the process" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_aux ula2.vhd(32) " "Warning (10631): VHDL Process Statement warning at ula2.vhd(32): inferring latch(es) for signal or variable \"out_aux\", which holds its previous value in one or more paths through the process" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "comp_aux ula2.vhd(32) " "Warning (10631): VHDL Process Statement warning at ula2.vhd(32): inferring latch(es) for signal or variable \"comp_aux\", which holds its previous value in one or more paths through the process" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp_aux\[15\] ula2.vhd(32) " "Info (10041): Inferred latch for \"comp_aux\[15\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[0\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[0\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[1\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[1\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[2\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[2\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[3\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[3\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[4\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[4\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[5\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[5\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[6\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[6\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[7\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[7\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[8\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[8\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[9\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[9\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[10\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[10\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[11\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[11\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[12\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[12\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[13\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[13\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[14\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[14\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_aux\[15\] ula2.vhd(32) " "Info (10041): Inferred latch for \"out_aux\[15\]\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUout_zero ula2.vhd(32) " "Info (10041): Inferred latch for \"ALUout_zero\" at ula2.vhd(32)" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2X1 fullCPU:CPU\|Datapath2:dpth\|mux2X1:mux2 " "Info (12128): Elaborating entity \"mux2X1\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\|mux2X1:mux2\"" {  } { { "Datapath/Datapath2.vhd" "mux2" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_extent6to16 fullCPU:CPU\|Datapath2:dpth\|signal_extent6to16:s_ext_6to16 " "Info (12128): Elaborating entity \"signal_extent6to16\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\|signal_extent6to16:s_ext_6to16\"" {  } { { "Datapath/Datapath2.vhd" "s_ext_6to16" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_extent12to16 fullCPU:CPU\|Datapath2:dpth\|signal_extent12to16:s_ext_12to16 " "Info (12128): Elaborating entity \"signal_extent12to16\" for hierarchy \"fullCPU:CPU\|Datapath2:dpth\|signal_extent12to16:s_ext_12to16\"" {  } { { "Datapath/Datapath2.vhd" "s_ext_12to16" { Text "G:/CPU/CPU sys/Datapath/Datapath2.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlBlock fullCPU:CPU\|ControlBlock:ctrl_blk " "Info (12128): Elaborating entity \"ControlBlock\" for hierarchy \"fullCPU:CPU\|ControlBlock:ctrl_blk\"" {  } { { "fullCPU.vhd" "ctrl_blk" { Text "G:/CPU/CPU sys/fullCPU.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countReg fullCPU:CPU\|ControlBlock:ctrl_blk\|countReg:PC " "Info (12128): Elaborating entity \"countReg\" for hierarchy \"fullCPU:CPU\|ControlBlock:ctrl_blk\|countReg:PC\"" {  } { { "Control Block/ControlBlock.vhd" "PC" { Text "G:/CPU/CPU sys/Control Block/ControlBlock.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleReg fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI " "Info (12128): Elaborating entity \"singleReg\" for hierarchy \"fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\"" {  } { { "Control Block/ControlBlock.vhd" "RI" { Text "G:/CPU/CPU sys/Control Block/ControlBlock.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2X1 fullCPU:CPU\|ControlBlock:ctrl_blk\|mux2X1:mux_1 " "Info (12128): Elaborating entity \"mux2X1\" for hierarchy \"fullCPU:CPU\|ControlBlock:ctrl_blk\|mux2X1:mux_1\"" {  } { { "Control Block/ControlBlock.vhd" "mux_1" { Text "G:/CPU/CPU sys/Control Block/ControlBlock.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladora fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler " "Info (12128): Elaborating entity \"controladora\" for hierarchy \"fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\"" {  } { { "Control Block/ControlBlock.vhd" "ctrler" { Text "G:/CPU/CPU sys/Control Block/ControlBlock.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_opcode controller.vhd(142) " "Warning (10492): VHDL Process Statement warning at controller.vhd(142): signal \"inst_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_funct controller.vhd(167) " "Warning (10492): VHDL Process Statement warning at controller.vhd(167): signal \"inst_funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_zero controller.vhd(208) " "Warning (10492): VHDL Process Statement warning at controller.vhd(208): signal \"alu_zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter controller.vhd(299) " "Warning (10492): VHDL Process Statement warning at controller.vhd(299): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter controller.vhd(310) " "Warning (10492): VHDL Process Statement warning at controller.vhd(310): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter controller.vhd(321) " "Warning (10492): VHDL Process Statement warning at controller.vhd(321): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enter controller.vhd(331) " "Warning (10492): VHDL Process Statement warning at controller.vhd(331): signal \"enter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm dm:DataMemory " "Info (12128): Elaborating entity \"dm\" for hierarchy \"dm:DataMemory\"" {  } { { "System.vhd" "DataMemory" { Text "G:/CPU/CPU sys/System.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info (19000): Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dm:DataMemory\|md_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"dm:DataMemory\|md_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info (286033): Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Info (286033): Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Info (286033): Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info (286033): Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Info (286033): Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Info (286033): Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPUsystem.ram0_dm_d62.hdl.mif " "Info (286033): Parameter INIT_FILE set to db/CPUsystem.ram0_dm_d62.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dm:DataMemory\|altsyncram:md_rtl_0 " "Info (12130): Elaborated megafunction instantiation \"dm:DataMemory\|altsyncram:md_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dm:DataMemory\|altsyncram:md_rtl_0 " "Info (12133): Instantiated megafunction \"dm:DataMemory\|altsyncram:md_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info (12134): Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Info (12134): Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Info (12134): Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info (12134): Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Info (12134): Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Info (12134): Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPUsystem.ram0_dm_d62.hdl.mif " "Info (12134): Parameter \"INIT_FILE\" = \"db/CPUsystem.ram0_dm_d62.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (12134): Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1l1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n1l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1l1 " "Info (12023): Found entity 1: altsyncram_n1l1" {  } { { "db/altsyncram_n1l1.tdf" "" { Text "G:/CPU/CPU sys/db/altsyncram_n1l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "enter 16 " "Warning (12069): Ignored assignment(s) for \"enter\[16\]\" because \"enter\" is not a bus or array" {  } { { "System.vhd" "enter" { Text "G:/CPU/CPU sys/System.vhd" 24 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "reset 17 " "Warning (12069): Ignored assignment(s) for \"reset\[17\]\" because \"reset\" is not a bus or array" {  } { { "System.vhd" "reset" { Text "G:/CPU/CPU sys/System.vhd" 7 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[0\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[1\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[1\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[2\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[3\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[4\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[5\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[6\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[7\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[8\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[9\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[10\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[11\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[12\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[13\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[14\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[15\] " "Warning (13012): Latch fullCPU:CPU\|Datapath2:dpth\|ula:alu\|out_aux\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "Datapath/register_bank.vhd" "" { Text "G:/CPU/CPU sys/Datapath/register_bank.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "796 " "Info (21057): Implemented 796 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info (21058): Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Info (21059): Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "678 " "Info (21061): Implemented 678 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info (21064): Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Info: Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 23 22:41:23 2014 " "Info: Processing ended: Sun Nov 23 22:41:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 23 22:41:25 2014 " "Info: Processing started: Sun Nov 23 22:41:25 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPUsystem -c CPUsystem " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPUsystem -c CPUsystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPUsystem EP2C35F672C6 " "Info (119006): Selected device EP2C35F672C6 for design \"CPUsystem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info (176445): Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info (176445): Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info (169125): Pin ~ASDO~ is reserved at location E3" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 1969 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info (169125): Pin ~nCSO~ is reserved at location D3" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 1970 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 1971 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "65 102 " "Critical Warning (169085): No exact pin location assignment(s) for 65 pins of 102 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[0\] " "Info (169086): Pin show_addr_dm\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[0] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 58 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[1\] " "Info (169086): Pin show_addr_dm\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[1] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 59 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[2\] " "Info (169086): Pin show_addr_dm\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[2] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 60 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[3\] " "Info (169086): Pin show_addr_dm\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[3] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 61 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[4\] " "Info (169086): Pin show_addr_dm\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[4] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 62 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[5\] " "Info (169086): Pin show_addr_dm\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[5] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 63 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[6\] " "Info (169086): Pin show_addr_dm\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[6] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 64 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[7\] " "Info (169086): Pin show_addr_dm\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[7] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 65 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[8\] " "Info (169086): Pin show_addr_dm\[8\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[8] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 66 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[9\] " "Info (169086): Pin show_addr_dm\[9\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[9] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 67 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[10\] " "Info (169086): Pin show_addr_dm\[10\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[10] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 68 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[11\] " "Info (169086): Pin show_addr_dm\[11\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[11] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 69 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[12\] " "Info (169086): Pin show_addr_dm\[12\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[12] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 70 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[13\] " "Info (169086): Pin show_addr_dm\[13\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[13] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 71 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[14\] " "Info (169086): Pin show_addr_dm\[14\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[14] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 72 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_addr_dm\[15\] " "Info (169086): Pin show_addr_dm\[15\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_addr_dm[15] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 16 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_addr_dm[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 73 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[0\] " "Info (169086): Pin show_inst\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[0] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 74 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[1\] " "Info (169086): Pin show_inst\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[1] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 75 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[2\] " "Info (169086): Pin show_inst\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[2] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 76 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[3\] " "Info (169086): Pin show_inst\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[3] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 77 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[4\] " "Info (169086): Pin show_inst\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[4] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 78 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[5\] " "Info (169086): Pin show_inst\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[5] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 79 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[6\] " "Info (169086): Pin show_inst\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[6] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 80 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[7\] " "Info (169086): Pin show_inst\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[7] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 81 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[8\] " "Info (169086): Pin show_inst\[8\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[8] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 82 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[9\] " "Info (169086): Pin show_inst\[9\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[9] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 83 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[10\] " "Info (169086): Pin show_inst\[10\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[10] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 84 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[11\] " "Info (169086): Pin show_inst\[11\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[11] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 85 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[12\] " "Info (169086): Pin show_inst\[12\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[12] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 86 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[13\] " "Info (169086): Pin show_inst\[13\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[13] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 87 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[14\] " "Info (169086): Pin show_inst\[14\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[14] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 88 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "show_inst\[15\] " "Info (169086): Pin show_inst\[15\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { show_inst[15] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 17 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { show_inst[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 89 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "zero_ot " "Info (169086): Pin zero_ot not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { zero_ot } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 19 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zero_ot } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 126 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[0\] " "Info (169086): Pin ula_a_s\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[0] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 90 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[1\] " "Info (169086): Pin ula_a_s\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[1] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 91 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[2\] " "Info (169086): Pin ula_a_s\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[2] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 92 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[3\] " "Info (169086): Pin ula_a_s\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[3] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 93 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[4\] " "Info (169086): Pin ula_a_s\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[4] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 94 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[5\] " "Info (169086): Pin ula_a_s\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[5] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 95 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[6\] " "Info (169086): Pin ula_a_s\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[6] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 96 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[7\] " "Info (169086): Pin ula_a_s\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[7] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 97 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[8\] " "Info (169086): Pin ula_a_s\[8\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[8] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 98 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[9\] " "Info (169086): Pin ula_a_s\[9\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[9] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 99 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[10\] " "Info (169086): Pin ula_a_s\[10\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[10] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 100 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[11\] " "Info (169086): Pin ula_a_s\[11\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[11] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 101 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[12\] " "Info (169086): Pin ula_a_s\[12\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[12] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 102 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[13\] " "Info (169086): Pin ula_a_s\[13\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[13] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 103 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[14\] " "Info (169086): Pin ula_a_s\[14\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[14] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 104 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_a_s\[15\] " "Info (169086): Pin ula_a_s\[15\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_a_s[15] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 21 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_a_s[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 105 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[0\] " "Info (169086): Pin ula_b_s\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[0] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 106 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[1\] " "Info (169086): Pin ula_b_s\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[1] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 107 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[2\] " "Info (169086): Pin ula_b_s\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[2] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 108 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[3\] " "Info (169086): Pin ula_b_s\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[3] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 109 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[4\] " "Info (169086): Pin ula_b_s\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[4] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 110 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[5\] " "Info (169086): Pin ula_b_s\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[5] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 111 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[6\] " "Info (169086): Pin ula_b_s\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[6] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 112 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[7\] " "Info (169086): Pin ula_b_s\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[7] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 113 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[8\] " "Info (169086): Pin ula_b_s\[8\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[8] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 114 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[9\] " "Info (169086): Pin ula_b_s\[9\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[9] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 115 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[10\] " "Info (169086): Pin ula_b_s\[10\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[10] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 116 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[11\] " "Info (169086): Pin ula_b_s\[11\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[11] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 117 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[12\] " "Info (169086): Pin ula_b_s\[12\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[12] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 118 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[13\] " "Info (169086): Pin ula_b_s\[13\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[13] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 119 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[14\] " "Info (169086): Pin ula_b_s\[14\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[14] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 120 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_b_s\[15\] " "Info (169086): Pin ula_b_s\[15\] not assigned to an exact location on the device" {  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ula_b_s[15] } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 22 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula_b_s[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 121 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[0\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[0\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|comp_aux\[15\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|comp_aux\[15\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|ALUout_zero\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|ALUout_zero\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 16 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[1\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[1\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[2\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[2\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[3\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[3\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[4\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[4\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[5\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[5\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[6\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[6\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[7\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[7\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[8\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[8\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[9\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[9\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[10\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[10\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[11\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[11\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[12\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[12\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[13\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[13\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[14\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[14\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[15\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[15\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPUsystem.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPUsystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info (176353): Automatically promoted node clock (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[0\] " "Info (176357): Destination node fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[0\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 624 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[1\] " "Info (176357): Destination node fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[1\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 623 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\] " "Info (176357): Destination node fullCPU:CPU\|ControlBlock:ctrl_blk\|singleReg:RI\|out_tmp\[2\]" {  } { { "Control Block/singleReg.vhd" "" { Text "G:/CPU/CPU sys/Control Block/singleReg.vhd" 22 -1 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 622 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_BEQ_1 " "Info (176357): Destination node fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_BEQ_1" {  } { { "Control Block/controller.vhd" "" { Text "G:/CPU/CPU sys/Control Block/controller.vhd" 77 -1 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 554 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { clock } } } { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "System.vhd" "" { Text "G:/CPU/CPU sys/System.vhd" 8 0 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 123 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullCPU:CPU\|Datapath2:dpth\|ula:alu\|Mux18~0  " "Info (176353): Automatically promoted node fullCPU:CPU\|Datapath2:dpth\|ula:alu\|Mux18~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 34 -1 0 } } { "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fullCPU:CPU|Datapath2:dpth|ula:alu|Mux18~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/CPU/CPU sys/" { { 0 { 0 ""} 0 1333 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "65 unused 3.3V 0 65 0 " "Info (176211): Number of I/O pins in group: 65 (unused VREF, 3.3V VCCIO, 0 input, 65 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 7 57 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 17 41 " "Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 5 51 " "Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning (15706): Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning (15706): Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning (15706): Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning (15706): Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning (15706): Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning (15706): Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Warning (15706): Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning (15706): Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning (15706): Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning (15706): Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning (15706): Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning (15706): Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning (15706): Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning (15706): Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning (15706): Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning (15706): Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning (15706): Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning (15706): Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning (15706): Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning (15706): Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning (15706): Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning (15706): Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning (15706): Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning (15706): Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning (15706): Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning (15706): Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning (15706): Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning (15706): Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning (15706): Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning (15706): Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning (15706): Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning (15706): Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning (15706): Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning (15706): Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning (15706): Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning (15706): Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning (15706): Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning (15706): Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning (15706): Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning (15706): Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning (15706): Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning (15706): Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning (15706): Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning (15706): Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning (15706): Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning (15706): Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning (15706): Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning (15706): Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning (15706): Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning (15706): Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning (15706): Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning (15706): Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning (15706): Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning (15706): Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning (15706): Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning (15706): Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning (15706): Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning (15706): Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning (15706): Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning (15706): Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning (15706): Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning (15706): Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning (15706): Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning (15706): Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning (15706): Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning (15706): Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning (15706): Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning (15706): Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning (15706): Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning (15706): Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning (15706): Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning (15706): Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning (15706): Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning (15706): Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning (15706): Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning (15706): Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning (15706): Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning (15706): Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning (15706): Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning (15706): Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning (15706): Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning (15706): Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning (15706): Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning (15706): Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning (15706): Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning (15706): Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning (15706): Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning (15706): Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning (15706): Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning (15706): Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning (15706): Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning (15706): Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning (15706): Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning (15706): Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning (15706): Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning (15706): Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning (15706): Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning (15706): Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning (15706): Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning (15706): Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning (15706): Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning (15706): Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning (15706): Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning (15706): Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning (15706): Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning (15706): Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning (15706): Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning (15706): Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning (15706): Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning (15706): Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning (15706): Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning (15706): Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning (15706): Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning (15706): Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning (15706): Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning (15706): Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning (15706): Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning (15706): Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning (15706): Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning (15706): Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning (15706): Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning (15706): Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning (15706): Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning (15706): Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning (15706): Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning (15706): Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning (15706): Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning (15706): Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning (15706): Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning (15706): Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning (15706): Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning (15706): Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning (15706): Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning (15706): Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning (15706): Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning (15706): Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning (15706): Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning (15706): Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning (15706): Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning (15706): Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning (15706): Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning (15706): Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning (15706): Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning (15706): Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning (15706): Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning (15706): Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning (15706): Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning (15706): Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning (15706): Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning (15706): Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning (15706): Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning (15706): Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning (15706): Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning (15706): Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning (15706): Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning (15706): Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning (15706): Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning (15706): Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning (15706): Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning (15706): Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning (15706): Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning (15706): Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning (15706): Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning (15706): Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning (15706): Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning (15706): Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning (15706): Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning (15706): Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning (15706): Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning (15706): Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning (15706): Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning (15706): Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning (15706): Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning (15706): Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning (15706): Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning (15706): Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning (15706): Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning (15706): Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning (15706): Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning (15706): Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning (15706): Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning (15706): Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning (15706): Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning (15706): Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning (15706): Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning (15706): Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning (15706): Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning (15706): Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning (15706): Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning (15706): Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning (15706): Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning (15706): Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning (15706): Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning (15706): Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning (15706): Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning (15706): Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning (15706): Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning (15706): Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning (15706): Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning (15706): Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning (15706): Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning (15706): Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning (15706): Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning (15706): Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning (15706): Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning (15706): Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning (15706): Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning (15706): Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning (15706): Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning (15706): Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning (15706): Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning (15706): Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning (15706): Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning (15706): Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning (15706): Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning (15706): Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning (15706): Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning (15706): Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning (15706): Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning (15706): Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning (15706): Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning (15706): Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning (15706): Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning (15706): Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning (15706): Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning (15706): Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning (15706): Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning (15706): Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning (15706): Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning (15706): Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning (15706): Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning (15706): Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning (15706): Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning (15706): Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning (15706): Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Warning (15706): Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Warning (15706): Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Warning (15706): Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Warning (15706): Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning (15706): Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning (15706): Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning (15706): Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning (15706): Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning (15706): Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning (15706): Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning (15706): Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning (15706): Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning (15706): Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning (15706): Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning (15706): Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning (15706): Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning (15706): Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Warning (15706): Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Warning (15706): Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Warning (15706): Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Warning (15706): Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Warning (15706): Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Warning (15706): Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Warning (15706): Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Warning (15706): Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Warning (15706): Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning (15706): Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning (15706): Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning (15706): Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning (15706): Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning (15706): Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning (15706): Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning (15706): Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning (15706): Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning (15706): Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning (15706): Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning (15706): Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning (15706): Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning (15706): Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning (15706): Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning (15706): Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning (15706): Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning (15706): Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning (15706): Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning (15706): Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning (15706): Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning (15706): Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning (15706): Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning (15706): Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning (15706): Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning (15706): Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning (15706): Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning (15706): Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning (15706): Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning (15706): Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning (15706): Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning (15706): Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning (15706): Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning (15706): Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning (15706): Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning (15706): Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning (15706): Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning (15706): Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning (15706): Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning (15706): Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning (15706): Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning (15706): Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning (15706): Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning (15706): Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning (15706): Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning (15706): Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning (15706): Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning (15706): Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning (15706): Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning (15706): Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning (15706): Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning (15706): Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning (15706): Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning (15706): Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning (15706): Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning (15706): Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning (15706): Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning (15706): Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning (15706): Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning (15706): Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning (15706): Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning (15706): Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning (15706): Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning (15706): Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning (15706): Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning (15706): Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning (15706): Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning (15706): Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning (15706): Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning (15706): Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning (15706): Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning (15706): Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning (15706): Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning (15706): Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning (15706): Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning (15706): Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning (15706): Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning (15706): Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning (15706): Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning (15706): Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning (15706): Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning (15706): Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning (15706): Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning (15706): Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning (15706): Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning (15706): Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning (15706): Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning (15706): Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning (15706): Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning (15706): Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning (15706): Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning (15706): Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning (15706): Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Warning (15706): Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning (15706): Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning (15706): Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning (15706): Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning (15706): Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning (15706): Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning (15706): Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning (15706): Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning (15706): Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Warning (15706): Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Warning (15706): Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning (15706): Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning (15706): Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning (15706): Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning (15706): Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning (15706): Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning (15706): Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning (15706): Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning (15706): Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning (15706): Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Warning (15706): Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Warning (15706): Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning (15706): Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning (15706): Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning (15706): Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning (15706): Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning (15706): Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning (15706): Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning (15706): Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning (15706): Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning (15706): Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Warning (15706): Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Warning (15706): Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning (15706): Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning (15706): Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info (170195): Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X33_Y12 X43_Y23 " "Info (170196): Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "83 " "Warning (306006): Found 83 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "input_indicator_sys 0 " "Info (306007): Pin \"input_indicator_sys\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_indicator_sys 0 " "Info (306007): Pin \"output_indicator_sys\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[0\] 0 " "Info (306007): Pin \"system_output_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[1\] 0 " "Info (306007): Pin \"system_output_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[2\] 0 " "Info (306007): Pin \"system_output_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[3\] 0 " "Info (306007): Pin \"system_output_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[4\] 0 " "Info (306007): Pin \"system_output_bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[5\] 0 " "Info (306007): Pin \"system_output_bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[6\] 0 " "Info (306007): Pin \"system_output_bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[7\] 0 " "Info (306007): Pin \"system_output_bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[8\] 0 " "Info (306007): Pin \"system_output_bus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[9\] 0 " "Info (306007): Pin \"system_output_bus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[10\] 0 " "Info (306007): Pin \"system_output_bus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[11\] 0 " "Info (306007): Pin \"system_output_bus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[12\] 0 " "Info (306007): Pin \"system_output_bus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[13\] 0 " "Info (306007): Pin \"system_output_bus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[14\] 0 " "Info (306007): Pin \"system_output_bus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[15\] 0 " "Info (306007): Pin \"system_output_bus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[0\] 0 " "Info (306007): Pin \"show_addr_dm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[1\] 0 " "Info (306007): Pin \"show_addr_dm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[2\] 0 " "Info (306007): Pin \"show_addr_dm\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[3\] 0 " "Info (306007): Pin \"show_addr_dm\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[4\] 0 " "Info (306007): Pin \"show_addr_dm\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[5\] 0 " "Info (306007): Pin \"show_addr_dm\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[6\] 0 " "Info (306007): Pin \"show_addr_dm\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[7\] 0 " "Info (306007): Pin \"show_addr_dm\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[8\] 0 " "Info (306007): Pin \"show_addr_dm\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[9\] 0 " "Info (306007): Pin \"show_addr_dm\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[10\] 0 " "Info (306007): Pin \"show_addr_dm\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[11\] 0 " "Info (306007): Pin \"show_addr_dm\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[12\] 0 " "Info (306007): Pin \"show_addr_dm\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[13\] 0 " "Info (306007): Pin \"show_addr_dm\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[14\] 0 " "Info (306007): Pin \"show_addr_dm\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[15\] 0 " "Info (306007): Pin \"show_addr_dm\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[0\] 0 " "Info (306007): Pin \"show_inst\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[1\] 0 " "Info (306007): Pin \"show_inst\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[2\] 0 " "Info (306007): Pin \"show_inst\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[3\] 0 " "Info (306007): Pin \"show_inst\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[4\] 0 " "Info (306007): Pin \"show_inst\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[5\] 0 " "Info (306007): Pin \"show_inst\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[6\] 0 " "Info (306007): Pin \"show_inst\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[7\] 0 " "Info (306007): Pin \"show_inst\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[8\] 0 " "Info (306007): Pin \"show_inst\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[9\] 0 " "Info (306007): Pin \"show_inst\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[10\] 0 " "Info (306007): Pin \"show_inst\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[11\] 0 " "Info (306007): Pin \"show_inst\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[12\] 0 " "Info (306007): Pin \"show_inst\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[13\] 0 " "Info (306007): Pin \"show_inst\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[14\] 0 " "Info (306007): Pin \"show_inst\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[15\] 0 " "Info (306007): Pin \"show_inst\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "zero_ot 0 " "Info (306007): Pin \"zero_ot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[0\] 0 " "Info (306007): Pin \"ula_a_s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[1\] 0 " "Info (306007): Pin \"ula_a_s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[2\] 0 " "Info (306007): Pin \"ula_a_s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[3\] 0 " "Info (306007): Pin \"ula_a_s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[4\] 0 " "Info (306007): Pin \"ula_a_s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[5\] 0 " "Info (306007): Pin \"ula_a_s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[6\] 0 " "Info (306007): Pin \"ula_a_s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[7\] 0 " "Info (306007): Pin \"ula_a_s\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[8\] 0 " "Info (306007): Pin \"ula_a_s\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[9\] 0 " "Info (306007): Pin \"ula_a_s\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[10\] 0 " "Info (306007): Pin \"ula_a_s\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[11\] 0 " "Info (306007): Pin \"ula_a_s\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[12\] 0 " "Info (306007): Pin \"ula_a_s\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[13\] 0 " "Info (306007): Pin \"ula_a_s\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[14\] 0 " "Info (306007): Pin \"ula_a_s\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[15\] 0 " "Info (306007): Pin \"ula_a_s\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[0\] 0 " "Info (306007): Pin \"ula_b_s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[1\] 0 " "Info (306007): Pin \"ula_b_s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[2\] 0 " "Info (306007): Pin \"ula_b_s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[3\] 0 " "Info (306007): Pin \"ula_b_s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[4\] 0 " "Info (306007): Pin \"ula_b_s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[5\] 0 " "Info (306007): Pin \"ula_b_s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[6\] 0 " "Info (306007): Pin \"ula_b_s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[7\] 0 " "Info (306007): Pin \"ula_b_s\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[8\] 0 " "Info (306007): Pin \"ula_b_s\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[9\] 0 " "Info (306007): Pin \"ula_b_s\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[10\] 0 " "Info (306007): Pin \"ula_b_s\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[11\] 0 " "Info (306007): Pin \"ula_b_s\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[12\] 0 " "Info (306007): Pin \"ula_b_s\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[13\] 0 " "Info (306007): Pin \"ula_b_s\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[14\] 0 " "Info (306007): Pin \"ula_b_s\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[15\] 0 " "Info (306007): Pin \"ula_b_s\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 415 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 415 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Info: Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 23 22:41:31 2014 " "Info: Processing ended: Sun Nov 23 22:41:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 23 22:41:34 2014 " "Info: Processing started: Sun Nov 23 22:41:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPUsystem -c CPUsystem " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CPUsystem -c CPUsystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 23 22:41:34 2014 " "Info: Processing started: Sun Nov 23 22:41:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPUsystem -c CPUsystem " "Info: Command: quartus_sta CPUsystem -c CPUsystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[0\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[0\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|comp_aux\[15\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|comp_aux\[15\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|ALUout_zero\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|ALUout_zero\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 16 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[1\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[1\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[2\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[2\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[3\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[3\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[4\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[4\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[5\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[5\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[6\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[6\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[7\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[7\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[8\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[8\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[9\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[9\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[10\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[10\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[11\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[11\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[15\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[15\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[12\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[12\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[14\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[14\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU\|dpth\|alu\|out_aux\[13\]\|combout " "Warning (335094): Node \"CPU\|dpth\|alu\|out_aux\[13\]\|combout\" is a latch" {  } { { "Datapath/ula2.vhd" "" { Text "G:/CPU/CPU sys/Datapath/ula2.vhd" 32 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPUsystem.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPUsystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "Info (332105): create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops " "Info (332105): create_clock -period 1.000 -name fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.985 " "Info (332146): Worst-case setup slack is -9.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.985      -132.339 fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops  " "Info (332119):    -9.985      -132.339 fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.332     -1830.021 clock  " "Info (332119):    -4.332     -1830.021 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.004 " "Info (332146): Worst-case hold slack is -2.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.004       -19.467 fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops  " "Info (332119):    -2.004       -19.467 fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.797        -1.797 clock  " "Info (332119):    -1.797        -1.797 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.441 " "Info (332146): Worst-case recovery slack is -0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441        -7.056 clock  " "Info (332119):    -0.441        -7.056 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.211 " "Info (332146): Worst-case removal slack is 1.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.211         0.000 clock  " "Info (332119):     1.211         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Info (332146): Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1603.108 clock  " "Info (332119):    -1.627     -1603.108 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303         0.000 fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops  " "Info (332119):     0.303         0.000 fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "83 " "Warning (306006): Found 83 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "input_indicator_sys 0 " "Info (306007): Pin \"input_indicator_sys\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_indicator_sys 0 " "Info (306007): Pin \"output_indicator_sys\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[0\] 0 " "Info (306007): Pin \"system_output_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[1\] 0 " "Info (306007): Pin \"system_output_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[2\] 0 " "Info (306007): Pin \"system_output_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[3\] 0 " "Info (306007): Pin \"system_output_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[4\] 0 " "Info (306007): Pin \"system_output_bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[5\] 0 " "Info (306007): Pin \"system_output_bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[6\] 0 " "Info (306007): Pin \"system_output_bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[7\] 0 " "Info (306007): Pin \"system_output_bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[8\] 0 " "Info (306007): Pin \"system_output_bus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[9\] 0 " "Info (306007): Pin \"system_output_bus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[10\] 0 " "Info (306007): Pin \"system_output_bus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[11\] 0 " "Info (306007): Pin \"system_output_bus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[12\] 0 " "Info (306007): Pin \"system_output_bus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[13\] 0 " "Info (306007): Pin \"system_output_bus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[14\] 0 " "Info (306007): Pin \"system_output_bus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "system_output_bus\[15\] 0 " "Info (306007): Pin \"system_output_bus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[0\] 0 " "Info (306007): Pin \"show_addr_dm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[1\] 0 " "Info (306007): Pin \"show_addr_dm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[2\] 0 " "Info (306007): Pin \"show_addr_dm\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[3\] 0 " "Info (306007): Pin \"show_addr_dm\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[4\] 0 " "Info (306007): Pin \"show_addr_dm\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[5\] 0 " "Info (306007): Pin \"show_addr_dm\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[6\] 0 " "Info (306007): Pin \"show_addr_dm\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[7\] 0 " "Info (306007): Pin \"show_addr_dm\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[8\] 0 " "Info (306007): Pin \"show_addr_dm\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[9\] 0 " "Info (306007): Pin \"show_addr_dm\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[10\] 0 " "Info (306007): Pin \"show_addr_dm\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[11\] 0 " "Info (306007): Pin \"show_addr_dm\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[12\] 0 " "Info (306007): Pin \"show_addr_dm\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[13\] 0 " "Info (306007): Pin \"show_addr_dm\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[14\] 0 " "Info (306007): Pin \"show_addr_dm\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_addr_dm\[15\] 0 " "Info (306007): Pin \"show_addr_dm\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[0\] 0 " "Info (306007): Pin \"show_inst\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[1\] 0 " "Info (306007): Pin \"show_inst\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[2\] 0 " "Info (306007): Pin \"show_inst\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[3\] 0 " "Info (306007): Pin \"show_inst\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[4\] 0 " "Info (306007): Pin \"show_inst\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[5\] 0 " "Info (306007): Pin \"show_inst\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[6\] 0 " "Info (306007): Pin \"show_inst\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[7\] 0 " "Info (306007): Pin \"show_inst\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[8\] 0 " "Info (306007): Pin \"show_inst\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[9\] 0 " "Info (306007): Pin \"show_inst\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[10\] 0 " "Info (306007): Pin \"show_inst\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[11\] 0 " "Info (306007): Pin \"show_inst\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[12\] 0 " "Info (306007): Pin \"show_inst\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[13\] 0 " "Info (306007): Pin \"show_inst\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[14\] 0 " "Info (306007): Pin \"show_inst\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "show_inst\[15\] 0 " "Info (306007): Pin \"show_inst\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "zero_ot 0 " "Info (306007): Pin \"zero_ot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[0\] 0 " "Info (306007): Pin \"ula_a_s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[1\] 0 " "Info (306007): Pin \"ula_a_s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[2\] 0 " "Info (306007): Pin \"ula_a_s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[3\] 0 " "Info (306007): Pin \"ula_a_s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[4\] 0 " "Info (306007): Pin \"ula_a_s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[5\] 0 " "Info (306007): Pin \"ula_a_s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[6\] 0 " "Info (306007): Pin \"ula_a_s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[7\] 0 " "Info (306007): Pin \"ula_a_s\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[8\] 0 " "Info (306007): Pin \"ula_a_s\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[9\] 0 " "Info (306007): Pin \"ula_a_s\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[10\] 0 " "Info (306007): Pin \"ula_a_s\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[11\] 0 " "Info (306007): Pin \"ula_a_s\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[12\] 0 " "Info (306007): Pin \"ula_a_s\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[13\] 0 " "Info (306007): Pin \"ula_a_s\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[14\] 0 " "Info (306007): Pin \"ula_a_s\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_a_s\[15\] 0 " "Info (306007): Pin \"ula_a_s\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[0\] 0 " "Info (306007): Pin \"ula_b_s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[1\] 0 " "Info (306007): Pin \"ula_b_s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[2\] 0 " "Info (306007): Pin \"ula_b_s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[3\] 0 " "Info (306007): Pin \"ula_b_s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[4\] 0 " "Info (306007): Pin \"ula_b_s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[5\] 0 " "Info (306007): Pin \"ula_b_s\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[6\] 0 " "Info (306007): Pin \"ula_b_s\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[7\] 0 " "Info (306007): Pin \"ula_b_s\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[8\] 0 " "Info (306007): Pin \"ula_b_s\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[9\] 0 " "Info (306007): Pin \"ula_b_s\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[10\] 0 " "Info (306007): Pin \"ula_b_s\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[11\] 0 " "Info (306007): Pin \"ula_b_s\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[12\] 0 " "Info (306007): Pin \"ula_b_s\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[13\] 0 " "Info (306007): Pin \"ula_b_s\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[14\] 0 " "Info (306007): Pin \"ula_b_s\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_b_s\[15\] 0 " "Info (306007): Pin \"ula_b_s\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.670 " "Info (332146): Worst-case setup slack is -4.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.670       -51.194 fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops  " "Info (332119):    -4.670       -51.194 fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.116      -528.411 clock  " "Info (332119):    -2.116      -528.411 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.281 " "Info (332146): Worst-case hold slack is -1.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.281       -10.214 clock  " "Info (332119):    -1.281       -10.214 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.253       -14.268 fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops  " "Info (332119):    -1.253       -14.268 fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.216 " "Info (332146): Worst-case recovery slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216         0.000 clock  " "Info (332119):     0.216         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.664 " "Info (332146): Worst-case removal slack is 0.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664         0.000 clock  " "Info (332119):     0.664         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Info (332146): Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1603.108 clock  " "Info (332119):    -1.627     -1603.108 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops  " "Info (332119):     0.401         0.000 fullCPU:CPU\|ControlBlock:ctrl_blk\|controladora:ctrler\|atual.s_RO_ops " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Info: Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 23 22:41:36 2014 " "Info: Processing ended: Sun Nov 23 22:41:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Info: Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 23 22:41:36 2014 " "Info: Processing ended: Sun Nov 23 22:41:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 487 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 487 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
