Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov  6 14:14:09 2023
| Host         : DippeePrime running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testOfCalibration_timing_summary_routed.rpt -pb testOfCalibration_timing_summary_routed.pb -rpx testOfCalibration_timing_summary_routed.rpx -warn_on_violation
| Design       : testOfCalibration
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  60          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (127)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (127)
--------------------------------------------------
 There are 127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  131          inf        0.000                      0                  131           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.821ns  (logic 3.985ns (58.424%)  route 2.836ns (41.576%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmModule1/PWM_reg[3]/Q
                         net (fo=1, routed)           2.836     3.292    PWM_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     6.821 r  PWM_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.821    PWM[3]
    G17                                                               r  PWM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.583ns  (logic 3.968ns (60.272%)  route 2.615ns (39.728%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica_2/C
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmModule1/PWM_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.615     3.071    lopt_1
    A16                  OBUF (Prop_obuf_I_O)         3.512     6.583 r  PWM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.583    PWM[1]
    A16                                                               r  PWM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/newCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.868ns  (logic 1.468ns (25.016%)  route 4.400ns (74.984%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  pwmModule1/newCount_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pwmModule1/newCount_reg[1]/Q
                         net (fo=11, routed)          0.763     1.182    pwmModule1/newCount_reg[1]_0[1]
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.325     1.507 r  pwmModule1/PWM0_carry_i_9/O
                         net (fo=2, routed)           0.582     2.089    pwmModule1/PWM0_carry_i_9_n_0
    SLICE_X0Y70          LUT5 (Prop_lut5_I3_O)        0.326     2.415 r  pwmModule1/PWM0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.415    pwmModule1/PWM0_carry_i_6_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.813 r  pwmModule1/PWM0_carry/CO[3]
                         net (fo=4, routed)           3.055     5.868    pwmModule1/PWM0
    SLICE_X64Y85         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/newCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.727ns  (logic 1.468ns (25.632%)  route 4.259ns (74.368%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  pwmModule1/newCount_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pwmModule1/newCount_reg[1]/Q
                         net (fo=11, routed)          0.763     1.182    pwmModule1/newCount_reg[1]_0[1]
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.325     1.507 r  pwmModule1/PWM0_carry_i_9/O
                         net (fo=2, routed)           0.582     2.089    pwmModule1/PWM0_carry_i_9_n_0
    SLICE_X0Y70          LUT5 (Prop_lut5_I3_O)        0.326     2.415 r  pwmModule1/PWM0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.415    pwmModule1/PWM0_carry_i_6_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.813 r  pwmModule1/PWM0_carry/CO[3]
                         net (fo=4, routed)           2.914     5.727    pwmModule1/PWM0
    SLICE_X64Y83         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 4.021ns (70.619%)  route 1.673ns (29.381%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica_3/C
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmModule1/PWM_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           1.673     2.191    lopt_2
    L3                   OBUF (Prop_obuf_I_O)         3.503     5.694 r  PWM_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.694    PWM[2]
    L3                                                                r  PWM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/PWM_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.694ns  (logic 4.028ns (70.752%)  route 1.665ns (29.248%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE                         0.000     0.000 r  pwmModule1/PWM_reg[3]_lopt_replica/C
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmModule1/PWM_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.665     2.183    lopt
    K3                   OBUF (Prop_obuf_I_O)         3.510     5.694 r  PWM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.694    PWM[0]
    K3                                                                r  PWM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/newCount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/PWM_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.575ns  (logic 1.468ns (32.085%)  route 3.107ns (67.915%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  pwmModule1/newCount_reg[1]/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pwmModule1/newCount_reg[1]/Q
                         net (fo=11, routed)          0.763     1.182    pwmModule1/newCount_reg[1]_0[1]
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.325     1.507 r  pwmModule1/PWM0_carry_i_9/O
                         net (fo=2, routed)           0.582     2.089    pwmModule1/PWM0_carry_i_9_n_0
    SLICE_X0Y70          LUT5 (Prop_lut5_I3_O)        0.326     2.415 r  pwmModule1/PWM0_carry_i_6/O
                         net (fo=1, routed)           0.000     2.415    pwmModule1/PWM0_carry_i_6_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.813 r  pwmModule1/PWM0_carry/CO[3]
                         net (fo=4, routed)           1.762     4.575    pwmModule1/PWM0
    SLICE_X0Y100         FDRE                                         r  pwmModule1/PWM_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/newCount_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.250ns  (logic 1.118ns (26.309%)  route 3.132ns (73.691%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[1]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmCalibration/count_reg[1]/Q
                         net (fo=8, routed)           1.039     1.557    pwmCalibration/count_reg_n_0_[1]
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.148     1.705 f  pwmCalibration/count[3]_i_4/O
                         net (fo=3, routed)           0.823     2.527    pwmCalibration/count[3]_i_4_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I2_O)        0.328     2.855 r  pwmCalibration/count[3]_i_1__0/O
                         net (fo=3, routed)           0.761     3.616    pwmCalibration/count[3]_i_1__0_n_0
    SLICE_X4Y69          LUT3 (Prop_lut3_I2_O)        0.124     3.740 r  pwmCalibration/newCount[8]_i_2/O
                         net (fo=9, routed)           0.509     4.250    pwmCalibration/newCount[8]_i_2_n_0
    SLICE_X3Y67          FDRE                                         r  pwmCalibration/newCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/newCount_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.250ns  (logic 1.118ns (26.309%)  route 3.132ns (73.691%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[1]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmCalibration/count_reg[1]/Q
                         net (fo=8, routed)           1.039     1.557    pwmCalibration/count_reg_n_0_[1]
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.148     1.705 f  pwmCalibration/count[3]_i_4/O
                         net (fo=3, routed)           0.823     2.527    pwmCalibration/count[3]_i_4_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I2_O)        0.328     2.855 r  pwmCalibration/count[3]_i_1__0/O
                         net (fo=3, routed)           0.761     3.616    pwmCalibration/count[3]_i_1__0_n_0
    SLICE_X4Y69          LUT3 (Prop_lut3_I2_O)        0.124     3.740 r  pwmCalibration/newCount[8]_i_2/O
                         net (fo=9, routed)           0.509     4.250    pwmCalibration/newCount[8]_i_2_n_0
    SLICE_X3Y67          FDRE                                         r  pwmCalibration/newCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/newCount_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.250ns  (logic 1.118ns (26.309%)  route 3.132ns (73.691%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[1]/C
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmCalibration/count_reg[1]/Q
                         net (fo=8, routed)           1.039     1.557    pwmCalibration/count_reg_n_0_[1]
    SLICE_X6Y71          LUT4 (Prop_lut4_I3_O)        0.148     1.705 f  pwmCalibration/count[3]_i_4/O
                         net (fo=3, routed)           0.823     2.527    pwmCalibration/count[3]_i_4_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I2_O)        0.328     2.855 r  pwmCalibration/count[3]_i_1__0/O
                         net (fo=3, routed)           0.761     3.616    pwmCalibration/count[3]_i_1__0_n_0
    SLICE_X4Y69          LUT3 (Prop_lut3_I2_O)        0.124     3.740 r  pwmCalibration/newCount[8]_i_2/O
                         net (fo=9, routed)           0.509     4.250    pwmCalibration/newCount[8]_i_2_n_0
    SLICE_X3Y67          FDRE                                         r  pwmCalibration/newCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmCalibration/rise_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.230%)  route 0.138ns (45.770%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[1]/C
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwmCalibration/rise_reg[1]/Q
                         net (fo=5, routed)           0.138     0.302    pwmCalibration/rise_reg[1]
    SLICE_X0Y69          FDRE                                         r  pwmCalibration/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  pwmModule1/count_reg[6]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmModule1/count_reg[6]/Q
                         net (fo=6, routed)           0.120     0.261    pwmModule1/count[6]
    SLICE_X1Y68          LUT4 (Prop_lut4_I1_O)        0.045     0.306 r  pwmModule1/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.306    pwmModule1/plusOp[8]
    SLICE_X1Y68          FDRE                                         r  pwmModule1/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  pwmModule1/count_reg[6]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmModule1/count_reg[6]/Q
                         net (fo=6, routed)           0.121     0.262    pwmModule1/count[6]
    SLICE_X1Y68          LUT6 (Prop_lut6_I3_O)        0.045     0.307 r  pwmModule1/count[10]_i_2/O
                         net (fo=1, routed)           0.000     0.307    pwmModule1/plusOp[10]
    SLICE_X1Y68          FDRE                                         r  pwmModule1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.401%)  route 0.143ns (46.599%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[2]/C
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwmCalibration/rise_reg[2]/Q
                         net (fo=5, routed)           0.143     0.307    pwmCalibration/rise_reg[2]
    SLICE_X3Y71          FDRE                                         r  pwmCalibration/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  pwmModule1/count_reg[6]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmModule1/count_reg[6]/Q
                         net (fo=6, routed)           0.120     0.261    pwmModule1/count[6]
    SLICE_X1Y68          LUT5 (Prop_lut5_I3_O)        0.048     0.309 r  pwmModule1/count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.309    pwmModule1/plusOp[9]
    SLICE_X1Y68          FDRE                                         r  pwmModule1/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.979%)  route 0.124ns (40.021%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[8]/C
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/count_reg[8]/Q
                         net (fo=5, routed)           0.124     0.265    pwmCalibration/count_reg_n_0_[8]
    SLICE_X7Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.310 r  pwmCalibration/count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.310    pwmCalibration/count[9]_i_2_n_0
    SLICE_X7Y71          FDRE                                         r  pwmCalibration/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmModule1/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmModule1/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  pwmModule1/count_reg[4]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pwmModule1/count_reg[4]/Q
                         net (fo=4, routed)           0.083     0.211    pwmModule1/count[4]
    SLICE_X1Y69          LUT6 (Prop_lut6_I4_O)        0.099     0.310 r  pwmModule1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.310    pwmModule1/plusOp[5]
    SLICE_X1Y69          FDRE                                         r  pwmModule1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.164ns (52.082%)  route 0.151ns (47.918%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[6]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwmCalibration/rise_reg[6]/Q
                         net (fo=4, routed)           0.151     0.315    pwmCalibration/rise_reg[6]
    SLICE_X2Y70          FDRE                                         r  pwmCalibration/output_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.106%)  route 0.140ns (42.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE                         0.000     0.000 r  pwmCalibration/count_reg[5]/C
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCalibration/count_reg[5]/Q
                         net (fo=8, routed)           0.140     0.281    pwmCalibration/count_reg_n_0_[5]
    SLICE_X7Y71          LUT4 (Prop_lut4_I1_O)        0.045     0.326 r  pwmCalibration/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.326    pwmCalibration/count[7]_i_1__0_n_0
    SLICE_X7Y71          FDRE                                         r  pwmCalibration/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCalibration/rise_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCalibration/output_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.164ns (50.308%)  route 0.162ns (49.692%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE                         0.000     0.000 r  pwmCalibration/rise_reg[5]/C
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwmCalibration/rise_reg[5]/Q
                         net (fo=5, routed)           0.162     0.326    pwmCalibration/rise_reg[5]
    SLICE_X2Y70          FDRE                                         r  pwmCalibration/output_reg[5]/D
  -------------------------------------------------------------------    -------------------





