
lcd_rysowanie_prymitywow.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f664  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f38  0800f818  0800f818  0001f818  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011750  08011750  000300c4  2**0
                  CONTENTS
  4 .ARM          00000008  08011750  08011750  00021750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011758  08011758  000300c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011758  08011758  00021758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801175c  0801175c  0002175c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  08011760  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000930  200000c4  08011824  000300c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009f4  08011824  000309f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00031cd5  00000000  00000000  000300f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006800  00000000  00000000  00061dc9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002678  00000000  00000000  000685d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002368  00000000  00000000  0006ac48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002db0b  00000000  00000000  0006cfb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00024dec  00000000  00000000  0009aabb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f6990  00000000  00000000  000bf8a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001b6237  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a9c8  00000000  00000000  001b62b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000c4 	.word	0x200000c4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800f7fc 	.word	0x0800f7fc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000c8 	.word	0x200000c8
 80001ec:	0800f7fc 	.word	0x0800f7fc

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2iz>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d215      	bcs.n	8000ad2 <__aeabi_d2iz+0x36>
 8000aa6:	d511      	bpl.n	8000acc <__aeabi_d2iz+0x30>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d912      	bls.n	8000ad8 <__aeabi_d2iz+0x3c>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad6:	d105      	bne.n	8000ae4 <__aeabi_d2iz+0x48>
 8000ad8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	bf08      	it	eq
 8000ade:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_uldivmod>:
 8000aec:	b953      	cbnz	r3, 8000b04 <__aeabi_uldivmod+0x18>
 8000aee:	b94a      	cbnz	r2, 8000b04 <__aeabi_uldivmod+0x18>
 8000af0:	2900      	cmp	r1, #0
 8000af2:	bf08      	it	eq
 8000af4:	2800      	cmpeq	r0, #0
 8000af6:	bf1c      	itt	ne
 8000af8:	f04f 31ff 	movne.w	r1, #4294967295
 8000afc:	f04f 30ff 	movne.w	r0, #4294967295
 8000b00:	f000 b972 	b.w	8000de8 <__aeabi_idiv0>
 8000b04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b0c:	f000 f806 	bl	8000b1c <__udivmoddi4>
 8000b10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b18:	b004      	add	sp, #16
 8000b1a:	4770      	bx	lr

08000b1c <__udivmoddi4>:
 8000b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b20:	9e08      	ldr	r6, [sp, #32]
 8000b22:	4604      	mov	r4, r0
 8000b24:	4688      	mov	r8, r1
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d14b      	bne.n	8000bc2 <__udivmoddi4+0xa6>
 8000b2a:	428a      	cmp	r2, r1
 8000b2c:	4615      	mov	r5, r2
 8000b2e:	d967      	bls.n	8000c00 <__udivmoddi4+0xe4>
 8000b30:	fab2 f282 	clz	r2, r2
 8000b34:	b14a      	cbz	r2, 8000b4a <__udivmoddi4+0x2e>
 8000b36:	f1c2 0720 	rsb	r7, r2, #32
 8000b3a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b3e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b42:	4095      	lsls	r5, r2
 8000b44:	ea47 0803 	orr.w	r8, r7, r3
 8000b48:	4094      	lsls	r4, r2
 8000b4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b4e:	0c23      	lsrs	r3, r4, #16
 8000b50:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b54:	fa1f fc85 	uxth.w	ip, r5
 8000b58:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b5c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b60:	fb07 f10c 	mul.w	r1, r7, ip
 8000b64:	4299      	cmp	r1, r3
 8000b66:	d909      	bls.n	8000b7c <__udivmoddi4+0x60>
 8000b68:	18eb      	adds	r3, r5, r3
 8000b6a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b6e:	f080 811b 	bcs.w	8000da8 <__udivmoddi4+0x28c>
 8000b72:	4299      	cmp	r1, r3
 8000b74:	f240 8118 	bls.w	8000da8 <__udivmoddi4+0x28c>
 8000b78:	3f02      	subs	r7, #2
 8000b7a:	442b      	add	r3, r5
 8000b7c:	1a5b      	subs	r3, r3, r1
 8000b7e:	b2a4      	uxth	r4, r4
 8000b80:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b84:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b8c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b90:	45a4      	cmp	ip, r4
 8000b92:	d909      	bls.n	8000ba8 <__udivmoddi4+0x8c>
 8000b94:	192c      	adds	r4, r5, r4
 8000b96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b9a:	f080 8107 	bcs.w	8000dac <__udivmoddi4+0x290>
 8000b9e:	45a4      	cmp	ip, r4
 8000ba0:	f240 8104 	bls.w	8000dac <__udivmoddi4+0x290>
 8000ba4:	3802      	subs	r0, #2
 8000ba6:	442c      	add	r4, r5
 8000ba8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bac:	eba4 040c 	sub.w	r4, r4, ip
 8000bb0:	2700      	movs	r7, #0
 8000bb2:	b11e      	cbz	r6, 8000bbc <__udivmoddi4+0xa0>
 8000bb4:	40d4      	lsrs	r4, r2
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	e9c6 4300 	strd	r4, r3, [r6]
 8000bbc:	4639      	mov	r1, r7
 8000bbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc2:	428b      	cmp	r3, r1
 8000bc4:	d909      	bls.n	8000bda <__udivmoddi4+0xbe>
 8000bc6:	2e00      	cmp	r6, #0
 8000bc8:	f000 80eb 	beq.w	8000da2 <__udivmoddi4+0x286>
 8000bcc:	2700      	movs	r7, #0
 8000bce:	e9c6 0100 	strd	r0, r1, [r6]
 8000bd2:	4638      	mov	r0, r7
 8000bd4:	4639      	mov	r1, r7
 8000bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bda:	fab3 f783 	clz	r7, r3
 8000bde:	2f00      	cmp	r7, #0
 8000be0:	d147      	bne.n	8000c72 <__udivmoddi4+0x156>
 8000be2:	428b      	cmp	r3, r1
 8000be4:	d302      	bcc.n	8000bec <__udivmoddi4+0xd0>
 8000be6:	4282      	cmp	r2, r0
 8000be8:	f200 80fa 	bhi.w	8000de0 <__udivmoddi4+0x2c4>
 8000bec:	1a84      	subs	r4, r0, r2
 8000bee:	eb61 0303 	sbc.w	r3, r1, r3
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	4698      	mov	r8, r3
 8000bf6:	2e00      	cmp	r6, #0
 8000bf8:	d0e0      	beq.n	8000bbc <__udivmoddi4+0xa0>
 8000bfa:	e9c6 4800 	strd	r4, r8, [r6]
 8000bfe:	e7dd      	b.n	8000bbc <__udivmoddi4+0xa0>
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xe8>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f282 	clz	r2, r2
 8000c08:	2a00      	cmp	r2, #0
 8000c0a:	f040 808f 	bne.w	8000d2c <__udivmoddi4+0x210>
 8000c0e:	1b49      	subs	r1, r1, r5
 8000c10:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c14:	fa1f f885 	uxth.w	r8, r5
 8000c18:	2701      	movs	r7, #1
 8000c1a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c1e:	0c23      	lsrs	r3, r4, #16
 8000c20:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c28:	fb08 f10c 	mul.w	r1, r8, ip
 8000c2c:	4299      	cmp	r1, r3
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x124>
 8000c30:	18eb      	adds	r3, r5, r3
 8000c32:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x122>
 8000c38:	4299      	cmp	r1, r3
 8000c3a:	f200 80cd 	bhi.w	8000dd8 <__udivmoddi4+0x2bc>
 8000c3e:	4684      	mov	ip, r0
 8000c40:	1a59      	subs	r1, r3, r1
 8000c42:	b2a3      	uxth	r3, r4
 8000c44:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c48:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c4c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c50:	fb08 f800 	mul.w	r8, r8, r0
 8000c54:	45a0      	cmp	r8, r4
 8000c56:	d907      	bls.n	8000c68 <__udivmoddi4+0x14c>
 8000c58:	192c      	adds	r4, r5, r4
 8000c5a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5e:	d202      	bcs.n	8000c66 <__udivmoddi4+0x14a>
 8000c60:	45a0      	cmp	r8, r4
 8000c62:	f200 80b6 	bhi.w	8000dd2 <__udivmoddi4+0x2b6>
 8000c66:	4618      	mov	r0, r3
 8000c68:	eba4 0408 	sub.w	r4, r4, r8
 8000c6c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c70:	e79f      	b.n	8000bb2 <__udivmoddi4+0x96>
 8000c72:	f1c7 0c20 	rsb	ip, r7, #32
 8000c76:	40bb      	lsls	r3, r7
 8000c78:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c7c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c80:	fa01 f407 	lsl.w	r4, r1, r7
 8000c84:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c88:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c8c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c90:	4325      	orrs	r5, r4
 8000c92:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c96:	0c2c      	lsrs	r4, r5, #16
 8000c98:	fb08 3319 	mls	r3, r8, r9, r3
 8000c9c:	fa1f fa8e 	uxth.w	sl, lr
 8000ca0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ca4:	fb09 f40a 	mul.w	r4, r9, sl
 8000ca8:	429c      	cmp	r4, r3
 8000caa:	fa02 f207 	lsl.w	r2, r2, r7
 8000cae:	fa00 f107 	lsl.w	r1, r0, r7
 8000cb2:	d90b      	bls.n	8000ccc <__udivmoddi4+0x1b0>
 8000cb4:	eb1e 0303 	adds.w	r3, lr, r3
 8000cb8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cbc:	f080 8087 	bcs.w	8000dce <__udivmoddi4+0x2b2>
 8000cc0:	429c      	cmp	r4, r3
 8000cc2:	f240 8084 	bls.w	8000dce <__udivmoddi4+0x2b2>
 8000cc6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cca:	4473      	add	r3, lr
 8000ccc:	1b1b      	subs	r3, r3, r4
 8000cce:	b2ad      	uxth	r5, r5
 8000cd0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cd4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cd8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cdc:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ce0:	45a2      	cmp	sl, r4
 8000ce2:	d908      	bls.n	8000cf6 <__udivmoddi4+0x1da>
 8000ce4:	eb1e 0404 	adds.w	r4, lr, r4
 8000ce8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cec:	d26b      	bcs.n	8000dc6 <__udivmoddi4+0x2aa>
 8000cee:	45a2      	cmp	sl, r4
 8000cf0:	d969      	bls.n	8000dc6 <__udivmoddi4+0x2aa>
 8000cf2:	3802      	subs	r0, #2
 8000cf4:	4474      	add	r4, lr
 8000cf6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cfa:	fba0 8902 	umull	r8, r9, r0, r2
 8000cfe:	eba4 040a 	sub.w	r4, r4, sl
 8000d02:	454c      	cmp	r4, r9
 8000d04:	46c2      	mov	sl, r8
 8000d06:	464b      	mov	r3, r9
 8000d08:	d354      	bcc.n	8000db4 <__udivmoddi4+0x298>
 8000d0a:	d051      	beq.n	8000db0 <__udivmoddi4+0x294>
 8000d0c:	2e00      	cmp	r6, #0
 8000d0e:	d069      	beq.n	8000de4 <__udivmoddi4+0x2c8>
 8000d10:	ebb1 050a 	subs.w	r5, r1, sl
 8000d14:	eb64 0403 	sbc.w	r4, r4, r3
 8000d18:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d1c:	40fd      	lsrs	r5, r7
 8000d1e:	40fc      	lsrs	r4, r7
 8000d20:	ea4c 0505 	orr.w	r5, ip, r5
 8000d24:	e9c6 5400 	strd	r5, r4, [r6]
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e747      	b.n	8000bbc <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f703 	lsr.w	r7, r0, r3
 8000d34:	4095      	lsls	r5, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d3e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d42:	4338      	orrs	r0, r7
 8000d44:	0c01      	lsrs	r1, r0, #16
 8000d46:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d4a:	fa1f f885 	uxth.w	r8, r5
 8000d4e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d52:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d56:	fb07 f308 	mul.w	r3, r7, r8
 8000d5a:	428b      	cmp	r3, r1
 8000d5c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d60:	d907      	bls.n	8000d72 <__udivmoddi4+0x256>
 8000d62:	1869      	adds	r1, r5, r1
 8000d64:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d68:	d22f      	bcs.n	8000dca <__udivmoddi4+0x2ae>
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	d92d      	bls.n	8000dca <__udivmoddi4+0x2ae>
 8000d6e:	3f02      	subs	r7, #2
 8000d70:	4429      	add	r1, r5
 8000d72:	1acb      	subs	r3, r1, r3
 8000d74:	b281      	uxth	r1, r0
 8000d76:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d82:	fb00 f308 	mul.w	r3, r0, r8
 8000d86:	428b      	cmp	r3, r1
 8000d88:	d907      	bls.n	8000d9a <__udivmoddi4+0x27e>
 8000d8a:	1869      	adds	r1, r5, r1
 8000d8c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d90:	d217      	bcs.n	8000dc2 <__udivmoddi4+0x2a6>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d915      	bls.n	8000dc2 <__udivmoddi4+0x2a6>
 8000d96:	3802      	subs	r0, #2
 8000d98:	4429      	add	r1, r5
 8000d9a:	1ac9      	subs	r1, r1, r3
 8000d9c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000da0:	e73b      	b.n	8000c1a <__udivmoddi4+0xfe>
 8000da2:	4637      	mov	r7, r6
 8000da4:	4630      	mov	r0, r6
 8000da6:	e709      	b.n	8000bbc <__udivmoddi4+0xa0>
 8000da8:	4607      	mov	r7, r0
 8000daa:	e6e7      	b.n	8000b7c <__udivmoddi4+0x60>
 8000dac:	4618      	mov	r0, r3
 8000dae:	e6fb      	b.n	8000ba8 <__udivmoddi4+0x8c>
 8000db0:	4541      	cmp	r1, r8
 8000db2:	d2ab      	bcs.n	8000d0c <__udivmoddi4+0x1f0>
 8000db4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000db8:	eb69 020e 	sbc.w	r2, r9, lr
 8000dbc:	3801      	subs	r0, #1
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	e7a4      	b.n	8000d0c <__udivmoddi4+0x1f0>
 8000dc2:	4660      	mov	r0, ip
 8000dc4:	e7e9      	b.n	8000d9a <__udivmoddi4+0x27e>
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	e795      	b.n	8000cf6 <__udivmoddi4+0x1da>
 8000dca:	4667      	mov	r7, ip
 8000dcc:	e7d1      	b.n	8000d72 <__udivmoddi4+0x256>
 8000dce:	4681      	mov	r9, r0
 8000dd0:	e77c      	b.n	8000ccc <__udivmoddi4+0x1b0>
 8000dd2:	3802      	subs	r0, #2
 8000dd4:	442c      	add	r4, r5
 8000dd6:	e747      	b.n	8000c68 <__udivmoddi4+0x14c>
 8000dd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ddc:	442b      	add	r3, r5
 8000dde:	e72f      	b.n	8000c40 <__udivmoddi4+0x124>
 8000de0:	4638      	mov	r0, r7
 8000de2:	e708      	b.n	8000bf6 <__udivmoddi4+0xda>
 8000de4:	4637      	mov	r7, r6
 8000de6:	e6e9      	b.n	8000bbc <__udivmoddi4+0xa0>

08000de8 <__aeabi_idiv0>:
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <animationLine>:
 * @param koniec_y end Y position
 * @param odstep number of pixels beetwen next lines
 * @param czas the time between drawings
 */

void animationLine (uint16_t poczatek_x, uint16_t poczatek_y, uint16_t koniec_x, uint16_t koniec_y, uint16_t odstep, uint16_t czas) {
 8000dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000df0:	b088      	sub	sp, #32
 8000df2:	af02      	add	r7, sp, #8
 8000df4:	4604      	mov	r4, r0
 8000df6:	4608      	mov	r0, r1
 8000df8:	4611      	mov	r1, r2
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	4623      	mov	r3, r4
 8000dfe:	80fb      	strh	r3, [r7, #6]
 8000e00:	4603      	mov	r3, r0
 8000e02:	80bb      	strh	r3, [r7, #4]
 8000e04:	460b      	mov	r3, r1
 8000e06:	807b      	strh	r3, [r7, #2]
 8000e08:	4613      	mov	r3, r2
 8000e0a:	803b      	strh	r3, [r7, #0]

	//rysowanie linii od lewej prawej
	for(int i = 0; (poczatek_x + i) < koniec_x; i += odstep) {
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]
 8000e10:	e0ad      	b.n	8000f6e <animationLine+0x182>
		DrawLine(poczatek_x + i, poczatek_y, koniec_x - i, koniec_y, 2164260608 + i*10);
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	b29a      	uxth	r2, r3
 8000e16:	88fb      	ldrh	r3, [r7, #6]
 8000e18:	4413      	add	r3, r2
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	b218      	sxth	r0, r3
 8000e1e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	887a      	ldrh	r2, [r7, #2]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	b21c      	sxth	r4, r3
 8000e2e:	f9b7 5000 	ldrsh.w	r5, [r7]
 8000e32:	697a      	ldr	r2, [r7, #20]
 8000e34:	4613      	mov	r3, r2
 8000e36:	009b      	lsls	r3, r3, #2
 8000e38:	4413      	add	r3, r2
 8000e3a:	005b      	lsls	r3, r3, #1
 8000e3c:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8000e40:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	462b      	mov	r3, r5
 8000e48:	4622      	mov	r2, r4
 8000e4a:	f002 fa4d 	bl	80032e8 <DrawLine>
		DrawLine(poczatek_x + i + 1, poczatek_y, koniec_x - i - 1 , koniec_y, 2164260608 + i*10);
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	b29a      	uxth	r2, r3
 8000e52:	88fb      	ldrh	r3, [r7, #6]
 8000e54:	4413      	add	r3, r2
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	3301      	adds	r3, #1
 8000e5a:	b29b      	uxth	r3, r3
 8000e5c:	b218      	sxth	r0, r3
 8000e5e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	b29b      	uxth	r3, r3
 8000e66:	887a      	ldrh	r2, [r7, #2]
 8000e68:	1ad3      	subs	r3, r2, r3
 8000e6a:	b29b      	uxth	r3, r3
 8000e6c:	3b01      	subs	r3, #1
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	b21c      	sxth	r4, r3
 8000e72:	f9b7 5000 	ldrsh.w	r5, [r7]
 8000e76:	697a      	ldr	r2, [r7, #20]
 8000e78:	4613      	mov	r3, r2
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	4413      	add	r3, r2
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8000e84:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000e88:	9300      	str	r3, [sp, #0]
 8000e8a:	462b      	mov	r3, r5
 8000e8c:	4622      	mov	r2, r4
 8000e8e:	f002 fa2b 	bl	80032e8 <DrawLine>
		DrawLine(poczatek_x + i + 2, poczatek_y, koniec_x - i - 2, koniec_y, 2164260608 + i*10);
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	b29a      	uxth	r2, r3
 8000e96:	88fb      	ldrh	r3, [r7, #6]
 8000e98:	4413      	add	r3, r2
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	3302      	adds	r3, #2
 8000e9e:	b29b      	uxth	r3, r3
 8000ea0:	b218      	sxth	r0, r3
 8000ea2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	b29b      	uxth	r3, r3
 8000eaa:	887a      	ldrh	r2, [r7, #2]
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	b29b      	uxth	r3, r3
 8000eb0:	3b02      	subs	r3, #2
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	b21c      	sxth	r4, r3
 8000eb6:	f9b7 5000 	ldrsh.w	r5, [r7]
 8000eba:	697a      	ldr	r2, [r7, #20]
 8000ebc:	4613      	mov	r3, r2
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	4413      	add	r3, r2
 8000ec2:	005b      	lsls	r3, r3, #1
 8000ec4:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8000ec8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000ecc:	9300      	str	r3, [sp, #0]
 8000ece:	462b      	mov	r3, r5
 8000ed0:	4622      	mov	r2, r4
 8000ed2:	f002 fa09 	bl	80032e8 <DrawLine>
		DrawLine(poczatek_x + i + 3, poczatek_y, koniec_x - i - 3 , koniec_y, 2164260608 + i*10);
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	88fb      	ldrh	r3, [r7, #6]
 8000edc:	4413      	add	r3, r2
 8000ede:	b29b      	uxth	r3, r3
 8000ee0:	3303      	adds	r3, #3
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	b218      	sxth	r0, r3
 8000ee6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	887a      	ldrh	r2, [r7, #2]
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	b29b      	uxth	r3, r3
 8000ef4:	3b03      	subs	r3, #3
 8000ef6:	b29b      	uxth	r3, r3
 8000ef8:	b21c      	sxth	r4, r3
 8000efa:	f9b7 5000 	ldrsh.w	r5, [r7]
 8000efe:	697a      	ldr	r2, [r7, #20]
 8000f00:	4613      	mov	r3, r2
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	4413      	add	r3, r2
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8000f0c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	462b      	mov	r3, r5
 8000f14:	4622      	mov	r2, r4
 8000f16:	f002 f9e7 	bl	80032e8 <DrawLine>
		DrawLine(poczatek_x + i + 4, poczatek_y, koniec_x - i - 4, koniec_y, 2164260608 + i*10);
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	88fb      	ldrh	r3, [r7, #6]
 8000f20:	4413      	add	r3, r2
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	3304      	adds	r3, #4
 8000f26:	b29b      	uxth	r3, r3
 8000f28:	b218      	sxth	r0, r3
 8000f2a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	b29b      	uxth	r3, r3
 8000f32:	887a      	ldrh	r2, [r7, #2]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	3b04      	subs	r3, #4
 8000f3a:	b29b      	uxth	r3, r3
 8000f3c:	b21c      	sxth	r4, r3
 8000f3e:	f9b7 5000 	ldrsh.w	r5, [r7]
 8000f42:	697a      	ldr	r2, [r7, #20]
 8000f44:	4613      	mov	r3, r2
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	4413      	add	r3, r2
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8000f50:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000f54:	9300      	str	r3, [sp, #0]
 8000f56:	462b      	mov	r3, r5
 8000f58:	4622      	mov	r2, r4
 8000f5a:	f002 f9c5 	bl	80032e8 <DrawLine>
		HAL_Delay(czas);
 8000f5e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8000f60:	4618      	mov	r0, r3
 8000f62:	f004 ff67 	bl	8005e34 <HAL_Delay>
	for(int i = 0; (poczatek_x + i) < koniec_x; i += odstep) {
 8000f66:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000f68:	697a      	ldr	r2, [r7, #20]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	617b      	str	r3, [r7, #20]
 8000f6e:	88fa      	ldrh	r2, [r7, #6]
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	441a      	add	r2, r3
 8000f74:	887b      	ldrh	r3, [r7, #2]
 8000f76:	429a      	cmp	r2, r3
 8000f78:	f6ff af4b 	blt.w	8000e12 <animationLine+0x26>
	}

	//rysowanie linii od gory do dolu
	for(int i = 0; (poczatek_y + i) < koniec_y; i += odstep) {
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	613b      	str	r3, [r7, #16]
 8000f80:	e0ad      	b.n	80010de <animationLine+0x2f2>
		DrawLine(koniec_x, poczatek_y + i, poczatek_x, koniec_y - i, 2164260608 + i*10);
 8000f82:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8000f86:	693b      	ldr	r3, [r7, #16]
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	88bb      	ldrh	r3, [r7, #4]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	b219      	sxth	r1, r3
 8000f92:	f9b7 4006 	ldrsh.w	r4, [r7, #6]
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	b29b      	uxth	r3, r3
 8000f9a:	883a      	ldrh	r2, [r7, #0]
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	b21d      	sxth	r5, r3
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	4613      	mov	r3, r2
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	4413      	add	r3, r2
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8000fb0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	462b      	mov	r3, r5
 8000fb8:	4622      	mov	r2, r4
 8000fba:	f002 f995 	bl	80032e8 <DrawLine>
		DrawLine(koniec_x, poczatek_y + i + 1, poczatek_x, koniec_y - i - 1, 2164260608 + i*10);
 8000fbe:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8000fc2:	693b      	ldr	r3, [r7, #16]
 8000fc4:	b29a      	uxth	r2, r3
 8000fc6:	88bb      	ldrh	r3, [r7, #4]
 8000fc8:	4413      	add	r3, r2
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	3301      	adds	r3, #1
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	b219      	sxth	r1, r3
 8000fd2:	f9b7 4006 	ldrsh.w	r4, [r7, #6]
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	883a      	ldrh	r2, [r7, #0]
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	3b01      	subs	r3, #1
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	b21d      	sxth	r5, r3
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4613      	mov	r3, r2
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	4413      	add	r3, r2
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8000ff4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8000ff8:	9300      	str	r3, [sp, #0]
 8000ffa:	462b      	mov	r3, r5
 8000ffc:	4622      	mov	r2, r4
 8000ffe:	f002 f973 	bl	80032e8 <DrawLine>
		DrawLine(koniec_x, poczatek_y + i + 2, poczatek_x, koniec_y - i - 2, 2164260608 + i*10);
 8001002:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	b29a      	uxth	r2, r3
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4413      	add	r3, r2
 800100e:	b29b      	uxth	r3, r3
 8001010:	3302      	adds	r3, #2
 8001012:	b29b      	uxth	r3, r3
 8001014:	b219      	sxth	r1, r3
 8001016:	f9b7 4006 	ldrsh.w	r4, [r7, #6]
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	b29b      	uxth	r3, r3
 800101e:	883a      	ldrh	r2, [r7, #0]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	b29b      	uxth	r3, r3
 8001024:	3b02      	subs	r3, #2
 8001026:	b29b      	uxth	r3, r3
 8001028:	b21d      	sxth	r5, r3
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	4613      	mov	r3, r2
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	4413      	add	r3, r2
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8001038:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	462b      	mov	r3, r5
 8001040:	4622      	mov	r2, r4
 8001042:	f002 f951 	bl	80032e8 <DrawLine>
		DrawLine(koniec_x, poczatek_y + i + 3, poczatek_x, koniec_y - i - 3, 2164260608 + i*10);
 8001046:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	b29a      	uxth	r2, r3
 800104e:	88bb      	ldrh	r3, [r7, #4]
 8001050:	4413      	add	r3, r2
 8001052:	b29b      	uxth	r3, r3
 8001054:	3303      	adds	r3, #3
 8001056:	b29b      	uxth	r3, r3
 8001058:	b219      	sxth	r1, r3
 800105a:	f9b7 4006 	ldrsh.w	r4, [r7, #6]
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	b29b      	uxth	r3, r3
 8001062:	883a      	ldrh	r2, [r7, #0]
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	b29b      	uxth	r3, r3
 8001068:	3b03      	subs	r3, #3
 800106a:	b29b      	uxth	r3, r3
 800106c:	b21d      	sxth	r5, r3
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	4613      	mov	r3, r2
 8001072:	009b      	lsls	r3, r3, #2
 8001074:	4413      	add	r3, r2
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 800107c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	462b      	mov	r3, r5
 8001084:	4622      	mov	r2, r4
 8001086:	f002 f92f 	bl	80032e8 <DrawLine>
		DrawLine(koniec_x, poczatek_y + i + 4, poczatek_x, koniec_y - i - 4, 2164260608 + i*10);
 800108a:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	b29a      	uxth	r2, r3
 8001092:	88bb      	ldrh	r3, [r7, #4]
 8001094:	4413      	add	r3, r2
 8001096:	b29b      	uxth	r3, r3
 8001098:	3304      	adds	r3, #4
 800109a:	b29b      	uxth	r3, r3
 800109c:	b219      	sxth	r1, r3
 800109e:	f9b7 4006 	ldrsh.w	r4, [r7, #6]
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	883a      	ldrh	r2, [r7, #0]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	3b04      	subs	r3, #4
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	b21d      	sxth	r5, r3
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	4613      	mov	r3, r2
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	4413      	add	r3, r2
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 80010c0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	462b      	mov	r3, r5
 80010c8:	4622      	mov	r2, r4
 80010ca:	f002 f90d 	bl	80032e8 <DrawLine>
		HAL_Delay(czas);
 80010ce:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80010d0:	4618      	mov	r0, r3
 80010d2:	f004 feaf 	bl	8005e34 <HAL_Delay>
	for(int i = 0; (poczatek_y + i) < koniec_y; i += odstep) {
 80010d6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	4413      	add	r3, r2
 80010dc:	613b      	str	r3, [r7, #16]
 80010de:	88ba      	ldrh	r2, [r7, #4]
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	441a      	add	r2, r3
 80010e4:	883b      	ldrh	r3, [r7, #0]
 80010e6:	429a      	cmp	r2, r3
 80010e8:	f6ff af4b 	blt.w	8000f82 <animationLine+0x196>
	}

	//czyszczenie linii od lewej prawej
	for(int i = 0; (poczatek_x + i) < koniec_x; i += odstep) {
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	e099      	b.n	8001226 <animationLine+0x43a>
		DrawLine(poczatek_x + i, poczatek_y, koniec_x - i, koniec_y, BSP_LCD_GetBackColor());
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	b29a      	uxth	r2, r3
 80010f6:	88fb      	ldrh	r3, [r7, #6]
 80010f8:	4413      	add	r3, r2
 80010fa:	b29b      	uxth	r3, r3
 80010fc:	b21c      	sxth	r4, r3
 80010fe:	f9b7 5004 	ldrsh.w	r5, [r7, #4]
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	b29b      	uxth	r3, r3
 8001106:	887a      	ldrh	r2, [r7, #2]
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	b29b      	uxth	r3, r3
 800110c:	b21e      	sxth	r6, r3
 800110e:	f9b7 8000 	ldrsh.w	r8, [r7]
 8001112:	f004 fae7 	bl	80056e4 <BSP_LCD_GetBackColor>
 8001116:	4603      	mov	r3, r0
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	4643      	mov	r3, r8
 800111c:	4632      	mov	r2, r6
 800111e:	4629      	mov	r1, r5
 8001120:	4620      	mov	r0, r4
 8001122:	f002 f8e1 	bl	80032e8 <DrawLine>
		DrawLine(poczatek_x + i + 1, poczatek_y, koniec_x - i - 1, koniec_y, BSP_LCD_GetBackColor());
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	b29a      	uxth	r2, r3
 800112a:	88fb      	ldrh	r3, [r7, #6]
 800112c:	4413      	add	r3, r2
 800112e:	b29b      	uxth	r3, r3
 8001130:	3301      	adds	r3, #1
 8001132:	b29b      	uxth	r3, r3
 8001134:	b21c      	sxth	r4, r3
 8001136:	f9b7 5004 	ldrsh.w	r5, [r7, #4]
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	b29b      	uxth	r3, r3
 800113e:	887a      	ldrh	r2, [r7, #2]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	b29b      	uxth	r3, r3
 8001144:	3b01      	subs	r3, #1
 8001146:	b29b      	uxth	r3, r3
 8001148:	b21e      	sxth	r6, r3
 800114a:	f9b7 8000 	ldrsh.w	r8, [r7]
 800114e:	f004 fac9 	bl	80056e4 <BSP_LCD_GetBackColor>
 8001152:	4603      	mov	r3, r0
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	4643      	mov	r3, r8
 8001158:	4632      	mov	r2, r6
 800115a:	4629      	mov	r1, r5
 800115c:	4620      	mov	r0, r4
 800115e:	f002 f8c3 	bl	80032e8 <DrawLine>
		DrawLine(poczatek_x + i + 2, poczatek_y, koniec_x - i - 2, koniec_y, BSP_LCD_GetBackColor());
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	b29a      	uxth	r2, r3
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	4413      	add	r3, r2
 800116a:	b29b      	uxth	r3, r3
 800116c:	3302      	adds	r3, #2
 800116e:	b29b      	uxth	r3, r3
 8001170:	b21c      	sxth	r4, r3
 8001172:	f9b7 5004 	ldrsh.w	r5, [r7, #4]
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	b29b      	uxth	r3, r3
 800117a:	887a      	ldrh	r2, [r7, #2]
 800117c:	1ad3      	subs	r3, r2, r3
 800117e:	b29b      	uxth	r3, r3
 8001180:	3b02      	subs	r3, #2
 8001182:	b29b      	uxth	r3, r3
 8001184:	b21e      	sxth	r6, r3
 8001186:	f9b7 8000 	ldrsh.w	r8, [r7]
 800118a:	f004 faab 	bl	80056e4 <BSP_LCD_GetBackColor>
 800118e:	4603      	mov	r3, r0
 8001190:	9300      	str	r3, [sp, #0]
 8001192:	4643      	mov	r3, r8
 8001194:	4632      	mov	r2, r6
 8001196:	4629      	mov	r1, r5
 8001198:	4620      	mov	r0, r4
 800119a:	f002 f8a5 	bl	80032e8 <DrawLine>
		DrawLine(poczatek_x + i + 3, poczatek_y, koniec_x - i - 3, koniec_y, BSP_LCD_GetBackColor());
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	b29a      	uxth	r2, r3
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	4413      	add	r3, r2
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	3303      	adds	r3, #3
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	b21c      	sxth	r4, r3
 80011ae:	f9b7 5004 	ldrsh.w	r5, [r7, #4]
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	887a      	ldrh	r2, [r7, #2]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	3b03      	subs	r3, #3
 80011be:	b29b      	uxth	r3, r3
 80011c0:	b21e      	sxth	r6, r3
 80011c2:	f9b7 8000 	ldrsh.w	r8, [r7]
 80011c6:	f004 fa8d 	bl	80056e4 <BSP_LCD_GetBackColor>
 80011ca:	4603      	mov	r3, r0
 80011cc:	9300      	str	r3, [sp, #0]
 80011ce:	4643      	mov	r3, r8
 80011d0:	4632      	mov	r2, r6
 80011d2:	4629      	mov	r1, r5
 80011d4:	4620      	mov	r0, r4
 80011d6:	f002 f887 	bl	80032e8 <DrawLine>
		DrawLine(poczatek_x + i + 4, poczatek_y, koniec_x - i - 4, koniec_y, BSP_LCD_GetBackColor());
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	b29a      	uxth	r2, r3
 80011de:	88fb      	ldrh	r3, [r7, #6]
 80011e0:	4413      	add	r3, r2
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	3304      	adds	r3, #4
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	b21c      	sxth	r4, r3
 80011ea:	f9b7 5004 	ldrsh.w	r5, [r7, #4]
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	887a      	ldrh	r2, [r7, #2]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	3b04      	subs	r3, #4
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	b21e      	sxth	r6, r3
 80011fe:	f9b7 8000 	ldrsh.w	r8, [r7]
 8001202:	f004 fa6f 	bl	80056e4 <BSP_LCD_GetBackColor>
 8001206:	4603      	mov	r3, r0
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	4643      	mov	r3, r8
 800120c:	4632      	mov	r2, r6
 800120e:	4629      	mov	r1, r5
 8001210:	4620      	mov	r0, r4
 8001212:	f002 f869 	bl	80032e8 <DrawLine>
		HAL_Delay(czas);
 8001216:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001218:	4618      	mov	r0, r3
 800121a:	f004 fe0b 	bl	8005e34 <HAL_Delay>
	for(int i = 0; (poczatek_x + i) < koniec_x; i += odstep) {
 800121e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001220:	68fa      	ldr	r2, [r7, #12]
 8001222:	4413      	add	r3, r2
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	88fa      	ldrh	r2, [r7, #6]
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	441a      	add	r2, r3
 800122c:	887b      	ldrh	r3, [r7, #2]
 800122e:	429a      	cmp	r2, r3
 8001230:	f6ff af5f 	blt.w	80010f2 <animationLine+0x306>
	}

	//czyszczenie linii od gory do dolu
	for(int i = 0; (poczatek_y + i) < koniec_y; i += odstep) {
 8001234:	2300      	movs	r3, #0
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	e09e      	b.n	8001378 <animationLine+0x58c>
		DrawLine(koniec_x, poczatek_y + i, poczatek_x, koniec_y - i, BSP_LCD_GetBackColor());
 800123a:	f9b7 4002 	ldrsh.w	r4, [r7, #2]
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	b29a      	uxth	r2, r3
 8001242:	88bb      	ldrh	r3, [r7, #4]
 8001244:	4413      	add	r3, r2
 8001246:	b29b      	uxth	r3, r3
 8001248:	b21d      	sxth	r5, r3
 800124a:	f9b7 6006 	ldrsh.w	r6, [r7, #6]
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	b29b      	uxth	r3, r3
 8001252:	883a      	ldrh	r2, [r7, #0]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	b29b      	uxth	r3, r3
 8001258:	fa0f f883 	sxth.w	r8, r3
 800125c:	f004 fa42 	bl	80056e4 <BSP_LCD_GetBackColor>
 8001260:	4603      	mov	r3, r0
 8001262:	9300      	str	r3, [sp, #0]
 8001264:	4643      	mov	r3, r8
 8001266:	4632      	mov	r2, r6
 8001268:	4629      	mov	r1, r5
 800126a:	4620      	mov	r0, r4
 800126c:	f002 f83c 	bl	80032e8 <DrawLine>
		DrawLine(koniec_x, poczatek_y + i + 1, poczatek_x, koniec_y - i - 1, BSP_LCD_GetBackColor());
 8001270:	f9b7 4002 	ldrsh.w	r4, [r7, #2]
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	b29a      	uxth	r2, r3
 8001278:	88bb      	ldrh	r3, [r7, #4]
 800127a:	4413      	add	r3, r2
 800127c:	b29b      	uxth	r3, r3
 800127e:	3301      	adds	r3, #1
 8001280:	b29b      	uxth	r3, r3
 8001282:	b21d      	sxth	r5, r3
 8001284:	f9b7 6006 	ldrsh.w	r6, [r7, #6]
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	b29b      	uxth	r3, r3
 800128c:	883a      	ldrh	r2, [r7, #0]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	b29b      	uxth	r3, r3
 8001292:	3b01      	subs	r3, #1
 8001294:	b29b      	uxth	r3, r3
 8001296:	fa0f f883 	sxth.w	r8, r3
 800129a:	f004 fa23 	bl	80056e4 <BSP_LCD_GetBackColor>
 800129e:	4603      	mov	r3, r0
 80012a0:	9300      	str	r3, [sp, #0]
 80012a2:	4643      	mov	r3, r8
 80012a4:	4632      	mov	r2, r6
 80012a6:	4629      	mov	r1, r5
 80012a8:	4620      	mov	r0, r4
 80012aa:	f002 f81d 	bl	80032e8 <DrawLine>
		DrawLine(koniec_x, poczatek_y + i + 2, poczatek_x, koniec_y - i - 2, BSP_LCD_GetBackColor());
 80012ae:	f9b7 4002 	ldrsh.w	r4, [r7, #2]
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	b29a      	uxth	r2, r3
 80012b6:	88bb      	ldrh	r3, [r7, #4]
 80012b8:	4413      	add	r3, r2
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	3302      	adds	r3, #2
 80012be:	b29b      	uxth	r3, r3
 80012c0:	b21d      	sxth	r5, r3
 80012c2:	f9b7 6006 	ldrsh.w	r6, [r7, #6]
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	883a      	ldrh	r2, [r7, #0]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	3b02      	subs	r3, #2
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	fa0f f883 	sxth.w	r8, r3
 80012d8:	f004 fa04 	bl	80056e4 <BSP_LCD_GetBackColor>
 80012dc:	4603      	mov	r3, r0
 80012de:	9300      	str	r3, [sp, #0]
 80012e0:	4643      	mov	r3, r8
 80012e2:	4632      	mov	r2, r6
 80012e4:	4629      	mov	r1, r5
 80012e6:	4620      	mov	r0, r4
 80012e8:	f001 fffe 	bl	80032e8 <DrawLine>
		DrawLine(koniec_x, poczatek_y + i + 3, poczatek_x, koniec_y - i - 3, BSP_LCD_GetBackColor());
 80012ec:	f9b7 4002 	ldrsh.w	r4, [r7, #2]
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	b29a      	uxth	r2, r3
 80012f4:	88bb      	ldrh	r3, [r7, #4]
 80012f6:	4413      	add	r3, r2
 80012f8:	b29b      	uxth	r3, r3
 80012fa:	3303      	adds	r3, #3
 80012fc:	b29b      	uxth	r3, r3
 80012fe:	b21d      	sxth	r5, r3
 8001300:	f9b7 6006 	ldrsh.w	r6, [r7, #6]
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	b29b      	uxth	r3, r3
 8001308:	883a      	ldrh	r2, [r7, #0]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	b29b      	uxth	r3, r3
 800130e:	3b03      	subs	r3, #3
 8001310:	b29b      	uxth	r3, r3
 8001312:	fa0f f883 	sxth.w	r8, r3
 8001316:	f004 f9e5 	bl	80056e4 <BSP_LCD_GetBackColor>
 800131a:	4603      	mov	r3, r0
 800131c:	9300      	str	r3, [sp, #0]
 800131e:	4643      	mov	r3, r8
 8001320:	4632      	mov	r2, r6
 8001322:	4629      	mov	r1, r5
 8001324:	4620      	mov	r0, r4
 8001326:	f001 ffdf 	bl	80032e8 <DrawLine>
		DrawLine(koniec_x, poczatek_y + i + 4, poczatek_x, koniec_y - i - 4, BSP_LCD_GetBackColor());
 800132a:	f9b7 4002 	ldrsh.w	r4, [r7, #2]
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	b29a      	uxth	r2, r3
 8001332:	88bb      	ldrh	r3, [r7, #4]
 8001334:	4413      	add	r3, r2
 8001336:	b29b      	uxth	r3, r3
 8001338:	3304      	adds	r3, #4
 800133a:	b29b      	uxth	r3, r3
 800133c:	b21d      	sxth	r5, r3
 800133e:	f9b7 6006 	ldrsh.w	r6, [r7, #6]
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	b29b      	uxth	r3, r3
 8001346:	883a      	ldrh	r2, [r7, #0]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	b29b      	uxth	r3, r3
 800134c:	3b04      	subs	r3, #4
 800134e:	b29b      	uxth	r3, r3
 8001350:	fa0f f883 	sxth.w	r8, r3
 8001354:	f004 f9c6 	bl	80056e4 <BSP_LCD_GetBackColor>
 8001358:	4603      	mov	r3, r0
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	4643      	mov	r3, r8
 800135e:	4632      	mov	r2, r6
 8001360:	4629      	mov	r1, r5
 8001362:	4620      	mov	r0, r4
 8001364:	f001 ffc0 	bl	80032e8 <DrawLine>
		HAL_Delay(czas);
 8001368:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800136a:	4618      	mov	r0, r3
 800136c:	f004 fd62 	bl	8005e34 <HAL_Delay>
	for(int i = 0; (poczatek_y + i) < koniec_y; i += odstep) {
 8001370:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	4413      	add	r3, r2
 8001376:	60bb      	str	r3, [r7, #8]
 8001378:	88ba      	ldrh	r2, [r7, #4]
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	441a      	add	r2, r3
 800137e:	883b      	ldrh	r3, [r7, #0]
 8001380:	429a      	cmp	r2, r3
 8001382:	f6ff af5a 	blt.w	800123a <animationLine+0x44e>
	}

}
 8001386:	bf00      	nop
 8001388:	3718      	adds	r7, #24
 800138a:	46bd      	mov	sp, r7
 800138c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001390 <animationRectangle>:
 * @param dlugosc_boku_y length of the second side of a rectangle
 * @param ilosc the number of rectangles
 * @param czas the time between drawings
 */

void animationRectangle (uint16_t margines_x, uint16_t margines_y, uint16_t dlugosc_boku_x, uint16_t dlugosc_boku_y, uint16_t ilosc, uint16_t czas) {
 8001390:	b5b0      	push	{r4, r5, r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af02      	add	r7, sp, #8
 8001396:	4604      	mov	r4, r0
 8001398:	4608      	mov	r0, r1
 800139a:	4611      	mov	r1, r2
 800139c:	461a      	mov	r2, r3
 800139e:	4623      	mov	r3, r4
 80013a0:	80fb      	strh	r3, [r7, #6]
 80013a2:	4603      	mov	r3, r0
 80013a4:	80bb      	strh	r3, [r7, #4]
 80013a6:	460b      	mov	r3, r1
 80013a8:	807b      	strh	r3, [r7, #2]
 80013aa:	4613      	mov	r3, r2
 80013ac:	803b      	strh	r3, [r7, #0]

	for(int i = 0; i<ilosc; i++){
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	e0be      	b.n	8001532 <animationRectangle+0x1a2>

		//rysowanie po przekatnej
		drawingRectangle(margines_x + i, margines_y + i, dlugosc_boku_x, dlugosc_boku_y, 2164260608 + i*10);
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	88fb      	ldrh	r3, [r7, #6]
 80013ba:	4413      	add	r3, r2
 80013bc:	b298      	uxth	r0, r3
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	b29a      	uxth	r2, r3
 80013c2:	88bb      	ldrh	r3, [r7, #4]
 80013c4:	4413      	add	r3, r2
 80013c6:	b299      	uxth	r1, r3
 80013c8:	68fa      	ldr	r2, [r7, #12]
 80013ca:	4613      	mov	r3, r2
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	4413      	add	r3, r2
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 80013d6:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80013da:	883c      	ldrh	r4, [r7, #0]
 80013dc:	887a      	ldrh	r2, [r7, #2]
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	4623      	mov	r3, r4
 80013e2:	f001 fdff 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(margines_x - i, margines_y - i, dlugosc_boku_x, dlugosc_boku_y, 2164260608 + i*10);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	88fa      	ldrh	r2, [r7, #6]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	b298      	uxth	r0, r3
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	88ba      	ldrh	r2, [r7, #4]
 80013f6:	1ad3      	subs	r3, r2, r3
 80013f8:	b299      	uxth	r1, r3
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	4613      	mov	r3, r2
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	4413      	add	r3, r2
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8001408:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800140c:	883c      	ldrh	r4, [r7, #0]
 800140e:	887a      	ldrh	r2, [r7, #2]
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	4623      	mov	r3, r4
 8001414:	f001 fde6 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(margines_x + i, margines_y - i, dlugosc_boku_x, dlugosc_boku_y, 2164260608 + i*10);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	b29a      	uxth	r2, r3
 800141c:	88fb      	ldrh	r3, [r7, #6]
 800141e:	4413      	add	r3, r2
 8001420:	b298      	uxth	r0, r3
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	b29b      	uxth	r3, r3
 8001426:	88ba      	ldrh	r2, [r7, #4]
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	b299      	uxth	r1, r3
 800142c:	68fa      	ldr	r2, [r7, #12]
 800142e:	4613      	mov	r3, r2
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	4413      	add	r3, r2
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 800143a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800143e:	883c      	ldrh	r4, [r7, #0]
 8001440:	887a      	ldrh	r2, [r7, #2]
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	4623      	mov	r3, r4
 8001446:	f001 fdcd 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(margines_x - i, margines_y + i, dlugosc_boku_x, dlugosc_boku_y, 2164260608 + i*10);
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	b29b      	uxth	r3, r3
 800144e:	88fa      	ldrh	r2, [r7, #6]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	b298      	uxth	r0, r3
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	b29a      	uxth	r2, r3
 8001458:	88bb      	ldrh	r3, [r7, #4]
 800145a:	4413      	add	r3, r2
 800145c:	b299      	uxth	r1, r3
 800145e:	68fa      	ldr	r2, [r7, #12]
 8001460:	4613      	mov	r3, r2
 8001462:	009b      	lsls	r3, r3, #2
 8001464:	4413      	add	r3, r2
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 800146c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001470:	883c      	ldrh	r4, [r7, #0]
 8001472:	887a      	ldrh	r2, [r7, #2]
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	4623      	mov	r3, r4
 8001478:	f001 fdb4 	bl	8002fe4 <drawingRectangle>

		//rysowanie pionowo i poziomo
		drawingRectangle(margines_x, margines_y + i, dlugosc_boku_x, dlugosc_boku_y, 2164260608 + i*10);
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	b29a      	uxth	r2, r3
 8001480:	88bb      	ldrh	r3, [r7, #4]
 8001482:	4413      	add	r3, r2
 8001484:	b299      	uxth	r1, r3
 8001486:	68fa      	ldr	r2, [r7, #12]
 8001488:	4613      	mov	r3, r2
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	4413      	add	r3, r2
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8001494:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001498:	883c      	ldrh	r4, [r7, #0]
 800149a:	887a      	ldrh	r2, [r7, #2]
 800149c:	88f8      	ldrh	r0, [r7, #6]
 800149e:	9300      	str	r3, [sp, #0]
 80014a0:	4623      	mov	r3, r4
 80014a2:	f001 fd9f 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(margines_x, margines_y - i, dlugosc_boku_x, dlugosc_boku_y, 2164260608 + i*10);
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	b29b      	uxth	r3, r3
 80014aa:	88ba      	ldrh	r2, [r7, #4]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	b299      	uxth	r1, r3
 80014b0:	68fa      	ldr	r2, [r7, #12]
 80014b2:	4613      	mov	r3, r2
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	4413      	add	r3, r2
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 80014be:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80014c2:	883c      	ldrh	r4, [r7, #0]
 80014c4:	887a      	ldrh	r2, [r7, #2]
 80014c6:	88f8      	ldrh	r0, [r7, #6]
 80014c8:	9300      	str	r3, [sp, #0]
 80014ca:	4623      	mov	r3, r4
 80014cc:	f001 fd8a 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(margines_x + i, margines_y, dlugosc_boku_x, dlugosc_boku_y, 2164260608 + i*10);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	b29a      	uxth	r2, r3
 80014d4:	88fb      	ldrh	r3, [r7, #6]
 80014d6:	4413      	add	r3, r2
 80014d8:	b298      	uxth	r0, r3
 80014da:	68fa      	ldr	r2, [r7, #12]
 80014dc:	4613      	mov	r3, r2
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	4413      	add	r3, r2
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 80014e8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80014ec:	883c      	ldrh	r4, [r7, #0]
 80014ee:	887a      	ldrh	r2, [r7, #2]
 80014f0:	88b9      	ldrh	r1, [r7, #4]
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	4623      	mov	r3, r4
 80014f6:	f001 fd75 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(margines_x - i, margines_y, dlugosc_boku_x, dlugosc_boku_y, 2164260608 + i*10);
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	88fa      	ldrh	r2, [r7, #6]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	b298      	uxth	r0, r3
 8001504:	68fa      	ldr	r2, [r7, #12]
 8001506:	4613      	mov	r3, r2
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	4413      	add	r3, r2
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8001512:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001516:	883c      	ldrh	r4, [r7, #0]
 8001518:	887a      	ldrh	r2, [r7, #2]
 800151a:	88b9      	ldrh	r1, [r7, #4]
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	4623      	mov	r3, r4
 8001520:	f001 fd60 	bl	8002fe4 <drawingRectangle>

		HAL_Delay(czas);
 8001524:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001526:	4618      	mov	r0, r3
 8001528:	f004 fc84 	bl	8005e34 <HAL_Delay>
	for(int i = 0; i<ilosc; i++){
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	3301      	adds	r3, #1
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	8c3b      	ldrh	r3, [r7, #32]
 8001534:	68fa      	ldr	r2, [r7, #12]
 8001536:	429a      	cmp	r2, r3
 8001538:	f6ff af3c 	blt.w	80013b4 <animationRectangle+0x24>
	}

	for(int i = 0; i<ilosc; i++){
 800153c:	2300      	movs	r3, #0
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	e090      	b.n	8001664 <animationRectangle+0x2d4>

		//czyszczenie po przekatnej
		drawingRectangle(margines_x + i, margines_y + i, dlugosc_boku_x, dlugosc_boku_y, BSP_LCD_GetBackColor());
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	b29a      	uxth	r2, r3
 8001546:	88fb      	ldrh	r3, [r7, #6]
 8001548:	4413      	add	r3, r2
 800154a:	b29c      	uxth	r4, r3
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	b29a      	uxth	r2, r3
 8001550:	88bb      	ldrh	r3, [r7, #4]
 8001552:	4413      	add	r3, r2
 8001554:	b29d      	uxth	r5, r3
 8001556:	f004 f8c5 	bl	80056e4 <BSP_LCD_GetBackColor>
 800155a:	4601      	mov	r1, r0
 800155c:	883b      	ldrh	r3, [r7, #0]
 800155e:	887a      	ldrh	r2, [r7, #2]
 8001560:	9100      	str	r1, [sp, #0]
 8001562:	4629      	mov	r1, r5
 8001564:	4620      	mov	r0, r4
 8001566:	f001 fd3d 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(margines_x - i, margines_y - i, dlugosc_boku_x, dlugosc_boku_y, BSP_LCD_GetBackColor());
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	b29b      	uxth	r3, r3
 800156e:	88fa      	ldrh	r2, [r7, #6]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	b29c      	uxth	r4, r3
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	b29b      	uxth	r3, r3
 8001578:	88ba      	ldrh	r2, [r7, #4]
 800157a:	1ad3      	subs	r3, r2, r3
 800157c:	b29d      	uxth	r5, r3
 800157e:	f004 f8b1 	bl	80056e4 <BSP_LCD_GetBackColor>
 8001582:	4601      	mov	r1, r0
 8001584:	883b      	ldrh	r3, [r7, #0]
 8001586:	887a      	ldrh	r2, [r7, #2]
 8001588:	9100      	str	r1, [sp, #0]
 800158a:	4629      	mov	r1, r5
 800158c:	4620      	mov	r0, r4
 800158e:	f001 fd29 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(margines_x + i, margines_y - i, dlugosc_boku_x, dlugosc_boku_y, BSP_LCD_GetBackColor());
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	b29a      	uxth	r2, r3
 8001596:	88fb      	ldrh	r3, [r7, #6]
 8001598:	4413      	add	r3, r2
 800159a:	b29c      	uxth	r4, r3
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	b29b      	uxth	r3, r3
 80015a0:	88ba      	ldrh	r2, [r7, #4]
 80015a2:	1ad3      	subs	r3, r2, r3
 80015a4:	b29d      	uxth	r5, r3
 80015a6:	f004 f89d 	bl	80056e4 <BSP_LCD_GetBackColor>
 80015aa:	4601      	mov	r1, r0
 80015ac:	883b      	ldrh	r3, [r7, #0]
 80015ae:	887a      	ldrh	r2, [r7, #2]
 80015b0:	9100      	str	r1, [sp, #0]
 80015b2:	4629      	mov	r1, r5
 80015b4:	4620      	mov	r0, r4
 80015b6:	f001 fd15 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(margines_x - i, margines_y + i, dlugosc_boku_x, dlugosc_boku_y, BSP_LCD_GetBackColor());
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	b29b      	uxth	r3, r3
 80015be:	88fa      	ldrh	r2, [r7, #6]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	b29c      	uxth	r4, r3
 80015c4:	68bb      	ldr	r3, [r7, #8]
 80015c6:	b29a      	uxth	r2, r3
 80015c8:	88bb      	ldrh	r3, [r7, #4]
 80015ca:	4413      	add	r3, r2
 80015cc:	b29d      	uxth	r5, r3
 80015ce:	f004 f889 	bl	80056e4 <BSP_LCD_GetBackColor>
 80015d2:	4601      	mov	r1, r0
 80015d4:	883b      	ldrh	r3, [r7, #0]
 80015d6:	887a      	ldrh	r2, [r7, #2]
 80015d8:	9100      	str	r1, [sp, #0]
 80015da:	4629      	mov	r1, r5
 80015dc:	4620      	mov	r0, r4
 80015de:	f001 fd01 	bl	8002fe4 <drawingRectangle>

		//czyszczenie pionowo i poziomo
		drawingRectangle(margines_x, margines_y + i, dlugosc_boku_x, dlugosc_boku_y, BSP_LCD_GetBackColor());
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	b29a      	uxth	r2, r3
 80015e6:	88bb      	ldrh	r3, [r7, #4]
 80015e8:	4413      	add	r3, r2
 80015ea:	b29c      	uxth	r4, r3
 80015ec:	f004 f87a 	bl	80056e4 <BSP_LCD_GetBackColor>
 80015f0:	4601      	mov	r1, r0
 80015f2:	883b      	ldrh	r3, [r7, #0]
 80015f4:	887a      	ldrh	r2, [r7, #2]
 80015f6:	88f8      	ldrh	r0, [r7, #6]
 80015f8:	9100      	str	r1, [sp, #0]
 80015fa:	4621      	mov	r1, r4
 80015fc:	f001 fcf2 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(margines_x, margines_y - i, dlugosc_boku_x, dlugosc_boku_y, BSP_LCD_GetBackColor());
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	b29b      	uxth	r3, r3
 8001604:	88ba      	ldrh	r2, [r7, #4]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	b29c      	uxth	r4, r3
 800160a:	f004 f86b 	bl	80056e4 <BSP_LCD_GetBackColor>
 800160e:	4601      	mov	r1, r0
 8001610:	883b      	ldrh	r3, [r7, #0]
 8001612:	887a      	ldrh	r2, [r7, #2]
 8001614:	88f8      	ldrh	r0, [r7, #6]
 8001616:	9100      	str	r1, [sp, #0]
 8001618:	4621      	mov	r1, r4
 800161a:	f001 fce3 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(margines_x + i, margines_y, dlugosc_boku_x, dlugosc_boku_y, BSP_LCD_GetBackColor());
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	b29a      	uxth	r2, r3
 8001622:	88fb      	ldrh	r3, [r7, #6]
 8001624:	4413      	add	r3, r2
 8001626:	b29c      	uxth	r4, r3
 8001628:	f004 f85c 	bl	80056e4 <BSP_LCD_GetBackColor>
 800162c:	883b      	ldrh	r3, [r7, #0]
 800162e:	887a      	ldrh	r2, [r7, #2]
 8001630:	88b9      	ldrh	r1, [r7, #4]
 8001632:	9000      	str	r0, [sp, #0]
 8001634:	4620      	mov	r0, r4
 8001636:	f001 fcd5 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(margines_x - i, margines_y, dlugosc_boku_x, dlugosc_boku_y, BSP_LCD_GetBackColor());
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	b29b      	uxth	r3, r3
 800163e:	88fa      	ldrh	r2, [r7, #6]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	b29c      	uxth	r4, r3
 8001644:	f004 f84e 	bl	80056e4 <BSP_LCD_GetBackColor>
 8001648:	883b      	ldrh	r3, [r7, #0]
 800164a:	887a      	ldrh	r2, [r7, #2]
 800164c:	88b9      	ldrh	r1, [r7, #4]
 800164e:	9000      	str	r0, [sp, #0]
 8001650:	4620      	mov	r0, r4
 8001652:	f001 fcc7 	bl	8002fe4 <drawingRectangle>

		HAL_Delay(czas);
 8001656:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001658:	4618      	mov	r0, r3
 800165a:	f004 fbeb 	bl	8005e34 <HAL_Delay>
	for(int i = 0; i<ilosc; i++){
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	3301      	adds	r3, #1
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	8c3b      	ldrh	r3, [r7, #32]
 8001666:	68ba      	ldr	r2, [r7, #8]
 8001668:	429a      	cmp	r2, r3
 800166a:	f6ff af6a 	blt.w	8001542 <animationRectangle+0x1b2>
	}

}
 800166e:	bf00      	nop
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001678 <animationJumpingRectangle>:
 * @param dlugosc_boku_x length of the first side of a rectangle
 * @param dlugosc_boku_y length of the second side of a rectangle
 * @param czas the time between drawings
 */
//tlo lcd z obrazu kamery jest bardzo mocno przeswietlone i nie da sie tego zrobic na bialym tle
void animationJumpingRectangle (uint16_t dlugosc_boku_x, uint16_t dlugosc_boku_y, uint16_t czas) {
 8001678:	b590      	push	{r4, r7, lr}
 800167a:	b08d      	sub	sp, #52	; 0x34
 800167c:	af02      	add	r7, sp, #8
 800167e:	4603      	mov	r3, r0
 8001680:	80fb      	strh	r3, [r7, #6]
 8001682:	460b      	mov	r3, r1
 8001684:	80bb      	strh	r3, [r7, #4]
 8001686:	4613      	mov	r3, r2
 8001688:	807b      	strh	r3, [r7, #2]

	uint16_t pozycja_x = 120 - dlugosc_boku_x/2;
 800168a:	88fb      	ldrh	r3, [r7, #6]
 800168c:	085b      	lsrs	r3, r3, #1
 800168e:	b29b      	uxth	r3, r3
 8001690:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8001694:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t pozycja_y = 160 - dlugosc_boku_y/2;
 8001696:	88bb      	ldrh	r3, [r7, #4]
 8001698:	085b      	lsrs	r3, r3, #1
 800169a:	b29b      	uxth	r3, r3
 800169c:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 80016a0:	84bb      	strh	r3, [r7, #36]	; 0x24

	for(int i = 0; i < (160 - dlugosc_boku_y/2); i++) { //Ruch w gore
 80016a2:	2300      	movs	r3, #0
 80016a4:	623b      	str	r3, [r7, #32]
 80016a6:	e085      	b.n	80017b4 <animationJumpingRectangle+0x13c>
		drawingRectangle(pozycja_x, pozycja_y, dlugosc_boku_x, dlugosc_boku_y, LCD_COLOR_WHITE);
 80016a8:	88bc      	ldrh	r4, [r7, #4]
 80016aa:	88fa      	ldrh	r2, [r7, #6]
 80016ac:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80016ae:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 80016b0:	f04f 33ff 	mov.w	r3, #4294967295
 80016b4:	9300      	str	r3, [sp, #0]
 80016b6:	4623      	mov	r3, r4
 80016b8:	f001 fc94 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 1, pozycja_y - 1, dlugosc_boku_x - 2, dlugosc_boku_y - 2, LCD_COLOR_WHITE);
 80016bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016be:	3b01      	subs	r3, #1
 80016c0:	b298      	uxth	r0, r3
 80016c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80016c4:	3b01      	subs	r3, #1
 80016c6:	b299      	uxth	r1, r3
 80016c8:	88fb      	ldrh	r3, [r7, #6]
 80016ca:	3b02      	subs	r3, #2
 80016cc:	b29a      	uxth	r2, r3
 80016ce:	88bb      	ldrh	r3, [r7, #4]
 80016d0:	3b02      	subs	r3, #2
 80016d2:	b29c      	uxth	r4, r3
 80016d4:	f04f 33ff 	mov.w	r3, #4294967295
 80016d8:	9300      	str	r3, [sp, #0]
 80016da:	4623      	mov	r3, r4
 80016dc:	f001 fc82 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 2, pozycja_y - 2, dlugosc_boku_x - 4, dlugosc_boku_y - 4, LCD_COLOR_WHITE);
 80016e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016e2:	3b02      	subs	r3, #2
 80016e4:	b298      	uxth	r0, r3
 80016e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80016e8:	3b02      	subs	r3, #2
 80016ea:	b299      	uxth	r1, r3
 80016ec:	88fb      	ldrh	r3, [r7, #6]
 80016ee:	3b04      	subs	r3, #4
 80016f0:	b29a      	uxth	r2, r3
 80016f2:	88bb      	ldrh	r3, [r7, #4]
 80016f4:	3b04      	subs	r3, #4
 80016f6:	b29c      	uxth	r4, r3
 80016f8:	f04f 33ff 	mov.w	r3, #4294967295
 80016fc:	9300      	str	r3, [sp, #0]
 80016fe:	4623      	mov	r3, r4
 8001700:	f001 fc70 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 3, pozycja_y + 3, dlugosc_boku_x - 6, dlugosc_boku_y - 6, LCD_COLOR_WHITE);
 8001704:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001706:	3b03      	subs	r3, #3
 8001708:	b298      	uxth	r0, r3
 800170a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800170c:	3303      	adds	r3, #3
 800170e:	b299      	uxth	r1, r3
 8001710:	88fb      	ldrh	r3, [r7, #6]
 8001712:	3b06      	subs	r3, #6
 8001714:	b29a      	uxth	r2, r3
 8001716:	88bb      	ldrh	r3, [r7, #4]
 8001718:	3b06      	subs	r3, #6
 800171a:	b29c      	uxth	r4, r3
 800171c:	f04f 33ff 	mov.w	r3, #4294967295
 8001720:	9300      	str	r3, [sp, #0]
 8001722:	4623      	mov	r3, r4
 8001724:	f001 fc5e 	bl	8002fe4 <drawingRectangle>

		HAL_Delay(czas);
 8001728:	887b      	ldrh	r3, [r7, #2]
 800172a:	4618      	mov	r0, r3
 800172c:	f004 fb82 	bl	8005e34 <HAL_Delay>

		drawingRectangle(pozycja_x, pozycja_y, dlugosc_boku_x, dlugosc_boku_y, LCD_COLOR_BLUE);
 8001730:	88bc      	ldrh	r4, [r7, #4]
 8001732:	88fa      	ldrh	r2, [r7, #6]
 8001734:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8001736:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8001738:	4b73      	ldr	r3, [pc, #460]	; (8001908 <animationJumpingRectangle+0x290>)
 800173a:	9300      	str	r3, [sp, #0]
 800173c:	4623      	mov	r3, r4
 800173e:	f001 fc51 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 1, pozycja_y - 1, dlugosc_boku_x - 2, dlugosc_boku_y - 2, LCD_COLOR_BLUE);
 8001742:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001744:	3b01      	subs	r3, #1
 8001746:	b298      	uxth	r0, r3
 8001748:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800174a:	3b01      	subs	r3, #1
 800174c:	b299      	uxth	r1, r3
 800174e:	88fb      	ldrh	r3, [r7, #6]
 8001750:	3b02      	subs	r3, #2
 8001752:	b29a      	uxth	r2, r3
 8001754:	88bb      	ldrh	r3, [r7, #4]
 8001756:	3b02      	subs	r3, #2
 8001758:	b29c      	uxth	r4, r3
 800175a:	4b6b      	ldr	r3, [pc, #428]	; (8001908 <animationJumpingRectangle+0x290>)
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	4623      	mov	r3, r4
 8001760:	f001 fc40 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 2, pozycja_y - 2, dlugosc_boku_x - 4, dlugosc_boku_y - 4, LCD_COLOR_BLUE);
 8001764:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001766:	3b02      	subs	r3, #2
 8001768:	b298      	uxth	r0, r3
 800176a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800176c:	3b02      	subs	r3, #2
 800176e:	b299      	uxth	r1, r3
 8001770:	88fb      	ldrh	r3, [r7, #6]
 8001772:	3b04      	subs	r3, #4
 8001774:	b29a      	uxth	r2, r3
 8001776:	88bb      	ldrh	r3, [r7, #4]
 8001778:	3b04      	subs	r3, #4
 800177a:	b29c      	uxth	r4, r3
 800177c:	4b62      	ldr	r3, [pc, #392]	; (8001908 <animationJumpingRectangle+0x290>)
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	4623      	mov	r3, r4
 8001782:	f001 fc2f 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 3, pozycja_y + 3, dlugosc_boku_x - 6, dlugosc_boku_y - 6, LCD_COLOR_BLUE);
 8001786:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001788:	3b03      	subs	r3, #3
 800178a:	b298      	uxth	r0, r3
 800178c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800178e:	3303      	adds	r3, #3
 8001790:	b299      	uxth	r1, r3
 8001792:	88fb      	ldrh	r3, [r7, #6]
 8001794:	3b06      	subs	r3, #6
 8001796:	b29a      	uxth	r2, r3
 8001798:	88bb      	ldrh	r3, [r7, #4]
 800179a:	3b06      	subs	r3, #6
 800179c:	b29c      	uxth	r4, r3
 800179e:	4b5a      	ldr	r3, [pc, #360]	; (8001908 <animationJumpingRectangle+0x290>)
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	4623      	mov	r3, r4
 80017a4:	f001 fc1e 	bl	8002fe4 <drawingRectangle>

		pozycja_y--;
 80017a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80017aa:	3b01      	subs	r3, #1
 80017ac:	84bb      	strh	r3, [r7, #36]	; 0x24
	for(int i = 0; i < (160 - dlugosc_boku_y/2); i++) { //Ruch w gore
 80017ae:	6a3b      	ldr	r3, [r7, #32]
 80017b0:	3301      	adds	r3, #1
 80017b2:	623b      	str	r3, [r7, #32]
 80017b4:	88bb      	ldrh	r3, [r7, #4]
 80017b6:	085b      	lsrs	r3, r3, #1
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 80017be:	6a3a      	ldr	r2, [r7, #32]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	f6ff af71 	blt.w	80016a8 <animationJumpingRectangle+0x30>
	}

	for(int i = 0; i < (120 - dlugosc_boku_x/2); i++) { //Ruch w dol i w prawo
 80017c6:	2300      	movs	r3, #0
 80017c8:	61fb      	str	r3, [r7, #28]
 80017ca:	e090      	b.n	80018ee <animationJumpingRectangle+0x276>
		drawingRectangle(pozycja_x, pozycja_y, dlugosc_boku_x, dlugosc_boku_y, LCD_COLOR_WHITE);
 80017cc:	88bc      	ldrh	r4, [r7, #4]
 80017ce:	88fa      	ldrh	r2, [r7, #6]
 80017d0:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 80017d2:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 80017d4:	f04f 33ff 	mov.w	r3, #4294967295
 80017d8:	9300      	str	r3, [sp, #0]
 80017da:	4623      	mov	r3, r4
 80017dc:	f001 fc02 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 1, pozycja_y - 1, dlugosc_boku_x - 2, dlugosc_boku_y - 2, LCD_COLOR_WHITE);
 80017e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017e2:	3b01      	subs	r3, #1
 80017e4:	b298      	uxth	r0, r3
 80017e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80017e8:	3b01      	subs	r3, #1
 80017ea:	b299      	uxth	r1, r3
 80017ec:	88fb      	ldrh	r3, [r7, #6]
 80017ee:	3b02      	subs	r3, #2
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	88bb      	ldrh	r3, [r7, #4]
 80017f4:	3b02      	subs	r3, #2
 80017f6:	b29c      	uxth	r4, r3
 80017f8:	f04f 33ff 	mov.w	r3, #4294967295
 80017fc:	9300      	str	r3, [sp, #0]
 80017fe:	4623      	mov	r3, r4
 8001800:	f001 fbf0 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 2, pozycja_y - 2, dlugosc_boku_x - 4, dlugosc_boku_y - 4, LCD_COLOR_WHITE);
 8001804:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001806:	3b02      	subs	r3, #2
 8001808:	b298      	uxth	r0, r3
 800180a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800180c:	3b02      	subs	r3, #2
 800180e:	b299      	uxth	r1, r3
 8001810:	88fb      	ldrh	r3, [r7, #6]
 8001812:	3b04      	subs	r3, #4
 8001814:	b29a      	uxth	r2, r3
 8001816:	88bb      	ldrh	r3, [r7, #4]
 8001818:	3b04      	subs	r3, #4
 800181a:	b29c      	uxth	r4, r3
 800181c:	f04f 33ff 	mov.w	r3, #4294967295
 8001820:	9300      	str	r3, [sp, #0]
 8001822:	4623      	mov	r3, r4
 8001824:	f001 fbde 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 3, pozycja_y + 3, dlugosc_boku_x - 6, dlugosc_boku_y - 6, LCD_COLOR_WHITE);
 8001828:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800182a:	3b03      	subs	r3, #3
 800182c:	b298      	uxth	r0, r3
 800182e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001830:	3303      	adds	r3, #3
 8001832:	b299      	uxth	r1, r3
 8001834:	88fb      	ldrh	r3, [r7, #6]
 8001836:	3b06      	subs	r3, #6
 8001838:	b29a      	uxth	r2, r3
 800183a:	88bb      	ldrh	r3, [r7, #4]
 800183c:	3b06      	subs	r3, #6
 800183e:	b29c      	uxth	r4, r3
 8001840:	f04f 33ff 	mov.w	r3, #4294967295
 8001844:	9300      	str	r3, [sp, #0]
 8001846:	4623      	mov	r3, r4
 8001848:	f001 fbcc 	bl	8002fe4 <drawingRectangle>

		HAL_Delay(czas);
 800184c:	887b      	ldrh	r3, [r7, #2]
 800184e:	4618      	mov	r0, r3
 8001850:	f004 faf0 	bl	8005e34 <HAL_Delay>

		drawingRectangle(pozycja_x, pozycja_y, dlugosc_boku_x, dlugosc_boku_y, LCD_COLOR_BLUE);
 8001854:	88bc      	ldrh	r4, [r7, #4]
 8001856:	88fa      	ldrh	r2, [r7, #6]
 8001858:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800185a:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 800185c:	4b2a      	ldr	r3, [pc, #168]	; (8001908 <animationJumpingRectangle+0x290>)
 800185e:	9300      	str	r3, [sp, #0]
 8001860:	4623      	mov	r3, r4
 8001862:	f001 fbbf 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 1, pozycja_y - 1, dlugosc_boku_x - 2, dlugosc_boku_y - 2, LCD_COLOR_BLUE);
 8001866:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001868:	3b01      	subs	r3, #1
 800186a:	b298      	uxth	r0, r3
 800186c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800186e:	3b01      	subs	r3, #1
 8001870:	b299      	uxth	r1, r3
 8001872:	88fb      	ldrh	r3, [r7, #6]
 8001874:	3b02      	subs	r3, #2
 8001876:	b29a      	uxth	r2, r3
 8001878:	88bb      	ldrh	r3, [r7, #4]
 800187a:	3b02      	subs	r3, #2
 800187c:	b29c      	uxth	r4, r3
 800187e:	4b22      	ldr	r3, [pc, #136]	; (8001908 <animationJumpingRectangle+0x290>)
 8001880:	9300      	str	r3, [sp, #0]
 8001882:	4623      	mov	r3, r4
 8001884:	f001 fbae 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 2, pozycja_y - 2, dlugosc_boku_x - 4, dlugosc_boku_y - 4, LCD_COLOR_BLUE);
 8001888:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800188a:	3b02      	subs	r3, #2
 800188c:	b298      	uxth	r0, r3
 800188e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001890:	3b02      	subs	r3, #2
 8001892:	b299      	uxth	r1, r3
 8001894:	88fb      	ldrh	r3, [r7, #6]
 8001896:	3b04      	subs	r3, #4
 8001898:	b29a      	uxth	r2, r3
 800189a:	88bb      	ldrh	r3, [r7, #4]
 800189c:	3b04      	subs	r3, #4
 800189e:	b29c      	uxth	r4, r3
 80018a0:	4b19      	ldr	r3, [pc, #100]	; (8001908 <animationJumpingRectangle+0x290>)
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	4623      	mov	r3, r4
 80018a6:	f001 fb9d 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 3, pozycja_y + 3, dlugosc_boku_x - 6, dlugosc_boku_y - 6, LCD_COLOR_BLUE);
 80018aa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018ac:	3b03      	subs	r3, #3
 80018ae:	b298      	uxth	r0, r3
 80018b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80018b2:	3303      	adds	r3, #3
 80018b4:	b299      	uxth	r1, r3
 80018b6:	88fb      	ldrh	r3, [r7, #6]
 80018b8:	3b06      	subs	r3, #6
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	88bb      	ldrh	r3, [r7, #4]
 80018be:	3b06      	subs	r3, #6
 80018c0:	b29c      	uxth	r4, r3
 80018c2:	4b11      	ldr	r3, [pc, #68]	; (8001908 <animationJumpingRectangle+0x290>)
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	4623      	mov	r3, r4
 80018c8:	f001 fb8c 	bl	8002fe4 <drawingRectangle>

		pozycja_x++;
 80018cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018ce:	3301      	adds	r3, #1
 80018d0:	84fb      	strh	r3, [r7, #38]	; 0x26
		pozycja_y++;
 80018d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80018d4:	3301      	adds	r3, #1
 80018d6:	84bb      	strh	r3, [r7, #36]	; 0x24

		if((i % 4) == 0) {
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	f003 0303 	and.w	r3, r3, #3
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d102      	bne.n	80018e8 <animationJumpingRectangle+0x270>
			pozycja_y++;
 80018e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80018e4:	3301      	adds	r3, #1
 80018e6:	84bb      	strh	r3, [r7, #36]	; 0x24
	for(int i = 0; i < (120 - dlugosc_boku_x/2); i++) { //Ruch w dol i w prawo
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	3301      	adds	r3, #1
 80018ec:	61fb      	str	r3, [r7, #28]
 80018ee:	88fb      	ldrh	r3, [r7, #6]
 80018f0:	085b      	lsrs	r3, r3, #1
 80018f2:	b29b      	uxth	r3, r3
 80018f4:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 80018f8:	69fa      	ldr	r2, [r7, #28]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	f6ff af66 	blt.w	80017cc <animationJumpingRectangle+0x154>
		}
	}

	for(int i = 0; i < (120 - dlugosc_boku_x/2); i++) { //Ruch w dol i w lewo
 8001900:	2300      	movs	r3, #0
 8001902:	61bb      	str	r3, [r7, #24]
 8001904:	e093      	b.n	8001a2e <animationJumpingRectangle+0x3b6>
 8001906:	bf00      	nop
 8001908:	ff0000ff 	.word	0xff0000ff
		drawingRectangle(pozycja_x, pozycja_y, dlugosc_boku_x, dlugosc_boku_y, LCD_COLOR_WHITE);
 800190c:	88bc      	ldrh	r4, [r7, #4]
 800190e:	88fa      	ldrh	r2, [r7, #6]
 8001910:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8001912:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8001914:	f04f 33ff 	mov.w	r3, #4294967295
 8001918:	9300      	str	r3, [sp, #0]
 800191a:	4623      	mov	r3, r4
 800191c:	f001 fb62 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 1, pozycja_y - 1, dlugosc_boku_x - 2, dlugosc_boku_y - 2, LCD_COLOR_WHITE);
 8001920:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001922:	3b01      	subs	r3, #1
 8001924:	b298      	uxth	r0, r3
 8001926:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001928:	3b01      	subs	r3, #1
 800192a:	b299      	uxth	r1, r3
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	3b02      	subs	r3, #2
 8001930:	b29a      	uxth	r2, r3
 8001932:	88bb      	ldrh	r3, [r7, #4]
 8001934:	3b02      	subs	r3, #2
 8001936:	b29c      	uxth	r4, r3
 8001938:	f04f 33ff 	mov.w	r3, #4294967295
 800193c:	9300      	str	r3, [sp, #0]
 800193e:	4623      	mov	r3, r4
 8001940:	f001 fb50 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 2, pozycja_y - 2, dlugosc_boku_x - 4, dlugosc_boku_y - 4, LCD_COLOR_WHITE);
 8001944:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001946:	3b02      	subs	r3, #2
 8001948:	b298      	uxth	r0, r3
 800194a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800194c:	3b02      	subs	r3, #2
 800194e:	b299      	uxth	r1, r3
 8001950:	88fb      	ldrh	r3, [r7, #6]
 8001952:	3b04      	subs	r3, #4
 8001954:	b29a      	uxth	r2, r3
 8001956:	88bb      	ldrh	r3, [r7, #4]
 8001958:	3b04      	subs	r3, #4
 800195a:	b29c      	uxth	r4, r3
 800195c:	f04f 33ff 	mov.w	r3, #4294967295
 8001960:	9300      	str	r3, [sp, #0]
 8001962:	4623      	mov	r3, r4
 8001964:	f001 fb3e 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 3, pozycja_y + 3, dlugosc_boku_x - 6, dlugosc_boku_y - 6, LCD_COLOR_WHITE);
 8001968:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800196a:	3b03      	subs	r3, #3
 800196c:	b298      	uxth	r0, r3
 800196e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001970:	3303      	adds	r3, #3
 8001972:	b299      	uxth	r1, r3
 8001974:	88fb      	ldrh	r3, [r7, #6]
 8001976:	3b06      	subs	r3, #6
 8001978:	b29a      	uxth	r2, r3
 800197a:	88bb      	ldrh	r3, [r7, #4]
 800197c:	3b06      	subs	r3, #6
 800197e:	b29c      	uxth	r4, r3
 8001980:	f04f 33ff 	mov.w	r3, #4294967295
 8001984:	9300      	str	r3, [sp, #0]
 8001986:	4623      	mov	r3, r4
 8001988:	f001 fb2c 	bl	8002fe4 <drawingRectangle>

		HAL_Delay(czas);
 800198c:	887b      	ldrh	r3, [r7, #2]
 800198e:	4618      	mov	r0, r3
 8001990:	f004 fa50 	bl	8005e34 <HAL_Delay>

		drawingRectangle(pozycja_x, pozycja_y, dlugosc_boku_x, dlugosc_boku_y, LCD_COLOR_BLUE);
 8001994:	88bc      	ldrh	r4, [r7, #4]
 8001996:	88fa      	ldrh	r2, [r7, #6]
 8001998:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 800199a:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 800199c:	4b78      	ldr	r3, [pc, #480]	; (8001b80 <animationJumpingRectangle+0x508>)
 800199e:	9300      	str	r3, [sp, #0]
 80019a0:	4623      	mov	r3, r4
 80019a2:	f001 fb1f 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 1, pozycja_y - 1, dlugosc_boku_x - 2, dlugosc_boku_y - 2, LCD_COLOR_BLUE);
 80019a6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80019a8:	3b01      	subs	r3, #1
 80019aa:	b298      	uxth	r0, r3
 80019ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80019ae:	3b01      	subs	r3, #1
 80019b0:	b299      	uxth	r1, r3
 80019b2:	88fb      	ldrh	r3, [r7, #6]
 80019b4:	3b02      	subs	r3, #2
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	88bb      	ldrh	r3, [r7, #4]
 80019ba:	3b02      	subs	r3, #2
 80019bc:	b29c      	uxth	r4, r3
 80019be:	4b70      	ldr	r3, [pc, #448]	; (8001b80 <animationJumpingRectangle+0x508>)
 80019c0:	9300      	str	r3, [sp, #0]
 80019c2:	4623      	mov	r3, r4
 80019c4:	f001 fb0e 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 2, pozycja_y - 2, dlugosc_boku_x - 4, dlugosc_boku_y - 4, LCD_COLOR_BLUE);
 80019c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80019ca:	3b02      	subs	r3, #2
 80019cc:	b298      	uxth	r0, r3
 80019ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80019d0:	3b02      	subs	r3, #2
 80019d2:	b299      	uxth	r1, r3
 80019d4:	88fb      	ldrh	r3, [r7, #6]
 80019d6:	3b04      	subs	r3, #4
 80019d8:	b29a      	uxth	r2, r3
 80019da:	88bb      	ldrh	r3, [r7, #4]
 80019dc:	3b04      	subs	r3, #4
 80019de:	b29c      	uxth	r4, r3
 80019e0:	4b67      	ldr	r3, [pc, #412]	; (8001b80 <animationJumpingRectangle+0x508>)
 80019e2:	9300      	str	r3, [sp, #0]
 80019e4:	4623      	mov	r3, r4
 80019e6:	f001 fafd 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 3, pozycja_y + 3, dlugosc_boku_x - 6, dlugosc_boku_y - 6, LCD_COLOR_BLUE);
 80019ea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80019ec:	3b03      	subs	r3, #3
 80019ee:	b298      	uxth	r0, r3
 80019f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80019f2:	3303      	adds	r3, #3
 80019f4:	b299      	uxth	r1, r3
 80019f6:	88fb      	ldrh	r3, [r7, #6]
 80019f8:	3b06      	subs	r3, #6
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	88bb      	ldrh	r3, [r7, #4]
 80019fe:	3b06      	subs	r3, #6
 8001a00:	b29c      	uxth	r4, r3
 8001a02:	4b5f      	ldr	r3, [pc, #380]	; (8001b80 <animationJumpingRectangle+0x508>)
 8001a04:	9300      	str	r3, [sp, #0]
 8001a06:	4623      	mov	r3, r4
 8001a08:	f001 faec 	bl	8002fe4 <drawingRectangle>

		pozycja_x--;
 8001a0c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001a0e:	3b01      	subs	r3, #1
 8001a10:	84fb      	strh	r3, [r7, #38]	; 0x26
		pozycja_y++;
 8001a12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001a14:	3301      	adds	r3, #1
 8001a16:	84bb      	strh	r3, [r7, #36]	; 0x24

		if((i % 4) == 0) {
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	f003 0303 	and.w	r3, r3, #3
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d102      	bne.n	8001a28 <animationJumpingRectangle+0x3b0>
			pozycja_y++;
 8001a22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001a24:	3301      	adds	r3, #1
 8001a26:	84bb      	strh	r3, [r7, #36]	; 0x24
	for(int i = 0; i < (120 - dlugosc_boku_x/2); i++) { //Ruch w dol i w lewo
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	61bb      	str	r3, [r7, #24]
 8001a2e:	88fb      	ldrh	r3, [r7, #6]
 8001a30:	085b      	lsrs	r3, r3, #1
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	f6ff af66 	blt.w	800190c <animationJumpingRectangle+0x294>
		}
	}

	for(int i = 0; i < (120 - dlugosc_boku_x/2); i++) { //Ruch w gore i w lewo
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]
 8001a44:	e090      	b.n	8001b68 <animationJumpingRectangle+0x4f0>
		drawingRectangle(pozycja_x, pozycja_y, dlugosc_boku_x, dlugosc_boku_y, LCD_COLOR_WHITE);
 8001a46:	88bc      	ldrh	r4, [r7, #4]
 8001a48:	88fa      	ldrh	r2, [r7, #6]
 8001a4a:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8001a4c:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8001a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a52:	9300      	str	r3, [sp, #0]
 8001a54:	4623      	mov	r3, r4
 8001a56:	f001 fac5 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 1, pozycja_y - 1, dlugosc_boku_x - 2, dlugosc_boku_y - 2, LCD_COLOR_WHITE);
 8001a5a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001a5c:	3b01      	subs	r3, #1
 8001a5e:	b298      	uxth	r0, r3
 8001a60:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001a62:	3b01      	subs	r3, #1
 8001a64:	b299      	uxth	r1, r3
 8001a66:	88fb      	ldrh	r3, [r7, #6]
 8001a68:	3b02      	subs	r3, #2
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	88bb      	ldrh	r3, [r7, #4]
 8001a6e:	3b02      	subs	r3, #2
 8001a70:	b29c      	uxth	r4, r3
 8001a72:	f04f 33ff 	mov.w	r3, #4294967295
 8001a76:	9300      	str	r3, [sp, #0]
 8001a78:	4623      	mov	r3, r4
 8001a7a:	f001 fab3 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 2, pozycja_y - 2, dlugosc_boku_x - 4, dlugosc_boku_y - 4, LCD_COLOR_WHITE);
 8001a7e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001a80:	3b02      	subs	r3, #2
 8001a82:	b298      	uxth	r0, r3
 8001a84:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001a86:	3b02      	subs	r3, #2
 8001a88:	b299      	uxth	r1, r3
 8001a8a:	88fb      	ldrh	r3, [r7, #6]
 8001a8c:	3b04      	subs	r3, #4
 8001a8e:	b29a      	uxth	r2, r3
 8001a90:	88bb      	ldrh	r3, [r7, #4]
 8001a92:	3b04      	subs	r3, #4
 8001a94:	b29c      	uxth	r4, r3
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	4623      	mov	r3, r4
 8001a9e:	f001 faa1 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 3, pozycja_y + 3, dlugosc_boku_x - 6, dlugosc_boku_y - 6, LCD_COLOR_WHITE);
 8001aa2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001aa4:	3b03      	subs	r3, #3
 8001aa6:	b298      	uxth	r0, r3
 8001aa8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001aaa:	3303      	adds	r3, #3
 8001aac:	b299      	uxth	r1, r3
 8001aae:	88fb      	ldrh	r3, [r7, #6]
 8001ab0:	3b06      	subs	r3, #6
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	88bb      	ldrh	r3, [r7, #4]
 8001ab6:	3b06      	subs	r3, #6
 8001ab8:	b29c      	uxth	r4, r3
 8001aba:	f04f 33ff 	mov.w	r3, #4294967295
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	4623      	mov	r3, r4
 8001ac2:	f001 fa8f 	bl	8002fe4 <drawingRectangle>

		HAL_Delay(czas);
 8001ac6:	887b      	ldrh	r3, [r7, #2]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f004 f9b3 	bl	8005e34 <HAL_Delay>

		drawingRectangle(pozycja_x, pozycja_y, dlugosc_boku_x, dlugosc_boku_y, LCD_COLOR_BLUE);
 8001ace:	88bc      	ldrh	r4, [r7, #4]
 8001ad0:	88fa      	ldrh	r2, [r7, #6]
 8001ad2:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8001ad4:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8001ad6:	4b2a      	ldr	r3, [pc, #168]	; (8001b80 <animationJumpingRectangle+0x508>)
 8001ad8:	9300      	str	r3, [sp, #0]
 8001ada:	4623      	mov	r3, r4
 8001adc:	f001 fa82 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 1, pozycja_y - 1, dlugosc_boku_x - 2, dlugosc_boku_y - 2, LCD_COLOR_BLUE);
 8001ae0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	b298      	uxth	r0, r3
 8001ae6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ae8:	3b01      	subs	r3, #1
 8001aea:	b299      	uxth	r1, r3
 8001aec:	88fb      	ldrh	r3, [r7, #6]
 8001aee:	3b02      	subs	r3, #2
 8001af0:	b29a      	uxth	r2, r3
 8001af2:	88bb      	ldrh	r3, [r7, #4]
 8001af4:	3b02      	subs	r3, #2
 8001af6:	b29c      	uxth	r4, r3
 8001af8:	4b21      	ldr	r3, [pc, #132]	; (8001b80 <animationJumpingRectangle+0x508>)
 8001afa:	9300      	str	r3, [sp, #0]
 8001afc:	4623      	mov	r3, r4
 8001afe:	f001 fa71 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 2, pozycja_y - 2, dlugosc_boku_x - 4, dlugosc_boku_y - 4, LCD_COLOR_BLUE);
 8001b02:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b04:	3b02      	subs	r3, #2
 8001b06:	b298      	uxth	r0, r3
 8001b08:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001b0a:	3b02      	subs	r3, #2
 8001b0c:	b299      	uxth	r1, r3
 8001b0e:	88fb      	ldrh	r3, [r7, #6]
 8001b10:	3b04      	subs	r3, #4
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	88bb      	ldrh	r3, [r7, #4]
 8001b16:	3b04      	subs	r3, #4
 8001b18:	b29c      	uxth	r4, r3
 8001b1a:	4b19      	ldr	r3, [pc, #100]	; (8001b80 <animationJumpingRectangle+0x508>)
 8001b1c:	9300      	str	r3, [sp, #0]
 8001b1e:	4623      	mov	r3, r4
 8001b20:	f001 fa60 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 3, pozycja_y + 3, dlugosc_boku_x - 6, dlugosc_boku_y - 6, LCD_COLOR_BLUE);
 8001b24:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b26:	3b03      	subs	r3, #3
 8001b28:	b298      	uxth	r0, r3
 8001b2a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001b2c:	3303      	adds	r3, #3
 8001b2e:	b299      	uxth	r1, r3
 8001b30:	88fb      	ldrh	r3, [r7, #6]
 8001b32:	3b06      	subs	r3, #6
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	88bb      	ldrh	r3, [r7, #4]
 8001b38:	3b06      	subs	r3, #6
 8001b3a:	b29c      	uxth	r4, r3
 8001b3c:	4b10      	ldr	r3, [pc, #64]	; (8001b80 <animationJumpingRectangle+0x508>)
 8001b3e:	9300      	str	r3, [sp, #0]
 8001b40:	4623      	mov	r3, r4
 8001b42:	f001 fa4f 	bl	8002fe4 <drawingRectangle>

		pozycja_x--;
 8001b46:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b48:	3b01      	subs	r3, #1
 8001b4a:	84fb      	strh	r3, [r7, #38]	; 0x26
		pozycja_y--;
 8001b4c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	84bb      	strh	r3, [r7, #36]	; 0x24

		if((i % 4) == 0) {
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	f003 0303 	and.w	r3, r3, #3
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d102      	bne.n	8001b62 <animationJumpingRectangle+0x4ea>
			pozycja_y--;
 8001b5c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001b5e:	3b01      	subs	r3, #1
 8001b60:	84bb      	strh	r3, [r7, #36]	; 0x24
	for(int i = 0; i < (120 - dlugosc_boku_x/2); i++) { //Ruch w gore i w lewo
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	3301      	adds	r3, #1
 8001b66:	617b      	str	r3, [r7, #20]
 8001b68:	88fb      	ldrh	r3, [r7, #6]
 8001b6a:	085b      	lsrs	r3, r3, #1
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8001b72:	697a      	ldr	r2, [r7, #20]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	f6ff af66 	blt.w	8001a46 <animationJumpingRectangle+0x3ce>
		}
	}

	for(int i = 0; i < (120 - dlugosc_boku_x/2); i++) { //Ruch w gore i w prawo
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	613b      	str	r3, [r7, #16]
 8001b7e:	e092      	b.n	8001ca6 <animationJumpingRectangle+0x62e>
 8001b80:	ff0000ff 	.word	0xff0000ff
		drawingRectangle(pozycja_x, pozycja_y, dlugosc_boku_x, dlugosc_boku_y, LCD_COLOR_WHITE);
 8001b84:	88bc      	ldrh	r4, [r7, #4]
 8001b86:	88fa      	ldrh	r2, [r7, #6]
 8001b88:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8001b8a:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8001b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	4623      	mov	r3, r4
 8001b94:	f001 fa26 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 1, pozycja_y - 1, dlugosc_boku_x - 2, dlugosc_boku_y - 2, LCD_COLOR_WHITE);
 8001b98:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	b298      	uxth	r0, r3
 8001b9e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ba0:	3b01      	subs	r3, #1
 8001ba2:	b299      	uxth	r1, r3
 8001ba4:	88fb      	ldrh	r3, [r7, #6]
 8001ba6:	3b02      	subs	r3, #2
 8001ba8:	b29a      	uxth	r2, r3
 8001baa:	88bb      	ldrh	r3, [r7, #4]
 8001bac:	3b02      	subs	r3, #2
 8001bae:	b29c      	uxth	r4, r3
 8001bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb4:	9300      	str	r3, [sp, #0]
 8001bb6:	4623      	mov	r3, r4
 8001bb8:	f001 fa14 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 2, pozycja_y - 2, dlugosc_boku_x - 4, dlugosc_boku_y - 4, LCD_COLOR_WHITE);
 8001bbc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001bbe:	3b02      	subs	r3, #2
 8001bc0:	b298      	uxth	r0, r3
 8001bc2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001bc4:	3b02      	subs	r3, #2
 8001bc6:	b299      	uxth	r1, r3
 8001bc8:	88fb      	ldrh	r3, [r7, #6]
 8001bca:	3b04      	subs	r3, #4
 8001bcc:	b29a      	uxth	r2, r3
 8001bce:	88bb      	ldrh	r3, [r7, #4]
 8001bd0:	3b04      	subs	r3, #4
 8001bd2:	b29c      	uxth	r4, r3
 8001bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	4623      	mov	r3, r4
 8001bdc:	f001 fa02 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 3, pozycja_y + 3, dlugosc_boku_x - 6, dlugosc_boku_y - 6, LCD_COLOR_WHITE);
 8001be0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001be2:	3b03      	subs	r3, #3
 8001be4:	b298      	uxth	r0, r3
 8001be6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001be8:	3303      	adds	r3, #3
 8001bea:	b299      	uxth	r1, r3
 8001bec:	88fb      	ldrh	r3, [r7, #6]
 8001bee:	3b06      	subs	r3, #6
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	88bb      	ldrh	r3, [r7, #4]
 8001bf4:	3b06      	subs	r3, #6
 8001bf6:	b29c      	uxth	r4, r3
 8001bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfc:	9300      	str	r3, [sp, #0]
 8001bfe:	4623      	mov	r3, r4
 8001c00:	f001 f9f0 	bl	8002fe4 <drawingRectangle>

		HAL_Delay(czas);
 8001c04:	887b      	ldrh	r3, [r7, #2]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f004 f914 	bl	8005e34 <HAL_Delay>

		drawingRectangle(pozycja_x, pozycja_y, dlugosc_boku_x, dlugosc_boku_y, LCD_COLOR_BLUE);
 8001c0c:	88bc      	ldrh	r4, [r7, #4]
 8001c0e:	88fa      	ldrh	r2, [r7, #6]
 8001c10:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8001c12:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8001c14:	4b73      	ldr	r3, [pc, #460]	; (8001de4 <animationJumpingRectangle+0x76c>)
 8001c16:	9300      	str	r3, [sp, #0]
 8001c18:	4623      	mov	r3, r4
 8001c1a:	f001 f9e3 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 1, pozycja_y - 1, dlugosc_boku_x - 2, dlugosc_boku_y - 2, LCD_COLOR_BLUE);
 8001c1e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c20:	3b01      	subs	r3, #1
 8001c22:	b298      	uxth	r0, r3
 8001c24:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c26:	3b01      	subs	r3, #1
 8001c28:	b299      	uxth	r1, r3
 8001c2a:	88fb      	ldrh	r3, [r7, #6]
 8001c2c:	3b02      	subs	r3, #2
 8001c2e:	b29a      	uxth	r2, r3
 8001c30:	88bb      	ldrh	r3, [r7, #4]
 8001c32:	3b02      	subs	r3, #2
 8001c34:	b29c      	uxth	r4, r3
 8001c36:	4b6b      	ldr	r3, [pc, #428]	; (8001de4 <animationJumpingRectangle+0x76c>)
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	4623      	mov	r3, r4
 8001c3c:	f001 f9d2 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 2, pozycja_y - 2, dlugosc_boku_x - 4, dlugosc_boku_y - 4, LCD_COLOR_BLUE);
 8001c40:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c42:	3b02      	subs	r3, #2
 8001c44:	b298      	uxth	r0, r3
 8001c46:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c48:	3b02      	subs	r3, #2
 8001c4a:	b299      	uxth	r1, r3
 8001c4c:	88fb      	ldrh	r3, [r7, #6]
 8001c4e:	3b04      	subs	r3, #4
 8001c50:	b29a      	uxth	r2, r3
 8001c52:	88bb      	ldrh	r3, [r7, #4]
 8001c54:	3b04      	subs	r3, #4
 8001c56:	b29c      	uxth	r4, r3
 8001c58:	4b62      	ldr	r3, [pc, #392]	; (8001de4 <animationJumpingRectangle+0x76c>)
 8001c5a:	9300      	str	r3, [sp, #0]
 8001c5c:	4623      	mov	r3, r4
 8001c5e:	f001 f9c1 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 3, pozycja_y + 3, dlugosc_boku_x - 6, dlugosc_boku_y - 6, LCD_COLOR_BLUE);
 8001c62:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c64:	3b03      	subs	r3, #3
 8001c66:	b298      	uxth	r0, r3
 8001c68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c6a:	3303      	adds	r3, #3
 8001c6c:	b299      	uxth	r1, r3
 8001c6e:	88fb      	ldrh	r3, [r7, #6]
 8001c70:	3b06      	subs	r3, #6
 8001c72:	b29a      	uxth	r2, r3
 8001c74:	88bb      	ldrh	r3, [r7, #4]
 8001c76:	3b06      	subs	r3, #6
 8001c78:	b29c      	uxth	r4, r3
 8001c7a:	4b5a      	ldr	r3, [pc, #360]	; (8001de4 <animationJumpingRectangle+0x76c>)
 8001c7c:	9300      	str	r3, [sp, #0]
 8001c7e:	4623      	mov	r3, r4
 8001c80:	f001 f9b0 	bl	8002fe4 <drawingRectangle>

		pozycja_x++;
 8001c84:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001c86:	3301      	adds	r3, #1
 8001c88:	84fb      	strh	r3, [r7, #38]	; 0x26
		pozycja_y--;
 8001c8a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c8c:	3b01      	subs	r3, #1
 8001c8e:	84bb      	strh	r3, [r7, #36]	; 0x24

		if((i % 4) == 0) {
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	f003 0303 	and.w	r3, r3, #3
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d102      	bne.n	8001ca0 <animationJumpingRectangle+0x628>
			pozycja_y--;
 8001c9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	84bb      	strh	r3, [r7, #36]	; 0x24
	for(int i = 0; i < (120 - dlugosc_boku_x/2); i++) { //Ruch w gore i w prawo
 8001ca0:	693b      	ldr	r3, [r7, #16]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	613b      	str	r3, [r7, #16]
 8001ca6:	88fb      	ldrh	r3, [r7, #6]
 8001ca8:	085b      	lsrs	r3, r3, #1
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	f1c3 0378 	rsb	r3, r3, #120	; 0x78
 8001cb0:	693a      	ldr	r2, [r7, #16]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	f6ff af66 	blt.w	8001b84 <animationJumpingRectangle+0x50c>
		}
	}

	for(int i = 0; i < (160 - dlugosc_boku_y/2); i++) { //Ruch w dol
 8001cb8:	2300      	movs	r3, #0
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	e085      	b.n	8001dca <animationJumpingRectangle+0x752>
		drawingRectangle(pozycja_x, pozycja_y, dlugosc_boku_x, dlugosc_boku_y, LCD_COLOR_WHITE);
 8001cbe:	88bc      	ldrh	r4, [r7, #4]
 8001cc0:	88fa      	ldrh	r2, [r7, #6]
 8001cc2:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8001cc4:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8001cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cca:	9300      	str	r3, [sp, #0]
 8001ccc:	4623      	mov	r3, r4
 8001cce:	f001 f989 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 1, pozycja_y - 1, dlugosc_boku_x - 2, dlugosc_boku_y - 2, LCD_COLOR_WHITE);
 8001cd2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001cd4:	3b01      	subs	r3, #1
 8001cd6:	b298      	uxth	r0, r3
 8001cd8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	b299      	uxth	r1, r3
 8001cde:	88fb      	ldrh	r3, [r7, #6]
 8001ce0:	3b02      	subs	r3, #2
 8001ce2:	b29a      	uxth	r2, r3
 8001ce4:	88bb      	ldrh	r3, [r7, #4]
 8001ce6:	3b02      	subs	r3, #2
 8001ce8:	b29c      	uxth	r4, r3
 8001cea:	f04f 33ff 	mov.w	r3, #4294967295
 8001cee:	9300      	str	r3, [sp, #0]
 8001cf0:	4623      	mov	r3, r4
 8001cf2:	f001 f977 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 2, pozycja_y - 2, dlugosc_boku_x - 4, dlugosc_boku_y - 4, LCD_COLOR_WHITE);
 8001cf6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001cf8:	3b02      	subs	r3, #2
 8001cfa:	b298      	uxth	r0, r3
 8001cfc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001cfe:	3b02      	subs	r3, #2
 8001d00:	b299      	uxth	r1, r3
 8001d02:	88fb      	ldrh	r3, [r7, #6]
 8001d04:	3b04      	subs	r3, #4
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	88bb      	ldrh	r3, [r7, #4]
 8001d0a:	3b04      	subs	r3, #4
 8001d0c:	b29c      	uxth	r4, r3
 8001d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d12:	9300      	str	r3, [sp, #0]
 8001d14:	4623      	mov	r3, r4
 8001d16:	f001 f965 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 3, pozycja_y + 3, dlugosc_boku_x - 6, dlugosc_boku_y - 6, LCD_COLOR_WHITE);
 8001d1a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d1c:	3b03      	subs	r3, #3
 8001d1e:	b298      	uxth	r0, r3
 8001d20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d22:	3303      	adds	r3, #3
 8001d24:	b299      	uxth	r1, r3
 8001d26:	88fb      	ldrh	r3, [r7, #6]
 8001d28:	3b06      	subs	r3, #6
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	88bb      	ldrh	r3, [r7, #4]
 8001d2e:	3b06      	subs	r3, #6
 8001d30:	b29c      	uxth	r4, r3
 8001d32:	f04f 33ff 	mov.w	r3, #4294967295
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	4623      	mov	r3, r4
 8001d3a:	f001 f953 	bl	8002fe4 <drawingRectangle>

		HAL_Delay(czas);
 8001d3e:	887b      	ldrh	r3, [r7, #2]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f004 f877 	bl	8005e34 <HAL_Delay>

		drawingRectangle(pozycja_x, pozycja_y, dlugosc_boku_x, dlugosc_boku_y, LCD_COLOR_BLUE);
 8001d46:	88bc      	ldrh	r4, [r7, #4]
 8001d48:	88fa      	ldrh	r2, [r7, #6]
 8001d4a:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8001d4c:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8001d4e:	4b25      	ldr	r3, [pc, #148]	; (8001de4 <animationJumpingRectangle+0x76c>)
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	4623      	mov	r3, r4
 8001d54:	f001 f946 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 1, pozycja_y - 1, dlugosc_boku_x - 2, dlugosc_boku_y - 2, LCD_COLOR_BLUE);
 8001d58:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	b298      	uxth	r0, r3
 8001d5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d60:	3b01      	subs	r3, #1
 8001d62:	b299      	uxth	r1, r3
 8001d64:	88fb      	ldrh	r3, [r7, #6]
 8001d66:	3b02      	subs	r3, #2
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	88bb      	ldrh	r3, [r7, #4]
 8001d6c:	3b02      	subs	r3, #2
 8001d6e:	b29c      	uxth	r4, r3
 8001d70:	4b1c      	ldr	r3, [pc, #112]	; (8001de4 <animationJumpingRectangle+0x76c>)
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	4623      	mov	r3, r4
 8001d76:	f001 f935 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 2, pozycja_y - 2, dlugosc_boku_x - 4, dlugosc_boku_y - 4, LCD_COLOR_BLUE);
 8001d7a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d7c:	3b02      	subs	r3, #2
 8001d7e:	b298      	uxth	r0, r3
 8001d80:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001d82:	3b02      	subs	r3, #2
 8001d84:	b299      	uxth	r1, r3
 8001d86:	88fb      	ldrh	r3, [r7, #6]
 8001d88:	3b04      	subs	r3, #4
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	88bb      	ldrh	r3, [r7, #4]
 8001d8e:	3b04      	subs	r3, #4
 8001d90:	b29c      	uxth	r4, r3
 8001d92:	4b14      	ldr	r3, [pc, #80]	; (8001de4 <animationJumpingRectangle+0x76c>)
 8001d94:	9300      	str	r3, [sp, #0]
 8001d96:	4623      	mov	r3, r4
 8001d98:	f001 f924 	bl	8002fe4 <drawingRectangle>
		drawingRectangle(pozycja_x - 3, pozycja_y + 3, dlugosc_boku_x - 6, dlugosc_boku_y - 6, LCD_COLOR_BLUE);
 8001d9c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d9e:	3b03      	subs	r3, #3
 8001da0:	b298      	uxth	r0, r3
 8001da2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001da4:	3303      	adds	r3, #3
 8001da6:	b299      	uxth	r1, r3
 8001da8:	88fb      	ldrh	r3, [r7, #6]
 8001daa:	3b06      	subs	r3, #6
 8001dac:	b29a      	uxth	r2, r3
 8001dae:	88bb      	ldrh	r3, [r7, #4]
 8001db0:	3b06      	subs	r3, #6
 8001db2:	b29c      	uxth	r4, r3
 8001db4:	4b0b      	ldr	r3, [pc, #44]	; (8001de4 <animationJumpingRectangle+0x76c>)
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	4623      	mov	r3, r4
 8001dba:	f001 f913 	bl	8002fe4 <drawingRectangle>

		pozycja_y++;
 8001dbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	84bb      	strh	r3, [r7, #36]	; 0x24
	for(int i = 0; i < (160 - dlugosc_boku_y/2); i++) { //Ruch w dol
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	60fb      	str	r3, [r7, #12]
 8001dca:	88bb      	ldrh	r3, [r7, #4]
 8001dcc:	085b      	lsrs	r3, r3, #1
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8001dd4:	68fa      	ldr	r2, [r7, #12]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	f6ff af71 	blt.w	8001cbe <animationJumpingRectangle+0x646>
	}

}
 8001ddc:	bf00      	nop
 8001dde:	372c      	adds	r7, #44	; 0x2c
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd90      	pop	{r4, r7, pc}
 8001de4:	ff0000ff 	.word	0xff0000ff

08001de8 <animationTriangle>:
 * @param dlugosc_boku_x length of the side of a triangle
 * @param ilosc the number of triangle
 * @param czas the time between triangle
 */

void animationTriangle (uint16_t margines_x, uint16_t margines_y, uint16_t dlugosc_boku, uint16_t ilosc, uint16_t czas) {
 8001de8:	b5b0      	push	{r4, r5, r7, lr}
 8001dea:	b084      	sub	sp, #16
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4604      	mov	r4, r0
 8001df0:	4608      	mov	r0, r1
 8001df2:	4611      	mov	r1, r2
 8001df4:	461a      	mov	r2, r3
 8001df6:	4623      	mov	r3, r4
 8001df8:	80fb      	strh	r3, [r7, #6]
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	80bb      	strh	r3, [r7, #4]
 8001dfe:	460b      	mov	r3, r1
 8001e00:	807b      	strh	r3, [r7, #2]
 8001e02:	4613      	mov	r3, r2
 8001e04:	803b      	strh	r3, [r7, #0]

	for(int i = 0; i<ilosc; i++){
 8001e06:	2300      	movs	r3, #0
 8001e08:	60fb      	str	r3, [r7, #12]
 8001e0a:	e0a6      	b.n	8001f5a <animationTriangle+0x172>

		//rysowanie po przekatnej
		drawingTriangle(margines_x + i, margines_y + i, dlugosc_boku, 2164260608 + i*10);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	88fb      	ldrh	r3, [r7, #6]
 8001e12:	4413      	add	r3, r2
 8001e14:	b298      	uxth	r0, r3
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	b29a      	uxth	r2, r3
 8001e1a:	88bb      	ldrh	r3, [r7, #4]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	b299      	uxth	r1, r3
 8001e20:	68fa      	ldr	r2, [r7, #12]
 8001e22:	4613      	mov	r3, r2
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	4413      	add	r3, r2
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8001e2e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001e32:	887a      	ldrh	r2, [r7, #2]
 8001e34:	f001 f93e 	bl	80030b4 <drawingTriangle>
		drawingTriangle(margines_x - i, margines_y - i, dlugosc_boku, 2164260608 + i*10);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	88fa      	ldrh	r2, [r7, #6]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	b298      	uxth	r0, r3
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	88ba      	ldrh	r2, [r7, #4]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	b299      	uxth	r1, r3
 8001e4c:	68fa      	ldr	r2, [r7, #12]
 8001e4e:	4613      	mov	r3, r2
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	4413      	add	r3, r2
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8001e5a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001e5e:	887a      	ldrh	r2, [r7, #2]
 8001e60:	f001 f928 	bl	80030b4 <drawingTriangle>
		drawingTriangle(margines_x + i, margines_y - i, dlugosc_boku, 2164260608 + i*10);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	b29a      	uxth	r2, r3
 8001e68:	88fb      	ldrh	r3, [r7, #6]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	b298      	uxth	r0, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	88ba      	ldrh	r2, [r7, #4]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	b299      	uxth	r1, r3
 8001e78:	68fa      	ldr	r2, [r7, #12]
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8001e86:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001e8a:	887a      	ldrh	r2, [r7, #2]
 8001e8c:	f001 f912 	bl	80030b4 <drawingTriangle>
		drawingTriangle(margines_x - i, margines_y + i, dlugosc_boku, 2164260608 + i*10);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	88fa      	ldrh	r2, [r7, #6]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	b298      	uxth	r0, r3
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	b29a      	uxth	r2, r3
 8001e9e:	88bb      	ldrh	r3, [r7, #4]
 8001ea0:	4413      	add	r3, r2
 8001ea2:	b299      	uxth	r1, r3
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	4413      	add	r3, r2
 8001eac:	005b      	lsls	r3, r3, #1
 8001eae:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8001eb2:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001eb6:	887a      	ldrh	r2, [r7, #2]
 8001eb8:	f001 f8fc 	bl	80030b4 <drawingTriangle>

		//rysowanie pionowo i poziomo
		drawingTriangle(margines_x, margines_y + i, dlugosc_boku, 2164260608 + i*10);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	88bb      	ldrh	r3, [r7, #4]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	b299      	uxth	r1, r3
 8001ec6:	68fa      	ldr	r2, [r7, #12]
 8001ec8:	4613      	mov	r3, r2
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4413      	add	r3, r2
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8001ed4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001ed8:	887a      	ldrh	r2, [r7, #2]
 8001eda:	88f8      	ldrh	r0, [r7, #6]
 8001edc:	f001 f8ea 	bl	80030b4 <drawingTriangle>
		drawingTriangle(margines_x, margines_y - i, dlugosc_boku, 2164260608 + i*10);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	88ba      	ldrh	r2, [r7, #4]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	b299      	uxth	r1, r3
 8001eea:	68fa      	ldr	r2, [r7, #12]
 8001eec:	4613      	mov	r3, r2
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	4413      	add	r3, r2
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8001ef8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001efc:	887a      	ldrh	r2, [r7, #2]
 8001efe:	88f8      	ldrh	r0, [r7, #6]
 8001f00:	f001 f8d8 	bl	80030b4 <drawingTriangle>
		drawingTriangle(margines_x + i, margines_y, dlugosc_boku, 2164260608 + i*10);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	b29a      	uxth	r2, r3
 8001f08:	88fb      	ldrh	r3, [r7, #6]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	b298      	uxth	r0, r3
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	4613      	mov	r3, r2
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	4413      	add	r3, r2
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8001f1c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001f20:	887a      	ldrh	r2, [r7, #2]
 8001f22:	88b9      	ldrh	r1, [r7, #4]
 8001f24:	f001 f8c6 	bl	80030b4 <drawingTriangle>
		drawingTriangle(margines_x - i, margines_y, dlugosc_boku, 2164260608 + i*10);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	b29b      	uxth	r3, r3
 8001f2c:	88fa      	ldrh	r2, [r7, #6]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	b298      	uxth	r0, r3
 8001f32:	68fa      	ldr	r2, [r7, #12]
 8001f34:	4613      	mov	r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	4413      	add	r3, r2
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8001f40:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001f44:	887a      	ldrh	r2, [r7, #2]
 8001f46:	88b9      	ldrh	r1, [r7, #4]
 8001f48:	f001 f8b4 	bl	80030b4 <drawingTriangle>

		HAL_Delay(czas);
 8001f4c:	8c3b      	ldrh	r3, [r7, #32]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f003 ff70 	bl	8005e34 <HAL_Delay>
	for(int i = 0; i<ilosc; i++){
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	3301      	adds	r3, #1
 8001f58:	60fb      	str	r3, [r7, #12]
 8001f5a:	883b      	ldrh	r3, [r7, #0]
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	f6ff af54 	blt.w	8001e0c <animationTriangle+0x24>
	}

	for(int i = 0; i<ilosc; i++){
 8001f64:	2300      	movs	r3, #0
 8001f66:	60bb      	str	r3, [r7, #8]
 8001f68:	e082      	b.n	8002070 <animationTriangle+0x288>

		//czyszczenie po przekatnej
		drawingTriangle(margines_x + i, margines_y + i, dlugosc_boku, BSP_LCD_GetBackColor());
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	b29a      	uxth	r2, r3
 8001f6e:	88fb      	ldrh	r3, [r7, #6]
 8001f70:	4413      	add	r3, r2
 8001f72:	b29c      	uxth	r4, r3
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	88bb      	ldrh	r3, [r7, #4]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	b29d      	uxth	r5, r3
 8001f7e:	f003 fbb1 	bl	80056e4 <BSP_LCD_GetBackColor>
 8001f82:	4603      	mov	r3, r0
 8001f84:	887a      	ldrh	r2, [r7, #2]
 8001f86:	4629      	mov	r1, r5
 8001f88:	4620      	mov	r0, r4
 8001f8a:	f001 f893 	bl	80030b4 <drawingTriangle>
		drawingTriangle(margines_x - i, margines_y - i, dlugosc_boku, BSP_LCD_GetBackColor());
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	88fa      	ldrh	r2, [r7, #6]
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	b29c      	uxth	r4, r3
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	b29b      	uxth	r3, r3
 8001f9c:	88ba      	ldrh	r2, [r7, #4]
 8001f9e:	1ad3      	subs	r3, r2, r3
 8001fa0:	b29d      	uxth	r5, r3
 8001fa2:	f003 fb9f 	bl	80056e4 <BSP_LCD_GetBackColor>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	887a      	ldrh	r2, [r7, #2]
 8001faa:	4629      	mov	r1, r5
 8001fac:	4620      	mov	r0, r4
 8001fae:	f001 f881 	bl	80030b4 <drawingTriangle>
		drawingTriangle(margines_x + i, margines_y - i, dlugosc_boku, BSP_LCD_GetBackColor());
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	b29a      	uxth	r2, r3
 8001fb6:	88fb      	ldrh	r3, [r7, #6]
 8001fb8:	4413      	add	r3, r2
 8001fba:	b29c      	uxth	r4, r3
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	88ba      	ldrh	r2, [r7, #4]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	b29d      	uxth	r5, r3
 8001fc6:	f003 fb8d 	bl	80056e4 <BSP_LCD_GetBackColor>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	887a      	ldrh	r2, [r7, #2]
 8001fce:	4629      	mov	r1, r5
 8001fd0:	4620      	mov	r0, r4
 8001fd2:	f001 f86f 	bl	80030b4 <drawingTriangle>
		drawingTriangle(margines_x - i, margines_y + i, dlugosc_boku, BSP_LCD_GetBackColor());
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	88fa      	ldrh	r2, [r7, #6]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	b29c      	uxth	r4, r3
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	88bb      	ldrh	r3, [r7, #4]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	b29d      	uxth	r5, r3
 8001fea:	f003 fb7b 	bl	80056e4 <BSP_LCD_GetBackColor>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	887a      	ldrh	r2, [r7, #2]
 8001ff2:	4629      	mov	r1, r5
 8001ff4:	4620      	mov	r0, r4
 8001ff6:	f001 f85d 	bl	80030b4 <drawingTriangle>

		//czyszczenie pionowo i poziomo
		drawingTriangle(margines_x, margines_y + i, dlugosc_boku, BSP_LCD_GetBackColor());
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	88bb      	ldrh	r3, [r7, #4]
 8002000:	4413      	add	r3, r2
 8002002:	b29c      	uxth	r4, r3
 8002004:	f003 fb6e 	bl	80056e4 <BSP_LCD_GetBackColor>
 8002008:	4603      	mov	r3, r0
 800200a:	887a      	ldrh	r2, [r7, #2]
 800200c:	88f8      	ldrh	r0, [r7, #6]
 800200e:	4621      	mov	r1, r4
 8002010:	f001 f850 	bl	80030b4 <drawingTriangle>
		drawingTriangle(margines_x, margines_y - i, dlugosc_boku, BSP_LCD_GetBackColor());
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	b29b      	uxth	r3, r3
 8002018:	88ba      	ldrh	r2, [r7, #4]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	b29c      	uxth	r4, r3
 800201e:	f003 fb61 	bl	80056e4 <BSP_LCD_GetBackColor>
 8002022:	4603      	mov	r3, r0
 8002024:	887a      	ldrh	r2, [r7, #2]
 8002026:	88f8      	ldrh	r0, [r7, #6]
 8002028:	4621      	mov	r1, r4
 800202a:	f001 f843 	bl	80030b4 <drawingTriangle>
		drawingTriangle(margines_x + i, margines_y, dlugosc_boku, BSP_LCD_GetBackColor());
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	b29a      	uxth	r2, r3
 8002032:	88fb      	ldrh	r3, [r7, #6]
 8002034:	4413      	add	r3, r2
 8002036:	b29c      	uxth	r4, r3
 8002038:	f003 fb54 	bl	80056e4 <BSP_LCD_GetBackColor>
 800203c:	4603      	mov	r3, r0
 800203e:	887a      	ldrh	r2, [r7, #2]
 8002040:	88b9      	ldrh	r1, [r7, #4]
 8002042:	4620      	mov	r0, r4
 8002044:	f001 f836 	bl	80030b4 <drawingTriangle>
		drawingTriangle(margines_x - i, margines_y, dlugosc_boku, BSP_LCD_GetBackColor());
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	b29b      	uxth	r3, r3
 800204c:	88fa      	ldrh	r2, [r7, #6]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	b29c      	uxth	r4, r3
 8002052:	f003 fb47 	bl	80056e4 <BSP_LCD_GetBackColor>
 8002056:	4603      	mov	r3, r0
 8002058:	887a      	ldrh	r2, [r7, #2]
 800205a:	88b9      	ldrh	r1, [r7, #4]
 800205c:	4620      	mov	r0, r4
 800205e:	f001 f829 	bl	80030b4 <drawingTriangle>

		HAL_Delay(czas);
 8002062:	8c3b      	ldrh	r3, [r7, #32]
 8002064:	4618      	mov	r0, r3
 8002066:	f003 fee5 	bl	8005e34 <HAL_Delay>
	for(int i = 0; i<ilosc; i++){
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	3301      	adds	r3, #1
 800206e:	60bb      	str	r3, [r7, #8]
 8002070:	883b      	ldrh	r3, [r7, #0]
 8002072:	68ba      	ldr	r2, [r7, #8]
 8002074:	429a      	cmp	r2, r3
 8002076:	f6ff af78 	blt.w	8001f6a <animationTriangle+0x182>
	}

}
 800207a:	bf00      	nop
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bdb0      	pop	{r4, r5, r7, pc}

08002082 <animationCircle>:
 * @param count	the number of circles
 * @param time	the time between drawings
 */

void animationCircle (uint16_t x_pos, uint16_t y_pos, uint16_t rad, uint16_t count, uint16_t time)
{
 8002082:	b5b0      	push	{r4, r5, r7, lr}
 8002084:	b084      	sub	sp, #16
 8002086:	af00      	add	r7, sp, #0
 8002088:	4604      	mov	r4, r0
 800208a:	4608      	mov	r0, r1
 800208c:	4611      	mov	r1, r2
 800208e:	461a      	mov	r2, r3
 8002090:	4623      	mov	r3, r4
 8002092:	80fb      	strh	r3, [r7, #6]
 8002094:	4603      	mov	r3, r0
 8002096:	80bb      	strh	r3, [r7, #4]
 8002098:	460b      	mov	r3, r1
 800209a:	807b      	strh	r3, [r7, #2]
 800209c:	4613      	mov	r3, r2
 800209e:	803b      	strh	r3, [r7, #0]

	//drawing animations with pixels
	for(int i = 0; i<count; i++){
 80020a0:	2300      	movs	r3, #0
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	e0a6      	b.n	80021f4 <animationCircle+0x172>
		//diagonally
		drawingCircle(x_pos + i, y_pos + i, rad, 2164260608 + i*10);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	88fb      	ldrh	r3, [r7, #6]
 80020ac:	4413      	add	r3, r2
 80020ae:	b298      	uxth	r0, r3
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	88bb      	ldrh	r3, [r7, #4]
 80020b6:	4413      	add	r3, r2
 80020b8:	b299      	uxth	r1, r3
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	4613      	mov	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	4413      	add	r3, r2
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 80020c8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80020cc:	887a      	ldrh	r2, [r7, #2]
 80020ce:	f001 f86b 	bl	80031a8 <drawingCircle>
		drawingCircle(x_pos - i, y_pos - i, rad, 2164260608 + i*10);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	b29b      	uxth	r3, r3
 80020d6:	88fa      	ldrh	r2, [r7, #6]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	b298      	uxth	r0, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	b29b      	uxth	r3, r3
 80020e0:	88ba      	ldrh	r2, [r7, #4]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	b299      	uxth	r1, r3
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	4613      	mov	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	4413      	add	r3, r2
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 80020f4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80020f8:	887a      	ldrh	r2, [r7, #2]
 80020fa:	f001 f855 	bl	80031a8 <drawingCircle>
		drawingCircle(x_pos + i, y_pos - i, rad, 2164260608 + i*10);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	b29a      	uxth	r2, r3
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	4413      	add	r3, r2
 8002106:	b298      	uxth	r0, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	b29b      	uxth	r3, r3
 800210c:	88ba      	ldrh	r2, [r7, #4]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	b299      	uxth	r1, r3
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	4613      	mov	r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4413      	add	r3, r2
 800211a:	005b      	lsls	r3, r3, #1
 800211c:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8002120:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002124:	887a      	ldrh	r2, [r7, #2]
 8002126:	f001 f83f 	bl	80031a8 <drawingCircle>
		drawingCircle(x_pos - i, y_pos + i, rad, 2164260608 + i*10);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	b29b      	uxth	r3, r3
 800212e:	88fa      	ldrh	r2, [r7, #6]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	b298      	uxth	r0, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	b29a      	uxth	r2, r3
 8002138:	88bb      	ldrh	r3, [r7, #4]
 800213a:	4413      	add	r3, r2
 800213c:	b299      	uxth	r1, r3
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	4613      	mov	r3, r2
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4413      	add	r3, r2
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 800214c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002150:	887a      	ldrh	r2, [r7, #2]
 8002152:	f001 f829 	bl	80031a8 <drawingCircle>

		//vertically and horizontally
		drawingCircle(x_pos, y_pos + i, rad, 2164260608 + i*10);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	b29a      	uxth	r2, r3
 800215a:	88bb      	ldrh	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	b299      	uxth	r1, r3
 8002160:	68fa      	ldr	r2, [r7, #12]
 8002162:	4613      	mov	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	4413      	add	r3, r2
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 800216e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002172:	887a      	ldrh	r2, [r7, #2]
 8002174:	88f8      	ldrh	r0, [r7, #6]
 8002176:	f001 f817 	bl	80031a8 <drawingCircle>
		drawingCircle(x_pos, y_pos - i, rad, 2164260608 + i*10);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	b29b      	uxth	r3, r3
 800217e:	88ba      	ldrh	r2, [r7, #4]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	b299      	uxth	r1, r3
 8002184:	68fa      	ldr	r2, [r7, #12]
 8002186:	4613      	mov	r3, r2
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	4413      	add	r3, r2
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 8002192:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002196:	887a      	ldrh	r2, [r7, #2]
 8002198:	88f8      	ldrh	r0, [r7, #6]
 800219a:	f001 f805 	bl	80031a8 <drawingCircle>
		drawingCircle(x_pos + i, y_pos, rad, 2164260608 + i*10);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	88fb      	ldrh	r3, [r7, #6]
 80021a4:	4413      	add	r3, r2
 80021a6:	b298      	uxth	r0, r3
 80021a8:	68fa      	ldr	r2, [r7, #12]
 80021aa:	4613      	mov	r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	4413      	add	r3, r2
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 80021b6:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80021ba:	887a      	ldrh	r2, [r7, #2]
 80021bc:	88b9      	ldrh	r1, [r7, #4]
 80021be:	f000 fff3 	bl	80031a8 <drawingCircle>
		drawingCircle(x_pos - i, y_pos, rad, 2164260608 + i*10);
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	b29b      	uxth	r3, r3
 80021c6:	88fa      	ldrh	r2, [r7, #6]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	b298      	uxth	r0, r3
 80021cc:	68fa      	ldr	r2, [r7, #12]
 80021ce:	4613      	mov	r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	4413      	add	r3, r2
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	f103 4301 	add.w	r3, r3, #2164260864	; 0x81000000
 80021da:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80021de:	887a      	ldrh	r2, [r7, #2]
 80021e0:	88b9      	ldrh	r1, [r7, #4]
 80021e2:	f000 ffe1 	bl	80031a8 <drawingCircle>

		HAL_Delay(time);
 80021e6:	8c3b      	ldrh	r3, [r7, #32]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f003 fe23 	bl	8005e34 <HAL_Delay>
	for(int i = 0; i<count; i++){
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	3301      	adds	r3, #1
 80021f2:	60fb      	str	r3, [r7, #12]
 80021f4:	883b      	ldrh	r3, [r7, #0]
 80021f6:	68fa      	ldr	r2, [r7, #12]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	f6ff af54 	blt.w	80020a6 <animationCircle+0x24>
	}

	//clearing the screen by drawing with pixels
	for(int i = 0; i<count; i++){
 80021fe:	2300      	movs	r3, #0
 8002200:	60bb      	str	r3, [r7, #8]
 8002202:	e082      	b.n	800230a <animationCircle+0x288>
		//diagonally
		drawingCircle(x_pos + i, y_pos + i, rad, BSP_LCD_GetBackColor());
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	b29a      	uxth	r2, r3
 8002208:	88fb      	ldrh	r3, [r7, #6]
 800220a:	4413      	add	r3, r2
 800220c:	b29c      	uxth	r4, r3
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	b29a      	uxth	r2, r3
 8002212:	88bb      	ldrh	r3, [r7, #4]
 8002214:	4413      	add	r3, r2
 8002216:	b29d      	uxth	r5, r3
 8002218:	f003 fa64 	bl	80056e4 <BSP_LCD_GetBackColor>
 800221c:	4603      	mov	r3, r0
 800221e:	887a      	ldrh	r2, [r7, #2]
 8002220:	4629      	mov	r1, r5
 8002222:	4620      	mov	r0, r4
 8002224:	f000 ffc0 	bl	80031a8 <drawingCircle>
		drawingCircle(x_pos - i, y_pos - i, rad, BSP_LCD_GetBackColor());
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	b29b      	uxth	r3, r3
 800222c:	88fa      	ldrh	r2, [r7, #6]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	b29c      	uxth	r4, r3
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	b29b      	uxth	r3, r3
 8002236:	88ba      	ldrh	r2, [r7, #4]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	b29d      	uxth	r5, r3
 800223c:	f003 fa52 	bl	80056e4 <BSP_LCD_GetBackColor>
 8002240:	4603      	mov	r3, r0
 8002242:	887a      	ldrh	r2, [r7, #2]
 8002244:	4629      	mov	r1, r5
 8002246:	4620      	mov	r0, r4
 8002248:	f000 ffae 	bl	80031a8 <drawingCircle>
		drawingCircle(x_pos + i, y_pos - i, rad, BSP_LCD_GetBackColor());
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	b29a      	uxth	r2, r3
 8002250:	88fb      	ldrh	r3, [r7, #6]
 8002252:	4413      	add	r3, r2
 8002254:	b29c      	uxth	r4, r3
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	b29b      	uxth	r3, r3
 800225a:	88ba      	ldrh	r2, [r7, #4]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	b29d      	uxth	r5, r3
 8002260:	f003 fa40 	bl	80056e4 <BSP_LCD_GetBackColor>
 8002264:	4603      	mov	r3, r0
 8002266:	887a      	ldrh	r2, [r7, #2]
 8002268:	4629      	mov	r1, r5
 800226a:	4620      	mov	r0, r4
 800226c:	f000 ff9c 	bl	80031a8 <drawingCircle>
		drawingCircle(x_pos - i, y_pos + i, rad, BSP_LCD_GetBackColor());
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	b29b      	uxth	r3, r3
 8002274:	88fa      	ldrh	r2, [r7, #6]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	b29c      	uxth	r4, r3
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	b29a      	uxth	r2, r3
 800227e:	88bb      	ldrh	r3, [r7, #4]
 8002280:	4413      	add	r3, r2
 8002282:	b29d      	uxth	r5, r3
 8002284:	f003 fa2e 	bl	80056e4 <BSP_LCD_GetBackColor>
 8002288:	4603      	mov	r3, r0
 800228a:	887a      	ldrh	r2, [r7, #2]
 800228c:	4629      	mov	r1, r5
 800228e:	4620      	mov	r0, r4
 8002290:	f000 ff8a 	bl	80031a8 <drawingCircle>

		//vertically and horizontally
		drawingCircle(x_pos, y_pos + i, rad, BSP_LCD_GetBackColor());
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	b29a      	uxth	r2, r3
 8002298:	88bb      	ldrh	r3, [r7, #4]
 800229a:	4413      	add	r3, r2
 800229c:	b29c      	uxth	r4, r3
 800229e:	f003 fa21 	bl	80056e4 <BSP_LCD_GetBackColor>
 80022a2:	4603      	mov	r3, r0
 80022a4:	887a      	ldrh	r2, [r7, #2]
 80022a6:	88f8      	ldrh	r0, [r7, #6]
 80022a8:	4621      	mov	r1, r4
 80022aa:	f000 ff7d 	bl	80031a8 <drawingCircle>
		drawingCircle(x_pos, y_pos - i, rad, BSP_LCD_GetBackColor());
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	88ba      	ldrh	r2, [r7, #4]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	b29c      	uxth	r4, r3
 80022b8:	f003 fa14 	bl	80056e4 <BSP_LCD_GetBackColor>
 80022bc:	4603      	mov	r3, r0
 80022be:	887a      	ldrh	r2, [r7, #2]
 80022c0:	88f8      	ldrh	r0, [r7, #6]
 80022c2:	4621      	mov	r1, r4
 80022c4:	f000 ff70 	bl	80031a8 <drawingCircle>
		drawingCircle(x_pos + i, y_pos, rad, BSP_LCD_GetBackColor());
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	88fb      	ldrh	r3, [r7, #6]
 80022ce:	4413      	add	r3, r2
 80022d0:	b29c      	uxth	r4, r3
 80022d2:	f003 fa07 	bl	80056e4 <BSP_LCD_GetBackColor>
 80022d6:	4603      	mov	r3, r0
 80022d8:	887a      	ldrh	r2, [r7, #2]
 80022da:	88b9      	ldrh	r1, [r7, #4]
 80022dc:	4620      	mov	r0, r4
 80022de:	f000 ff63 	bl	80031a8 <drawingCircle>
		drawingCircle(x_pos - i, y_pos, rad, BSP_LCD_GetBackColor());
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	88fa      	ldrh	r2, [r7, #6]
 80022e8:	1ad3      	subs	r3, r2, r3
 80022ea:	b29c      	uxth	r4, r3
 80022ec:	f003 f9fa 	bl	80056e4 <BSP_LCD_GetBackColor>
 80022f0:	4603      	mov	r3, r0
 80022f2:	887a      	ldrh	r2, [r7, #2]
 80022f4:	88b9      	ldrh	r1, [r7, #4]
 80022f6:	4620      	mov	r0, r4
 80022f8:	f000 ff56 	bl	80031a8 <drawingCircle>

		HAL_Delay(time);
 80022fc:	8c3b      	ldrh	r3, [r7, #32]
 80022fe:	4618      	mov	r0, r3
 8002300:	f003 fd98 	bl	8005e34 <HAL_Delay>
	for(int i = 0; i<count; i++){
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	3301      	adds	r3, #1
 8002308:	60bb      	str	r3, [r7, #8]
 800230a:	883b      	ldrh	r3, [r7, #0]
 800230c:	68ba      	ldr	r2, [r7, #8]
 800230e:	429a      	cmp	r2, r3
 8002310:	f6ff af78 	blt.w	8002204 <animationCircle+0x182>
	}
}
 8002314:	bf00      	nop
 8002316:	3710      	adds	r7, #16
 8002318:	46bd      	mov	sp, r7
 800231a:	bdb0      	pop	{r4, r5, r7, pc}

0800231c <animationText>:
 * @param x_pos X position of the bottom right corner of the animation
 * @param y_pos Y position of the bottom right corner of the animation
 */

void animationText (uint16_t x_pos, uint16_t y_pos, uint16_t time)
{
 800231c:	b590      	push	{r4, r7, lr}
 800231e:	b089      	sub	sp, #36	; 0x24
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	80fb      	strh	r3, [r7, #6]
 8002326:	460b      	mov	r3, r1
 8002328:	80bb      	strh	r3, [r7, #4]
 800232a:	4613      	mov	r3, r2
 800232c:	807b      	strh	r3, [r7, #2]
	uint32_t color = 2164272953;
 800232e:	4b33      	ldr	r3, [pc, #204]	; (80023fc <animationText+0xe0>)
 8002330:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i<10; i++){
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
 8002336:	e02c      	b.n	8002392 <animationText+0x76>
		for(int j = 0; j<10; j++){
 8002338:	2300      	movs	r3, #0
 800233a:	61bb      	str	r3, [r7, #24]
 800233c:	e01f      	b.n	800237e <animationText+0x62>
			drawingText(5, 60 + j + 30*i, color + 12345*i);
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	b29a      	uxth	r2, r3
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	b29b      	uxth	r3, r3
 8002346:	4619      	mov	r1, r3
 8002348:	0109      	lsls	r1, r1, #4
 800234a:	1acb      	subs	r3, r1, r3
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	b29b      	uxth	r3, r3
 8002350:	4413      	add	r3, r2
 8002352:	b29b      	uxth	r3, r3
 8002354:	333c      	adds	r3, #60	; 0x3c
 8002356:	b299      	uxth	r1, r3
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	f243 0239 	movw	r2, #12345	; 0x3039
 800235e:	fb02 f303 	mul.w	r3, r2, r3
 8002362:	461a      	mov	r2, r3
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	4413      	add	r3, r2
 8002368:	461a      	mov	r2, r3
 800236a:	2005      	movs	r0, #5
 800236c:	f001 fa65 	bl	800383a <drawingText>
			HAL_Delay(500);
 8002370:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002374:	f003 fd5e 	bl	8005e34 <HAL_Delay>
		for(int j = 0; j<10; j++){
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	3301      	adds	r3, #1
 800237c:	61bb      	str	r3, [r7, #24]
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	2b09      	cmp	r3, #9
 8002382:	dddc      	ble.n	800233e <animationText+0x22>
		}
		HAL_Delay(time);
 8002384:	887b      	ldrh	r3, [r7, #2]
 8002386:	4618      	mov	r0, r3
 8002388:	f003 fd54 	bl	8005e34 <HAL_Delay>
	for(int i = 0; i<10; i++){
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	3301      	adds	r3, #1
 8002390:	61fb      	str	r3, [r7, #28]
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	2b09      	cmp	r3, #9
 8002396:	ddcf      	ble.n	8002338 <animationText+0x1c>
	}
	for(int i = 0; i<5; i++){
 8002398:	2300      	movs	r3, #0
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	e026      	b.n	80023ec <animationText+0xd0>
		for(int j = 0; j<10; j++){
 800239e:	2300      	movs	r3, #0
 80023a0:	613b      	str	r3, [r7, #16]
 80023a2:	e019      	b.n	80023d8 <animationText+0xbc>
			drawingText(5, 60 + 2*j + 30*i, BSP_LCD_GetBackColor());
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	f103 011e 	add.w	r1, r3, #30
 80023aa:	697a      	ldr	r2, [r7, #20]
 80023ac:	4613      	mov	r3, r2
 80023ae:	011b      	lsls	r3, r3, #4
 80023b0:	1a9b      	subs	r3, r3, r2
 80023b2:	440b      	add	r3, r1
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	b29c      	uxth	r4, r3
 80023ba:	f003 f993 	bl	80056e4 <BSP_LCD_GetBackColor>
 80023be:	4603      	mov	r3, r0
 80023c0:	461a      	mov	r2, r3
 80023c2:	4621      	mov	r1, r4
 80023c4:	2005      	movs	r0, #5
 80023c6:	f001 fa38 	bl	800383a <drawingText>
			HAL_Delay(500);
 80023ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80023ce:	f003 fd31 	bl	8005e34 <HAL_Delay>
		for(int j = 0; j<10; j++){
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	3301      	adds	r3, #1
 80023d6:	613b      	str	r3, [r7, #16]
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	2b09      	cmp	r3, #9
 80023dc:	dde2      	ble.n	80023a4 <animationText+0x88>
		}
		HAL_Delay(time);
 80023de:	887b      	ldrh	r3, [r7, #2]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f003 fd27 	bl	8005e34 <HAL_Delay>
	for(int i = 0; i<5; i++){
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	3301      	adds	r3, #1
 80023ea:	617b      	str	r3, [r7, #20]
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	2b04      	cmp	r3, #4
 80023f0:	ddd5      	ble.n	800239e <animationText+0x82>
	}
}
 80023f2:	bf00      	nop
 80023f4:	3724      	adds	r7, #36	; 0x24
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd90      	pop	{r4, r7, pc}
 80023fa:	bf00      	nop
 80023fc:	81002f39 	.word	0x81002f39

08002400 <animationRotation>:
 * @param y_pos Y position of the center of rotation
 * @param angle the angle of one rotation
 */

void animationRotation (uint16_t x_pos, uint16_t y_pos, double angle)
{
 8002400:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002404:	b0bf      	sub	sp, #252	; 0xfc
 8002406:	af02      	add	r7, sp, #8
 8002408:	4603      	mov	r3, r0
 800240a:	460a      	mov	r2, r1
 800240c:	ed87 0b00 	vstr	d0, [r7]
 8002410:	81fb      	strh	r3, [r7, #14]
 8002412:	4613      	mov	r3, r2
 8002414:	81bb      	strh	r3, [r7, #12]
	double length = 70;
 8002416:	f04f 0300 	mov.w	r3, #0
 800241a:	4c45      	ldr	r4, [pc, #276]	; (8002530 <animationRotation+0x130>)
 800241c:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	double right_top_x = 120;
 8002420:	f04f 0300 	mov.w	r3, #0
 8002424:	4c43      	ldr	r4, [pc, #268]	; (8002534 <animationRotation+0x134>)
 8002426:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	double right_top_y = 160;
 800242a:	f04f 0300 	mov.w	r3, #0
 800242e:	4c42      	ldr	r4, [pc, #264]	; (8002538 <animationRotation+0x138>)
 8002430:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40


	angle = angle * PI_NUM / 180;
 8002434:	a33c      	add	r3, pc, #240	; (adr r3, 8002528 <animationRotation+0x128>)
 8002436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800243a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800243e:	f7fe f893 	bl	8000568 <__aeabi_dmul>
 8002442:	4603      	mov	r3, r0
 8002444:	460c      	mov	r4, r1
 8002446:	4618      	mov	r0, r3
 8002448:	4621      	mov	r1, r4
 800244a:	f04f 0200 	mov.w	r2, #0
 800244e:	4b3b      	ldr	r3, [pc, #236]	; (800253c <animationRotation+0x13c>)
 8002450:	f7fe f9b4 	bl	80007bc <__aeabi_ddiv>
 8002454:	4603      	mov	r3, r0
 8002456:	460c      	mov	r4, r1
 8002458:	e9c7 3400 	strd	r3, r4, [r7]


	double x_center = x_pos;
 800245c:	89fb      	ldrh	r3, [r7, #14]
 800245e:	4618      	mov	r0, r3
 8002460:	f7fe f808 	bl	8000474 <__aeabi_ui2d>
 8002464:	4603      	mov	r3, r0
 8002466:	460c      	mov	r4, r1
 8002468:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	double y_center = y_pos;
 800246c:	89bb      	ldrh	r3, [r7, #12]
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe f800 	bl	8000474 <__aeabi_ui2d>
 8002474:	4603      	mov	r3, r0
 8002476:	460c      	mov	r4, r1
 8002478:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

	double x_from = right_top_x;
 800247c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8002480:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
	double y_from = right_top_y;
 8002484:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8002488:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
	double x_to = right_top_x;
 800248c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8002490:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8
	double y_to = y_from + length;
 8002494:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002498:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800249c:	f7fd feae 	bl	80001fc <__adddf3>
 80024a0:	4603      	mov	r3, r0
 80024a2:	460c      	mov	r4, r1
 80024a4:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0
	double x_precedente;

	double x_from1 = right_top_x;//x_to-bok
 80024a8:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 80024ac:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
	double y_from1 = y_to; //y_to
 80024b0:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	; 0xd0
 80024b4:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0
	double x_to1 = x_from1 - length;
 80024b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80024bc:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80024c0:	f7fd fe9a 	bl	80001f8 <__aeabi_dsub>
 80024c4:	4603      	mov	r3, r0
 80024c6:	460c      	mov	r4, r1
 80024c8:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
	double y_to1 = y_to;
 80024cc:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	; 0xd0
 80024d0:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0
	double x_precedente1;

	double x_from2 = x_to1;//x_to-bok
 80024d4:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 80024d8:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
	double y_from2 = y_to; //y_to
 80024dc:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	; 0xd0
 80024e0:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
	double x_to2 = x_to1;
 80024e4:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 80024e8:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
	double y_to2 = right_top_y;
 80024ec:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 80024f0:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
	double x_precedente2;

	double x_from3 = x_to1;//x_to-bok
 80024f4:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 80024f8:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
	double y_from3 = right_top_y; //y_to
 80024fc:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8002500:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
	double x_to3 = right_top_x;
 8002504:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8002508:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
	double y_to3 = right_top_y;
 800250c:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8002510:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
//	double x_to3 = 120;
//	double y_to3 = 160;
//	double x_precedente3;


	for (int j = 0; j < 20; j++) {
 8002514:	2300      	movs	r3, #0
 8002516:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002518:	f000 bd56 	b.w	8002fc8 <animationRotation+0xbc8>

		for (int i = 0; i < 5; i++)
 800251c:	2300      	movs	r3, #0
 800251e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002520:	e055      	b.n	80025ce <animationRotation+0x1ce>
 8002522:	bf00      	nop
 8002524:	f3af 8000 	nop.w
 8002528:	53c8d4f1 	.word	0x53c8d4f1
 800252c:	400921fb 	.word	0x400921fb
 8002530:	40518000 	.word	0x40518000
 8002534:	405e0000 	.word	0x405e0000
 8002538:	40640000 	.word	0x40640000
 800253c:	40668000 	.word	0x40668000
			DrawLine(x_from + i, y_from + i, x_to + i, y_to + i, 0x80FFFF00);
 8002540:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002542:	f7fd ffa7 	bl	8000494 <__aeabi_i2d>
 8002546:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 800254a:	f7fd fe57 	bl	80001fc <__adddf3>
 800254e:	4603      	mov	r3, r0
 8002550:	460c      	mov	r4, r1
 8002552:	4618      	mov	r0, r3
 8002554:	4621      	mov	r1, r4
 8002556:	f7fe faa1 	bl	8000a9c <__aeabi_d2iz>
 800255a:	4603      	mov	r3, r0
 800255c:	b21c      	sxth	r4, r3
 800255e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8002560:	f7fd ff98 	bl	8000494 <__aeabi_i2d>
 8002564:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 8002568:	f7fd fe48 	bl	80001fc <__adddf3>
 800256c:	4602      	mov	r2, r0
 800256e:	460b      	mov	r3, r1
 8002570:	4610      	mov	r0, r2
 8002572:	4619      	mov	r1, r3
 8002574:	f7fe fa92 	bl	8000a9c <__aeabi_d2iz>
 8002578:	4603      	mov	r3, r0
 800257a:	b21d      	sxth	r5, r3
 800257c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800257e:	f7fd ff89 	bl	8000494 <__aeabi_i2d>
 8002582:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8002586:	f7fd fe39 	bl	80001fc <__adddf3>
 800258a:	4602      	mov	r2, r0
 800258c:	460b      	mov	r3, r1
 800258e:	4610      	mov	r0, r2
 8002590:	4619      	mov	r1, r3
 8002592:	f7fe fa83 	bl	8000a9c <__aeabi_d2iz>
 8002596:	4603      	mov	r3, r0
 8002598:	b21e      	sxth	r6, r3
 800259a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800259c:	f7fd ff7a 	bl	8000494 <__aeabi_i2d>
 80025a0:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 80025a4:	f7fd fe2a 	bl	80001fc <__adddf3>
 80025a8:	4602      	mov	r2, r0
 80025aa:	460b      	mov	r3, r1
 80025ac:	4610      	mov	r0, r2
 80025ae:	4619      	mov	r1, r3
 80025b0:	f7fe fa74 	bl	8000a9c <__aeabi_d2iz>
 80025b4:	4603      	mov	r3, r0
 80025b6:	b21a      	sxth	r2, r3
 80025b8:	4b88      	ldr	r3, [pc, #544]	; (80027dc <animationRotation+0x3dc>)
 80025ba:	9300      	str	r3, [sp, #0]
 80025bc:	4613      	mov	r3, r2
 80025be:	4632      	mov	r2, r6
 80025c0:	4629      	mov	r1, r5
 80025c2:	4620      	mov	r0, r4
 80025c4:	f000 fe90 	bl	80032e8 <DrawLine>
		for (int i = 0; i < 5; i++)
 80025c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80025ca:	3301      	adds	r3, #1
 80025cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80025ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80025d0:	2b04      	cmp	r3, #4
 80025d2:	ddb5      	ble.n	8002540 <animationRotation+0x140>
		x_precedente = x_from;
 80025d4:	e9d7 343a 	ldrd	r3, r4, [r7, #232]	; 0xe8
 80025d8:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		x_from = ((x_from - x_center) * cos(angle) - (y_from - y_center) * sin(angle) + x_center);
 80025dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80025e0:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 80025e4:	f7fd fe08 	bl	80001f8 <__aeabi_dsub>
 80025e8:	4603      	mov	r3, r0
 80025ea:	460c      	mov	r4, r1
 80025ec:	4625      	mov	r5, r4
 80025ee:	461c      	mov	r4, r3
 80025f0:	ed97 0b00 	vldr	d0, [r7]
 80025f4:	f00c f8ac 	bl	800e750 <cos>
 80025f8:	ec53 2b10 	vmov	r2, r3, d0
 80025fc:	4620      	mov	r0, r4
 80025fe:	4629      	mov	r1, r5
 8002600:	f7fd ffb2 	bl	8000568 <__aeabi_dmul>
 8002604:	4603      	mov	r3, r0
 8002606:	460c      	mov	r4, r1
 8002608:	4625      	mov	r5, r4
 800260a:	461c      	mov	r4, r3
 800260c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002610:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002614:	f7fd fdf0 	bl	80001f8 <__aeabi_dsub>
 8002618:	4602      	mov	r2, r0
 800261a:	460b      	mov	r3, r1
 800261c:	4690      	mov	r8, r2
 800261e:	4699      	mov	r9, r3
 8002620:	ed97 0b00 	vldr	d0, [r7]
 8002624:	f00c f8d8 	bl	800e7d8 <sin>
 8002628:	ec53 2b10 	vmov	r2, r3, d0
 800262c:	4640      	mov	r0, r8
 800262e:	4649      	mov	r1, r9
 8002630:	f7fd ff9a 	bl	8000568 <__aeabi_dmul>
 8002634:	4602      	mov	r2, r0
 8002636:	460b      	mov	r3, r1
 8002638:	4620      	mov	r0, r4
 800263a:	4629      	mov	r1, r5
 800263c:	f7fd fddc 	bl	80001f8 <__aeabi_dsub>
 8002640:	4603      	mov	r3, r0
 8002642:	460c      	mov	r4, r1
 8002644:	461a      	mov	r2, r3
 8002646:	4623      	mov	r3, r4
 8002648:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800264c:	f7fd fdd6 	bl	80001fc <__adddf3>
 8002650:	4603      	mov	r3, r0
 8002652:	460c      	mov	r4, r1
 8002654:	e9c7 343a 	strd	r3, r4, [r7, #232]	; 0xe8
		y_from = ((x_precedente - x_center) * sin(angle) + (y_from - y_center) * cos(angle) + y_center);
 8002658:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800265c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002660:	f7fd fdca 	bl	80001f8 <__aeabi_dsub>
 8002664:	4603      	mov	r3, r0
 8002666:	460c      	mov	r4, r1
 8002668:	4625      	mov	r5, r4
 800266a:	461c      	mov	r4, r3
 800266c:	ed97 0b00 	vldr	d0, [r7]
 8002670:	f00c f8b2 	bl	800e7d8 <sin>
 8002674:	ec53 2b10 	vmov	r2, r3, d0
 8002678:	4620      	mov	r0, r4
 800267a:	4629      	mov	r1, r5
 800267c:	f7fd ff74 	bl	8000568 <__aeabi_dmul>
 8002680:	4603      	mov	r3, r0
 8002682:	460c      	mov	r4, r1
 8002684:	4625      	mov	r5, r4
 8002686:	461c      	mov	r4, r3
 8002688:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800268c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002690:	f7fd fdb2 	bl	80001f8 <__aeabi_dsub>
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4690      	mov	r8, r2
 800269a:	4699      	mov	r9, r3
 800269c:	ed97 0b00 	vldr	d0, [r7]
 80026a0:	f00c f856 	bl	800e750 <cos>
 80026a4:	ec53 2b10 	vmov	r2, r3, d0
 80026a8:	4640      	mov	r0, r8
 80026aa:	4649      	mov	r1, r9
 80026ac:	f7fd ff5c 	bl	8000568 <__aeabi_dmul>
 80026b0:	4602      	mov	r2, r0
 80026b2:	460b      	mov	r3, r1
 80026b4:	4620      	mov	r0, r4
 80026b6:	4629      	mov	r1, r5
 80026b8:	f7fd fda0 	bl	80001fc <__adddf3>
 80026bc:	4603      	mov	r3, r0
 80026be:	460c      	mov	r4, r1
 80026c0:	461a      	mov	r2, r3
 80026c2:	4623      	mov	r3, r4
 80026c4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80026c8:	f7fd fd98 	bl	80001fc <__adddf3>
 80026cc:	4603      	mov	r3, r0
 80026ce:	460c      	mov	r4, r1
 80026d0:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0

		x_precedente = x_to;
 80026d4:	e9d7 3436 	ldrd	r3, r4, [r7, #216]	; 0xd8
 80026d8:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		x_to = ((x_to - x_center) * cos(angle) - (y_to - y_center) * sin(angle) + x_center);
 80026dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80026e0:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80026e4:	f7fd fd88 	bl	80001f8 <__aeabi_dsub>
 80026e8:	4603      	mov	r3, r0
 80026ea:	460c      	mov	r4, r1
 80026ec:	4625      	mov	r5, r4
 80026ee:	461c      	mov	r4, r3
 80026f0:	ed97 0b00 	vldr	d0, [r7]
 80026f4:	f00c f82c 	bl	800e750 <cos>
 80026f8:	ec53 2b10 	vmov	r2, r3, d0
 80026fc:	4620      	mov	r0, r4
 80026fe:	4629      	mov	r1, r5
 8002700:	f7fd ff32 	bl	8000568 <__aeabi_dmul>
 8002704:	4603      	mov	r3, r0
 8002706:	460c      	mov	r4, r1
 8002708:	4625      	mov	r5, r4
 800270a:	461c      	mov	r4, r3
 800270c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002710:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8002714:	f7fd fd70 	bl	80001f8 <__aeabi_dsub>
 8002718:	4602      	mov	r2, r0
 800271a:	460b      	mov	r3, r1
 800271c:	4690      	mov	r8, r2
 800271e:	4699      	mov	r9, r3
 8002720:	ed97 0b00 	vldr	d0, [r7]
 8002724:	f00c f858 	bl	800e7d8 <sin>
 8002728:	ec53 2b10 	vmov	r2, r3, d0
 800272c:	4640      	mov	r0, r8
 800272e:	4649      	mov	r1, r9
 8002730:	f7fd ff1a 	bl	8000568 <__aeabi_dmul>
 8002734:	4602      	mov	r2, r0
 8002736:	460b      	mov	r3, r1
 8002738:	4620      	mov	r0, r4
 800273a:	4629      	mov	r1, r5
 800273c:	f7fd fd5c 	bl	80001f8 <__aeabi_dsub>
 8002740:	4603      	mov	r3, r0
 8002742:	460c      	mov	r4, r1
 8002744:	461a      	mov	r2, r3
 8002746:	4623      	mov	r3, r4
 8002748:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800274c:	f7fd fd56 	bl	80001fc <__adddf3>
 8002750:	4603      	mov	r3, r0
 8002752:	460c      	mov	r4, r1
 8002754:	e9c7 3436 	strd	r3, r4, [r7, #216]	; 0xd8
		y_to = ((x_precedente - x_center) * sin(angle) + (y_to - y_center) * cos(angle) + y_center);
 8002758:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800275c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002760:	f7fd fd4a 	bl	80001f8 <__aeabi_dsub>
 8002764:	4603      	mov	r3, r0
 8002766:	460c      	mov	r4, r1
 8002768:	4625      	mov	r5, r4
 800276a:	461c      	mov	r4, r3
 800276c:	ed97 0b00 	vldr	d0, [r7]
 8002770:	f00c f832 	bl	800e7d8 <sin>
 8002774:	ec53 2b10 	vmov	r2, r3, d0
 8002778:	4620      	mov	r0, r4
 800277a:	4629      	mov	r1, r5
 800277c:	f7fd fef4 	bl	8000568 <__aeabi_dmul>
 8002780:	4603      	mov	r3, r0
 8002782:	460c      	mov	r4, r1
 8002784:	4625      	mov	r5, r4
 8002786:	461c      	mov	r4, r3
 8002788:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800278c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8002790:	f7fd fd32 	bl	80001f8 <__aeabi_dsub>
 8002794:	4602      	mov	r2, r0
 8002796:	460b      	mov	r3, r1
 8002798:	4690      	mov	r8, r2
 800279a:	4699      	mov	r9, r3
 800279c:	ed97 0b00 	vldr	d0, [r7]
 80027a0:	f00b ffd6 	bl	800e750 <cos>
 80027a4:	ec53 2b10 	vmov	r2, r3, d0
 80027a8:	4640      	mov	r0, r8
 80027aa:	4649      	mov	r1, r9
 80027ac:	f7fd fedc 	bl	8000568 <__aeabi_dmul>
 80027b0:	4602      	mov	r2, r0
 80027b2:	460b      	mov	r3, r1
 80027b4:	4620      	mov	r0, r4
 80027b6:	4629      	mov	r1, r5
 80027b8:	f7fd fd20 	bl	80001fc <__adddf3>
 80027bc:	4603      	mov	r3, r0
 80027be:	460c      	mov	r4, r1
 80027c0:	461a      	mov	r2, r3
 80027c2:	4623      	mov	r3, r4
 80027c4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80027c8:	f7fd fd18 	bl	80001fc <__adddf3>
 80027cc:	4603      	mov	r3, r0
 80027ce:	460c      	mov	r4, r1
 80027d0:	e9c7 3434 	strd	r3, r4, [r7, #208]	; 0xd0

		for (int i = 0; i < 5; i++)
 80027d4:	2300      	movs	r3, #0
 80027d6:	667b      	str	r3, [r7, #100]	; 0x64
 80027d8:	e049      	b.n	800286e <animationRotation+0x46e>
 80027da:	bf00      	nop
 80027dc:	80ffff00 	.word	0x80ffff00
			DrawLine(x_from1 + i, y_from1 + i, x_to1 + i, y_to1 + i, 0x80FFFF00);
 80027e0:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80027e2:	f7fd fe57 	bl	8000494 <__aeabi_i2d>
 80027e6:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 80027ea:	f7fd fd07 	bl	80001fc <__adddf3>
 80027ee:	4603      	mov	r3, r0
 80027f0:	460c      	mov	r4, r1
 80027f2:	4618      	mov	r0, r3
 80027f4:	4621      	mov	r1, r4
 80027f6:	f7fe f951 	bl	8000a9c <__aeabi_d2iz>
 80027fa:	4603      	mov	r3, r0
 80027fc:	b21c      	sxth	r4, r3
 80027fe:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8002800:	f7fd fe48 	bl	8000494 <__aeabi_i2d>
 8002804:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8002808:	f7fd fcf8 	bl	80001fc <__adddf3>
 800280c:	4602      	mov	r2, r0
 800280e:	460b      	mov	r3, r1
 8002810:	4610      	mov	r0, r2
 8002812:	4619      	mov	r1, r3
 8002814:	f7fe f942 	bl	8000a9c <__aeabi_d2iz>
 8002818:	4603      	mov	r3, r0
 800281a:	b21d      	sxth	r5, r3
 800281c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800281e:	f7fd fe39 	bl	8000494 <__aeabi_i2d>
 8002822:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8002826:	f7fd fce9 	bl	80001fc <__adddf3>
 800282a:	4602      	mov	r2, r0
 800282c:	460b      	mov	r3, r1
 800282e:	4610      	mov	r0, r2
 8002830:	4619      	mov	r1, r3
 8002832:	f7fe f933 	bl	8000a9c <__aeabi_d2iz>
 8002836:	4603      	mov	r3, r0
 8002838:	b21e      	sxth	r6, r3
 800283a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800283c:	f7fd fe2a 	bl	8000494 <__aeabi_i2d>
 8002840:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 8002844:	f7fd fcda 	bl	80001fc <__adddf3>
 8002848:	4602      	mov	r2, r0
 800284a:	460b      	mov	r3, r1
 800284c:	4610      	mov	r0, r2
 800284e:	4619      	mov	r1, r3
 8002850:	f7fe f924 	bl	8000a9c <__aeabi_d2iz>
 8002854:	4603      	mov	r3, r0
 8002856:	b21a      	sxth	r2, r3
 8002858:	4b88      	ldr	r3, [pc, #544]	; (8002a7c <animationRotation+0x67c>)
 800285a:	9300      	str	r3, [sp, #0]
 800285c:	4613      	mov	r3, r2
 800285e:	4632      	mov	r2, r6
 8002860:	4629      	mov	r1, r5
 8002862:	4620      	mov	r0, r4
 8002864:	f000 fd40 	bl	80032e8 <DrawLine>
		for (int i = 0; i < 5; i++)
 8002868:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800286a:	3301      	adds	r3, #1
 800286c:	667b      	str	r3, [r7, #100]	; 0x64
 800286e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002870:	2b04      	cmp	r3, #4
 8002872:	ddb5      	ble.n	80027e0 <animationRotation+0x3e0>

		x_precedente1 = x_from1;
 8002874:	e9d7 3432 	ldrd	r3, r4, [r7, #200]	; 0xc8
 8002878:	e9c7 3408 	strd	r3, r4, [r7, #32]
		x_from1 = ((x_from1 - x_center) * cos(angle) - (y_from1 - y_center) * sin(angle) + x_center);
 800287c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002880:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002884:	f7fd fcb8 	bl	80001f8 <__aeabi_dsub>
 8002888:	4603      	mov	r3, r0
 800288a:	460c      	mov	r4, r1
 800288c:	4625      	mov	r5, r4
 800288e:	461c      	mov	r4, r3
 8002890:	ed97 0b00 	vldr	d0, [r7]
 8002894:	f00b ff5c 	bl	800e750 <cos>
 8002898:	ec53 2b10 	vmov	r2, r3, d0
 800289c:	4620      	mov	r0, r4
 800289e:	4629      	mov	r1, r5
 80028a0:	f7fd fe62 	bl	8000568 <__aeabi_dmul>
 80028a4:	4603      	mov	r3, r0
 80028a6:	460c      	mov	r4, r1
 80028a8:	4625      	mov	r5, r4
 80028aa:	461c      	mov	r4, r3
 80028ac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80028b0:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80028b4:	f7fd fca0 	bl	80001f8 <__aeabi_dsub>
 80028b8:	4602      	mov	r2, r0
 80028ba:	460b      	mov	r3, r1
 80028bc:	4690      	mov	r8, r2
 80028be:	4699      	mov	r9, r3
 80028c0:	ed97 0b00 	vldr	d0, [r7]
 80028c4:	f00b ff88 	bl	800e7d8 <sin>
 80028c8:	ec53 2b10 	vmov	r2, r3, d0
 80028cc:	4640      	mov	r0, r8
 80028ce:	4649      	mov	r1, r9
 80028d0:	f7fd fe4a 	bl	8000568 <__aeabi_dmul>
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	4620      	mov	r0, r4
 80028da:	4629      	mov	r1, r5
 80028dc:	f7fd fc8c 	bl	80001f8 <__aeabi_dsub>
 80028e0:	4603      	mov	r3, r0
 80028e2:	460c      	mov	r4, r1
 80028e4:	461a      	mov	r2, r3
 80028e6:	4623      	mov	r3, r4
 80028e8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80028ec:	f7fd fc86 	bl	80001fc <__adddf3>
 80028f0:	4603      	mov	r3, r0
 80028f2:	460c      	mov	r4, r1
 80028f4:	e9c7 3432 	strd	r3, r4, [r7, #200]	; 0xc8
		y_from1 = ((x_precedente1 - x_center) * sin(angle) + (y_from1 - y_center) * cos(angle) + y_center);
 80028f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80028fc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002900:	f7fd fc7a 	bl	80001f8 <__aeabi_dsub>
 8002904:	4603      	mov	r3, r0
 8002906:	460c      	mov	r4, r1
 8002908:	4625      	mov	r5, r4
 800290a:	461c      	mov	r4, r3
 800290c:	ed97 0b00 	vldr	d0, [r7]
 8002910:	f00b ff62 	bl	800e7d8 <sin>
 8002914:	ec53 2b10 	vmov	r2, r3, d0
 8002918:	4620      	mov	r0, r4
 800291a:	4629      	mov	r1, r5
 800291c:	f7fd fe24 	bl	8000568 <__aeabi_dmul>
 8002920:	4603      	mov	r3, r0
 8002922:	460c      	mov	r4, r1
 8002924:	4625      	mov	r5, r4
 8002926:	461c      	mov	r4, r3
 8002928:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800292c:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8002930:	f7fd fc62 	bl	80001f8 <__aeabi_dsub>
 8002934:	4602      	mov	r2, r0
 8002936:	460b      	mov	r3, r1
 8002938:	4690      	mov	r8, r2
 800293a:	4699      	mov	r9, r3
 800293c:	ed97 0b00 	vldr	d0, [r7]
 8002940:	f00b ff06 	bl	800e750 <cos>
 8002944:	ec53 2b10 	vmov	r2, r3, d0
 8002948:	4640      	mov	r0, r8
 800294a:	4649      	mov	r1, r9
 800294c:	f7fd fe0c 	bl	8000568 <__aeabi_dmul>
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	4620      	mov	r0, r4
 8002956:	4629      	mov	r1, r5
 8002958:	f7fd fc50 	bl	80001fc <__adddf3>
 800295c:	4603      	mov	r3, r0
 800295e:	460c      	mov	r4, r1
 8002960:	461a      	mov	r2, r3
 8002962:	4623      	mov	r3, r4
 8002964:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002968:	f7fd fc48 	bl	80001fc <__adddf3>
 800296c:	4603      	mov	r3, r0
 800296e:	460c      	mov	r4, r1
 8002970:	e9c7 3430 	strd	r3, r4, [r7, #192]	; 0xc0

		x_precedente1 = x_to1;
 8002974:	e9d7 342e 	ldrd	r3, r4, [r7, #184]	; 0xb8
 8002978:	e9c7 3408 	strd	r3, r4, [r7, #32]
		x_to1 = ((x_to1 - x_center) * cos(angle) - (y_to1 - y_center) * sin(angle) + x_center);
 800297c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002980:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8002984:	f7fd fc38 	bl	80001f8 <__aeabi_dsub>
 8002988:	4603      	mov	r3, r0
 800298a:	460c      	mov	r4, r1
 800298c:	4625      	mov	r5, r4
 800298e:	461c      	mov	r4, r3
 8002990:	ed97 0b00 	vldr	d0, [r7]
 8002994:	f00b fedc 	bl	800e750 <cos>
 8002998:	ec53 2b10 	vmov	r2, r3, d0
 800299c:	4620      	mov	r0, r4
 800299e:	4629      	mov	r1, r5
 80029a0:	f7fd fde2 	bl	8000568 <__aeabi_dmul>
 80029a4:	4603      	mov	r3, r0
 80029a6:	460c      	mov	r4, r1
 80029a8:	4625      	mov	r5, r4
 80029aa:	461c      	mov	r4, r3
 80029ac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80029b0:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80029b4:	f7fd fc20 	bl	80001f8 <__aeabi_dsub>
 80029b8:	4602      	mov	r2, r0
 80029ba:	460b      	mov	r3, r1
 80029bc:	4690      	mov	r8, r2
 80029be:	4699      	mov	r9, r3
 80029c0:	ed97 0b00 	vldr	d0, [r7]
 80029c4:	f00b ff08 	bl	800e7d8 <sin>
 80029c8:	ec53 2b10 	vmov	r2, r3, d0
 80029cc:	4640      	mov	r0, r8
 80029ce:	4649      	mov	r1, r9
 80029d0:	f7fd fdca 	bl	8000568 <__aeabi_dmul>
 80029d4:	4602      	mov	r2, r0
 80029d6:	460b      	mov	r3, r1
 80029d8:	4620      	mov	r0, r4
 80029da:	4629      	mov	r1, r5
 80029dc:	f7fd fc0c 	bl	80001f8 <__aeabi_dsub>
 80029e0:	4603      	mov	r3, r0
 80029e2:	460c      	mov	r4, r1
 80029e4:	461a      	mov	r2, r3
 80029e6:	4623      	mov	r3, r4
 80029e8:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80029ec:	f7fd fc06 	bl	80001fc <__adddf3>
 80029f0:	4603      	mov	r3, r0
 80029f2:	460c      	mov	r4, r1
 80029f4:	e9c7 342e 	strd	r3, r4, [r7, #184]	; 0xb8
		y_to1 = ((x_precedente1 - x_center) * sin(angle) + (y_to1 - y_center) * cos(angle) + y_center);
 80029f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80029fc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002a00:	f7fd fbfa 	bl	80001f8 <__aeabi_dsub>
 8002a04:	4603      	mov	r3, r0
 8002a06:	460c      	mov	r4, r1
 8002a08:	4625      	mov	r5, r4
 8002a0a:	461c      	mov	r4, r3
 8002a0c:	ed97 0b00 	vldr	d0, [r7]
 8002a10:	f00b fee2 	bl	800e7d8 <sin>
 8002a14:	ec53 2b10 	vmov	r2, r3, d0
 8002a18:	4620      	mov	r0, r4
 8002a1a:	4629      	mov	r1, r5
 8002a1c:	f7fd fda4 	bl	8000568 <__aeabi_dmul>
 8002a20:	4603      	mov	r3, r0
 8002a22:	460c      	mov	r4, r1
 8002a24:	4625      	mov	r5, r4
 8002a26:	461c      	mov	r4, r3
 8002a28:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002a2c:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002a30:	f7fd fbe2 	bl	80001f8 <__aeabi_dsub>
 8002a34:	4602      	mov	r2, r0
 8002a36:	460b      	mov	r3, r1
 8002a38:	4690      	mov	r8, r2
 8002a3a:	4699      	mov	r9, r3
 8002a3c:	ed97 0b00 	vldr	d0, [r7]
 8002a40:	f00b fe86 	bl	800e750 <cos>
 8002a44:	ec53 2b10 	vmov	r2, r3, d0
 8002a48:	4640      	mov	r0, r8
 8002a4a:	4649      	mov	r1, r9
 8002a4c:	f7fd fd8c 	bl	8000568 <__aeabi_dmul>
 8002a50:	4602      	mov	r2, r0
 8002a52:	460b      	mov	r3, r1
 8002a54:	4620      	mov	r0, r4
 8002a56:	4629      	mov	r1, r5
 8002a58:	f7fd fbd0 	bl	80001fc <__adddf3>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	460c      	mov	r4, r1
 8002a60:	461a      	mov	r2, r3
 8002a62:	4623      	mov	r3, r4
 8002a64:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002a68:	f7fd fbc8 	bl	80001fc <__adddf3>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	460c      	mov	r4, r1
 8002a70:	e9c7 342c 	strd	r3, r4, [r7, #176]	; 0xb0


		for (int i = 0; i < 5; i++)
 8002a74:	2300      	movs	r3, #0
 8002a76:	663b      	str	r3, [r7, #96]	; 0x60
 8002a78:	e049      	b.n	8002b0e <animationRotation+0x70e>
 8002a7a:	bf00      	nop
 8002a7c:	80ffff00 	.word	0x80ffff00
			DrawLine(x_from2 + i, y_from2 + i, x_to2 + i, y_to2 + i, 0x80FFFF00);
 8002a80:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8002a82:	f7fd fd07 	bl	8000494 <__aeabi_i2d>
 8002a86:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8002a8a:	f7fd fbb7 	bl	80001fc <__adddf3>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	460c      	mov	r4, r1
 8002a92:	4618      	mov	r0, r3
 8002a94:	4621      	mov	r1, r4
 8002a96:	f7fe f801 	bl	8000a9c <__aeabi_d2iz>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	b21c      	sxth	r4, r3
 8002a9e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8002aa0:	f7fd fcf8 	bl	8000494 <__aeabi_i2d>
 8002aa4:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8002aa8:	f7fd fba8 	bl	80001fc <__adddf3>
 8002aac:	4602      	mov	r2, r0
 8002aae:	460b      	mov	r3, r1
 8002ab0:	4610      	mov	r0, r2
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	f7fd fff2 	bl	8000a9c <__aeabi_d2iz>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	b21d      	sxth	r5, r3
 8002abc:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8002abe:	f7fd fce9 	bl	8000494 <__aeabi_i2d>
 8002ac2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8002ac6:	f7fd fb99 	bl	80001fc <__adddf3>
 8002aca:	4602      	mov	r2, r0
 8002acc:	460b      	mov	r3, r1
 8002ace:	4610      	mov	r0, r2
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	f7fd ffe3 	bl	8000a9c <__aeabi_d2iz>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	b21e      	sxth	r6, r3
 8002ada:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8002adc:	f7fd fcda 	bl	8000494 <__aeabi_i2d>
 8002ae0:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8002ae4:	f7fd fb8a 	bl	80001fc <__adddf3>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	460b      	mov	r3, r1
 8002aec:	4610      	mov	r0, r2
 8002aee:	4619      	mov	r1, r3
 8002af0:	f7fd ffd4 	bl	8000a9c <__aeabi_d2iz>
 8002af4:	4603      	mov	r3, r0
 8002af6:	b21a      	sxth	r2, r3
 8002af8:	4b88      	ldr	r3, [pc, #544]	; (8002d1c <animationRotation+0x91c>)
 8002afa:	9300      	str	r3, [sp, #0]
 8002afc:	4613      	mov	r3, r2
 8002afe:	4632      	mov	r2, r6
 8002b00:	4629      	mov	r1, r5
 8002b02:	4620      	mov	r0, r4
 8002b04:	f000 fbf0 	bl	80032e8 <DrawLine>
		for (int i = 0; i < 5; i++)
 8002b08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b0a:	3301      	adds	r3, #1
 8002b0c:	663b      	str	r3, [r7, #96]	; 0x60
 8002b0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b10:	2b04      	cmp	r3, #4
 8002b12:	ddb5      	ble.n	8002a80 <animationRotation+0x680>

		x_precedente2 = x_from2;
 8002b14:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	; 0xa8
 8002b18:	e9c7 3406 	strd	r3, r4, [r7, #24]
		x_from2 = ((x_from2 - x_center) * cos(angle) - (y_from2 - y_center) * sin(angle) + x_center);
 8002b1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002b20:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8002b24:	f7fd fb68 	bl	80001f8 <__aeabi_dsub>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	460c      	mov	r4, r1
 8002b2c:	4625      	mov	r5, r4
 8002b2e:	461c      	mov	r4, r3
 8002b30:	ed97 0b00 	vldr	d0, [r7]
 8002b34:	f00b fe0c 	bl	800e750 <cos>
 8002b38:	ec53 2b10 	vmov	r2, r3, d0
 8002b3c:	4620      	mov	r0, r4
 8002b3e:	4629      	mov	r1, r5
 8002b40:	f7fd fd12 	bl	8000568 <__aeabi_dmul>
 8002b44:	4603      	mov	r3, r0
 8002b46:	460c      	mov	r4, r1
 8002b48:	4625      	mov	r5, r4
 8002b4a:	461c      	mov	r4, r3
 8002b4c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002b50:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002b54:	f7fd fb50 	bl	80001f8 <__aeabi_dsub>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	460b      	mov	r3, r1
 8002b5c:	4690      	mov	r8, r2
 8002b5e:	4699      	mov	r9, r3
 8002b60:	ed97 0b00 	vldr	d0, [r7]
 8002b64:	f00b fe38 	bl	800e7d8 <sin>
 8002b68:	ec53 2b10 	vmov	r2, r3, d0
 8002b6c:	4640      	mov	r0, r8
 8002b6e:	4649      	mov	r1, r9
 8002b70:	f7fd fcfa 	bl	8000568 <__aeabi_dmul>
 8002b74:	4602      	mov	r2, r0
 8002b76:	460b      	mov	r3, r1
 8002b78:	4620      	mov	r0, r4
 8002b7a:	4629      	mov	r1, r5
 8002b7c:	f7fd fb3c 	bl	80001f8 <__aeabi_dsub>
 8002b80:	4603      	mov	r3, r0
 8002b82:	460c      	mov	r4, r1
 8002b84:	461a      	mov	r2, r3
 8002b86:	4623      	mov	r3, r4
 8002b88:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002b8c:	f7fd fb36 	bl	80001fc <__adddf3>
 8002b90:	4603      	mov	r3, r0
 8002b92:	460c      	mov	r4, r1
 8002b94:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
		y_from2 = ((x_precedente2 - x_center) * sin(angle) + (y_from2 - y_center) * cos(angle) + y_center);
 8002b98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002b9c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002ba0:	f7fd fb2a 	bl	80001f8 <__aeabi_dsub>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	460c      	mov	r4, r1
 8002ba8:	4625      	mov	r5, r4
 8002baa:	461c      	mov	r4, r3
 8002bac:	ed97 0b00 	vldr	d0, [r7]
 8002bb0:	f00b fe12 	bl	800e7d8 <sin>
 8002bb4:	ec53 2b10 	vmov	r2, r3, d0
 8002bb8:	4620      	mov	r0, r4
 8002bba:	4629      	mov	r1, r5
 8002bbc:	f7fd fcd4 	bl	8000568 <__aeabi_dmul>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	460c      	mov	r4, r1
 8002bc4:	4625      	mov	r5, r4
 8002bc6:	461c      	mov	r4, r3
 8002bc8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002bcc:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8002bd0:	f7fd fb12 	bl	80001f8 <__aeabi_dsub>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	460b      	mov	r3, r1
 8002bd8:	4690      	mov	r8, r2
 8002bda:	4699      	mov	r9, r3
 8002bdc:	ed97 0b00 	vldr	d0, [r7]
 8002be0:	f00b fdb6 	bl	800e750 <cos>
 8002be4:	ec53 2b10 	vmov	r2, r3, d0
 8002be8:	4640      	mov	r0, r8
 8002bea:	4649      	mov	r1, r9
 8002bec:	f7fd fcbc 	bl	8000568 <__aeabi_dmul>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	460b      	mov	r3, r1
 8002bf4:	4620      	mov	r0, r4
 8002bf6:	4629      	mov	r1, r5
 8002bf8:	f7fd fb00 	bl	80001fc <__adddf3>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	460c      	mov	r4, r1
 8002c00:	461a      	mov	r2, r3
 8002c02:	4623      	mov	r3, r4
 8002c04:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002c08:	f7fd faf8 	bl	80001fc <__adddf3>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	460c      	mov	r4, r1
 8002c10:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0

		x_precedente2 = x_to2;
 8002c14:	e9d7 3426 	ldrd	r3, r4, [r7, #152]	; 0x98
 8002c18:	e9c7 3406 	strd	r3, r4, [r7, #24]
		x_to2 = ((x_to2 - x_center) * cos(angle) - (y_to2 - y_center) * sin(angle) + x_center);
 8002c1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002c20:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002c24:	f7fd fae8 	bl	80001f8 <__aeabi_dsub>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	460c      	mov	r4, r1
 8002c2c:	4625      	mov	r5, r4
 8002c2e:	461c      	mov	r4, r3
 8002c30:	ed97 0b00 	vldr	d0, [r7]
 8002c34:	f00b fd8c 	bl	800e750 <cos>
 8002c38:	ec53 2b10 	vmov	r2, r3, d0
 8002c3c:	4620      	mov	r0, r4
 8002c3e:	4629      	mov	r1, r5
 8002c40:	f7fd fc92 	bl	8000568 <__aeabi_dmul>
 8002c44:	4603      	mov	r3, r0
 8002c46:	460c      	mov	r4, r1
 8002c48:	4625      	mov	r5, r4
 8002c4a:	461c      	mov	r4, r3
 8002c4c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002c50:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8002c54:	f7fd fad0 	bl	80001f8 <__aeabi_dsub>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	4690      	mov	r8, r2
 8002c5e:	4699      	mov	r9, r3
 8002c60:	ed97 0b00 	vldr	d0, [r7]
 8002c64:	f00b fdb8 	bl	800e7d8 <sin>
 8002c68:	ec53 2b10 	vmov	r2, r3, d0
 8002c6c:	4640      	mov	r0, r8
 8002c6e:	4649      	mov	r1, r9
 8002c70:	f7fd fc7a 	bl	8000568 <__aeabi_dmul>
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	4620      	mov	r0, r4
 8002c7a:	4629      	mov	r1, r5
 8002c7c:	f7fd fabc 	bl	80001f8 <__aeabi_dsub>
 8002c80:	4603      	mov	r3, r0
 8002c82:	460c      	mov	r4, r1
 8002c84:	461a      	mov	r2, r3
 8002c86:	4623      	mov	r3, r4
 8002c88:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002c8c:	f7fd fab6 	bl	80001fc <__adddf3>
 8002c90:	4603      	mov	r3, r0
 8002c92:	460c      	mov	r4, r1
 8002c94:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		y_to2 = ((x_precedente2 - x_center) * sin(angle) + (y_to2 - y_center) * cos(angle) + y_center);
 8002c98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002c9c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002ca0:	f7fd faaa 	bl	80001f8 <__aeabi_dsub>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	460c      	mov	r4, r1
 8002ca8:	4625      	mov	r5, r4
 8002caa:	461c      	mov	r4, r3
 8002cac:	ed97 0b00 	vldr	d0, [r7]
 8002cb0:	f00b fd92 	bl	800e7d8 <sin>
 8002cb4:	ec53 2b10 	vmov	r2, r3, d0
 8002cb8:	4620      	mov	r0, r4
 8002cba:	4629      	mov	r1, r5
 8002cbc:	f7fd fc54 	bl	8000568 <__aeabi_dmul>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	460c      	mov	r4, r1
 8002cc4:	4625      	mov	r5, r4
 8002cc6:	461c      	mov	r4, r3
 8002cc8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002ccc:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8002cd0:	f7fd fa92 	bl	80001f8 <__aeabi_dsub>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	460b      	mov	r3, r1
 8002cd8:	4690      	mov	r8, r2
 8002cda:	4699      	mov	r9, r3
 8002cdc:	ed97 0b00 	vldr	d0, [r7]
 8002ce0:	f00b fd36 	bl	800e750 <cos>
 8002ce4:	ec53 2b10 	vmov	r2, r3, d0
 8002ce8:	4640      	mov	r0, r8
 8002cea:	4649      	mov	r1, r9
 8002cec:	f7fd fc3c 	bl	8000568 <__aeabi_dmul>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	4620      	mov	r0, r4
 8002cf6:	4629      	mov	r1, r5
 8002cf8:	f7fd fa80 	bl	80001fc <__adddf3>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	460c      	mov	r4, r1
 8002d00:	461a      	mov	r2, r3
 8002d02:	4623      	mov	r3, r4
 8002d04:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002d08:	f7fd fa78 	bl	80001fc <__adddf3>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	460c      	mov	r4, r1
 8002d10:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90


		for (int i = 0; i < 5; i++)
 8002d14:	2300      	movs	r3, #0
 8002d16:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002d18:	e049      	b.n	8002dae <animationRotation+0x9ae>
 8002d1a:	bf00      	nop
 8002d1c:	80ffff00 	.word	0x80ffff00
			DrawLine(x_from3 + i, y_from3 + i, x_to3 + i, y_to3 + i, 0x80FFFF00);
 8002d20:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002d22:	f7fd fbb7 	bl	8000494 <__aeabi_i2d>
 8002d26:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002d2a:	f7fd fa67 	bl	80001fc <__adddf3>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	460c      	mov	r4, r1
 8002d32:	4618      	mov	r0, r3
 8002d34:	4621      	mov	r1, r4
 8002d36:	f7fd feb1 	bl	8000a9c <__aeabi_d2iz>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	b21c      	sxth	r4, r3
 8002d3e:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002d40:	f7fd fba8 	bl	8000494 <__aeabi_i2d>
 8002d44:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002d48:	f7fd fa58 	bl	80001fc <__adddf3>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	460b      	mov	r3, r1
 8002d50:	4610      	mov	r0, r2
 8002d52:	4619      	mov	r1, r3
 8002d54:	f7fd fea2 	bl	8000a9c <__aeabi_d2iz>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	b21d      	sxth	r5, r3
 8002d5c:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002d5e:	f7fd fb99 	bl	8000494 <__aeabi_i2d>
 8002d62:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002d66:	f7fd fa49 	bl	80001fc <__adddf3>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	4610      	mov	r0, r2
 8002d70:	4619      	mov	r1, r3
 8002d72:	f7fd fe93 	bl	8000a9c <__aeabi_d2iz>
 8002d76:	4603      	mov	r3, r0
 8002d78:	b21e      	sxth	r6, r3
 8002d7a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8002d7c:	f7fd fb8a 	bl	8000494 <__aeabi_i2d>
 8002d80:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002d84:	f7fd fa3a 	bl	80001fc <__adddf3>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	460b      	mov	r3, r1
 8002d8c:	4610      	mov	r0, r2
 8002d8e:	4619      	mov	r1, r3
 8002d90:	f7fd fe84 	bl	8000a9c <__aeabi_d2iz>
 8002d94:	4603      	mov	r3, r0
 8002d96:	b21a      	sxth	r2, r3
 8002d98:	4b90      	ldr	r3, [pc, #576]	; (8002fdc <animationRotation+0xbdc>)
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	4632      	mov	r2, r6
 8002da0:	4629      	mov	r1, r5
 8002da2:	4620      	mov	r0, r4
 8002da4:	f000 faa0 	bl	80032e8 <DrawLine>
		for (int i = 0; i < 5; i++)
 8002da8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002daa:	3301      	adds	r3, #1
 8002dac:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002dae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002db0:	2b04      	cmp	r3, #4
 8002db2:	ddb5      	ble.n	8002d20 <animationRotation+0x920>

		x_precedente3 = x_from3;
 8002db4:	e9d7 3422 	ldrd	r3, r4, [r7, #136]	; 0x88
 8002db8:	e9c7 3404 	strd	r3, r4, [r7, #16]
		x_from3 = ((x_from3 - x_center) * cos(angle) - (y_from3 - y_center) * sin(angle) + x_center);
 8002dbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002dc0:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8002dc4:	f7fd fa18 	bl	80001f8 <__aeabi_dsub>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	460c      	mov	r4, r1
 8002dcc:	4625      	mov	r5, r4
 8002dce:	461c      	mov	r4, r3
 8002dd0:	ed97 0b00 	vldr	d0, [r7]
 8002dd4:	f00b fcbc 	bl	800e750 <cos>
 8002dd8:	ec53 2b10 	vmov	r2, r3, d0
 8002ddc:	4620      	mov	r0, r4
 8002dde:	4629      	mov	r1, r5
 8002de0:	f7fd fbc2 	bl	8000568 <__aeabi_dmul>
 8002de4:	4603      	mov	r3, r0
 8002de6:	460c      	mov	r4, r1
 8002de8:	4625      	mov	r5, r4
 8002dea:	461c      	mov	r4, r3
 8002dec:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002df0:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002df4:	f7fd fa00 	bl	80001f8 <__aeabi_dsub>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	460b      	mov	r3, r1
 8002dfc:	4690      	mov	r8, r2
 8002dfe:	4699      	mov	r9, r3
 8002e00:	ed97 0b00 	vldr	d0, [r7]
 8002e04:	f00b fce8 	bl	800e7d8 <sin>
 8002e08:	ec53 2b10 	vmov	r2, r3, d0
 8002e0c:	4640      	mov	r0, r8
 8002e0e:	4649      	mov	r1, r9
 8002e10:	f7fd fbaa 	bl	8000568 <__aeabi_dmul>
 8002e14:	4602      	mov	r2, r0
 8002e16:	460b      	mov	r3, r1
 8002e18:	4620      	mov	r0, r4
 8002e1a:	4629      	mov	r1, r5
 8002e1c:	f7fd f9ec 	bl	80001f8 <__aeabi_dsub>
 8002e20:	4603      	mov	r3, r0
 8002e22:	460c      	mov	r4, r1
 8002e24:	461a      	mov	r2, r3
 8002e26:	4623      	mov	r3, r4
 8002e28:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002e2c:	f7fd f9e6 	bl	80001fc <__adddf3>
 8002e30:	4603      	mov	r3, r0
 8002e32:	460c      	mov	r4, r1
 8002e34:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
		y_from3 = ((x_precedente3 - x_center) * sin(angle) + (y_from3 - y_center) * cos(angle) + y_center);
 8002e38:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002e3c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002e40:	f7fd f9da 	bl	80001f8 <__aeabi_dsub>
 8002e44:	4603      	mov	r3, r0
 8002e46:	460c      	mov	r4, r1
 8002e48:	4625      	mov	r5, r4
 8002e4a:	461c      	mov	r4, r3
 8002e4c:	ed97 0b00 	vldr	d0, [r7]
 8002e50:	f00b fcc2 	bl	800e7d8 <sin>
 8002e54:	ec53 2b10 	vmov	r2, r3, d0
 8002e58:	4620      	mov	r0, r4
 8002e5a:	4629      	mov	r1, r5
 8002e5c:	f7fd fb84 	bl	8000568 <__aeabi_dmul>
 8002e60:	4603      	mov	r3, r0
 8002e62:	460c      	mov	r4, r1
 8002e64:	4625      	mov	r5, r4
 8002e66:	461c      	mov	r4, r3
 8002e68:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002e6c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002e70:	f7fd f9c2 	bl	80001f8 <__aeabi_dsub>
 8002e74:	4602      	mov	r2, r0
 8002e76:	460b      	mov	r3, r1
 8002e78:	4690      	mov	r8, r2
 8002e7a:	4699      	mov	r9, r3
 8002e7c:	ed97 0b00 	vldr	d0, [r7]
 8002e80:	f00b fc66 	bl	800e750 <cos>
 8002e84:	ec53 2b10 	vmov	r2, r3, d0
 8002e88:	4640      	mov	r0, r8
 8002e8a:	4649      	mov	r1, r9
 8002e8c:	f7fd fb6c 	bl	8000568 <__aeabi_dmul>
 8002e90:	4602      	mov	r2, r0
 8002e92:	460b      	mov	r3, r1
 8002e94:	4620      	mov	r0, r4
 8002e96:	4629      	mov	r1, r5
 8002e98:	f7fd f9b0 	bl	80001fc <__adddf3>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	460c      	mov	r4, r1
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	4623      	mov	r3, r4
 8002ea4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002ea8:	f7fd f9a8 	bl	80001fc <__adddf3>
 8002eac:	4603      	mov	r3, r0
 8002eae:	460c      	mov	r4, r1
 8002eb0:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80

		x_precedente3 = x_to3;
 8002eb4:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 8002eb8:	e9c7 3404 	strd	r3, r4, [r7, #16]
		x_to3 = ((x_to3 - x_center) * cos(angle) - (y_to3 - y_center) * sin(angle) + x_center);
 8002ebc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002ec0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002ec4:	f7fd f998 	bl	80001f8 <__aeabi_dsub>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	460c      	mov	r4, r1
 8002ecc:	4625      	mov	r5, r4
 8002ece:	461c      	mov	r4, r3
 8002ed0:	ed97 0b00 	vldr	d0, [r7]
 8002ed4:	f00b fc3c 	bl	800e750 <cos>
 8002ed8:	ec53 2b10 	vmov	r2, r3, d0
 8002edc:	4620      	mov	r0, r4
 8002ede:	4629      	mov	r1, r5
 8002ee0:	f7fd fb42 	bl	8000568 <__aeabi_dmul>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	460c      	mov	r4, r1
 8002ee8:	4625      	mov	r5, r4
 8002eea:	461c      	mov	r4, r3
 8002eec:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002ef0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8002ef4:	f7fd f980 	bl	80001f8 <__aeabi_dsub>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	460b      	mov	r3, r1
 8002efc:	4690      	mov	r8, r2
 8002efe:	4699      	mov	r9, r3
 8002f00:	ed97 0b00 	vldr	d0, [r7]
 8002f04:	f00b fc68 	bl	800e7d8 <sin>
 8002f08:	ec53 2b10 	vmov	r2, r3, d0
 8002f0c:	4640      	mov	r0, r8
 8002f0e:	4649      	mov	r1, r9
 8002f10:	f7fd fb2a 	bl	8000568 <__aeabi_dmul>
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4620      	mov	r0, r4
 8002f1a:	4629      	mov	r1, r5
 8002f1c:	f7fd f96c 	bl	80001f8 <__aeabi_dsub>
 8002f20:	4603      	mov	r3, r0
 8002f22:	460c      	mov	r4, r1
 8002f24:	461a      	mov	r2, r3
 8002f26:	4623      	mov	r3, r4
 8002f28:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002f2c:	f7fd f966 	bl	80001fc <__adddf3>
 8002f30:	4603      	mov	r3, r0
 8002f32:	460c      	mov	r4, r1
 8002f34:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
		y_to3 = ((x_precedente3 - x_center) * sin(angle) + (y_to3 - y_center) * cos(angle) + y_center);
 8002f38:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f3c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f40:	f7fd f95a 	bl	80001f8 <__aeabi_dsub>
 8002f44:	4603      	mov	r3, r0
 8002f46:	460c      	mov	r4, r1
 8002f48:	4625      	mov	r5, r4
 8002f4a:	461c      	mov	r4, r3
 8002f4c:	ed97 0b00 	vldr	d0, [r7]
 8002f50:	f00b fc42 	bl	800e7d8 <sin>
 8002f54:	ec53 2b10 	vmov	r2, r3, d0
 8002f58:	4620      	mov	r0, r4
 8002f5a:	4629      	mov	r1, r5
 8002f5c:	f7fd fb04 	bl	8000568 <__aeabi_dmul>
 8002f60:	4603      	mov	r3, r0
 8002f62:	460c      	mov	r4, r1
 8002f64:	4625      	mov	r5, r4
 8002f66:	461c      	mov	r4, r3
 8002f68:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002f6c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8002f70:	f7fd f942 	bl	80001f8 <__aeabi_dsub>
 8002f74:	4602      	mov	r2, r0
 8002f76:	460b      	mov	r3, r1
 8002f78:	4690      	mov	r8, r2
 8002f7a:	4699      	mov	r9, r3
 8002f7c:	ed97 0b00 	vldr	d0, [r7]
 8002f80:	f00b fbe6 	bl	800e750 <cos>
 8002f84:	ec53 2b10 	vmov	r2, r3, d0
 8002f88:	4640      	mov	r0, r8
 8002f8a:	4649      	mov	r1, r9
 8002f8c:	f7fd faec 	bl	8000568 <__aeabi_dmul>
 8002f90:	4602      	mov	r2, r0
 8002f92:	460b      	mov	r3, r1
 8002f94:	4620      	mov	r0, r4
 8002f96:	4629      	mov	r1, r5
 8002f98:	f7fd f930 	bl	80001fc <__adddf3>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	460c      	mov	r4, r1
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	4623      	mov	r3, r4
 8002fa4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002fa8:	f7fd f928 	bl	80001fc <__adddf3>
 8002fac:	4603      	mov	r3, r0
 8002fae:	460c      	mov	r4, r1
 8002fb0:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70



		HAL_Delay(1500);
 8002fb4:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8002fb8:	f002 ff3c 	bl	8005e34 <HAL_Delay>
		BSP_LCD_Clear(LCD_COLOR_BLUE);
 8002fbc:	4808      	ldr	r0, [pc, #32]	; (8002fe0 <animationRotation+0xbe0>)
 8002fbe:	f002 fbc1 	bl	8005744 <BSP_LCD_Clear>
	for (int j = 0; j < 20; j++) {
 8002fc2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002fc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fca:	2b13      	cmp	r3, #19
 8002fcc:	f77f aaa6 	ble.w	800251c <animationRotation+0x11c>
	}
}
 8002fd0:	bf00      	nop
 8002fd2:	37f4      	adds	r7, #244	; 0xf4
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fda:	bf00      	nop
 8002fdc:	80ffff00 	.word	0x80ffff00
 8002fe0:	ff0000ff 	.word	0xff0000ff

08002fe4 <drawingRectangle>:
 * @param dlugosc_boku_x length of the first side of a rectangle
 * @param dlugosc_boku_y length of the second side of a rectangle
 * @param kolor	the color of the rectangle
 */

void drawingRectangle (uint16_t margines_x, uint16_t margines_y, uint16_t dlugosc_boku_x, uint16_t dlugosc_boku_y, uint32_t kolor) { //rysowanie prostokata
 8002fe4:	b590      	push	{r4, r7, lr}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	4604      	mov	r4, r0
 8002fec:	4608      	mov	r0, r1
 8002fee:	4611      	mov	r1, r2
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	4623      	mov	r3, r4
 8002ff4:	80fb      	strh	r3, [r7, #6]
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	80bb      	strh	r3, [r7, #4]
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	807b      	strh	r3, [r7, #2]
 8002ffe:	4613      	mov	r3, r2
 8003000:	803b      	strh	r3, [r7, #0]

    for (int wysokosc = 0; wysokosc < sizeY; wysokosc++)
 8003002:	2300      	movs	r3, #0
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	e048      	b.n	800309a <drawingRectangle+0xb6>
    {
        for (int szerokosc = 0; szerokosc < sizeX; szerokosc++)
 8003008:	2300      	movs	r3, #0
 800300a:	60bb      	str	r3, [r7, #8]
 800300c:	e03d      	b.n	800308a <drawingRectangle+0xa6>
        {

            if (wysokosc == margines_y || wysokosc == margines_y + dlugosc_boku_y)
 800300e:	88bb      	ldrh	r3, [r7, #4]
 8003010:	68fa      	ldr	r2, [r7, #12]
 8003012:	429a      	cmp	r2, r3
 8003014:	d005      	beq.n	8003022 <drawingRectangle+0x3e>
 8003016:	88ba      	ldrh	r2, [r7, #4]
 8003018:	883b      	ldrh	r3, [r7, #0]
 800301a:	4413      	add	r3, r2
 800301c:	68fa      	ldr	r2, [r7, #12]
 800301e:	429a      	cmp	r2, r3
 8003020:	d112      	bne.n	8003048 <drawingRectangle+0x64>
            {
                if (szerokosc >= margines_x && szerokosc <= margines_x + dlugosc_boku_x)
 8003022:	88fb      	ldrh	r3, [r7, #6]
 8003024:	68ba      	ldr	r2, [r7, #8]
 8003026:	429a      	cmp	r2, r3
 8003028:	db2b      	blt.n	8003082 <drawingRectangle+0x9e>
 800302a:	88fa      	ldrh	r2, [r7, #6]
 800302c:	887b      	ldrh	r3, [r7, #2]
 800302e:	4413      	add	r3, r2
 8003030:	68ba      	ldr	r2, [r7, #8]
 8003032:	429a      	cmp	r2, r3
 8003034:	dc25      	bgt.n	8003082 <drawingRectangle+0x9e>
					  BSP_LCD_DrawPixel(szerokosc, wysokosc, kolor);
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	b29b      	uxth	r3, r3
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	b291      	uxth	r1, r2
 800303e:	6a3a      	ldr	r2, [r7, #32]
 8003040:	4618      	mov	r0, r3
 8003042:	f002 fc8d 	bl	8005960 <BSP_LCD_DrawPixel>
                if (szerokosc >= margines_x && szerokosc <= margines_x + dlugosc_boku_x)
 8003046:	e01c      	b.n	8003082 <drawingRectangle+0x9e>

            } else if (szerokosc == margines_x || szerokosc == margines_x + dlugosc_boku_x)
 8003048:	88fb      	ldrh	r3, [r7, #6]
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	429a      	cmp	r2, r3
 800304e:	d005      	beq.n	800305c <drawingRectangle+0x78>
 8003050:	88fa      	ldrh	r2, [r7, #6]
 8003052:	887b      	ldrh	r3, [r7, #2]
 8003054:	4413      	add	r3, r2
 8003056:	68ba      	ldr	r2, [r7, #8]
 8003058:	429a      	cmp	r2, r3
 800305a:	d113      	bne.n	8003084 <drawingRectangle+0xa0>
            {
                if (wysokosc >= margines_y && wysokosc <= margines_y + dlugosc_boku_y)
 800305c:	88bb      	ldrh	r3, [r7, #4]
 800305e:	68fa      	ldr	r2, [r7, #12]
 8003060:	429a      	cmp	r2, r3
 8003062:	db0f      	blt.n	8003084 <drawingRectangle+0xa0>
 8003064:	88ba      	ldrh	r2, [r7, #4]
 8003066:	883b      	ldrh	r3, [r7, #0]
 8003068:	4413      	add	r3, r2
 800306a:	68fa      	ldr	r2, [r7, #12]
 800306c:	429a      	cmp	r2, r3
 800306e:	dc09      	bgt.n	8003084 <drawingRectangle+0xa0>
					  BSP_LCD_DrawPixel(szerokosc, wysokosc, kolor);
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	b29b      	uxth	r3, r3
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	b291      	uxth	r1, r2
 8003078:	6a3a      	ldr	r2, [r7, #32]
 800307a:	4618      	mov	r0, r3
 800307c:	f002 fc70 	bl	8005960 <BSP_LCD_DrawPixel>
 8003080:	e000      	b.n	8003084 <drawingRectangle+0xa0>
                if (szerokosc >= margines_x && szerokosc <= margines_x + dlugosc_boku_x)
 8003082:	bf00      	nop
        for (int szerokosc = 0; szerokosc < sizeX; szerokosc++)
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	3301      	adds	r3, #1
 8003088:	60bb      	str	r3, [r7, #8]
 800308a:	4b08      	ldr	r3, [pc, #32]	; (80030ac <drawingRectangle+0xc8>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68ba      	ldr	r2, [r7, #8]
 8003090:	429a      	cmp	r2, r3
 8003092:	dbbc      	blt.n	800300e <drawingRectangle+0x2a>
    for (int wysokosc = 0; wysokosc < sizeY; wysokosc++)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	3301      	adds	r3, #1
 8003098:	60fb      	str	r3, [r7, #12]
 800309a:	4b05      	ldr	r3, [pc, #20]	; (80030b0 <drawingRectangle+0xcc>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	dbb1      	blt.n	8003008 <drawingRectangle+0x24>
            }

        }
    }
}
 80030a4:	bf00      	nop
 80030a6:	3714      	adds	r7, #20
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd90      	pop	{r4, r7, pc}
 80030ac:	20000000 	.word	0x20000000
 80030b0:	20000004 	.word	0x20000004

080030b4 <drawingTriangle>:
 * @param margines_y starting Y position
 * @param dlugosc_boku_x length of the side of a triangle
 * @param kolor	the color of the triangle
 */

void drawingTriangle (uint16_t margines_x, uint16_t margines_y, uint16_t dlugosc_boku, uint32_t kolor) { //rysowanie trojkata
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b088      	sub	sp, #32
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	607b      	str	r3, [r7, #4]
 80030bc:	4603      	mov	r3, r0
 80030be:	81fb      	strh	r3, [r7, #14]
 80030c0:	460b      	mov	r3, r1
 80030c2:	81bb      	strh	r3, [r7, #12]
 80030c4:	4613      	mov	r3, r2
 80030c6:	817b      	strh	r3, [r7, #10]

    int wskaznik_skosnej_1 = margines_x + dlugosc_boku/2;
 80030c8:	89fb      	ldrh	r3, [r7, #14]
 80030ca:	897a      	ldrh	r2, [r7, #10]
 80030cc:	0852      	lsrs	r2, r2, #1
 80030ce:	b292      	uxth	r2, r2
 80030d0:	4413      	add	r3, r2
 80030d2:	61fb      	str	r3, [r7, #28]
    int wskaznik_skosnej_2 = margines_x + dlugosc_boku/2;
 80030d4:	89fb      	ldrh	r3, [r7, #14]
 80030d6:	897a      	ldrh	r2, [r7, #10]
 80030d8:	0852      	lsrs	r2, r2, #1
 80030da:	b292      	uxth	r2, r2
 80030dc:	4413      	add	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]

    for (int wysokosc = 0; wysokosc < sizeY; wysokosc++)
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]
 80030e4:	e053      	b.n	800318e <drawingTriangle+0xda>
    {
        for (int szerokosc = 0; szerokosc < sizeX; szerokosc++)
 80030e6:	2300      	movs	r3, #0
 80030e8:	613b      	str	r3, [r7, #16]
 80030ea:	e038      	b.n	800315e <drawingTriangle+0xaa>
        {
            if (wysokosc >= margines_y && wysokosc < margines_y + dlugosc_boku/2)
 80030ec:	89bb      	ldrh	r3, [r7, #12]
 80030ee:	697a      	ldr	r2, [r7, #20]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	db17      	blt.n	8003124 <drawingTriangle+0x70>
 80030f4:	89bb      	ldrh	r3, [r7, #12]
 80030f6:	897a      	ldrh	r2, [r7, #10]
 80030f8:	0852      	lsrs	r2, r2, #1
 80030fa:	b292      	uxth	r2, r2
 80030fc:	4413      	add	r3, r2
 80030fe:	697a      	ldr	r2, [r7, #20]
 8003100:	429a      	cmp	r2, r3
 8003102:	da0f      	bge.n	8003124 <drawingTriangle+0x70>
            {
                if (szerokosc == wskaznik_skosnej_1 || szerokosc == wskaznik_skosnej_2) //linie skosne
 8003104:	693a      	ldr	r2, [r7, #16]
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	429a      	cmp	r2, r3
 800310a:	d003      	beq.n	8003114 <drawingTriangle+0x60>
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	429a      	cmp	r2, r3
 8003112:	d107      	bne.n	8003124 <drawingTriangle+0x70>
					  BSP_LCD_DrawPixel(szerokosc, wysokosc, kolor);
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	b29b      	uxth	r3, r3
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	b291      	uxth	r1, r2
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	4618      	mov	r0, r3
 8003120:	f002 fc1e 	bl	8005960 <BSP_LCD_DrawPixel>
            }

            if (wysokosc == margines_y + dlugosc_boku/2) //linia pozioma
 8003124:	89bb      	ldrh	r3, [r7, #12]
 8003126:	897a      	ldrh	r2, [r7, #10]
 8003128:	0852      	lsrs	r2, r2, #1
 800312a:	b292      	uxth	r2, r2
 800312c:	4413      	add	r3, r2
 800312e:	697a      	ldr	r2, [r7, #20]
 8003130:	429a      	cmp	r2, r3
 8003132:	d111      	bne.n	8003158 <drawingTriangle+0xa4>
            {
                if (szerokosc >= margines_x && szerokosc <= margines_x + dlugosc_boku)
 8003134:	89fb      	ldrh	r3, [r7, #14]
 8003136:	693a      	ldr	r2, [r7, #16]
 8003138:	429a      	cmp	r2, r3
 800313a:	db0d      	blt.n	8003158 <drawingTriangle+0xa4>
 800313c:	89fa      	ldrh	r2, [r7, #14]
 800313e:	897b      	ldrh	r3, [r7, #10]
 8003140:	4413      	add	r3, r2
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	429a      	cmp	r2, r3
 8003146:	dc07      	bgt.n	8003158 <drawingTriangle+0xa4>
					  BSP_LCD_DrawPixel(szerokosc, wysokosc, kolor);
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	b29b      	uxth	r3, r3
 800314c:	697a      	ldr	r2, [r7, #20]
 800314e:	b291      	uxth	r1, r2
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	4618      	mov	r0, r3
 8003154:	f002 fc04 	bl	8005960 <BSP_LCD_DrawPixel>
        for (int szerokosc = 0; szerokosc < sizeX; szerokosc++)
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	3301      	adds	r3, #1
 800315c:	613b      	str	r3, [r7, #16]
 800315e:	4b10      	ldr	r3, [pc, #64]	; (80031a0 <drawingTriangle+0xec>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	429a      	cmp	r2, r3
 8003166:	dbc1      	blt.n	80030ec <drawingTriangle+0x38>
            }

        }

        if (wysokosc >= margines_y && wysokosc < margines_y + dlugosc_boku)
 8003168:	89bb      	ldrh	r3, [r7, #12]
 800316a:	697a      	ldr	r2, [r7, #20]
 800316c:	429a      	cmp	r2, r3
 800316e:	db0b      	blt.n	8003188 <drawingTriangle+0xd4>
 8003170:	89ba      	ldrh	r2, [r7, #12]
 8003172:	897b      	ldrh	r3, [r7, #10]
 8003174:	4413      	add	r3, r2
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	429a      	cmp	r2, r3
 800317a:	da05      	bge.n	8003188 <drawingTriangle+0xd4>
        {
            wskaznik_skosnej_1--;
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	3b01      	subs	r3, #1
 8003180:	61fb      	str	r3, [r7, #28]
            wskaznik_skosnej_2++;
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	3301      	adds	r3, #1
 8003186:	61bb      	str	r3, [r7, #24]
    for (int wysokosc = 0; wysokosc < sizeY; wysokosc++)
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	3301      	adds	r3, #1
 800318c:	617b      	str	r3, [r7, #20]
 800318e:	4b05      	ldr	r3, [pc, #20]	; (80031a4 <drawingTriangle+0xf0>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	429a      	cmp	r2, r3
 8003196:	dba6      	blt.n	80030e6 <drawingTriangle+0x32>
        }
    }
}
 8003198:	bf00      	nop
 800319a:	3720      	adds	r7, #32
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}
 80031a0:	20000000 	.word	0x20000000
 80031a4:	20000004 	.word	0x20000004

080031a8 <drawingCircle>:
 */

///RGB_Code: the pixel color in ARGB mode (8-8-8-8)

void drawingCircle (uint16_t x_pos, uint16_t y_pos, uint16_t rad, uint32_t color)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	607b      	str	r3, [r7, #4]
 80031b0:	4603      	mov	r3, r0
 80031b2:	81fb      	strh	r3, [r7, #14]
 80031b4:	460b      	mov	r3, r1
 80031b6:	81bb      	strh	r3, [r7, #12]
 80031b8:	4613      	mov	r3, r2
 80031ba:	817b      	strh	r3, [r7, #10]
	uint16_t x_cur = 0;
 80031bc:	2300      	movs	r3, #0
 80031be:	82fb      	strh	r3, [r7, #22]
    uint16_t y_cur = rad;
 80031c0:	897b      	ldrh	r3, [r7, #10]
 80031c2:	82bb      	strh	r3, [r7, #20]
    int16_t c = 2 * (1 - rad);
 80031c4:	897b      	ldrh	r3, [r7, #10]
 80031c6:	f1c3 0301 	rsb	r3, r3, #1
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	b29b      	uxth	r3, r3
 80031d0:	827b      	strh	r3, [r7, #18]

    while(x_cur <= y_cur)
 80031d2:	e080      	b.n	80032d6 <drawingCircle+0x12e>
    {
        BSP_LCD_DrawPixel(x_pos + x_cur, y_pos + y_cur, color);
 80031d4:	89fa      	ldrh	r2, [r7, #14]
 80031d6:	8afb      	ldrh	r3, [r7, #22]
 80031d8:	4413      	add	r3, r2
 80031da:	b298      	uxth	r0, r3
 80031dc:	89ba      	ldrh	r2, [r7, #12]
 80031de:	8abb      	ldrh	r3, [r7, #20]
 80031e0:	4413      	add	r3, r2
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	4619      	mov	r1, r3
 80031e8:	f002 fbba 	bl	8005960 <BSP_LCD_DrawPixel>
        BSP_LCD_DrawPixel(x_pos + -x_cur,y_pos + y_cur, color);
 80031ec:	89fa      	ldrh	r2, [r7, #14]
 80031ee:	8afb      	ldrh	r3, [r7, #22]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	b298      	uxth	r0, r3
 80031f4:	89ba      	ldrh	r2, [r7, #12]
 80031f6:	8abb      	ldrh	r3, [r7, #20]
 80031f8:	4413      	add	r3, r2
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	4619      	mov	r1, r3
 8003200:	f002 fbae 	bl	8005960 <BSP_LCD_DrawPixel>
        BSP_LCD_DrawPixel(x_pos + -x_cur,y_pos + -y_cur, color);
 8003204:	89fa      	ldrh	r2, [r7, #14]
 8003206:	8afb      	ldrh	r3, [r7, #22]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	b298      	uxth	r0, r3
 800320c:	89ba      	ldrh	r2, [r7, #12]
 800320e:	8abb      	ldrh	r3, [r7, #20]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	b29b      	uxth	r3, r3
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	4619      	mov	r1, r3
 8003218:	f002 fba2 	bl	8005960 <BSP_LCD_DrawPixel>
        BSP_LCD_DrawPixel(x_pos + x_cur,y_pos + -y_cur, color);
 800321c:	89fa      	ldrh	r2, [r7, #14]
 800321e:	8afb      	ldrh	r3, [r7, #22]
 8003220:	4413      	add	r3, r2
 8003222:	b298      	uxth	r0, r3
 8003224:	89ba      	ldrh	r2, [r7, #12]
 8003226:	8abb      	ldrh	r3, [r7, #20]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	b29b      	uxth	r3, r3
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	4619      	mov	r1, r3
 8003230:	f002 fb96 	bl	8005960 <BSP_LCD_DrawPixel>

        BSP_LCD_DrawPixel(x_pos + y_cur,y_pos + x_cur, color);
 8003234:	89fa      	ldrh	r2, [r7, #14]
 8003236:	8abb      	ldrh	r3, [r7, #20]
 8003238:	4413      	add	r3, r2
 800323a:	b298      	uxth	r0, r3
 800323c:	89ba      	ldrh	r2, [r7, #12]
 800323e:	8afb      	ldrh	r3, [r7, #22]
 8003240:	4413      	add	r3, r2
 8003242:	b29b      	uxth	r3, r3
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	4619      	mov	r1, r3
 8003248:	f002 fb8a 	bl	8005960 <BSP_LCD_DrawPixel>
        BSP_LCD_DrawPixel(x_pos + -y_cur,y_pos + x_cur, color);
 800324c:	89fa      	ldrh	r2, [r7, #14]
 800324e:	8abb      	ldrh	r3, [r7, #20]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	b298      	uxth	r0, r3
 8003254:	89ba      	ldrh	r2, [r7, #12]
 8003256:	8afb      	ldrh	r3, [r7, #22]
 8003258:	4413      	add	r3, r2
 800325a:	b29b      	uxth	r3, r3
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	4619      	mov	r1, r3
 8003260:	f002 fb7e 	bl	8005960 <BSP_LCD_DrawPixel>
        BSP_LCD_DrawPixel(x_pos + -y_cur,y_pos + -x_cur, color);
 8003264:	89fa      	ldrh	r2, [r7, #14]
 8003266:	8abb      	ldrh	r3, [r7, #20]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	b298      	uxth	r0, r3
 800326c:	89ba      	ldrh	r2, [r7, #12]
 800326e:	8afb      	ldrh	r3, [r7, #22]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	b29b      	uxth	r3, r3
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	4619      	mov	r1, r3
 8003278:	f002 fb72 	bl	8005960 <BSP_LCD_DrawPixel>
        BSP_LCD_DrawPixel(x_pos + y_cur,y_pos + -x_cur, color);
 800327c:	89fa      	ldrh	r2, [r7, #14]
 800327e:	8abb      	ldrh	r3, [r7, #20]
 8003280:	4413      	add	r3, r2
 8003282:	b298      	uxth	r0, r3
 8003284:	89ba      	ldrh	r2, [r7, #12]
 8003286:	8afb      	ldrh	r3, [r7, #22]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	b29b      	uxth	r3, r3
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	4619      	mov	r1, r3
 8003290:	f002 fb66 	bl	8005960 <BSP_LCD_DrawPixel>

        if(2 * c > 1 - 2 * y_cur)
 8003294:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003298:	005a      	lsls	r2, r3, #1
 800329a:	8abb      	ldrh	r3, [r7, #20]
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	f1c3 0301 	rsb	r3, r3, #1
 80032a2:	429a      	cmp	r2, r3
 80032a4:	dd0b      	ble.n	80032be <drawingCircle+0x116>
        {
            y_cur--;
 80032a6:	8abb      	ldrh	r3, [r7, #20]
 80032a8:	3b01      	subs	r3, #1
 80032aa:	82bb      	strh	r3, [r7, #20]
            c -= 2 * y_cur - 1;
 80032ac:	8a7a      	ldrh	r2, [r7, #18]
 80032ae:	8abb      	ldrh	r3, [r7, #20]
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	3301      	adds	r3, #1
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	827b      	strh	r3, [r7, #18]
        }
        x_cur++;
 80032be:	8afb      	ldrh	r3, [r7, #22]
 80032c0:	3301      	adds	r3, #1
 80032c2:	82fb      	strh	r3, [r7, #22]
        c += 2 * x_cur + 1;
 80032c4:	8afb      	ldrh	r3, [r7, #22]
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	b29a      	uxth	r2, r3
 80032ca:	8a7b      	ldrh	r3, [r7, #18]
 80032cc:	4413      	add	r3, r2
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	3301      	adds	r3, #1
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	827b      	strh	r3, [r7, #18]
    while(x_cur <= y_cur)
 80032d6:	8afa      	ldrh	r2, [r7, #22]
 80032d8:	8abb      	ldrh	r3, [r7, #20]
 80032da:	429a      	cmp	r2, r3
 80032dc:	f67f af7a 	bls.w	80031d4 <drawingCircle+0x2c>
    }
}
 80032e0:	bf00      	nop
 80032e2:	3718      	adds	r7, #24
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <DrawLine>:
 *
 * source: http://mst.mimuw.edu.pl/lecture.php?lecture=gk1&part=Ch2
 */

void DrawLine ( int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint32_t color)
{
 80032e8:	b590      	push	{r4, r7, lr}
 80032ea:	b087      	sub	sp, #28
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	4604      	mov	r4, r0
 80032f0:	4608      	mov	r0, r1
 80032f2:	4611      	mov	r1, r2
 80032f4:	461a      	mov	r2, r3
 80032f6:	4623      	mov	r3, r4
 80032f8:	80fb      	strh	r3, [r7, #6]
 80032fa:	4603      	mov	r3, r0
 80032fc:	80bb      	strh	r3, [r7, #4]
 80032fe:	460b      	mov	r3, r1
 8003300:	807b      	strh	r3, [r7, #2]
 8003302:	4613      	mov	r3, r2
 8003304:	803b      	strh	r3, [r7, #0]
    int16_t delta_x, delta_y, g, h, c;

    delta_x = x2-x1;
 8003306:	887a      	ldrh	r2, [r7, #2]
 8003308:	88fb      	ldrh	r3, [r7, #6]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	b29b      	uxth	r3, r3
 800330e:	823b      	strh	r3, [r7, #16]
    if (delta_x > 0)
 8003310:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003314:	2b00      	cmp	r3, #0
 8003316:	dd02      	ble.n	800331e <DrawLine+0x36>
        g = +1;
 8003318:	2301      	movs	r3, #1
 800331a:	82fb      	strh	r3, [r7, #22]
 800331c:	e002      	b.n	8003324 <DrawLine+0x3c>
    else
        g = -1;
 800331e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003322:	82fb      	strh	r3, [r7, #22]
    delta_x = abs(delta_x);
 8003324:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003328:	2b00      	cmp	r3, #0
 800332a:	bfb8      	it	lt
 800332c:	425b      	neglt	r3, r3
 800332e:	823b      	strh	r3, [r7, #16]
    delta_y = y2-y1;
 8003330:	883a      	ldrh	r2, [r7, #0]
 8003332:	88bb      	ldrh	r3, [r7, #4]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	b29b      	uxth	r3, r3
 8003338:	81fb      	strh	r3, [r7, #14]
    if (delta_y > 0)
 800333a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800333e:	2b00      	cmp	r3, #0
 8003340:	dd02      	ble.n	8003348 <DrawLine+0x60>
        h = +1;
 8003342:	2301      	movs	r3, #1
 8003344:	82bb      	strh	r3, [r7, #20]
 8003346:	e002      	b.n	800334e <DrawLine+0x66>
    else
        h = -1;
 8003348:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800334c:	82bb      	strh	r3, [r7, #20]
    delta_y = abs(delta_y);
 800334e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003352:	2b00      	cmp	r3, #0
 8003354:	bfb8      	it	lt
 8003356:	425b      	neglt	r3, r3
 8003358:	81fb      	strh	r3, [r7, #14]
    if (delta_x > delta_y)
 800335a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800335e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003362:	429a      	cmp	r2, r3
 8003364:	dd2d      	ble.n	80033c2 <DrawLine+0xda>
    {
        c = -delta_x;
 8003366:	8a3b      	ldrh	r3, [r7, #16]
 8003368:	425b      	negs	r3, r3
 800336a:	b29b      	uxth	r3, r3
 800336c:	827b      	strh	r3, [r7, #18]
        while (x1 != x2) {
 800336e:	e021      	b.n	80033b4 <DrawLine+0xcc>
        BSP_LCD_DrawPixel(x1,y1, color);
 8003370:	88fb      	ldrh	r3, [r7, #6]
 8003372:	88b9      	ldrh	r1, [r7, #4]
 8003374:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003376:	4618      	mov	r0, r3
 8003378:	f002 faf2 	bl	8005960 <BSP_LCD_DrawPixel>
        c += 2*delta_y;
 800337c:	89fb      	ldrh	r3, [r7, #14]
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	b29a      	uxth	r2, r3
 8003382:	8a7b      	ldrh	r3, [r7, #18]
 8003384:	4413      	add	r3, r2
 8003386:	b29b      	uxth	r3, r3
 8003388:	827b      	strh	r3, [r7, #18]
        if (c > 0)
 800338a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800338e:	2b00      	cmp	r3, #0
 8003390:	dd0b      	ble.n	80033aa <DrawLine+0xc2>
        {
            y1 += h;
 8003392:	88ba      	ldrh	r2, [r7, #4]
 8003394:	8abb      	ldrh	r3, [r7, #20]
 8003396:	4413      	add	r3, r2
 8003398:	b29b      	uxth	r3, r3
 800339a:	80bb      	strh	r3, [r7, #4]
            c -= 2*delta_x;
 800339c:	8a7a      	ldrh	r2, [r7, #18]
 800339e:	8a3b      	ldrh	r3, [r7, #16]
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	827b      	strh	r3, [r7, #18]
        }
        x1 += g;
 80033aa:	88fa      	ldrh	r2, [r7, #6]
 80033ac:	8afb      	ldrh	r3, [r7, #22]
 80033ae:	4413      	add	r3, r2
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	80fb      	strh	r3, [r7, #6]
        while (x1 != x2) {
 80033b4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80033b8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d1d7      	bne.n	8003370 <DrawLine+0x88>
                c -= 2*delta_y;
            }
            y1 += h;
        }
    }
}
 80033c0:	e02c      	b.n	800341c <DrawLine+0x134>
        c = -delta_y;
 80033c2:	89fb      	ldrh	r3, [r7, #14]
 80033c4:	425b      	negs	r3, r3
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	827b      	strh	r3, [r7, #18]
        while (y1 != y2)
 80033ca:	e021      	b.n	8003410 <DrawLine+0x128>
            BSP_LCD_DrawPixel(x1,y1, color);
 80033cc:	88fb      	ldrh	r3, [r7, #6]
 80033ce:	88b9      	ldrh	r1, [r7, #4]
 80033d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80033d2:	4618      	mov	r0, r3
 80033d4:	f002 fac4 	bl	8005960 <BSP_LCD_DrawPixel>
            c += 2*delta_x;
 80033d8:	8a3b      	ldrh	r3, [r7, #16]
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	b29a      	uxth	r2, r3
 80033de:	8a7b      	ldrh	r3, [r7, #18]
 80033e0:	4413      	add	r3, r2
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	827b      	strh	r3, [r7, #18]
            if (c > 0)
 80033e6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	dd0b      	ble.n	8003406 <DrawLine+0x11e>
                x1 += g;
 80033ee:	88fa      	ldrh	r2, [r7, #6]
 80033f0:	8afb      	ldrh	r3, [r7, #22]
 80033f2:	4413      	add	r3, r2
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	80fb      	strh	r3, [r7, #6]
                c -= 2*delta_y;
 80033f8:	8a7a      	ldrh	r2, [r7, #18]
 80033fa:	89fb      	ldrh	r3, [r7, #14]
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	b29b      	uxth	r3, r3
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	b29b      	uxth	r3, r3
 8003404:	827b      	strh	r3, [r7, #18]
            y1 += h;
 8003406:	88ba      	ldrh	r2, [r7, #4]
 8003408:	8abb      	ldrh	r3, [r7, #20]
 800340a:	4413      	add	r3, r2
 800340c:	b29b      	uxth	r3, r3
 800340e:	80bb      	strh	r3, [r7, #4]
        while (y1 != y2)
 8003410:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003414:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003418:	429a      	cmp	r2, r3
 800341a:	d1d7      	bne.n	80033cc <DrawLine+0xe4>
}
 800341c:	bf00      	nop
 800341e:	371c      	adds	r7, #28
 8003420:	46bd      	mov	sp, r7
 8003422:	bd90      	pop	{r4, r7, pc}

08003424 <drawingLetterD>:
 * @param x_pos X position of the bottom left corner of the letter
 * @param y_pos Y position of the bottom left corner of the letter
 */

void drawingLetterD (uint16_t x_pos, uint16_t y_pos, uint32_t color)
{
 8003424:	b590      	push	{r4, r7, lr}
 8003426:	b087      	sub	sp, #28
 8003428:	af02      	add	r7, sp, #8
 800342a:	4603      	mov	r3, r0
 800342c:	603a      	str	r2, [r7, #0]
 800342e:	80fb      	strh	r3, [r7, #6]
 8003430:	460b      	mov	r3, r1
 8003432:	80bb      	strh	r3, [r7, #4]
    DrawLine(x_pos, y_pos, x_pos, y_pos-45, color);
 8003434:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003438:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800343c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003440:	88bb      	ldrh	r3, [r7, #4]
 8003442:	3b2d      	subs	r3, #45	; 0x2d
 8003444:	b29b      	uxth	r3, r3
 8003446:	b21c      	sxth	r4, r3
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	9300      	str	r3, [sp, #0]
 800344c:	4623      	mov	r3, r4
 800344e:	f7ff ff4b 	bl	80032e8 <DrawLine>

    x_pos = (int16_t)x_pos;
    y_pos = (int16_t)(y_pos - 23);
 8003452:	88bb      	ldrh	r3, [r7, #4]
 8003454:	3b17      	subs	r3, #23
 8003456:	80bb      	strh	r3, [r7, #4]
    int16_t rad = 24;
 8003458:	2318      	movs	r3, #24
 800345a:	813b      	strh	r3, [r7, #8]
    int16_t x = 0;
 800345c:	2300      	movs	r3, #0
 800345e:	81fb      	strh	r3, [r7, #14]
    int16_t y = rad;
 8003460:	893b      	ldrh	r3, [r7, #8]
 8003462:	81bb      	strh	r3, [r7, #12]
    int16_t c = 2*(1 - rad);
 8003464:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003468:	f1c3 0301 	rsb	r3, r3, #1
 800346c:	b29b      	uxth	r3, r3
 800346e:	005b      	lsls	r3, r3, #1
 8003470:	b29b      	uxth	r3, r3
 8003472:	817b      	strh	r3, [r7, #10]

    while(x<=y)
 8003474:	e057      	b.n	8003526 <drawingLetterD+0x102>
    {
        BSP_LCD_DrawPixel(x_pos + x, y_pos + y, color);
 8003476:	89fa      	ldrh	r2, [r7, #14]
 8003478:	88fb      	ldrh	r3, [r7, #6]
 800347a:	4413      	add	r3, r2
 800347c:	b298      	uxth	r0, r3
 800347e:	89ba      	ldrh	r2, [r7, #12]
 8003480:	88bb      	ldrh	r3, [r7, #4]
 8003482:	4413      	add	r3, r2
 8003484:	b29b      	uxth	r3, r3
 8003486:	683a      	ldr	r2, [r7, #0]
 8003488:	4619      	mov	r1, r3
 800348a:	f002 fa69 	bl	8005960 <BSP_LCD_DrawPixel>
        BSP_LCD_DrawPixel(x_pos + x,y_pos + -y, color);
 800348e:	89fa      	ldrh	r2, [r7, #14]
 8003490:	88fb      	ldrh	r3, [r7, #6]
 8003492:	4413      	add	r3, r2
 8003494:	b298      	uxth	r0, r3
 8003496:	89bb      	ldrh	r3, [r7, #12]
 8003498:	88ba      	ldrh	r2, [r7, #4]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	b29b      	uxth	r3, r3
 800349e:	683a      	ldr	r2, [r7, #0]
 80034a0:	4619      	mov	r1, r3
 80034a2:	f002 fa5d 	bl	8005960 <BSP_LCD_DrawPixel>

        BSP_LCD_DrawPixel(x_pos + y,y_pos + x, color);
 80034a6:	89ba      	ldrh	r2, [r7, #12]
 80034a8:	88fb      	ldrh	r3, [r7, #6]
 80034aa:	4413      	add	r3, r2
 80034ac:	b298      	uxth	r0, r3
 80034ae:	89fa      	ldrh	r2, [r7, #14]
 80034b0:	88bb      	ldrh	r3, [r7, #4]
 80034b2:	4413      	add	r3, r2
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	683a      	ldr	r2, [r7, #0]
 80034b8:	4619      	mov	r1, r3
 80034ba:	f002 fa51 	bl	8005960 <BSP_LCD_DrawPixel>
        BSP_LCD_DrawPixel(x_pos + y,y_pos + -x, color);
 80034be:	89ba      	ldrh	r2, [r7, #12]
 80034c0:	88fb      	ldrh	r3, [r7, #6]
 80034c2:	4413      	add	r3, r2
 80034c4:	b298      	uxth	r0, r3
 80034c6:	89fb      	ldrh	r3, [r7, #14]
 80034c8:	88ba      	ldrh	r2, [r7, #4]
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	683a      	ldr	r2, [r7, #0]
 80034d0:	4619      	mov	r1, r3
 80034d2:	f002 fa45 	bl	8005960 <BSP_LCD_DrawPixel>
        if(2*c > 1-2*y){
 80034d6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80034da:	005a      	lsls	r2, r3, #1
 80034dc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	f1c3 0301 	rsb	r3, r3, #1
 80034e6:	429a      	cmp	r2, r3
 80034e8:	dd0e      	ble.n	8003508 <drawingLetterD+0xe4>
            y--;
 80034ea:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	3b01      	subs	r3, #1
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	81bb      	strh	r3, [r7, #12]
            c -= 2*y-1;
 80034f6:	897a      	ldrh	r2, [r7, #10]
 80034f8:	89bb      	ldrh	r3, [r7, #12]
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	b29b      	uxth	r3, r3
 8003502:	3301      	adds	r3, #1
 8003504:	b29b      	uxth	r3, r3
 8003506:	817b      	strh	r3, [r7, #10]
        }
        x++;
 8003508:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800350c:	b29b      	uxth	r3, r3
 800350e:	3301      	adds	r3, #1
 8003510:	b29b      	uxth	r3, r3
 8003512:	81fb      	strh	r3, [r7, #14]
        c+=2*x+1;
 8003514:	89fb      	ldrh	r3, [r7, #14]
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	b29a      	uxth	r2, r3
 800351a:	897b      	ldrh	r3, [r7, #10]
 800351c:	4413      	add	r3, r2
 800351e:	b29b      	uxth	r3, r3
 8003520:	3301      	adds	r3, #1
 8003522:	b29b      	uxth	r3, r3
 8003524:	817b      	strh	r3, [r7, #10]
    while(x<=y)
 8003526:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800352a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800352e:	429a      	cmp	r2, r3
 8003530:	dda1      	ble.n	8003476 <drawingLetterD+0x52>
    }
}
 8003532:	bf00      	nop
 8003534:	3714      	adds	r7, #20
 8003536:	46bd      	mov	sp, r7
 8003538:	bd90      	pop	{r4, r7, pc}

0800353a <drawingLetterC>:
 * @param x_pos X position of the bottom left corner of the letter
 * @param y_pos Y position of the bottom left corner of the letter
 */

void drawingLetterC (uint16_t x_pos, uint16_t y_pos, uint32_t color)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	b084      	sub	sp, #16
 800353e:	af00      	add	r7, sp, #0
 8003540:	4603      	mov	r3, r0
 8003542:	603a      	str	r2, [r7, #0]
 8003544:	80fb      	strh	r3, [r7, #6]
 8003546:	460b      	mov	r3, r1
 8003548:	80bb      	strh	r3, [r7, #4]
    y_pos = y_pos - 23;
 800354a:	88bb      	ldrh	r3, [r7, #4]
 800354c:	3b17      	subs	r3, #23
 800354e:	80bb      	strh	r3, [r7, #4]

    int16_t rad = 24;
 8003550:	2318      	movs	r3, #24
 8003552:	813b      	strh	r3, [r7, #8]

    int16_t x = 0;
 8003554:	2300      	movs	r3, #0
 8003556:	81fb      	strh	r3, [r7, #14]
    int16_t y = rad;
 8003558:	893b      	ldrh	r3, [r7, #8]
 800355a:	81bb      	strh	r3, [r7, #12]

    int16_t c = 2*(1 - rad);
 800355c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003560:	f1c3 0301 	rsb	r3, r3, #1
 8003564:	b29b      	uxth	r3, r3
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	b29b      	uxth	r3, r3
 800356a:	817b      	strh	r3, [r7, #10]

    while(x<=y){
 800356c:	e057      	b.n	800361e <drawingLetterC+0xe4>
        BSP_LCD_DrawPixel(x_pos + -x,y_pos + y, color);
 800356e:	89fb      	ldrh	r3, [r7, #14]
 8003570:	88fa      	ldrh	r2, [r7, #6]
 8003572:	1ad3      	subs	r3, r2, r3
 8003574:	b298      	uxth	r0, r3
 8003576:	89ba      	ldrh	r2, [r7, #12]
 8003578:	88bb      	ldrh	r3, [r7, #4]
 800357a:	4413      	add	r3, r2
 800357c:	b29b      	uxth	r3, r3
 800357e:	683a      	ldr	r2, [r7, #0]
 8003580:	4619      	mov	r1, r3
 8003582:	f002 f9ed 	bl	8005960 <BSP_LCD_DrawPixel>
        BSP_LCD_DrawPixel(x_pos + -x,y_pos + -y, color);
 8003586:	89fb      	ldrh	r3, [r7, #14]
 8003588:	88fa      	ldrh	r2, [r7, #6]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	b298      	uxth	r0, r3
 800358e:	89bb      	ldrh	r3, [r7, #12]
 8003590:	88ba      	ldrh	r2, [r7, #4]
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	b29b      	uxth	r3, r3
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	4619      	mov	r1, r3
 800359a:	f002 f9e1 	bl	8005960 <BSP_LCD_DrawPixel>

        BSP_LCD_DrawPixel(x_pos + -y,y_pos + x, color);
 800359e:	89bb      	ldrh	r3, [r7, #12]
 80035a0:	88fa      	ldrh	r2, [r7, #6]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	b298      	uxth	r0, r3
 80035a6:	89fa      	ldrh	r2, [r7, #14]
 80035a8:	88bb      	ldrh	r3, [r7, #4]
 80035aa:	4413      	add	r3, r2
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	4619      	mov	r1, r3
 80035b2:	f002 f9d5 	bl	8005960 <BSP_LCD_DrawPixel>
        BSP_LCD_DrawPixel(x_pos + -y,y_pos + -x, color);
 80035b6:	89bb      	ldrh	r3, [r7, #12]
 80035b8:	88fa      	ldrh	r2, [r7, #6]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	b298      	uxth	r0, r3
 80035be:	89fb      	ldrh	r3, [r7, #14]
 80035c0:	88ba      	ldrh	r2, [r7, #4]
 80035c2:	1ad3      	subs	r3, r2, r3
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	683a      	ldr	r2, [r7, #0]
 80035c8:	4619      	mov	r1, r3
 80035ca:	f002 f9c9 	bl	8005960 <BSP_LCD_DrawPixel>
        if(2*c > 1-2*y){
 80035ce:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80035d2:	005a      	lsls	r2, r3, #1
 80035d4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	f1c3 0301 	rsb	r3, r3, #1
 80035de:	429a      	cmp	r2, r3
 80035e0:	dd0e      	ble.n	8003600 <drawingLetterC+0xc6>
            y--;
 80035e2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	3b01      	subs	r3, #1
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	81bb      	strh	r3, [r7, #12]
            c -= 2*y-1;
 80035ee:	897a      	ldrh	r2, [r7, #10]
 80035f0:	89bb      	ldrh	r3, [r7, #12]
 80035f2:	005b      	lsls	r3, r3, #1
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	3301      	adds	r3, #1
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	817b      	strh	r3, [r7, #10]
        }
        x++;
 8003600:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003604:	b29b      	uxth	r3, r3
 8003606:	3301      	adds	r3, #1
 8003608:	b29b      	uxth	r3, r3
 800360a:	81fb      	strh	r3, [r7, #14]
        c+=2*x+1;
 800360c:	89fb      	ldrh	r3, [r7, #14]
 800360e:	005b      	lsls	r3, r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	897b      	ldrh	r3, [r7, #10]
 8003614:	4413      	add	r3, r2
 8003616:	b29b      	uxth	r3, r3
 8003618:	3301      	adds	r3, #1
 800361a:	b29b      	uxth	r3, r3
 800361c:	817b      	strh	r3, [r7, #10]
    while(x<=y){
 800361e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003622:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003626:	429a      	cmp	r2, r3
 8003628:	dda1      	ble.n	800356e <drawingLetterC+0x34>
    }
}
 800362a:	bf00      	nop
 800362c:	3710      	adds	r7, #16
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}

08003632 <drawingLetterA>:
 * @param x_pos X position of the bottom left corner of the letter
 * @param y_pos Y position of the bottom left corner of the letter
 */

void drawingLetterA (uint16_t x_pos, uint16_t y_pos, uint32_t color)
{
 8003632:	b590      	push	{r4, r7, lr}
 8003634:	b085      	sub	sp, #20
 8003636:	af02      	add	r7, sp, #8
 8003638:	4603      	mov	r3, r0
 800363a:	603a      	str	r2, [r7, #0]
 800363c:	80fb      	strh	r3, [r7, #6]
 800363e:	460b      	mov	r3, r1
 8003640:	80bb      	strh	r3, [r7, #4]
     DrawLine(x_pos, y_pos, x_pos+20, y_pos-45, color);
 8003642:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003646:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800364a:	88fb      	ldrh	r3, [r7, #6]
 800364c:	3314      	adds	r3, #20
 800364e:	b29b      	uxth	r3, r3
 8003650:	b21a      	sxth	r2, r3
 8003652:	88bb      	ldrh	r3, [r7, #4]
 8003654:	3b2d      	subs	r3, #45	; 0x2d
 8003656:	b29b      	uxth	r3, r3
 8003658:	b21c      	sxth	r4, r3
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	9300      	str	r3, [sp, #0]
 800365e:	4623      	mov	r3, r4
 8003660:	f7ff fe42 	bl	80032e8 <DrawLine>
     DrawLine(x_pos+20, y_pos-45, x_pos+40, y_pos, color);
 8003664:	88fb      	ldrh	r3, [r7, #6]
 8003666:	3314      	adds	r3, #20
 8003668:	b29b      	uxth	r3, r3
 800366a:	b218      	sxth	r0, r3
 800366c:	88bb      	ldrh	r3, [r7, #4]
 800366e:	3b2d      	subs	r3, #45	; 0x2d
 8003670:	b29b      	uxth	r3, r3
 8003672:	b219      	sxth	r1, r3
 8003674:	88fb      	ldrh	r3, [r7, #6]
 8003676:	3328      	adds	r3, #40	; 0x28
 8003678:	b29b      	uxth	r3, r3
 800367a:	b21a      	sxth	r2, r3
 800367c:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	9300      	str	r3, [sp, #0]
 8003684:	4623      	mov	r3, r4
 8003686:	f7ff fe2f 	bl	80032e8 <DrawLine>
     DrawLine(x_pos+5, y_pos-25, x_pos+35, y_pos-25, color);
 800368a:	88fb      	ldrh	r3, [r7, #6]
 800368c:	3305      	adds	r3, #5
 800368e:	b29b      	uxth	r3, r3
 8003690:	b218      	sxth	r0, r3
 8003692:	88bb      	ldrh	r3, [r7, #4]
 8003694:	3b19      	subs	r3, #25
 8003696:	b29b      	uxth	r3, r3
 8003698:	b219      	sxth	r1, r3
 800369a:	88fb      	ldrh	r3, [r7, #6]
 800369c:	3323      	adds	r3, #35	; 0x23
 800369e:	b29b      	uxth	r3, r3
 80036a0:	b21a      	sxth	r2, r3
 80036a2:	88bb      	ldrh	r3, [r7, #4]
 80036a4:	3b19      	subs	r3, #25
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	b21c      	sxth	r4, r3
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	9300      	str	r3, [sp, #0]
 80036ae:	4623      	mov	r3, r4
 80036b0:	f7ff fe1a 	bl	80032e8 <DrawLine>
}
 80036b4:	bf00      	nop
 80036b6:	370c      	adds	r7, #12
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd90      	pop	{r4, r7, pc}

080036bc <drawingLetterW>:
 * @param x_pos X position of the bottom left corner of the letter
 * @param y_pos Y position of the bottom left corner of the letter
 */

void drawingLetterW (uint16_t x_pos, uint16_t y_pos, uint32_t color)
{
 80036bc:	b590      	push	{r4, r7, lr}
 80036be:	b085      	sub	sp, #20
 80036c0:	af02      	add	r7, sp, #8
 80036c2:	4603      	mov	r3, r0
 80036c4:	603a      	str	r2, [r7, #0]
 80036c6:	80fb      	strh	r3, [r7, #6]
 80036c8:	460b      	mov	r3, r1
 80036ca:	80bb      	strh	r3, [r7, #4]
     DrawLine(x_pos, y_pos-25, x_pos+10, y_pos, color);
 80036cc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80036d0:	88bb      	ldrh	r3, [r7, #4]
 80036d2:	3b19      	subs	r3, #25
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	b219      	sxth	r1, r3
 80036d8:	88fb      	ldrh	r3, [r7, #6]
 80036da:	330a      	adds	r3, #10
 80036dc:	b29b      	uxth	r3, r3
 80036de:	b21a      	sxth	r2, r3
 80036e0:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	9300      	str	r3, [sp, #0]
 80036e8:	4623      	mov	r3, r4
 80036ea:	f7ff fdfd 	bl	80032e8 <DrawLine>
     DrawLine(x_pos+10, y_pos, x_pos+20, y_pos-20, color);
 80036ee:	88fb      	ldrh	r3, [r7, #6]
 80036f0:	330a      	adds	r3, #10
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	b218      	sxth	r0, r3
 80036f6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80036fa:	88fb      	ldrh	r3, [r7, #6]
 80036fc:	3314      	adds	r3, #20
 80036fe:	b29b      	uxth	r3, r3
 8003700:	b21a      	sxth	r2, r3
 8003702:	88bb      	ldrh	r3, [r7, #4]
 8003704:	3b14      	subs	r3, #20
 8003706:	b29b      	uxth	r3, r3
 8003708:	b21c      	sxth	r4, r3
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	9300      	str	r3, [sp, #0]
 800370e:	4623      	mov	r3, r4
 8003710:	f7ff fdea 	bl	80032e8 <DrawLine>
     DrawLine(x_pos+20, y_pos-20, x_pos+30, y_pos, color);
 8003714:	88fb      	ldrh	r3, [r7, #6]
 8003716:	3314      	adds	r3, #20
 8003718:	b29b      	uxth	r3, r3
 800371a:	b218      	sxth	r0, r3
 800371c:	88bb      	ldrh	r3, [r7, #4]
 800371e:	3b14      	subs	r3, #20
 8003720:	b29b      	uxth	r3, r3
 8003722:	b219      	sxth	r1, r3
 8003724:	88fb      	ldrh	r3, [r7, #6]
 8003726:	331e      	adds	r3, #30
 8003728:	b29b      	uxth	r3, r3
 800372a:	b21a      	sxth	r2, r3
 800372c:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	4623      	mov	r3, r4
 8003736:	f7ff fdd7 	bl	80032e8 <DrawLine>
     DrawLine(x_pos+30, y_pos, x_pos+40, y_pos-25, color);
 800373a:	88fb      	ldrh	r3, [r7, #6]
 800373c:	331e      	adds	r3, #30
 800373e:	b29b      	uxth	r3, r3
 8003740:	b218      	sxth	r0, r3
 8003742:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003746:	88fb      	ldrh	r3, [r7, #6]
 8003748:	3328      	adds	r3, #40	; 0x28
 800374a:	b29b      	uxth	r3, r3
 800374c:	b21a      	sxth	r2, r3
 800374e:	88bb      	ldrh	r3, [r7, #4]
 8003750:	3b19      	subs	r3, #25
 8003752:	b29b      	uxth	r3, r3
 8003754:	b21c      	sxth	r4, r3
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	4623      	mov	r3, r4
 800375c:	f7ff fdc4 	bl	80032e8 <DrawLine>
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	bd90      	pop	{r4, r7, pc}

08003768 <drawingLetterN>:
 * @param x_pos X position of the bottom left corner of the letter
 * @param y_pos Y position of the bottom left corner of the letter
 */

void drawingLetterN (uint16_t x_pos, uint16_t y_pos, uint32_t color)
{
 8003768:	b590      	push	{r4, r7, lr}
 800376a:	b085      	sub	sp, #20
 800376c:	af02      	add	r7, sp, #8
 800376e:	4603      	mov	r3, r0
 8003770:	603a      	str	r2, [r7, #0]
 8003772:	80fb      	strh	r3, [r7, #6]
 8003774:	460b      	mov	r3, r1
 8003776:	80bb      	strh	r3, [r7, #4]
     DrawLine(x_pos, y_pos-25, x_pos, y_pos, color);
 8003778:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800377c:	88bb      	ldrh	r3, [r7, #4]
 800377e:	3b19      	subs	r3, #25
 8003780:	b29b      	uxth	r3, r3
 8003782:	b219      	sxth	r1, r3
 8003784:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003788:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	4623      	mov	r3, r4
 8003792:	f7ff fda9 	bl	80032e8 <DrawLine>
     DrawLine(x_pos, y_pos-25, x_pos+15, y_pos, color);
 8003796:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800379a:	88bb      	ldrh	r3, [r7, #4]
 800379c:	3b19      	subs	r3, #25
 800379e:	b29b      	uxth	r3, r3
 80037a0:	b219      	sxth	r1, r3
 80037a2:	88fb      	ldrh	r3, [r7, #6]
 80037a4:	330f      	adds	r3, #15
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	b21a      	sxth	r2, r3
 80037aa:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	9300      	str	r3, [sp, #0]
 80037b2:	4623      	mov	r3, r4
 80037b4:	f7ff fd98 	bl	80032e8 <DrawLine>
     DrawLine(x_pos+15, y_pos, x_pos+15, y_pos-25, color);
 80037b8:	88fb      	ldrh	r3, [r7, #6]
 80037ba:	330f      	adds	r3, #15
 80037bc:	b29b      	uxth	r3, r3
 80037be:	b218      	sxth	r0, r3
 80037c0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80037c4:	88fb      	ldrh	r3, [r7, #6]
 80037c6:	330f      	adds	r3, #15
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	b21a      	sxth	r2, r3
 80037cc:	88bb      	ldrh	r3, [r7, #4]
 80037ce:	3b19      	subs	r3, #25
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	b21c      	sxth	r4, r3
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	9300      	str	r3, [sp, #0]
 80037d8:	4623      	mov	r3, r4
 80037da:	f7ff fd85 	bl	80032e8 <DrawLine>
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd90      	pop	{r4, r7, pc}

080037e6 <drawingLetterL>:
 * @param x_pos X position of the bottom right corner of the letter
 * @param y_pos Y position of the bottom right corner of the letter
 */

void drawingLetterL (uint16_t x_pos, uint16_t y_pos, uint32_t color)
{
 80037e6:	b590      	push	{r4, r7, lr}
 80037e8:	b085      	sub	sp, #20
 80037ea:	af02      	add	r7, sp, #8
 80037ec:	4603      	mov	r3, r0
 80037ee:	603a      	str	r2, [r7, #0]
 80037f0:	80fb      	strh	r3, [r7, #6]
 80037f2:	460b      	mov	r3, r1
 80037f4:	80bb      	strh	r3, [r7, #4]
     DrawLine(x_pos, y_pos, x_pos, y_pos-45, color);
 80037f6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80037fa:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80037fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003802:	88bb      	ldrh	r3, [r7, #4]
 8003804:	3b2d      	subs	r3, #45	; 0x2d
 8003806:	b29b      	uxth	r3, r3
 8003808:	b21c      	sxth	r4, r3
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	9300      	str	r3, [sp, #0]
 800380e:	4623      	mov	r3, r4
 8003810:	f7ff fd6a 	bl	80032e8 <DrawLine>
     DrawLine(x_pos, y_pos, x_pos+30, y_pos, color);
 8003814:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003818:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800381c:	88fb      	ldrh	r3, [r7, #6]
 800381e:	331e      	adds	r3, #30
 8003820:	b29b      	uxth	r3, r3
 8003822:	b21a      	sxth	r2, r3
 8003824:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	4623      	mov	r3, r4
 800382e:	f7ff fd5b 	bl	80032e8 <DrawLine>
}
 8003832:	bf00      	nop
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	bd90      	pop	{r4, r7, pc}

0800383a <drawingText>:
 * @param x_pos X position of the bottom right corner of the letter
 * @param y_pos Y position of the bottom right corner of the letter
 */

void drawingText (uint16_t x_pos, uint16_t y_pos, uint32_t color)
{
 800383a:	b580      	push	{r7, lr}
 800383c:	b084      	sub	sp, #16
 800383e:	af00      	add	r7, sp, #0
 8003840:	4603      	mov	r3, r0
 8003842:	603a      	str	r2, [r7, #0]
 8003844:	80fb      	strh	r3, [r7, #6]
 8003846:	460b      	mov	r3, r1
 8003848:	80bb      	strh	r3, [r7, #4]
	for(int i = 0; i < 6; i++){
 800384a:	2300      	movs	r3, #0
 800384c:	60fb      	str	r3, [r7, #12]
 800384e:	e060      	b.n	8003912 <drawingText+0xd8>
		drawingLetterA(x_pos + i, y_pos + i, color);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	b29a      	uxth	r2, r3
 8003854:	88fb      	ldrh	r3, [r7, #6]
 8003856:	4413      	add	r3, r2
 8003858:	b298      	uxth	r0, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	b29a      	uxth	r2, r3
 800385e:	88bb      	ldrh	r3, [r7, #4]
 8003860:	4413      	add	r3, r2
 8003862:	b29b      	uxth	r3, r3
 8003864:	683a      	ldr	r2, [r7, #0]
 8003866:	4619      	mov	r1, r3
 8003868:	f7ff fee3 	bl	8003632 <drawingLetterA>
		drawingLetterW(x_pos + i + 40, y_pos + i, color);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	b29a      	uxth	r2, r3
 8003870:	88fb      	ldrh	r3, [r7, #6]
 8003872:	4413      	add	r3, r2
 8003874:	b29b      	uxth	r3, r3
 8003876:	3328      	adds	r3, #40	; 0x28
 8003878:	b298      	uxth	r0, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	b29a      	uxth	r2, r3
 800387e:	88bb      	ldrh	r3, [r7, #4]
 8003880:	4413      	add	r3, r2
 8003882:	b29b      	uxth	r3, r3
 8003884:	683a      	ldr	r2, [r7, #0]
 8003886:	4619      	mov	r1, r3
 8003888:	f7ff ff18 	bl	80036bc <drawingLetterW>
		drawingLetterN(x_pos + i + 85, y_pos + i, color);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	b29a      	uxth	r2, r3
 8003890:	88fb      	ldrh	r3, [r7, #6]
 8003892:	4413      	add	r3, r2
 8003894:	b29b      	uxth	r3, r3
 8003896:	3355      	adds	r3, #85	; 0x55
 8003898:	b298      	uxth	r0, r3
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	b29a      	uxth	r2, r3
 800389e:	88bb      	ldrh	r3, [r7, #4]
 80038a0:	4413      	add	r3, r2
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	683a      	ldr	r2, [r7, #0]
 80038a6:	4619      	mov	r1, r3
 80038a8:	f7ff ff5e 	bl	8003768 <drawingLetterN>
		drawingLetterL(x_pos + i + 120, y_pos + i, color);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	b29a      	uxth	r2, r3
 80038b0:	88fb      	ldrh	r3, [r7, #6]
 80038b2:	4413      	add	r3, r2
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	3378      	adds	r3, #120	; 0x78
 80038b8:	b298      	uxth	r0, r3
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	b29a      	uxth	r2, r3
 80038be:	88bb      	ldrh	r3, [r7, #4]
 80038c0:	4413      	add	r3, r2
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	683a      	ldr	r2, [r7, #0]
 80038c6:	4619      	mov	r1, r3
 80038c8:	f7ff ff8d 	bl	80037e6 <drawingLetterL>
		drawingLetterC(x_pos + i + 175, y_pos + i, color);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	88fb      	ldrh	r3, [r7, #6]
 80038d2:	4413      	add	r3, r2
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	33af      	adds	r3, #175	; 0xaf
 80038d8:	b298      	uxth	r0, r3
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	b29a      	uxth	r2, r3
 80038de:	88bb      	ldrh	r3, [r7, #4]
 80038e0:	4413      	add	r3, r2
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	683a      	ldr	r2, [r7, #0]
 80038e6:	4619      	mov	r1, r3
 80038e8:	f7ff fe27 	bl	800353a <drawingLetterC>
		drawingLetterD(x_pos + i + 195, y_pos + i, color);
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	b29a      	uxth	r2, r3
 80038f0:	88fb      	ldrh	r3, [r7, #6]
 80038f2:	4413      	add	r3, r2
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	33c3      	adds	r3, #195	; 0xc3
 80038f8:	b298      	uxth	r0, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	b29a      	uxth	r2, r3
 80038fe:	88bb      	ldrh	r3, [r7, #4]
 8003900:	4413      	add	r3, r2
 8003902:	b29b      	uxth	r3, r3
 8003904:	683a      	ldr	r2, [r7, #0]
 8003906:	4619      	mov	r1, r3
 8003908:	f7ff fd8c 	bl	8003424 <drawingLetterD>
	for(int i = 0; i < 6; i++){
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	3301      	adds	r3, #1
 8003910:	60fb      	str	r3, [r7, #12]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2b05      	cmp	r3, #5
 8003916:	dd9b      	ble.n	8003850 <drawingText+0x16>
	}
}
 8003918:	bf00      	nop
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 8003924:	4b06      	ldr	r3, [pc, #24]	; (8003940 <MX_CRC_Init+0x20>)
 8003926:	4a07      	ldr	r2, [pc, #28]	; (8003944 <MX_CRC_Init+0x24>)
 8003928:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800392a:	4805      	ldr	r0, [pc, #20]	; (8003940 <MX_CRC_Init+0x20>)
 800392c:	f002 fb86 	bl	800603c <HAL_CRC_Init>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8003936:	f000 ff25 	bl	8004784 <Error_Handler>
  }

}
 800393a:	bf00      	nop
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	20000388 	.word	0x20000388
 8003944:	40023000 	.word	0x40023000

08003948 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a0b      	ldr	r2, [pc, #44]	; (8003984 <HAL_CRC_MspInit+0x3c>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d10d      	bne.n	8003976 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800395a:	2300      	movs	r3, #0
 800395c:	60fb      	str	r3, [r7, #12]
 800395e:	4b0a      	ldr	r3, [pc, #40]	; (8003988 <HAL_CRC_MspInit+0x40>)
 8003960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003962:	4a09      	ldr	r2, [pc, #36]	; (8003988 <HAL_CRC_MspInit+0x40>)
 8003964:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003968:	6313      	str	r3, [r2, #48]	; 0x30
 800396a:	4b07      	ldr	r3, [pc, #28]	; (8003988 <HAL_CRC_MspInit+0x40>)
 800396c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8003976:	bf00      	nop
 8003978:	3714      	adds	r7, #20
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	40023000 	.word	0x40023000
 8003988:	40023800 	.word	0x40023800

0800398c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003992:	2300      	movs	r3, #0
 8003994:	607b      	str	r3, [r7, #4]
 8003996:	4b0c      	ldr	r3, [pc, #48]	; (80039c8 <MX_DMA_Init+0x3c>)
 8003998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399a:	4a0b      	ldr	r2, [pc, #44]	; (80039c8 <MX_DMA_Init+0x3c>)
 800399c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80039a0:	6313      	str	r3, [r2, #48]	; 0x30
 80039a2:	4b09      	ldr	r3, [pc, #36]	; (80039c8 <MX_DMA_Init+0x3c>)
 80039a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039aa:	607b      	str	r3, [r7, #4]
 80039ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80039ae:	2200      	movs	r2, #0
 80039b0:	2100      	movs	r1, #0
 80039b2:	203a      	movs	r0, #58	; 0x3a
 80039b4:	f002 fb18 	bl	8005fe8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80039b8:	203a      	movs	r0, #58	; 0x3a
 80039ba:	f002 fb31 	bl	8006020 <HAL_NVIC_EnableIRQ>

}
 80039be:	bf00      	nop
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	40023800 	.word	0x40023800

080039cc <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0

  hdma2d.Instance = DMA2D;
 80039d0:	4b15      	ldr	r3, [pc, #84]	; (8003a28 <MX_DMA2D_Init+0x5c>)
 80039d2:	4a16      	ldr	r2, [pc, #88]	; (8003a2c <MX_DMA2D_Init+0x60>)
 80039d4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80039d6:	4b14      	ldr	r3, [pc, #80]	; (8003a28 <MX_DMA2D_Init+0x5c>)
 80039d8:	2200      	movs	r2, #0
 80039da:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80039dc:	4b12      	ldr	r3, [pc, #72]	; (8003a28 <MX_DMA2D_Init+0x5c>)
 80039de:	2200      	movs	r2, #0
 80039e0:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80039e2:	4b11      	ldr	r3, [pc, #68]	; (8003a28 <MX_DMA2D_Init+0x5c>)
 80039e4:	2200      	movs	r2, #0
 80039e6:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80039e8:	4b0f      	ldr	r3, [pc, #60]	; (8003a28 <MX_DMA2D_Init+0x5c>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80039ee:	4b0e      	ldr	r3, [pc, #56]	; (8003a28 <MX_DMA2D_Init+0x5c>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80039f4:	4b0c      	ldr	r3, [pc, #48]	; (8003a28 <MX_DMA2D_Init+0x5c>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80039fa:	4b0b      	ldr	r3, [pc, #44]	; (8003a28 <MX_DMA2D_Init+0x5c>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8003a00:	4809      	ldr	r0, [pc, #36]	; (8003a28 <MX_DMA2D_Init+0x5c>)
 8003a02:	f002 ff25 	bl	8006850 <HAL_DMA2D_Init>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d001      	beq.n	8003a10 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8003a0c:	f000 feba 	bl	8004784 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8003a10:	2101      	movs	r1, #1
 8003a12:	4805      	ldr	r0, [pc, #20]	; (8003a28 <MX_DMA2D_Init+0x5c>)
 8003a14:	f003 f98a 	bl	8006d2c <HAL_DMA2D_ConfigLayer>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8003a1e:	f000 feb1 	bl	8004784 <Error_Handler>
  }

}
 8003a22:	bf00      	nop
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	20000390 	.word	0x20000390
 8003a2c:	4002b000 	.word	0x4002b000

08003a30 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a0e      	ldr	r2, [pc, #56]	; (8003a78 <HAL_DMA2D_MspInit+0x48>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d115      	bne.n	8003a6e <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8003a42:	2300      	movs	r3, #0
 8003a44:	60fb      	str	r3, [r7, #12]
 8003a46:	4b0d      	ldr	r3, [pc, #52]	; (8003a7c <HAL_DMA2D_MspInit+0x4c>)
 8003a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4a:	4a0c      	ldr	r2, [pc, #48]	; (8003a7c <HAL_DMA2D_MspInit+0x4c>)
 8003a4c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003a50:	6313      	str	r3, [r2, #48]	; 0x30
 8003a52:	4b0a      	ldr	r3, [pc, #40]	; (8003a7c <HAL_DMA2D_MspInit+0x4c>)
 8003a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a56:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a5a:	60fb      	str	r3, [r7, #12]
 8003a5c:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8003a5e:	2200      	movs	r2, #0
 8003a60:	2105      	movs	r1, #5
 8003a62:	205a      	movs	r0, #90	; 0x5a
 8003a64:	f002 fac0 	bl	8005fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8003a68:	205a      	movs	r0, #90	; 0x5a
 8003a6a:	f002 fad9 	bl	8006020 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8003a6e:	bf00      	nop
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	4002b000 	.word	0x4002b000
 8003a7c:	40023800 	.word	0x40023800

08003a80 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b088      	sub	sp, #32
 8003a84:	af00      	add	r7, sp, #0
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8003a86:	1d3b      	adds	r3, r7, #4
 8003a88:	2200      	movs	r2, #0
 8003a8a:	601a      	str	r2, [r3, #0]
 8003a8c:	605a      	str	r2, [r3, #4]
 8003a8e:	609a      	str	r2, [r3, #8]
 8003a90:	60da      	str	r2, [r3, #12]
 8003a92:	611a      	str	r2, [r3, #16]
 8003a94:	615a      	str	r2, [r3, #20]
 8003a96:	619a      	str	r2, [r3, #24]

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8003a98:	4b1f      	ldr	r3, [pc, #124]	; (8003b18 <MX_FMC_Init+0x98>)
 8003a9a:	4a20      	ldr	r2, [pc, #128]	; (8003b1c <MX_FMC_Init+0x9c>)
 8003a9c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8003a9e:	4b1e      	ldr	r3, [pc, #120]	; (8003b18 <MX_FMC_Init+0x98>)
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003aa4:	4b1c      	ldr	r3, [pc, #112]	; (8003b18 <MX_FMC_Init+0x98>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8003aaa:	4b1b      	ldr	r3, [pc, #108]	; (8003b18 <MX_FMC_Init+0x98>)
 8003aac:	2204      	movs	r2, #4
 8003aae:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8003ab0:	4b19      	ldr	r3, [pc, #100]	; (8003b18 <MX_FMC_Init+0x98>)
 8003ab2:	2210      	movs	r2, #16
 8003ab4:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003ab6:	4b18      	ldr	r3, [pc, #96]	; (8003b18 <MX_FMC_Init+0x98>)
 8003ab8:	2240      	movs	r2, #64	; 0x40
 8003aba:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8003abc:	4b16      	ldr	r3, [pc, #88]	; (8003b18 <MX_FMC_Init+0x98>)
 8003abe:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8003ac2:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003ac4:	4b14      	ldr	r3, [pc, #80]	; (8003b18 <MX_FMC_Init+0x98>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8003aca:	4b13      	ldr	r3, [pc, #76]	; (8003b18 <MX_FMC_Init+0x98>)
 8003acc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ad0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8003ad2:	4b11      	ldr	r3, [pc, #68]	; (8003b18 <MX_FMC_Init+0x98>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8003ad8:	4b0f      	ldr	r3, [pc, #60]	; (8003b18 <MX_FMC_Init+0x98>)
 8003ada:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ade:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8003ae4:	2307      	movs	r3, #7
 8003ae6:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8003ae8:	2304      	movs	r3, #4
 8003aea:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8003aec:	2307      	movs	r3, #7
 8003aee:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8003af0:	2303      	movs	r3, #3
 8003af2:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8003af4:	2302      	movs	r3, #2
 8003af6:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8003af8:	2302      	movs	r3, #2
 8003afa:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8003afc:	1d3b      	adds	r3, r7, #4
 8003afe:	4619      	mov	r1, r3
 8003b00:	4805      	ldr	r0, [pc, #20]	; (8003b18 <MX_FMC_Init+0x98>)
 8003b02:	f006 f9cf 	bl	8009ea4 <HAL_SDRAM_Init>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d001      	beq.n	8003b10 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8003b0c:	f000 fe3a 	bl	8004784 <Error_Handler>
  }

}
 8003b10:	bf00      	nop
 8003b12:	3720      	adds	r7, #32
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	200003d0 	.word	0x200003d0
 8003b1c:	a0000140 	.word	0xa0000140

08003b20 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b086      	sub	sp, #24
 8003b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b26:	1d3b      	adds	r3, r7, #4
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	605a      	str	r2, [r3, #4]
 8003b2e:	609a      	str	r2, [r3, #8]
 8003b30:	60da      	str	r2, [r3, #12]
 8003b32:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8003b34:	4b3b      	ldr	r3, [pc, #236]	; (8003c24 <HAL_FMC_MspInit+0x104>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d16f      	bne.n	8003c1c <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8003b3c:	4b39      	ldr	r3, [pc, #228]	; (8003c24 <HAL_FMC_MspInit+0x104>)
 8003b3e:	2201      	movs	r2, #1
 8003b40:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003b42:	2300      	movs	r3, #0
 8003b44:	603b      	str	r3, [r7, #0]
 8003b46:	4b38      	ldr	r3, [pc, #224]	; (8003c28 <HAL_FMC_MspInit+0x108>)
 8003b48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b4a:	4a37      	ldr	r2, [pc, #220]	; (8003c28 <HAL_FMC_MspInit+0x108>)
 8003b4c:	f043 0301 	orr.w	r3, r3, #1
 8003b50:	6393      	str	r3, [r2, #56]	; 0x38
 8003b52:	4b35      	ldr	r3, [pc, #212]	; (8003c28 <HAL_FMC_MspInit+0x108>)
 8003b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	603b      	str	r3, [r7, #0]
 8003b5c:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8003b5e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8003b62:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b64:	2302      	movs	r3, #2
 8003b66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003b70:	230c      	movs	r3, #12
 8003b72:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003b74:	1d3b      	adds	r3, r7, #4
 8003b76:	4619      	mov	r1, r3
 8003b78:	482c      	ldr	r0, [pc, #176]	; (8003c2c <HAL_FMC_MspInit+0x10c>)
 8003b7a:	f003 fa05 	bl	8006f88 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b82:	2302      	movs	r3, #2
 8003b84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b86:	2300      	movs	r3, #0
 8003b88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003b8e:	230c      	movs	r3, #12
 8003b90:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8003b92:	1d3b      	adds	r3, r7, #4
 8003b94:	4619      	mov	r1, r3
 8003b96:	4826      	ldr	r0, [pc, #152]	; (8003c30 <HAL_FMC_MspInit+0x110>)
 8003b98:	f003 f9f6 	bl	8006f88 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8003b9c:	f248 1333 	movw	r3, #33075	; 0x8133
 8003ba0:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003baa:	2303      	movs	r3, #3
 8003bac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003bae:	230c      	movs	r3, #12
 8003bb0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003bb2:	1d3b      	adds	r3, r7, #4
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	481f      	ldr	r0, [pc, #124]	; (8003c34 <HAL_FMC_MspInit+0x114>)
 8003bb8:	f003 f9e6 	bl	8006f88 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8003bbc:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003bc0:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bc2:	2302      	movs	r3, #2
 8003bc4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003bce:	230c      	movs	r3, #12
 8003bd0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003bd2:	1d3b      	adds	r3, r7, #4
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	4818      	ldr	r0, [pc, #96]	; (8003c38 <HAL_FMC_MspInit+0x118>)
 8003bd8:	f003 f9d6 	bl	8006f88 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8003bdc:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003be0:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be2:	2302      	movs	r3, #2
 8003be4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be6:	2300      	movs	r3, #0
 8003be8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bea:	2303      	movs	r3, #3
 8003bec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003bee:	230c      	movs	r3, #12
 8003bf0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003bf2:	1d3b      	adds	r3, r7, #4
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	4811      	ldr	r0, [pc, #68]	; (8003c3c <HAL_FMC_MspInit+0x11c>)
 8003bf8:	f003 f9c6 	bl	8006f88 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8003bfc:	2360      	movs	r3, #96	; 0x60
 8003bfe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c00:	2302      	movs	r3, #2
 8003c02:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c04:	2300      	movs	r3, #0
 8003c06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003c0c:	230c      	movs	r3, #12
 8003c0e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c10:	1d3b      	adds	r3, r7, #4
 8003c12:	4619      	mov	r1, r3
 8003c14:	480a      	ldr	r0, [pc, #40]	; (8003c40 <HAL_FMC_MspInit+0x120>)
 8003c16:	f003 f9b7 	bl	8006f88 <HAL_GPIO_Init>
 8003c1a:	e000      	b.n	8003c1e <HAL_FMC_MspInit+0xfe>
    return;
 8003c1c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8003c1e:	3718      	adds	r7, #24
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	200000e0 	.word	0x200000e0
 8003c28:	40023800 	.word	0x40023800
 8003c2c:	40021400 	.word	0x40021400
 8003c30:	40020800 	.word	0x40020800
 8003c34:	40021800 	.word	0x40021800
 8003c38:	40021000 	.word	0x40021000
 8003c3c:	40020c00 	.word	0x40020c00
 8003c40:	40020400 	.word	0x40020400

08003c44 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8003c4c:	f7ff ff68 	bl	8003b20 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8003c50:	bf00      	nop
 8003c52:	3708      	adds	r7, #8
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <vApplicationStackOverflowHook>:
}
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8003c62:	bf00      	nop
 8003c64:	370c      	adds	r7, #12
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
	...

08003c70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b08e      	sub	sp, #56	; 0x38
 8003c74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	601a      	str	r2, [r3, #0]
 8003c7e:	605a      	str	r2, [r3, #4]
 8003c80:	609a      	str	r2, [r3, #8]
 8003c82:	60da      	str	r2, [r3, #12]
 8003c84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c86:	2300      	movs	r3, #0
 8003c88:	623b      	str	r3, [r7, #32]
 8003c8a:	4b7a      	ldr	r3, [pc, #488]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8e:	4a79      	ldr	r2, [pc, #484]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003c90:	f043 0304 	orr.w	r3, r3, #4
 8003c94:	6313      	str	r3, [r2, #48]	; 0x30
 8003c96:	4b77      	ldr	r3, [pc, #476]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9a:	f003 0304 	and.w	r3, r3, #4
 8003c9e:	623b      	str	r3, [r7, #32]
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	61fb      	str	r3, [r7, #28]
 8003ca6:	4b73      	ldr	r3, [pc, #460]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003caa:	4a72      	ldr	r2, [pc, #456]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003cac:	f043 0320 	orr.w	r3, r3, #32
 8003cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8003cb2:	4b70      	ldr	r3, [pc, #448]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb6:	f003 0320 	and.w	r3, r3, #32
 8003cba:	61fb      	str	r3, [r7, #28]
 8003cbc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	61bb      	str	r3, [r7, #24]
 8003cc2:	4b6c      	ldr	r3, [pc, #432]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc6:	4a6b      	ldr	r2, [pc, #428]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003cc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8003cce:	4b69      	ldr	r3, [pc, #420]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cd6:	61bb      	str	r3, [r7, #24]
 8003cd8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cda:	2300      	movs	r3, #0
 8003cdc:	617b      	str	r3, [r7, #20]
 8003cde:	4b65      	ldr	r3, [pc, #404]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce2:	4a64      	ldr	r2, [pc, #400]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003ce4:	f043 0301 	orr.w	r3, r3, #1
 8003ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8003cea:	4b62      	ldr	r3, [pc, #392]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	617b      	str	r3, [r7, #20]
 8003cf4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	613b      	str	r3, [r7, #16]
 8003cfa:	4b5e      	ldr	r3, [pc, #376]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfe:	4a5d      	ldr	r2, [pc, #372]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003d00:	f043 0302 	orr.w	r3, r3, #2
 8003d04:	6313      	str	r3, [r2, #48]	; 0x30
 8003d06:	4b5b      	ldr	r3, [pc, #364]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	613b      	str	r3, [r7, #16]
 8003d10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003d12:	2300      	movs	r3, #0
 8003d14:	60fb      	str	r3, [r7, #12]
 8003d16:	4b57      	ldr	r3, [pc, #348]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1a:	4a56      	ldr	r2, [pc, #344]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003d1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d20:	6313      	str	r3, [r2, #48]	; 0x30
 8003d22:	4b54      	ldr	r3, [pc, #336]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d2a:	60fb      	str	r3, [r7, #12]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d2e:	2300      	movs	r3, #0
 8003d30:	60bb      	str	r3, [r7, #8]
 8003d32:	4b50      	ldr	r3, [pc, #320]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d36:	4a4f      	ldr	r2, [pc, #316]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003d38:	f043 0310 	orr.w	r3, r3, #16
 8003d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8003d3e:	4b4d      	ldr	r3, [pc, #308]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d42:	f003 0310 	and.w	r3, r3, #16
 8003d46:	60bb      	str	r3, [r7, #8]
 8003d48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	607b      	str	r3, [r7, #4]
 8003d4e:	4b49      	ldr	r3, [pc, #292]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d52:	4a48      	ldr	r2, [pc, #288]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003d54:	f043 0308 	orr.w	r3, r3, #8
 8003d58:	6313      	str	r3, [r2, #48]	; 0x30
 8003d5a:	4b46      	ldr	r3, [pc, #280]	; (8003e74 <MX_GPIO_Init+0x204>)
 8003d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d5e:	f003 0308 	and.w	r3, r3, #8
 8003d62:	607b      	str	r3, [r7, #4]
 8003d64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8003d66:	2200      	movs	r2, #0
 8003d68:	2116      	movs	r1, #22
 8003d6a:	4843      	ldr	r0, [pc, #268]	; (8003e78 <MX_GPIO_Init+0x208>)
 8003d6c:	f003 fbc0 	bl	80074f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8003d70:	2200      	movs	r2, #0
 8003d72:	2180      	movs	r1, #128	; 0x80
 8003d74:	4841      	ldr	r0, [pc, #260]	; (8003e7c <MX_GPIO_Init+0x20c>)
 8003d76:	f003 fbbb 	bl	80074f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003d80:	483f      	ldr	r0, [pc, #252]	; (8003e80 <MX_GPIO_Init+0x210>)
 8003d82:	f003 fbb5 	bl	80074f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8003d86:	2200      	movs	r2, #0
 8003d88:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8003d8c:	483d      	ldr	r0, [pc, #244]	; (8003e84 <MX_GPIO_Init+0x214>)
 8003d8e:	f003 fbaf 	bl	80074f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8003d92:	2316      	movs	r3, #22
 8003d94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d96:	2301      	movs	r3, #1
 8003d98:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003da2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003da6:	4619      	mov	r1, r3
 8003da8:	4833      	ldr	r0, [pc, #204]	; (8003e78 <MX_GPIO_Init+0x208>)
 8003daa:	f003 f8ed 	bl	8006f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8003dae:	f248 0307 	movw	r3, #32775	; 0x8007
 8003db2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003db4:	4b34      	ldr	r3, [pc, #208]	; (8003e88 <MX_GPIO_Init+0x218>)
 8003db6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db8:	2300      	movs	r3, #0
 8003dba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	482e      	ldr	r0, [pc, #184]	; (8003e7c <MX_GPIO_Init+0x20c>)
 8003dc4:	f003 f8e0 	bl	8006f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8003dc8:	2380      	movs	r3, #128	; 0x80
 8003dca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8003dd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ddc:	4619      	mov	r1, r3
 8003dde:	4827      	ldr	r0, [pc, #156]	; (8003e7c <MX_GPIO_Init+0x20c>)
 8003de0:	f003 f8d2 	bl	8006f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8003de4:	2320      	movs	r3, #32
 8003de6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8003de8:	4b27      	ldr	r3, [pc, #156]	; (8003e88 <MX_GPIO_Init+0x218>)
 8003dea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dec:	2300      	movs	r3, #0
 8003dee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8003df0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003df4:	4619      	mov	r1, r3
 8003df6:	4820      	ldr	r0, [pc, #128]	; (8003e78 <MX_GPIO_Init+0x208>)
 8003df8:	f003 f8c6 	bl	8006f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8003dfc:	2304      	movs	r3, #4
 8003dfe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e00:	2300      	movs	r3, #0
 8003e02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e04:	2300      	movs	r3, #0
 8003e06:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8003e08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	481f      	ldr	r0, [pc, #124]	; (8003e8c <MX_GPIO_Init+0x21c>)
 8003e10:	f003 f8ba 	bl	8006f88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TE_Pin;
 8003e14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003e18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8003e22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e26:	4619      	mov	r1, r3
 8003e28:	4815      	ldr	r0, [pc, #84]	; (8003e80 <MX_GPIO_Init+0x210>)
 8003e2a:	f003 f8ad 	bl	8006f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8003e2e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003e32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e34:	2301      	movs	r3, #1
 8003e36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e44:	4619      	mov	r1, r3
 8003e46:	480e      	ldr	r0, [pc, #56]	; (8003e80 <MX_GPIO_Init+0x210>)
 8003e48:	f003 f89e 	bl	8006f88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8003e4c:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8003e50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e52:	2301      	movs	r3, #1
 8003e54:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e56:	2300      	movs	r3, #0
 8003e58:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003e5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e62:	4619      	mov	r1, r3
 8003e64:	4807      	ldr	r0, [pc, #28]	; (8003e84 <MX_GPIO_Init+0x214>)
 8003e66:	f003 f88f 	bl	8006f88 <HAL_GPIO_Init>

}
 8003e6a:	bf00      	nop
 8003e6c:	3738      	adds	r7, #56	; 0x38
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	40023800 	.word	0x40023800
 8003e78:	40020800 	.word	0x40020800
 8003e7c:	40020000 	.word	0x40020000
 8003e80:	40020c00 	.word	0x40020c00
 8003e84:	40021800 	.word	0x40021800
 8003e88:	10120000 	.word	0x10120000
 8003e8c:	40020400 	.word	0x40020400

08003e90 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8003e94:	4b1b      	ldr	r3, [pc, #108]	; (8003f04 <MX_I2C3_Init+0x74>)
 8003e96:	4a1c      	ldr	r2, [pc, #112]	; (8003f08 <MX_I2C3_Init+0x78>)
 8003e98:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8003e9a:	4b1a      	ldr	r3, [pc, #104]	; (8003f04 <MX_I2C3_Init+0x74>)
 8003e9c:	4a1b      	ldr	r2, [pc, #108]	; (8003f0c <MX_I2C3_Init+0x7c>)
 8003e9e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ea0:	4b18      	ldr	r3, [pc, #96]	; (8003f04 <MX_I2C3_Init+0x74>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8003ea6:	4b17      	ldr	r3, [pc, #92]	; (8003f04 <MX_I2C3_Init+0x74>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003eac:	4b15      	ldr	r3, [pc, #84]	; (8003f04 <MX_I2C3_Init+0x74>)
 8003eae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003eb2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003eb4:	4b13      	ldr	r3, [pc, #76]	; (8003f04 <MX_I2C3_Init+0x74>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8003eba:	4b12      	ldr	r3, [pc, #72]	; (8003f04 <MX_I2C3_Init+0x74>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ec0:	4b10      	ldr	r3, [pc, #64]	; (8003f04 <MX_I2C3_Init+0x74>)
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ec6:	4b0f      	ldr	r3, [pc, #60]	; (8003f04 <MX_I2C3_Init+0x74>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003ecc:	480d      	ldr	r0, [pc, #52]	; (8003f04 <MX_I2C3_Init+0x74>)
 8003ece:	f004 fd13 	bl	80088f8 <HAL_I2C_Init>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d001      	beq.n	8003edc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003ed8:	f000 fc54 	bl	8004784 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003edc:	2100      	movs	r1, #0
 8003ede:	4809      	ldr	r0, [pc, #36]	; (8003f04 <MX_I2C3_Init+0x74>)
 8003ee0:	f004 fe42 	bl	8008b68 <HAL_I2CEx_ConfigAnalogFilter>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8003eea:	f000 fc4b 	bl	8004784 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8003eee:	2100      	movs	r1, #0
 8003ef0:	4804      	ldr	r0, [pc, #16]	; (8003f04 <MX_I2C3_Init+0x74>)
 8003ef2:	f004 fe75 	bl	8008be0 <HAL_I2CEx_ConfigDigitalFilter>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d001      	beq.n	8003f00 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8003efc:	f000 fc42 	bl	8004784 <Error_Handler>
  }

}
 8003f00:	bf00      	nop
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	20000404 	.word	0x20000404
 8003f08:	40005c00 	.word	0x40005c00
 8003f0c:	000186a0 	.word	0x000186a0

08003f10 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b08a      	sub	sp, #40	; 0x28
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f18:	f107 0314 	add.w	r3, r7, #20
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	601a      	str	r2, [r3, #0]
 8003f20:	605a      	str	r2, [r3, #4]
 8003f22:	609a      	str	r2, [r3, #8]
 8003f24:	60da      	str	r2, [r3, #12]
 8003f26:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a29      	ldr	r2, [pc, #164]	; (8003fd4 <HAL_I2C_MspInit+0xc4>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d14b      	bne.n	8003fca <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f32:	2300      	movs	r3, #0
 8003f34:	613b      	str	r3, [r7, #16]
 8003f36:	4b28      	ldr	r3, [pc, #160]	; (8003fd8 <HAL_I2C_MspInit+0xc8>)
 8003f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3a:	4a27      	ldr	r2, [pc, #156]	; (8003fd8 <HAL_I2C_MspInit+0xc8>)
 8003f3c:	f043 0304 	orr.w	r3, r3, #4
 8003f40:	6313      	str	r3, [r2, #48]	; 0x30
 8003f42:	4b25      	ldr	r3, [pc, #148]	; (8003fd8 <HAL_I2C_MspInit+0xc8>)
 8003f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f46:	f003 0304 	and.w	r3, r3, #4
 8003f4a:	613b      	str	r3, [r7, #16]
 8003f4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f4e:	2300      	movs	r3, #0
 8003f50:	60fb      	str	r3, [r7, #12]
 8003f52:	4b21      	ldr	r3, [pc, #132]	; (8003fd8 <HAL_I2C_MspInit+0xc8>)
 8003f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f56:	4a20      	ldr	r2, [pc, #128]	; (8003fd8 <HAL_I2C_MspInit+0xc8>)
 8003f58:	f043 0301 	orr.w	r3, r3, #1
 8003f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f5e:	4b1e      	ldr	r3, [pc, #120]	; (8003fd8 <HAL_I2C_MspInit+0xc8>)
 8003f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f62:	f003 0301 	and.w	r3, r3, #1
 8003f66:	60fb      	str	r3, [r7, #12]
 8003f68:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8003f6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f70:	2312      	movs	r3, #18
 8003f72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f74:	2301      	movs	r3, #1
 8003f76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003f7c:	2304      	movs	r3, #4
 8003f7e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8003f80:	f107 0314 	add.w	r3, r7, #20
 8003f84:	4619      	mov	r1, r3
 8003f86:	4815      	ldr	r0, [pc, #84]	; (8003fdc <HAL_I2C_MspInit+0xcc>)
 8003f88:	f002 fffe 	bl	8006f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8003f8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f92:	2312      	movs	r3, #18
 8003f94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f96:	2301      	movs	r3, #1
 8003f98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003f9e:	2304      	movs	r3, #4
 8003fa0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8003fa2:	f107 0314 	add.w	r3, r7, #20
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	480d      	ldr	r0, [pc, #52]	; (8003fe0 <HAL_I2C_MspInit+0xd0>)
 8003faa:	f002 ffed 	bl	8006f88 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003fae:	2300      	movs	r3, #0
 8003fb0:	60bb      	str	r3, [r7, #8]
 8003fb2:	4b09      	ldr	r3, [pc, #36]	; (8003fd8 <HAL_I2C_MspInit+0xc8>)
 8003fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb6:	4a08      	ldr	r2, [pc, #32]	; (8003fd8 <HAL_I2C_MspInit+0xc8>)
 8003fb8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003fbc:	6413      	str	r3, [r2, #64]	; 0x40
 8003fbe:	4b06      	ldr	r3, [pc, #24]	; (8003fd8 <HAL_I2C_MspInit+0xc8>)
 8003fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003fc6:	60bb      	str	r3, [r7, #8]
 8003fc8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8003fca:	bf00      	nop
 8003fcc:	3728      	adds	r7, #40	; 0x28
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	40005c00 	.word	0x40005c00
 8003fd8:	40023800 	.word	0x40023800
 8003fdc:	40020800 	.word	0x40020800
 8003fe0:	40020000 	.word	0x40020000

08003fe4 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b09a      	sub	sp, #104	; 0x68
 8003fe8:	af00      	add	r7, sp, #0
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8003fea:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003fee:	2234      	movs	r2, #52	; 0x34
 8003ff0:	2100      	movs	r1, #0
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f009 ff3b 	bl	800de6e <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8003ff8:	463b      	mov	r3, r7
 8003ffa:	2234      	movs	r2, #52	; 0x34
 8003ffc:	2100      	movs	r1, #0
 8003ffe:	4618      	mov	r0, r3
 8004000:	f009 ff35 	bl	800de6e <memset>

  hltdc.Instance = LTDC;
 8004004:	4b4e      	ldr	r3, [pc, #312]	; (8004140 <MX_LTDC_Init+0x15c>)
 8004006:	4a4f      	ldr	r2, [pc, #316]	; (8004144 <MX_LTDC_Init+0x160>)
 8004008:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800400a:	4b4d      	ldr	r3, [pc, #308]	; (8004140 <MX_LTDC_Init+0x15c>)
 800400c:	2200      	movs	r2, #0
 800400e:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8004010:	4b4b      	ldr	r3, [pc, #300]	; (8004140 <MX_LTDC_Init+0x15c>)
 8004012:	2200      	movs	r2, #0
 8004014:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8004016:	4b4a      	ldr	r3, [pc, #296]	; (8004140 <MX_LTDC_Init+0x15c>)
 8004018:	2200      	movs	r2, #0
 800401a:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800401c:	4b48      	ldr	r3, [pc, #288]	; (8004140 <MX_LTDC_Init+0x15c>)
 800401e:	2200      	movs	r2, #0
 8004020:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8004022:	4b47      	ldr	r3, [pc, #284]	; (8004140 <MX_LTDC_Init+0x15c>)
 8004024:	2207      	movs	r2, #7
 8004026:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8004028:	4b45      	ldr	r3, [pc, #276]	; (8004140 <MX_LTDC_Init+0x15c>)
 800402a:	2203      	movs	r2, #3
 800402c:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 800402e:	4b44      	ldr	r3, [pc, #272]	; (8004140 <MX_LTDC_Init+0x15c>)
 8004030:	220e      	movs	r2, #14
 8004032:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8004034:	4b42      	ldr	r3, [pc, #264]	; (8004140 <MX_LTDC_Init+0x15c>)
 8004036:	2205      	movs	r2, #5
 8004038:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800403a:	4b41      	ldr	r3, [pc, #260]	; (8004140 <MX_LTDC_Init+0x15c>)
 800403c:	f240 228e 	movw	r2, #654	; 0x28e
 8004040:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8004042:	4b3f      	ldr	r3, [pc, #252]	; (8004140 <MX_LTDC_Init+0x15c>)
 8004044:	f240 12e5 	movw	r2, #485	; 0x1e5
 8004048:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 800404a:	4b3d      	ldr	r3, [pc, #244]	; (8004140 <MX_LTDC_Init+0x15c>)
 800404c:	f44f 7225 	mov.w	r2, #660	; 0x294
 8004050:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 8004052:	4b3b      	ldr	r3, [pc, #236]	; (8004140 <MX_LTDC_Init+0x15c>)
 8004054:	f240 12e7 	movw	r2, #487	; 0x1e7
 8004058:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800405a:	4b39      	ldr	r3, [pc, #228]	; (8004140 <MX_LTDC_Init+0x15c>)
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8004062:	4b37      	ldr	r3, [pc, #220]	; (8004140 <MX_LTDC_Init+0x15c>)
 8004064:	2200      	movs	r2, #0
 8004066:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 800406a:	4b35      	ldr	r3, [pc, #212]	; (8004140 <MX_LTDC_Init+0x15c>)
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8004072:	4833      	ldr	r0, [pc, #204]	; (8004140 <MX_LTDC_Init+0x15c>)
 8004074:	f004 fdf4 	bl	8008c60 <HAL_LTDC_Init>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d001      	beq.n	8004082 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 800407e:	f000 fb81 	bl	8004784 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8004082:	2300      	movs	r3, #0
 8004084:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 8004086:	2300      	movs	r3, #0
 8004088:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 800408a:	2300      	movs	r3, #0
 800408c:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 800408e:	2300      	movs	r3, #0
 8004090:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8004092:	2300      	movs	r3, #0
 8004094:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 8004096:	2300      	movs	r3, #0
 8004098:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 800409a:	2300      	movs	r3, #0
 800409c:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800409e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040a2:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80040a4:	2305      	movs	r3, #5
 80040a6:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 80040a8:	2300      	movs	r3, #0
 80040aa:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 80040ac:	2300      	movs	r3, #0
 80040ae:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 80040b0:	2300      	movs	r3, #0
 80040b2:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 80040b4:	2300      	movs	r3, #0
 80040b6:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 80040ba:	2300      	movs	r3, #0
 80040bc:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 80040c0:	2300      	movs	r3, #0
 80040c2:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80040c6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80040ca:	2200      	movs	r2, #0
 80040cc:	4619      	mov	r1, r3
 80040ce:	481c      	ldr	r0, [pc, #112]	; (8004140 <MX_LTDC_Init+0x15c>)
 80040d0:	f004 fe96 	bl	8008e00 <HAL_LTDC_ConfigLayer>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d001      	beq.n	80040de <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 80040da:	f000 fb53 	bl	8004784 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80040de:	2300      	movs	r3, #0
 80040e0:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80040e2:	2300      	movs	r3, #0
 80040e4:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80040e6:	2300      	movs	r3, #0
 80040e8:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80040ea:	2300      	movs	r3, #0
 80040ec:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80040ee:	2300      	movs	r3, #0
 80040f0:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80040f2:	2300      	movs	r3, #0
 80040f4:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80040f6:	2300      	movs	r3, #0
 80040f8:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80040fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040fe:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8004100:	2305      	movs	r3, #5
 8004102:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8004104:	2300      	movs	r3, #0
 8004106:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 8004108:	2300      	movs	r3, #0
 800410a:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 800410c:	2300      	movs	r3, #0
 800410e:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8004110:	2300      	movs	r3, #0
 8004112:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8004116:	2300      	movs	r3, #0
 8004118:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 800411c:	2300      	movs	r3, #0
 800411e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8004122:	463b      	mov	r3, r7
 8004124:	2201      	movs	r2, #1
 8004126:	4619      	mov	r1, r3
 8004128:	4805      	ldr	r0, [pc, #20]	; (8004140 <MX_LTDC_Init+0x15c>)
 800412a:	f004 fe69 	bl	8008e00 <HAL_LTDC_ConfigLayer>
 800412e:	4603      	mov	r3, r0
 8004130:	2b00      	cmp	r3, #0
 8004132:	d001      	beq.n	8004138 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8004134:	f000 fb26 	bl	8004784 <Error_Handler>
  }

}
 8004138:	bf00      	nop
 800413a:	3768      	adds	r7, #104	; 0x68
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	20000458 	.word	0x20000458
 8004144:	40016800 	.word	0x40016800

08004148 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b08e      	sub	sp, #56	; 0x38
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004150:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004154:	2200      	movs	r2, #0
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	605a      	str	r2, [r3, #4]
 800415a:	609a      	str	r2, [r3, #8]
 800415c:	60da      	str	r2, [r3, #12]
 800415e:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a77      	ldr	r2, [pc, #476]	; (8004344 <HAL_LTDC_MspInit+0x1fc>)
 8004166:	4293      	cmp	r3, r2
 8004168:	f040 80e8 	bne.w	800433c <HAL_LTDC_MspInit+0x1f4>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800416c:	2300      	movs	r3, #0
 800416e:	623b      	str	r3, [r7, #32]
 8004170:	4b75      	ldr	r3, [pc, #468]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 8004172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004174:	4a74      	ldr	r2, [pc, #464]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 8004176:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800417a:	6453      	str	r3, [r2, #68]	; 0x44
 800417c:	4b72      	ldr	r3, [pc, #456]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 800417e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004180:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004184:	623b      	str	r3, [r7, #32]
 8004186:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004188:	2300      	movs	r3, #0
 800418a:	61fb      	str	r3, [r7, #28]
 800418c:	4b6e      	ldr	r3, [pc, #440]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 800418e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004190:	4a6d      	ldr	r2, [pc, #436]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 8004192:	f043 0320 	orr.w	r3, r3, #32
 8004196:	6313      	str	r3, [r2, #48]	; 0x30
 8004198:	4b6b      	ldr	r3, [pc, #428]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 800419a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419c:	f003 0320 	and.w	r3, r3, #32
 80041a0:	61fb      	str	r3, [r7, #28]
 80041a2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041a4:	2300      	movs	r3, #0
 80041a6:	61bb      	str	r3, [r7, #24]
 80041a8:	4b67      	ldr	r3, [pc, #412]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 80041aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ac:	4a66      	ldr	r2, [pc, #408]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 80041ae:	f043 0301 	orr.w	r3, r3, #1
 80041b2:	6313      	str	r3, [r2, #48]	; 0x30
 80041b4:	4b64      	ldr	r3, [pc, #400]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 80041b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b8:	f003 0301 	and.w	r3, r3, #1
 80041bc:	61bb      	str	r3, [r7, #24]
 80041be:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041c0:	2300      	movs	r3, #0
 80041c2:	617b      	str	r3, [r7, #20]
 80041c4:	4b60      	ldr	r3, [pc, #384]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 80041c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c8:	4a5f      	ldr	r2, [pc, #380]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 80041ca:	f043 0302 	orr.w	r3, r3, #2
 80041ce:	6313      	str	r3, [r2, #48]	; 0x30
 80041d0:	4b5d      	ldr	r3, [pc, #372]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 80041d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041d4:	f003 0302 	and.w	r3, r3, #2
 80041d8:	617b      	str	r3, [r7, #20]
 80041da:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80041dc:	2300      	movs	r3, #0
 80041de:	613b      	str	r3, [r7, #16]
 80041e0:	4b59      	ldr	r3, [pc, #356]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 80041e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041e4:	4a58      	ldr	r2, [pc, #352]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 80041e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041ea:	6313      	str	r3, [r2, #48]	; 0x30
 80041ec:	4b56      	ldr	r3, [pc, #344]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 80041ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041f4:	613b      	str	r3, [r7, #16]
 80041f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80041f8:	2300      	movs	r3, #0
 80041fa:	60fb      	str	r3, [r7, #12]
 80041fc:	4b52      	ldr	r3, [pc, #328]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 80041fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004200:	4a51      	ldr	r2, [pc, #324]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 8004202:	f043 0304 	orr.w	r3, r3, #4
 8004206:	6313      	str	r3, [r2, #48]	; 0x30
 8004208:	4b4f      	ldr	r3, [pc, #316]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 800420a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800420c:	f003 0304 	and.w	r3, r3, #4
 8004210:	60fb      	str	r3, [r7, #12]
 8004212:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004214:	2300      	movs	r3, #0
 8004216:	60bb      	str	r3, [r7, #8]
 8004218:	4b4b      	ldr	r3, [pc, #300]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 800421a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800421c:	4a4a      	ldr	r2, [pc, #296]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 800421e:	f043 0308 	orr.w	r3, r3, #8
 8004222:	6313      	str	r3, [r2, #48]	; 0x30
 8004224:	4b48      	ldr	r3, [pc, #288]	; (8004348 <HAL_LTDC_MspInit+0x200>)
 8004226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004228:	f003 0308 	and.w	r3, r3, #8
 800422c:	60bb      	str	r3, [r7, #8]
 800422e:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8004230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004234:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004236:	2302      	movs	r3, #2
 8004238:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800423a:	2300      	movs	r3, #0
 800423c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800423e:	2300      	movs	r3, #0
 8004240:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004242:	230e      	movs	r3, #14
 8004244:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8004246:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800424a:	4619      	mov	r1, r3
 800424c:	483f      	ldr	r0, [pc, #252]	; (800434c <HAL_LTDC_MspInit+0x204>)
 800424e:	f002 fe9b 	bl	8006f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8004252:	f641 0358 	movw	r3, #6232	; 0x1858
 8004256:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004258:	2302      	movs	r3, #2
 800425a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800425c:	2300      	movs	r3, #0
 800425e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004260:	2300      	movs	r3, #0
 8004262:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004264:	230e      	movs	r3, #14
 8004266:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004268:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800426c:	4619      	mov	r1, r3
 800426e:	4838      	ldr	r0, [pc, #224]	; (8004350 <HAL_LTDC_MspInit+0x208>)
 8004270:	f002 fe8a 	bl	8006f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8004274:	2303      	movs	r3, #3
 8004276:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004278:	2302      	movs	r3, #2
 800427a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800427c:	2300      	movs	r3, #0
 800427e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004280:	2300      	movs	r3, #0
 8004282:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8004284:	2309      	movs	r3, #9
 8004286:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004288:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800428c:	4619      	mov	r1, r3
 800428e:	4831      	ldr	r0, [pc, #196]	; (8004354 <HAL_LTDC_MspInit+0x20c>)
 8004290:	f002 fe7a 	bl	8006f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8004294:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8004298:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800429a:	2302      	movs	r3, #2
 800429c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800429e:	2300      	movs	r3, #0
 80042a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042a2:	2300      	movs	r3, #0
 80042a4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80042a6:	230e      	movs	r3, #14
 80042a8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042ae:	4619      	mov	r1, r3
 80042b0:	4828      	ldr	r0, [pc, #160]	; (8004354 <HAL_LTDC_MspInit+0x20c>)
 80042b2:	f002 fe69 	bl	8006f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80042b6:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80042ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042bc:	2302      	movs	r3, #2
 80042be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c0:	2300      	movs	r3, #0
 80042c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042c4:	2300      	movs	r3, #0
 80042c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80042c8:	230e      	movs	r3, #14
 80042ca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80042cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042d0:	4619      	mov	r1, r3
 80042d2:	4821      	ldr	r0, [pc, #132]	; (8004358 <HAL_LTDC_MspInit+0x210>)
 80042d4:	f002 fe58 	bl	8006f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80042d8:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80042dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042de:	2302      	movs	r3, #2
 80042e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042e2:	2300      	movs	r3, #0
 80042e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042e6:	2300      	movs	r3, #0
 80042e8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80042ea:	230e      	movs	r3, #14
 80042ec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042f2:	4619      	mov	r1, r3
 80042f4:	4819      	ldr	r0, [pc, #100]	; (800435c <HAL_LTDC_MspInit+0x214>)
 80042f6:	f002 fe47 	bl	8006f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80042fa:	2348      	movs	r3, #72	; 0x48
 80042fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042fe:	2302      	movs	r3, #2
 8004300:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004302:	2300      	movs	r3, #0
 8004304:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004306:	2300      	movs	r3, #0
 8004308:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800430a:	230e      	movs	r3, #14
 800430c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800430e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004312:	4619      	mov	r1, r3
 8004314:	4812      	ldr	r0, [pc, #72]	; (8004360 <HAL_LTDC_MspInit+0x218>)
 8004316:	f002 fe37 	bl	8006f88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 800431a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800431e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004320:	2302      	movs	r3, #2
 8004322:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004324:	2300      	movs	r3, #0
 8004326:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004328:	2300      	movs	r3, #0
 800432a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800432c:	2309      	movs	r3, #9
 800432e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004330:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004334:	4619      	mov	r1, r3
 8004336:	4808      	ldr	r0, [pc, #32]	; (8004358 <HAL_LTDC_MspInit+0x210>)
 8004338:	f002 fe26 	bl	8006f88 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 800433c:	bf00      	nop
 800433e:	3738      	adds	r7, #56	; 0x38
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	40016800 	.word	0x40016800
 8004348:	40023800 	.word	0x40023800
 800434c:	40021400 	.word	0x40021400
 8004350:	40020000 	.word	0x40020000
 8004354:	40020400 	.word	0x40020400
 8004358:	40021800 	.word	0x40021800
 800435c:	40020800 	.word	0x40020800
 8004360:	40020c00 	.word	0x40020c00

08004364 <HAL_UART_RxCpltCallback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
void MX_FREERTOS_Init(void);
/* USER CODE BEGIN PFP */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8004364:	b580      	push	{r7, lr}
 8004366:	b082      	sub	sp, #8
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART1){
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a0a      	ldr	r2, [pc, #40]	; (800439c <HAL_UART_RxCpltCallback+0x38>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d10d      	bne.n	8004392 <HAL_UART_RxCpltCallback+0x2e>
		receivedFlag=1;
 8004376:	4b0a      	ldr	r3, [pc, #40]	; (80043a0 <HAL_UART_RxCpltCallback+0x3c>)
 8004378:	2201      	movs	r2, #1
 800437a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, data, 2, 100);
 800437c:	2364      	movs	r3, #100	; 0x64
 800437e:	2202      	movs	r2, #2
 8004380:	4908      	ldr	r1, [pc, #32]	; (80043a4 <HAL_UART_RxCpltCallback+0x40>)
 8004382:	4809      	ldr	r0, [pc, #36]	; (80043a8 <HAL_UART_RxCpltCallback+0x44>)
 8004384:	f006 ffe5 	bl	800b352 <HAL_UART_Transmit>
		//HAL_UART_Receive_IT(&huart1, data, 2);
		HAL_UART_Receive_DMA (&huart1, data, 2);
 8004388:	2202      	movs	r2, #2
 800438a:	4906      	ldr	r1, [pc, #24]	; (80043a4 <HAL_UART_RxCpltCallback+0x40>)
 800438c:	4806      	ldr	r0, [pc, #24]	; (80043a8 <HAL_UART_RxCpltCallback+0x44>)
 800438e:	f007 f879 	bl	800b484 <HAL_UART_Receive_DMA>
	}
}
 8004392:	bf00      	nop
 8004394:	3708      	adds	r7, #8
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	40011000 	.word	0x40011000
 80043a0:	200000e4 	.word	0x200000e4
 80043a4:	200005a0 	.word	0x200005a0
 80043a8:	20000560 	.word	0x20000560

080043ac <_write>:

int _write(int file, char *ptr, int len) {
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b084      	sub	sp, #16
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	60b9      	str	r1, [r7, #8]
 80043b6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, 50);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	2332      	movs	r3, #50	; 0x32
 80043be:	68b9      	ldr	r1, [r7, #8]
 80043c0:	4803      	ldr	r0, [pc, #12]	; (80043d0 <_write+0x24>)
 80043c2:	f006 ffc6 	bl	800b352 <HAL_UART_Transmit>
	return len;
 80043c6:	687b      	ldr	r3, [r7, #4]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3710      	adds	r7, #16
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	20000560 	.word	0x20000560
 80043d4:	00000000 	.word	0x00000000

080043d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80043de:	f001 fce7 	bl	8005db0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80043e2:	f000 f939 	bl	8004658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80043e6:	f7ff fc43 	bl	8003c70 <MX_GPIO_Init>
  MX_DMA_Init();
 80043ea:	f7ff facf 	bl	800398c <MX_DMA_Init>
  MX_CRC_Init();
 80043ee:	f7ff fa97 	bl	8003920 <MX_CRC_Init>
  MX_DMA2D_Init();
 80043f2:	f7ff faeb 	bl	80039cc <MX_DMA2D_Init>
  MX_FMC_Init();
 80043f6:	f7ff fb43 	bl	8003a80 <MX_FMC_Init>
  MX_I2C3_Init();
 80043fa:	f7ff fd49 	bl	8003e90 <MX_I2C3_Init>
  MX_SPI5_Init();
 80043fe:	f000 f9c9 	bl	8004794 <MX_SPI5_Init>
  MX_TIM1_Init();
 8004402:	f000 fbd5 	bl	8004bb0 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8004406:	f000 fc45 	bl	8004c94 <MX_USART1_UART_Init>
  MX_LTDC_Init();
 800440a:	f7ff fdeb 	bl	8003fe4 <MX_LTDC_Init>
  /* USER CODE BEGIN 2 */

  BSP_LCD_Init(); //Wlaczenie biblioteki
 800440e:	f001 f873 	bl	80054f8 <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(LCD_BACKGROUND_LAYER, LCD_FRAME_BUFFER); //Wlaczenie pierwszej warstwy
 8004412:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8004416:	2000      	movs	r0, #0
 8004418:	f001 f8f0 	bl	80055fc <BSP_LCD_LayerDefaultInit>
  BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER, LCD_FRAME_BUFFER); //Wlaczenie drugiej warstwy
 800441c:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8004420:	2001      	movs	r0, #1
 8004422:	f001 f8eb 	bl	80055fc <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER); //Wybranie warstwy aktywnej
 8004426:	2001      	movs	r0, #1
 8004428:	f001 f94c 	bl	80056c4 <BSP_LCD_SelectLayer>
  BSP_LCD_DisplayOn(); //Wlaczenie podswietlania
 800442c:	f001 f9b2 	bl	8005794 <BSP_LCD_DisplayOn>
  BSP_LCD_Clear(LCD_COLOR_BLUE); //Kolor Tla
 8004430:	486f      	ldr	r0, [pc, #444]	; (80045f0 <main+0x218>)
 8004432:	f001 f987 	bl	8005744 <BSP_LCD_Clear>

  animationLine(30, 30, 210, 300, 30, 1000);
 8004436:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800443a:	9301      	str	r3, [sp, #4]
 800443c:	231e      	movs	r3, #30
 800443e:	9300      	str	r3, [sp, #0]
 8004440:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8004444:	22d2      	movs	r2, #210	; 0xd2
 8004446:	211e      	movs	r1, #30
 8004448:	201e      	movs	r0, #30
 800444a:	f7fc fccf 	bl	8000dec <animationLine>

  //HAL_UART_Receive_IT(&huart1, data, 2);
  HAL_UART_Receive_DMA (&huart1, data, 2);
 800444e:	2202      	movs	r2, #2
 8004450:	4968      	ldr	r1, [pc, #416]	; (80045f4 <main+0x21c>)
 8004452:	4869      	ldr	r0, [pc, #420]	; (80045f8 <main+0x220>)
 8004454:	f007 f816 	bl	800b484 <HAL_UART_Receive_DMA>

  //interfejs uzytkownika - uruchomienie animacji
  printf("\r\n");
 8004458:	4868      	ldr	r0, [pc, #416]	; (80045fc <main+0x224>)
 800445a:	f009 fe15 	bl	800e088 <puts>
  printf("AwnLCD\r\n\n");
 800445e:	4868      	ldr	r0, [pc, #416]	; (8004600 <main+0x228>)
 8004460:	f009 fe12 	bl	800e088 <puts>
  printf("Wpisz cyfre i potwierdz naciskajac klawisz ENTER\r\n");
 8004464:	4867      	ldr	r0, [pc, #412]	; (8004604 <main+0x22c>)
 8004466:	f009 fe0f 	bl	800e088 <puts>
  printf("Animacje:\r\n");
 800446a:	4867      	ldr	r0, [pc, #412]	; (8004608 <main+0x230>)
 800446c:	f009 fe0c 	bl	800e088 <puts>
  printf("1. Linia\r\n");
 8004470:	4866      	ldr	r0, [pc, #408]	; (800460c <main+0x234>)
 8004472:	f009 fe09 	bl	800e088 <puts>
  printf("2. Trojkat\r\n");
 8004476:	4866      	ldr	r0, [pc, #408]	; (8004610 <main+0x238>)
 8004478:	f009 fe06 	bl	800e088 <puts>
  printf("3. Prostokat\r\n");
 800447c:	4865      	ldr	r0, [pc, #404]	; (8004614 <main+0x23c>)
 800447e:	f009 fe03 	bl	800e088 <puts>
  printf("4. Okrag\r\n");
 8004482:	4865      	ldr	r0, [pc, #404]	; (8004618 <main+0x240>)
 8004484:	f009 fe00 	bl	800e088 <puts>
  printf("5. Tekst\r\n");
 8004488:	4864      	ldr	r0, [pc, #400]	; (800461c <main+0x244>)
 800448a:	f009 fdfd 	bl	800e088 <puts>
  printf("6. Odbijajacy sie kwadrat\r\n");
 800448e:	4864      	ldr	r0, [pc, #400]	; (8004620 <main+0x248>)
 8004490:	f009 fdfa 	bl	800e088 <puts>
  printf("7. Rotacja kwadratu\r\n\n");
 8004494:	4863      	ldr	r0, [pc, #396]	; (8004624 <main+0x24c>)
 8004496:	f009 fdf7 	bl	800e088 <puts>
  printf("Wybor: \r\n");
 800449a:	4863      	ldr	r0, [pc, #396]	; (8004628 <main+0x250>)
 800449c:	f009 fdf4 	bl	800e088 <puts>

  while(1){

	  if(receivedFlag == 1){
 80044a0:	4b62      	ldr	r3, [pc, #392]	; (800462c <main+0x254>)
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d1fb      	bne.n	80044a0 <main+0xc8>
		  switch ((uint8_t)(data[0])) {
 80044a8:	4b52      	ldr	r3, [pc, #328]	; (80045f4 <main+0x21c>)
 80044aa:	781b      	ldrb	r3, [r3, #0]
 80044ac:	3b31      	subs	r3, #49	; 0x31
 80044ae:	2b06      	cmp	r3, #6
 80044b0:	f200 8092 	bhi.w	80045d8 <main+0x200>
 80044b4:	a201      	add	r2, pc, #4	; (adr r2, 80044bc <main+0xe4>)
 80044b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ba:	bf00      	nop
 80044bc:	080044d9 	.word	0x080044d9
 80044c0:	08004505 	.word	0x08004505
 80044c4:	0800452b 	.word	0x0800452b
 80044c8:	08004555 	.word	0x08004555
 80044cc:	0800457b 	.word	0x0800457b
 80044d0:	0800459b 	.word	0x0800459b
 80044d4:	080045b9 	.word	0x080045b9
		  case '1':
			  printf("Wybrano 1 - animacja linii\r\n");
 80044d8:	4855      	ldr	r0, [pc, #340]	; (8004630 <main+0x258>)
 80044da:	f009 fdd5 	bl	800e088 <puts>
			  printf("Poczekaj do konca animacji\r\n");
 80044de:	4855      	ldr	r0, [pc, #340]	; (8004634 <main+0x25c>)
 80044e0:	f009 fdd2 	bl	800e088 <puts>
			  animationLine(30, 30, 210, 300, 30, 1000);
 80044e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80044e8:	9301      	str	r3, [sp, #4]
 80044ea:	231e      	movs	r3, #30
 80044ec:	9300      	str	r3, [sp, #0]
 80044ee:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80044f2:	22d2      	movs	r2, #210	; 0xd2
 80044f4:	211e      	movs	r1, #30
 80044f6:	201e      	movs	r0, #30
 80044f8:	f7fc fc78 	bl	8000dec <animationLine>
			  printf("Koniec animacji\r\n");
 80044fc:	484e      	ldr	r0, [pc, #312]	; (8004638 <main+0x260>)
 80044fe:	f009 fdc3 	bl	800e088 <puts>
			  break;
 8004502:	e06d      	b.n	80045e0 <main+0x208>
		  case '2':
			  printf("Wybrano 2 - animacja trojkata\r\n");
 8004504:	484d      	ldr	r0, [pc, #308]	; (800463c <main+0x264>)
 8004506:	f009 fdbf 	bl	800e088 <puts>
			  printf("Poczekaj do konca animacji\r\n");
 800450a:	484a      	ldr	r0, [pc, #296]	; (8004634 <main+0x25c>)
 800450c:	f009 fdbc 	bl	800e088 <puts>
			  animationTriangle(95, 147, 50, 80, 500);
 8004510:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8004514:	9300      	str	r3, [sp, #0]
 8004516:	2350      	movs	r3, #80	; 0x50
 8004518:	2232      	movs	r2, #50	; 0x32
 800451a:	2193      	movs	r1, #147	; 0x93
 800451c:	205f      	movs	r0, #95	; 0x5f
 800451e:	f7fd fc63 	bl	8001de8 <animationTriangle>
			  printf("Koniec animacji\r\n");
 8004522:	4845      	ldr	r0, [pc, #276]	; (8004638 <main+0x260>)
 8004524:	f009 fdb0 	bl	800e088 <puts>
			  break;
 8004528:	e05a      	b.n	80045e0 <main+0x208>
		  case '3':
			  printf("Wybrano 3 - animacja prostokata\r\n");
 800452a:	4845      	ldr	r0, [pc, #276]	; (8004640 <main+0x268>)
 800452c:	f009 fdac 	bl	800e088 <puts>
			  printf("Poczekaj do konca animacji\r\n");
 8004530:	4840      	ldr	r0, [pc, #256]	; (8004634 <main+0x25c>)
 8004532:	f009 fda9 	bl	800e088 <puts>
			  animationRectangle(100, 130, 40, 60, 80, 500);
 8004536:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800453a:	9301      	str	r3, [sp, #4]
 800453c:	2350      	movs	r3, #80	; 0x50
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	233c      	movs	r3, #60	; 0x3c
 8004542:	2228      	movs	r2, #40	; 0x28
 8004544:	2182      	movs	r1, #130	; 0x82
 8004546:	2064      	movs	r0, #100	; 0x64
 8004548:	f7fc ff22 	bl	8001390 <animationRectangle>
			  printf("Koniec animacji\r\n");
 800454c:	483a      	ldr	r0, [pc, #232]	; (8004638 <main+0x260>)
 800454e:	f009 fd9b 	bl	800e088 <puts>
			  break;
 8004552:	e045      	b.n	80045e0 <main+0x208>
		  case '4':
			  printf("Wybrano 4 - animacja okregu\r\n");
 8004554:	483b      	ldr	r0, [pc, #236]	; (8004644 <main+0x26c>)
 8004556:	f009 fd97 	bl	800e088 <puts>
			  printf("Poczekaj do konca animacji\r\n");
 800455a:	4836      	ldr	r0, [pc, #216]	; (8004634 <main+0x25c>)
 800455c:	f009 fd94 	bl	800e088 <puts>
			  animationCircle(120, 160, 40, 80, 500);
 8004560:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8004564:	9300      	str	r3, [sp, #0]
 8004566:	2350      	movs	r3, #80	; 0x50
 8004568:	2228      	movs	r2, #40	; 0x28
 800456a:	21a0      	movs	r1, #160	; 0xa0
 800456c:	2078      	movs	r0, #120	; 0x78
 800456e:	f7fd fd88 	bl	8002082 <animationCircle>
			  printf("Koniec animacji\r\n");
 8004572:	4831      	ldr	r0, [pc, #196]	; (8004638 <main+0x260>)
 8004574:	f009 fd88 	bl	800e088 <puts>
			  break;
 8004578:	e032      	b.n	80045e0 <main+0x208>
		  case '5':
			  printf("Wybrano 5 - animacja tekstu\r\n");
 800457a:	4833      	ldr	r0, [pc, #204]	; (8004648 <main+0x270>)
 800457c:	f009 fd84 	bl	800e088 <puts>
			  printf("Poczekaj do konca animacji\r\n");
 8004580:	482c      	ldr	r0, [pc, #176]	; (8004634 <main+0x25c>)
 8004582:	f009 fd81 	bl	800e088 <puts>
			  animationText(5, 60, 500);
 8004586:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800458a:	213c      	movs	r1, #60	; 0x3c
 800458c:	2005      	movs	r0, #5
 800458e:	f7fd fec5 	bl	800231c <animationText>
			  printf("Koniec animacji\r\n");
 8004592:	4829      	ldr	r0, [pc, #164]	; (8004638 <main+0x260>)
 8004594:	f009 fd78 	bl	800e088 <puts>
			  break;
 8004598:	e022      	b.n	80045e0 <main+0x208>
		  case '6':
			  printf("Wybrano 6 - animacja odbijajacego sie kwadratu\r\n");
 800459a:	482c      	ldr	r0, [pc, #176]	; (800464c <main+0x274>)
 800459c:	f009 fd74 	bl	800e088 <puts>
			  printf("Poczekaj do konca animacji\r\n");
 80045a0:	4824      	ldr	r0, [pc, #144]	; (8004634 <main+0x25c>)
 80045a2:	f009 fd71 	bl	800e088 <puts>
			  animationJumpingRectangle(80, 80, 30);
 80045a6:	221e      	movs	r2, #30
 80045a8:	2150      	movs	r1, #80	; 0x50
 80045aa:	2050      	movs	r0, #80	; 0x50
 80045ac:	f7fd f864 	bl	8001678 <animationJumpingRectangle>
			  printf("Koniec animacji\r\n");
 80045b0:	4821      	ldr	r0, [pc, #132]	; (8004638 <main+0x260>)
 80045b2:	f009 fd69 	bl	800e088 <puts>
			  break;
 80045b6:	e013      	b.n	80045e0 <main+0x208>
			case '7':
			  printf("Wybrano 7 - animacja rotacji kwadratu\r\n");
 80045b8:	4825      	ldr	r0, [pc, #148]	; (8004650 <main+0x278>)
 80045ba:	f009 fd65 	bl	800e088 <puts>
			  printf("Poczekaj do konca animacji\r\n");
 80045be:	481d      	ldr	r0, [pc, #116]	; (8004634 <main+0x25c>)
 80045c0:	f009 fd62 	bl	800e088 <puts>
			  animationRotation(120, 160, 25); //(95, 185) / (120, 160)
 80045c4:	ed9f 0b08 	vldr	d0, [pc, #32]	; 80045e8 <main+0x210>
 80045c8:	21a0      	movs	r1, #160	; 0xa0
 80045ca:	2078      	movs	r0, #120	; 0x78
 80045cc:	f7fd ff18 	bl	8002400 <animationRotation>
			  printf("Koniec animacji\r\n");
 80045d0:	4819      	ldr	r0, [pc, #100]	; (8004638 <main+0x260>)
 80045d2:	f009 fd59 	bl	800e088 <puts>
			  break;
 80045d6:	e003      	b.n	80045e0 <main+0x208>
		  default:
			  printf("Nieprawidlowy wybor. Wprowadz ponownie: \r\n");
 80045d8:	481e      	ldr	r0, [pc, #120]	; (8004654 <main+0x27c>)
 80045da:	f009 fd55 	bl	800e088 <puts>
			  break;
 80045de:	bf00      	nop
		  }
		  receivedFlag = 0;
 80045e0:	4b12      	ldr	r3, [pc, #72]	; (800462c <main+0x254>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	701a      	strb	r2, [r3, #0]
	  if(receivedFlag == 1){
 80045e6:	e75b      	b.n	80044a0 <main+0xc8>
 80045e8:	00000000 	.word	0x00000000
 80045ec:	40390000 	.word	0x40390000
 80045f0:	ff0000ff 	.word	0xff0000ff
 80045f4:	200005a0 	.word	0x200005a0
 80045f8:	20000560 	.word	0x20000560
 80045fc:	0800f818 	.word	0x0800f818
 8004600:	0800f81c 	.word	0x0800f81c
 8004604:	0800f828 	.word	0x0800f828
 8004608:	0800f85c 	.word	0x0800f85c
 800460c:	0800f868 	.word	0x0800f868
 8004610:	0800f874 	.word	0x0800f874
 8004614:	0800f880 	.word	0x0800f880
 8004618:	0800f890 	.word	0x0800f890
 800461c:	0800f89c 	.word	0x0800f89c
 8004620:	0800f8a8 	.word	0x0800f8a8
 8004624:	0800f8c4 	.word	0x0800f8c4
 8004628:	0800f8dc 	.word	0x0800f8dc
 800462c:	200000e4 	.word	0x200000e4
 8004630:	0800f8e8 	.word	0x0800f8e8
 8004634:	0800f904 	.word	0x0800f904
 8004638:	0800f920 	.word	0x0800f920
 800463c:	0800f934 	.word	0x0800f934
 8004640:	0800f954 	.word	0x0800f954
 8004644:	0800f978 	.word	0x0800f978
 8004648:	0800f998 	.word	0x0800f998
 800464c:	0800f9b8 	.word	0x0800f9b8
 8004650:	0800f9e8 	.word	0x0800f9e8
 8004654:	0800fa10 	.word	0x0800fa10

08004658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b0a0      	sub	sp, #128	; 0x80
 800465c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800465e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8004662:	2230      	movs	r2, #48	; 0x30
 8004664:	2100      	movs	r1, #0
 8004666:	4618      	mov	r0, r3
 8004668:	f009 fc01 	bl	800de6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800466c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004670:	2200      	movs	r2, #0
 8004672:	601a      	str	r2, [r3, #0]
 8004674:	605a      	str	r2, [r3, #4]
 8004676:	609a      	str	r2, [r3, #8]
 8004678:	60da      	str	r2, [r3, #12]
 800467a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800467c:	f107 030c 	add.w	r3, r7, #12
 8004680:	2230      	movs	r2, #48	; 0x30
 8004682:	2100      	movs	r1, #0
 8004684:	4618      	mov	r0, r3
 8004686:	f009 fbf2 	bl	800de6e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800468a:	2300      	movs	r3, #0
 800468c:	60bb      	str	r3, [r7, #8]
 800468e:	4b32      	ldr	r3, [pc, #200]	; (8004758 <SystemClock_Config+0x100>)
 8004690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004692:	4a31      	ldr	r2, [pc, #196]	; (8004758 <SystemClock_Config+0x100>)
 8004694:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004698:	6413      	str	r3, [r2, #64]	; 0x40
 800469a:	4b2f      	ldr	r3, [pc, #188]	; (8004758 <SystemClock_Config+0x100>)
 800469c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046a2:	60bb      	str	r3, [r7, #8]
 80046a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80046a6:	2300      	movs	r3, #0
 80046a8:	607b      	str	r3, [r7, #4]
 80046aa:	4b2c      	ldr	r3, [pc, #176]	; (800475c <SystemClock_Config+0x104>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a2b      	ldr	r2, [pc, #172]	; (800475c <SystemClock_Config+0x104>)
 80046b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80046b4:	6013      	str	r3, [r2, #0]
 80046b6:	4b29      	ldr	r3, [pc, #164]	; (800475c <SystemClock_Config+0x104>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80046be:	607b      	str	r3, [r7, #4]
 80046c0:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80046c2:	2301      	movs	r3, #1
 80046c4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80046c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80046ca:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80046cc:	2302      	movs	r3, #2
 80046ce:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80046d0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80046d4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80046d6:	2308      	movs	r3, #8
 80046d8:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 336;
 80046da:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80046de:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80046e0:	2302      	movs	r3, #2
 80046e2:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80046e4:	2307      	movs	r3, #7
 80046e6:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80046e8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80046ec:	4618      	mov	r0, r3
 80046ee:	f004 fd87 	bl	8009200 <HAL_RCC_OscConfig>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d001      	beq.n	80046fc <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80046f8:	f000 f844 	bl	8004784 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80046fc:	230f      	movs	r3, #15
 80046fe:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004700:	2302      	movs	r3, #2
 8004702:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004704:	2300      	movs	r3, #0
 8004706:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004708:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800470c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800470e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004712:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004714:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004718:	2105      	movs	r1, #5
 800471a:	4618      	mov	r0, r3
 800471c:	f004 ffe0 	bl	80096e0 <HAL_RCC_ClockConfig>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8004726:	f000 f82d 	bl	8004784 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800472a:	2308      	movs	r3, #8
 800472c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 432;
 800472e:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8004732:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8004734:	2302      	movs	r3, #2
 8004736:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8004738:	2300      	movs	r3, #0
 800473a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800473c:	f107 030c 	add.w	r3, r7, #12
 8004740:	4618      	mov	r0, r3
 8004742:	f005 f9f1 	bl	8009b28 <HAL_RCCEx_PeriphCLKConfig>
 8004746:	4603      	mov	r3, r0
 8004748:	2b00      	cmp	r3, #0
 800474a:	d001      	beq.n	8004750 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 800474c:	f000 f81a 	bl	8004784 <Error_Handler>
  }
}
 8004750:	bf00      	nop
 8004752:	3780      	adds	r7, #128	; 0x80
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	40023800 	.word	0x40023800
 800475c:	40007000 	.word	0x40007000

08004760 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a04      	ldr	r2, [pc, #16]	; (8004780 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d101      	bne.n	8004776 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004772:	f001 fb3f 	bl	8005df4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */


  /* USER CODE END Callback 1 */
}
 8004776:	bf00      	nop
 8004778:	3708      	adds	r7, #8
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	40001000 	.word	0x40001000

08004784 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004788:	bf00      	nop
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
	...

08004794 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8004798:	4b18      	ldr	r3, [pc, #96]	; (80047fc <MX_SPI5_Init+0x68>)
 800479a:	4a19      	ldr	r2, [pc, #100]	; (8004800 <MX_SPI5_Init+0x6c>)
 800479c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800479e:	4b17      	ldr	r3, [pc, #92]	; (80047fc <MX_SPI5_Init+0x68>)
 80047a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80047a4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_1LINE;
 80047a6:	4b15      	ldr	r3, [pc, #84]	; (80047fc <MX_SPI5_Init+0x68>)
 80047a8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80047ac:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80047ae:	4b13      	ldr	r3, [pc, #76]	; (80047fc <MX_SPI5_Init+0x68>)
 80047b0:	2200      	movs	r2, #0
 80047b2:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80047b4:	4b11      	ldr	r3, [pc, #68]	; (80047fc <MX_SPI5_Init+0x68>)
 80047b6:	2200      	movs	r2, #0
 80047b8:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80047ba:	4b10      	ldr	r3, [pc, #64]	; (80047fc <MX_SPI5_Init+0x68>)
 80047bc:	2200      	movs	r2, #0
 80047be:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80047c0:	4b0e      	ldr	r3, [pc, #56]	; (80047fc <MX_SPI5_Init+0x68>)
 80047c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047c6:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80047c8:	4b0c      	ldr	r3, [pc, #48]	; (80047fc <MX_SPI5_Init+0x68>)
 80047ca:	2218      	movs	r2, #24
 80047cc:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80047ce:	4b0b      	ldr	r3, [pc, #44]	; (80047fc <MX_SPI5_Init+0x68>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80047d4:	4b09      	ldr	r3, [pc, #36]	; (80047fc <MX_SPI5_Init+0x68>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047da:	4b08      	ldr	r3, [pc, #32]	; (80047fc <MX_SPI5_Init+0x68>)
 80047dc:	2200      	movs	r2, #0
 80047de:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80047e0:	4b06      	ldr	r3, [pc, #24]	; (80047fc <MX_SPI5_Init+0x68>)
 80047e2:	220a      	movs	r2, #10
 80047e4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80047e6:	4805      	ldr	r0, [pc, #20]	; (80047fc <MX_SPI5_Init+0x68>)
 80047e8:	f005 fbdb 	bl	8009fa2 <HAL_SPI_Init>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d001      	beq.n	80047f6 <MX_SPI5_Init+0x62>
  {
    Error_Handler();
 80047f2:	f7ff ffc7 	bl	8004784 <Error_Handler>
  }

}
 80047f6:	bf00      	nop
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	200005a4 	.word	0x200005a4
 8004800:	40015000 	.word	0x40015000

08004804 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b08a      	sub	sp, #40	; 0x28
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800480c:	f107 0314 	add.w	r3, r7, #20
 8004810:	2200      	movs	r2, #0
 8004812:	601a      	str	r2, [r3, #0]
 8004814:	605a      	str	r2, [r3, #4]
 8004816:	609a      	str	r2, [r3, #8]
 8004818:	60da      	str	r2, [r3, #12]
 800481a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a19      	ldr	r2, [pc, #100]	; (8004888 <HAL_SPI_MspInit+0x84>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d12c      	bne.n	8004880 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8004826:	2300      	movs	r3, #0
 8004828:	613b      	str	r3, [r7, #16]
 800482a:	4b18      	ldr	r3, [pc, #96]	; (800488c <HAL_SPI_MspInit+0x88>)
 800482c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800482e:	4a17      	ldr	r2, [pc, #92]	; (800488c <HAL_SPI_MspInit+0x88>)
 8004830:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004834:	6453      	str	r3, [r2, #68]	; 0x44
 8004836:	4b15      	ldr	r3, [pc, #84]	; (800488c <HAL_SPI_MspInit+0x88>)
 8004838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800483a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800483e:	613b      	str	r3, [r7, #16]
 8004840:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004842:	2300      	movs	r3, #0
 8004844:	60fb      	str	r3, [r7, #12]
 8004846:	4b11      	ldr	r3, [pc, #68]	; (800488c <HAL_SPI_MspInit+0x88>)
 8004848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484a:	4a10      	ldr	r2, [pc, #64]	; (800488c <HAL_SPI_MspInit+0x88>)
 800484c:	f043 0320 	orr.w	r3, r3, #32
 8004850:	6313      	str	r3, [r2, #48]	; 0x30
 8004852:	4b0e      	ldr	r3, [pc, #56]	; (800488c <HAL_SPI_MspInit+0x88>)
 8004854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004856:	f003 0320 	and.w	r3, r3, #32
 800485a:	60fb      	str	r3, [r7, #12]
 800485c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 800485e:	f44f 7360 	mov.w	r3, #896	; 0x380
 8004862:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004864:	2302      	movs	r3, #2
 8004866:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004868:	2300      	movs	r3, #0
 800486a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800486c:	2300      	movs	r3, #0
 800486e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8004870:	2305      	movs	r3, #5
 8004872:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004874:	f107 0314 	add.w	r3, r7, #20
 8004878:	4619      	mov	r1, r3
 800487a:	4805      	ldr	r0, [pc, #20]	; (8004890 <HAL_SPI_MspInit+0x8c>)
 800487c:	f002 fb84 	bl	8006f88 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8004880:	bf00      	nop
 8004882:	3728      	adds	r7, #40	; 0x28
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40015000 	.word	0x40015000
 800488c:	40023800 	.word	0x40023800
 8004890:	40021400 	.word	0x40021400

08004894 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI5)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a08      	ldr	r2, [pc, #32]	; (80048c4 <HAL_SPI_MspDeInit+0x30>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d10a      	bne.n	80048bc <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80048a6:	4b08      	ldr	r3, [pc, #32]	; (80048c8 <HAL_SPI_MspDeInit+0x34>)
 80048a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048aa:	4a07      	ldr	r2, [pc, #28]	; (80048c8 <HAL_SPI_MspDeInit+0x34>)
 80048ac:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80048b0:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 80048b2:	f44f 7160 	mov.w	r1, #896	; 0x380
 80048b6:	4805      	ldr	r0, [pc, #20]	; (80048cc <HAL_SPI_MspDeInit+0x38>)
 80048b8:	f002 fd10 	bl	80072dc <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }
}
 80048bc:	bf00      	nop
 80048be:	3708      	adds	r7, #8
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	40015000 	.word	0x40015000
 80048c8:	40023800 	.word	0x40023800
 80048cc:	40021400 	.word	0x40021400

080048d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048d6:	2300      	movs	r3, #0
 80048d8:	607b      	str	r3, [r7, #4]
 80048da:	4b12      	ldr	r3, [pc, #72]	; (8004924 <HAL_MspInit+0x54>)
 80048dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048de:	4a11      	ldr	r2, [pc, #68]	; (8004924 <HAL_MspInit+0x54>)
 80048e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048e4:	6453      	str	r3, [r2, #68]	; 0x44
 80048e6:	4b0f      	ldr	r3, [pc, #60]	; (8004924 <HAL_MspInit+0x54>)
 80048e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048ee:	607b      	str	r3, [r7, #4]
 80048f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80048f2:	2300      	movs	r3, #0
 80048f4:	603b      	str	r3, [r7, #0]
 80048f6:	4b0b      	ldr	r3, [pc, #44]	; (8004924 <HAL_MspInit+0x54>)
 80048f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fa:	4a0a      	ldr	r2, [pc, #40]	; (8004924 <HAL_MspInit+0x54>)
 80048fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004900:	6413      	str	r3, [r2, #64]	; 0x40
 8004902:	4b08      	ldr	r3, [pc, #32]	; (8004924 <HAL_MspInit+0x54>)
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800490a:	603b      	str	r3, [r7, #0]
 800490c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800490e:	2200      	movs	r2, #0
 8004910:	210f      	movs	r1, #15
 8004912:	f06f 0001 	mvn.w	r0, #1
 8004916:	f001 fb67 	bl	8005fe8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800491a:	bf00      	nop
 800491c:	3708      	adds	r7, #8
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	40023800 	.word	0x40023800

08004928 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b08c      	sub	sp, #48	; 0x30
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004930:	2300      	movs	r3, #0
 8004932:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004934:	2300      	movs	r3, #0
 8004936:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004938:	2200      	movs	r2, #0
 800493a:	6879      	ldr	r1, [r7, #4]
 800493c:	2036      	movs	r0, #54	; 0x36
 800493e:	f001 fb53 	bl	8005fe8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004942:	2036      	movs	r0, #54	; 0x36
 8004944:	f001 fb6c 	bl	8006020 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004948:	2300      	movs	r3, #0
 800494a:	60fb      	str	r3, [r7, #12]
 800494c:	4b1f      	ldr	r3, [pc, #124]	; (80049cc <HAL_InitTick+0xa4>)
 800494e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004950:	4a1e      	ldr	r2, [pc, #120]	; (80049cc <HAL_InitTick+0xa4>)
 8004952:	f043 0310 	orr.w	r3, r3, #16
 8004956:	6413      	str	r3, [r2, #64]	; 0x40
 8004958:	4b1c      	ldr	r3, [pc, #112]	; (80049cc <HAL_InitTick+0xa4>)
 800495a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495c:	f003 0310 	and.w	r3, r3, #16
 8004960:	60fb      	str	r3, [r7, #12]
 8004962:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004964:	f107 0210 	add.w	r2, r7, #16
 8004968:	f107 0314 	add.w	r3, r7, #20
 800496c:	4611      	mov	r1, r2
 800496e:	4618      	mov	r0, r3
 8004970:	f005 f8a8 	bl	8009ac4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8004974:	f005 f87e 	bl	8009a74 <HAL_RCC_GetPCLK1Freq>
 8004978:	4603      	mov	r3, r0
 800497a:	005b      	lsls	r3, r3, #1
 800497c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800497e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004980:	4a13      	ldr	r2, [pc, #76]	; (80049d0 <HAL_InitTick+0xa8>)
 8004982:	fba2 2303 	umull	r2, r3, r2, r3
 8004986:	0c9b      	lsrs	r3, r3, #18
 8004988:	3b01      	subs	r3, #1
 800498a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800498c:	4b11      	ldr	r3, [pc, #68]	; (80049d4 <HAL_InitTick+0xac>)
 800498e:	4a12      	ldr	r2, [pc, #72]	; (80049d8 <HAL_InitTick+0xb0>)
 8004990:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8004992:	4b10      	ldr	r3, [pc, #64]	; (80049d4 <HAL_InitTick+0xac>)
 8004994:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004998:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800499a:	4a0e      	ldr	r2, [pc, #56]	; (80049d4 <HAL_InitTick+0xac>)
 800499c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80049a0:	4b0c      	ldr	r3, [pc, #48]	; (80049d4 <HAL_InitTick+0xac>)
 80049a2:	2200      	movs	r2, #0
 80049a4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049a6:	4b0b      	ldr	r3, [pc, #44]	; (80049d4 <HAL_InitTick+0xac>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80049ac:	4809      	ldr	r0, [pc, #36]	; (80049d4 <HAL_InitTick+0xac>)
 80049ae:	f006 f883 	bl	800aab8 <HAL_TIM_Base_Init>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d104      	bne.n	80049c2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80049b8:	4806      	ldr	r0, [pc, #24]	; (80049d4 <HAL_InitTick+0xac>)
 80049ba:	f006 f8a8 	bl	800ab0e <HAL_TIM_Base_Start_IT>
 80049be:	4603      	mov	r3, r0
 80049c0:	e000      	b.n	80049c4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3730      	adds	r7, #48	; 0x30
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	40023800 	.word	0x40023800
 80049d0:	431bde83 	.word	0x431bde83
 80049d4:	200005fc 	.word	0x200005fc
 80049d8:	40001000 	.word	0x40001000

080049dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80049dc:	b480      	push	{r7}
 80049de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80049e0:	bf00      	nop
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr

080049ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80049ea:	b480      	push	{r7}
 80049ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80049ee:	e7fe      	b.n	80049ee <HardFault_Handler+0x4>

080049f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80049f0:	b480      	push	{r7}
 80049f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80049f4:	e7fe      	b.n	80049f4 <MemManage_Handler+0x4>

080049f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80049f6:	b480      	push	{r7}
 80049f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80049fa:	e7fe      	b.n	80049fa <BusFault_Handler+0x4>

080049fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80049fc:	b480      	push	{r7}
 80049fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004a00:	e7fe      	b.n	8004a00 <UsageFault_Handler+0x4>

08004a02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004a02:	b480      	push	{r7}
 8004a04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004a06:	bf00      	nop
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004a14:	4802      	ldr	r0, [pc, #8]	; (8004a20 <USART1_IRQHandler+0x10>)
 8004a16:	f006 fdb5 	bl	800b584 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004a1a:	bf00      	nop
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	bf00      	nop
 8004a20:	20000560 	.word	0x20000560

08004a24 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004a28:	4802      	ldr	r0, [pc, #8]	; (8004a34 <TIM6_DAC_IRQHandler+0x10>)
 8004a2a:	f006 f894 	bl	800ab56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004a2e:	bf00      	nop
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	200005fc 	.word	0x200005fc

08004a38 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004a3c:	4802      	ldr	r0, [pc, #8]	; (8004a48 <DMA2_Stream2_IRQHandler+0x10>)
 8004a3e:	f001 fc9f 	bl	8006380 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004a42:	bf00      	nop
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	20000500 	.word	0x20000500

08004a4c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8004a50:	4802      	ldr	r0, [pc, #8]	; (8004a5c <OTG_HS_IRQHandler+0x10>)
 8004a52:	f002 fd66 	bl	8007522 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8004a56:	bf00      	nop
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	2000072c 	.word	0x2000072c

08004a60 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8004a64:	4802      	ldr	r0, [pc, #8]	; (8004a70 <DMA2D_IRQHandler+0x10>)
 8004a66:	f002 f850 	bl	8006b0a <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8004a6a:	bf00      	nop
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	20000390 	.word	0x20000390

08004a74 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b086      	sub	sp, #24
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a80:	2300      	movs	r3, #0
 8004a82:	617b      	str	r3, [r7, #20]
 8004a84:	e00a      	b.n	8004a9c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004a86:	f3af 8000 	nop.w
 8004a8a:	4601      	mov	r1, r0
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	1c5a      	adds	r2, r3, #1
 8004a90:	60ba      	str	r2, [r7, #8]
 8004a92:	b2ca      	uxtb	r2, r1
 8004a94:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	3301      	adds	r3, #1
 8004a9a:	617b      	str	r3, [r7, #20]
 8004a9c:	697a      	ldr	r2, [r7, #20]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	dbf0      	blt.n	8004a86 <_read+0x12>
	}

return len;
 8004aa4:	687b      	ldr	r3, [r7, #4]
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3718      	adds	r7, #24
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}

08004aae <_close>:
	}
	return len;
}

int _close(int file)
{
 8004aae:	b480      	push	{r7}
 8004ab0:	b083      	sub	sp, #12
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
	return -1;
 8004ab6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	370c      	adds	r7, #12
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr

08004ac6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
 8004ace:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004ad6:	605a      	str	r2, [r3, #4]
	return 0;
 8004ad8:	2300      	movs	r3, #0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	370c      	adds	r7, #12
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <_isatty>:

int _isatty(int file)
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b083      	sub	sp, #12
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
	return 1;
 8004aee:	2301      	movs	r3, #1
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
	return 0;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3714      	adds	r7, #20
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
	...

08004b18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b086      	sub	sp, #24
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b20:	4a14      	ldr	r2, [pc, #80]	; (8004b74 <_sbrk+0x5c>)
 8004b22:	4b15      	ldr	r3, [pc, #84]	; (8004b78 <_sbrk+0x60>)
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b2c:	4b13      	ldr	r3, [pc, #76]	; (8004b7c <_sbrk+0x64>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d102      	bne.n	8004b3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b34:	4b11      	ldr	r3, [pc, #68]	; (8004b7c <_sbrk+0x64>)
 8004b36:	4a12      	ldr	r2, [pc, #72]	; (8004b80 <_sbrk+0x68>)
 8004b38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b3a:	4b10      	ldr	r3, [pc, #64]	; (8004b7c <_sbrk+0x64>)
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4413      	add	r3, r2
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d207      	bcs.n	8004b58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004b48:	f009 f95c 	bl	800de04 <__errno>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	230c      	movs	r3, #12
 8004b50:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8004b52:	f04f 33ff 	mov.w	r3, #4294967295
 8004b56:	e009      	b.n	8004b6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004b58:	4b08      	ldr	r3, [pc, #32]	; (8004b7c <_sbrk+0x64>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004b5e:	4b07      	ldr	r3, [pc, #28]	; (8004b7c <_sbrk+0x64>)
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4413      	add	r3, r2
 8004b66:	4a05      	ldr	r2, [pc, #20]	; (8004b7c <_sbrk+0x64>)
 8004b68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3718      	adds	r7, #24
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	20030000 	.word	0x20030000
 8004b78:	00000400 	.word	0x00000400
 8004b7c:	200000e8 	.word	0x200000e8
 8004b80:	200009f8 	.word	0x200009f8

08004b84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004b84:	b480      	push	{r7}
 8004b86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004b88:	4b08      	ldr	r3, [pc, #32]	; (8004bac <SystemInit+0x28>)
 8004b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b8e:	4a07      	ldr	r2, [pc, #28]	; (8004bac <SystemInit+0x28>)
 8004b90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004b94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004b98:	4b04      	ldr	r3, [pc, #16]	; (8004bac <SystemInit+0x28>)
 8004b9a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004b9e:	609a      	str	r2, [r3, #8]
#endif
}
 8004ba0:	bf00      	nop
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop
 8004bac:	e000ed00 	.word	0xe000ed00

08004bb0 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b086      	sub	sp, #24
 8004bb4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004bb6:	f107 0308 	add.w	r3, r7, #8
 8004bba:	2200      	movs	r2, #0
 8004bbc:	601a      	str	r2, [r3, #0]
 8004bbe:	605a      	str	r2, [r3, #4]
 8004bc0:	609a      	str	r2, [r3, #8]
 8004bc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004bc4:	463b      	mov	r3, r7
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	601a      	str	r2, [r3, #0]
 8004bca:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8004bcc:	4b1e      	ldr	r3, [pc, #120]	; (8004c48 <MX_TIM1_Init+0x98>)
 8004bce:	4a1f      	ldr	r2, [pc, #124]	; (8004c4c <MX_TIM1_Init+0x9c>)
 8004bd0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004bd2:	4b1d      	ldr	r3, [pc, #116]	; (8004c48 <MX_TIM1_Init+0x98>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bd8:	4b1b      	ldr	r3, [pc, #108]	; (8004c48 <MX_TIM1_Init+0x98>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004bde:	4b1a      	ldr	r3, [pc, #104]	; (8004c48 <MX_TIM1_Init+0x98>)
 8004be0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004be4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004be6:	4b18      	ldr	r3, [pc, #96]	; (8004c48 <MX_TIM1_Init+0x98>)
 8004be8:	2200      	movs	r2, #0
 8004bea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004bec:	4b16      	ldr	r3, [pc, #88]	; (8004c48 <MX_TIM1_Init+0x98>)
 8004bee:	2200      	movs	r2, #0
 8004bf0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004bf2:	4b15      	ldr	r3, [pc, #84]	; (8004c48 <MX_TIM1_Init+0x98>)
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004bf8:	4813      	ldr	r0, [pc, #76]	; (8004c48 <MX_TIM1_Init+0x98>)
 8004bfa:	f005 ff5d 	bl	800aab8 <HAL_TIM_Base_Init>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d001      	beq.n	8004c08 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8004c04:	f7ff fdbe 	bl	8004784 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c0c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004c0e:	f107 0308 	add.w	r3, r7, #8
 8004c12:	4619      	mov	r1, r3
 8004c14:	480c      	ldr	r0, [pc, #48]	; (8004c48 <MX_TIM1_Init+0x98>)
 8004c16:	f006 f8a6 	bl	800ad66 <HAL_TIM_ConfigClockSource>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d001      	beq.n	8004c24 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8004c20:	f7ff fdb0 	bl	8004784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c24:	2300      	movs	r3, #0
 8004c26:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004c2c:	463b      	mov	r3, r7
 8004c2e:	4619      	mov	r1, r3
 8004c30:	4805      	ldr	r0, [pc, #20]	; (8004c48 <MX_TIM1_Init+0x98>)
 8004c32:	f006 fab1 	bl	800b198 <HAL_TIMEx_MasterConfigSynchronization>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d001      	beq.n	8004c40 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8004c3c:	f7ff fda2 	bl	8004784 <Error_Handler>
  }

}
 8004c40:	bf00      	nop
 8004c42:	3718      	adds	r7, #24
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	2000063c 	.word	0x2000063c
 8004c4c:	40010000 	.word	0x40010000

08004c50 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b085      	sub	sp, #20
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a0b      	ldr	r2, [pc, #44]	; (8004c8c <HAL_TIM_Base_MspInit+0x3c>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d10d      	bne.n	8004c7e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004c62:	2300      	movs	r3, #0
 8004c64:	60fb      	str	r3, [r7, #12]
 8004c66:	4b0a      	ldr	r3, [pc, #40]	; (8004c90 <HAL_TIM_Base_MspInit+0x40>)
 8004c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c6a:	4a09      	ldr	r2, [pc, #36]	; (8004c90 <HAL_TIM_Base_MspInit+0x40>)
 8004c6c:	f043 0301 	orr.w	r3, r3, #1
 8004c70:	6453      	str	r3, [r2, #68]	; 0x44
 8004c72:	4b07      	ldr	r3, [pc, #28]	; (8004c90 <HAL_TIM_Base_MspInit+0x40>)
 8004c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c76:	f003 0301 	and.w	r3, r3, #1
 8004c7a:	60fb      	str	r3, [r7, #12]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8004c7e:	bf00      	nop
 8004c80:	3714      	adds	r7, #20
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr
 8004c8a:	bf00      	nop
 8004c8c:	40010000 	.word	0x40010000
 8004c90:	40023800 	.word	0x40023800

08004c94 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8004c98:	4b11      	ldr	r3, [pc, #68]	; (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004c9a:	4a12      	ldr	r2, [pc, #72]	; (8004ce4 <MX_USART1_UART_Init+0x50>)
 8004c9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004c9e:	4b10      	ldr	r3, [pc, #64]	; (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004ca0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004ca4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004ca6:	4b0e      	ldr	r3, [pc, #56]	; (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004cac:	4b0c      	ldr	r3, [pc, #48]	; (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004cb2:	4b0b      	ldr	r3, [pc, #44]	; (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004cb8:	4b09      	ldr	r3, [pc, #36]	; (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004cba:	220c      	movs	r2, #12
 8004cbc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004cbe:	4b08      	ldr	r3, [pc, #32]	; (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004cc4:	4b06      	ldr	r3, [pc, #24]	; (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004cca:	4805      	ldr	r0, [pc, #20]	; (8004ce0 <MX_USART1_UART_Init+0x4c>)
 8004ccc:	f006 faf4 	bl	800b2b8 <HAL_UART_Init>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d001      	beq.n	8004cda <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004cd6:	f7ff fd55 	bl	8004784 <Error_Handler>
  }

}
 8004cda:	bf00      	nop
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	20000560 	.word	0x20000560
 8004ce4:	40011000 	.word	0x40011000

08004ce8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b08a      	sub	sp, #40	; 0x28
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cf0:	f107 0314 	add.w	r3, r7, #20
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	601a      	str	r2, [r3, #0]
 8004cf8:	605a      	str	r2, [r3, #4]
 8004cfa:	609a      	str	r2, [r3, #8]
 8004cfc:	60da      	str	r2, [r3, #12]
 8004cfe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a35      	ldr	r2, [pc, #212]	; (8004ddc <HAL_UART_MspInit+0xf4>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d163      	bne.n	8004dd2 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	613b      	str	r3, [r7, #16]
 8004d0e:	4b34      	ldr	r3, [pc, #208]	; (8004de0 <HAL_UART_MspInit+0xf8>)
 8004d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d12:	4a33      	ldr	r2, [pc, #204]	; (8004de0 <HAL_UART_MspInit+0xf8>)
 8004d14:	f043 0310 	orr.w	r3, r3, #16
 8004d18:	6453      	str	r3, [r2, #68]	; 0x44
 8004d1a:	4b31      	ldr	r3, [pc, #196]	; (8004de0 <HAL_UART_MspInit+0xf8>)
 8004d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d1e:	f003 0310 	and.w	r3, r3, #16
 8004d22:	613b      	str	r3, [r7, #16]
 8004d24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d26:	2300      	movs	r3, #0
 8004d28:	60fb      	str	r3, [r7, #12]
 8004d2a:	4b2d      	ldr	r3, [pc, #180]	; (8004de0 <HAL_UART_MspInit+0xf8>)
 8004d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d2e:	4a2c      	ldr	r2, [pc, #176]	; (8004de0 <HAL_UART_MspInit+0xf8>)
 8004d30:	f043 0301 	orr.w	r3, r3, #1
 8004d34:	6313      	str	r3, [r2, #48]	; 0x30
 8004d36:	4b2a      	ldr	r3, [pc, #168]	; (8004de0 <HAL_UART_MspInit+0xf8>)
 8004d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	60fb      	str	r3, [r7, #12]
 8004d40:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8004d42:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004d46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d48:	2302      	movs	r3, #2
 8004d4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d50:	2303      	movs	r3, #3
 8004d52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004d54:	2307      	movs	r3, #7
 8004d56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d58:	f107 0314 	add.w	r3, r7, #20
 8004d5c:	4619      	mov	r1, r3
 8004d5e:	4821      	ldr	r0, [pc, #132]	; (8004de4 <HAL_UART_MspInit+0xfc>)
 8004d60:	f002 f912 	bl	8006f88 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004d64:	4b20      	ldr	r3, [pc, #128]	; (8004de8 <HAL_UART_MspInit+0x100>)
 8004d66:	4a21      	ldr	r2, [pc, #132]	; (8004dec <HAL_UART_MspInit+0x104>)
 8004d68:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004d6a:	4b1f      	ldr	r3, [pc, #124]	; (8004de8 <HAL_UART_MspInit+0x100>)
 8004d6c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004d70:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d72:	4b1d      	ldr	r3, [pc, #116]	; (8004de8 <HAL_UART_MspInit+0x100>)
 8004d74:	2200      	movs	r2, #0
 8004d76:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d78:	4b1b      	ldr	r3, [pc, #108]	; (8004de8 <HAL_UART_MspInit+0x100>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d7e:	4b1a      	ldr	r3, [pc, #104]	; (8004de8 <HAL_UART_MspInit+0x100>)
 8004d80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d84:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d86:	4b18      	ldr	r3, [pc, #96]	; (8004de8 <HAL_UART_MspInit+0x100>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d8c:	4b16      	ldr	r3, [pc, #88]	; (8004de8 <HAL_UART_MspInit+0x100>)
 8004d8e:	2200      	movs	r2, #0
 8004d90:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004d92:	4b15      	ldr	r3, [pc, #84]	; (8004de8 <HAL_UART_MspInit+0x100>)
 8004d94:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004d98:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004d9a:	4b13      	ldr	r3, [pc, #76]	; (8004de8 <HAL_UART_MspInit+0x100>)
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004da0:	4b11      	ldr	r3, [pc, #68]	; (8004de8 <HAL_UART_MspInit+0x100>)
 8004da2:	2200      	movs	r2, #0
 8004da4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004da6:	4810      	ldr	r0, [pc, #64]	; (8004de8 <HAL_UART_MspInit+0x100>)
 8004da8:	f001 f964 	bl	8006074 <HAL_DMA_Init>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d001      	beq.n	8004db6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8004db2:	f7ff fce7 	bl	8004784 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a0b      	ldr	r2, [pc, #44]	; (8004de8 <HAL_UART_MspInit+0x100>)
 8004dba:	635a      	str	r2, [r3, #52]	; 0x34
 8004dbc:	4a0a      	ldr	r2, [pc, #40]	; (8004de8 <HAL_UART_MspInit+0x100>)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	2100      	movs	r1, #0
 8004dc6:	2025      	movs	r0, #37	; 0x25
 8004dc8:	f001 f90e 	bl	8005fe8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004dcc:	2025      	movs	r0, #37	; 0x25
 8004dce:	f001 f927 	bl	8006020 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004dd2:	bf00      	nop
 8004dd4:	3728      	adds	r7, #40	; 0x28
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	40011000 	.word	0x40011000
 8004de0:	40023800 	.word	0x40023800
 8004de4:	40020000 	.word	0x40020000
 8004de8:	20000500 	.word	0x20000500
 8004dec:	40026440 	.word	0x40026440

08004df0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8004df0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004e28 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004df4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004df6:	e003      	b.n	8004e00 <LoopCopyDataInit>

08004df8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004df8:	4b0c      	ldr	r3, [pc, #48]	; (8004e2c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004dfa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004dfc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004dfe:	3104      	adds	r1, #4

08004e00 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004e00:	480b      	ldr	r0, [pc, #44]	; (8004e30 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004e02:	4b0c      	ldr	r3, [pc, #48]	; (8004e34 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004e04:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004e06:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004e08:	d3f6      	bcc.n	8004df8 <CopyDataInit>
  ldr  r2, =_sbss
 8004e0a:	4a0b      	ldr	r2, [pc, #44]	; (8004e38 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004e0c:	e002      	b.n	8004e14 <LoopFillZerobss>

08004e0e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004e0e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004e10:	f842 3b04 	str.w	r3, [r2], #4

08004e14 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004e14:	4b09      	ldr	r3, [pc, #36]	; (8004e3c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004e16:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004e18:	d3f9      	bcc.n	8004e0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004e1a:	f7ff feb3 	bl	8004b84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e1e:	f008 fff7 	bl	800de10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e22:	f7ff fad9 	bl	80043d8 <main>
  bx  lr    
 8004e26:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004e28:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8004e2c:	08011760 	.word	0x08011760
  ldr  r0, =_sdata
 8004e30:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004e34:	200000c4 	.word	0x200000c4
  ldr  r2, =_sbss
 8004e38:	200000c4 	.word	0x200000c4
  ldr  r3, = _ebss
 8004e3c:	200009f4 	.word	0x200009f4

08004e40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004e40:	e7fe      	b.n	8004e40 <ADC_IRQHandler>

08004e42 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8004e42:	b580      	push	{r7, lr}
 8004e44:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8004e46:	f000 fa5d 	bl	8005304 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8004e4a:	20ca      	movs	r0, #202	; 0xca
 8004e4c:	f000 f95d 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8004e50:	20c3      	movs	r0, #195	; 0xc3
 8004e52:	f000 f967 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8004e56:	2008      	movs	r0, #8
 8004e58:	f000 f964 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8004e5c:	2050      	movs	r0, #80	; 0x50
 8004e5e:	f000 f961 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8004e62:	20cf      	movs	r0, #207	; 0xcf
 8004e64:	f000 f951 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8004e68:	2000      	movs	r0, #0
 8004e6a:	f000 f95b 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8004e6e:	20c1      	movs	r0, #193	; 0xc1
 8004e70:	f000 f958 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8004e74:	2030      	movs	r0, #48	; 0x30
 8004e76:	f000 f955 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8004e7a:	20ed      	movs	r0, #237	; 0xed
 8004e7c:	f000 f945 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8004e80:	2064      	movs	r0, #100	; 0x64
 8004e82:	f000 f94f 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8004e86:	2003      	movs	r0, #3
 8004e88:	f000 f94c 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8004e8c:	2012      	movs	r0, #18
 8004e8e:	f000 f949 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8004e92:	2081      	movs	r0, #129	; 0x81
 8004e94:	f000 f946 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8004e98:	20e8      	movs	r0, #232	; 0xe8
 8004e9a:	f000 f936 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8004e9e:	2085      	movs	r0, #133	; 0x85
 8004ea0:	f000 f940 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8004ea4:	2000      	movs	r0, #0
 8004ea6:	f000 f93d 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8004eaa:	2078      	movs	r0, #120	; 0x78
 8004eac:	f000 f93a 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8004eb0:	20cb      	movs	r0, #203	; 0xcb
 8004eb2:	f000 f92a 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8004eb6:	2039      	movs	r0, #57	; 0x39
 8004eb8:	f000 f934 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8004ebc:	202c      	movs	r0, #44	; 0x2c
 8004ebe:	f000 f931 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8004ec2:	2000      	movs	r0, #0
 8004ec4:	f000 f92e 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8004ec8:	2034      	movs	r0, #52	; 0x34
 8004eca:	f000 f92b 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8004ece:	2002      	movs	r0, #2
 8004ed0:	f000 f928 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8004ed4:	20f7      	movs	r0, #247	; 0xf7
 8004ed6:	f000 f918 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8004eda:	2020      	movs	r0, #32
 8004edc:	f000 f922 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8004ee0:	20ea      	movs	r0, #234	; 0xea
 8004ee2:	f000 f912 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8004ee6:	2000      	movs	r0, #0
 8004ee8:	f000 f91c 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8004eec:	2000      	movs	r0, #0
 8004eee:	f000 f919 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8004ef2:	20b1      	movs	r0, #177	; 0xb1
 8004ef4:	f000 f909 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8004ef8:	2000      	movs	r0, #0
 8004efa:	f000 f913 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8004efe:	201b      	movs	r0, #27
 8004f00:	f000 f910 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8004f04:	20b6      	movs	r0, #182	; 0xb6
 8004f06:	f000 f900 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8004f0a:	200a      	movs	r0, #10
 8004f0c:	f000 f90a 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8004f10:	20a2      	movs	r0, #162	; 0xa2
 8004f12:	f000 f907 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8004f16:	20c0      	movs	r0, #192	; 0xc0
 8004f18:	f000 f8f7 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8004f1c:	2010      	movs	r0, #16
 8004f1e:	f000 f901 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8004f22:	20c1      	movs	r0, #193	; 0xc1
 8004f24:	f000 f8f1 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8004f28:	2010      	movs	r0, #16
 8004f2a:	f000 f8fb 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8004f2e:	20c5      	movs	r0, #197	; 0xc5
 8004f30:	f000 f8eb 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8004f34:	2045      	movs	r0, #69	; 0x45
 8004f36:	f000 f8f5 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8004f3a:	2015      	movs	r0, #21
 8004f3c:	f000 f8f2 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8004f40:	20c7      	movs	r0, #199	; 0xc7
 8004f42:	f000 f8e2 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8004f46:	2090      	movs	r0, #144	; 0x90
 8004f48:	f000 f8ec 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8004f4c:	2036      	movs	r0, #54	; 0x36
 8004f4e:	f000 f8dc 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8004f52:	20c8      	movs	r0, #200	; 0xc8
 8004f54:	f000 f8e6 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8004f58:	20f2      	movs	r0, #242	; 0xf2
 8004f5a:	f000 f8d6 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8004f5e:	2000      	movs	r0, #0
 8004f60:	f000 f8e0 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8004f64:	20b0      	movs	r0, #176	; 0xb0
 8004f66:	f000 f8d0 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8004f6a:	20c2      	movs	r0, #194	; 0xc2
 8004f6c:	f000 f8da 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8004f70:	20b6      	movs	r0, #182	; 0xb6
 8004f72:	f000 f8ca 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8004f76:	200a      	movs	r0, #10
 8004f78:	f000 f8d4 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8004f7c:	20a7      	movs	r0, #167	; 0xa7
 8004f7e:	f000 f8d1 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8004f82:	2027      	movs	r0, #39	; 0x27
 8004f84:	f000 f8ce 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8004f88:	2004      	movs	r0, #4
 8004f8a:	f000 f8cb 	bl	8005124 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8004f8e:	202a      	movs	r0, #42	; 0x2a
 8004f90:	f000 f8bb 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8004f94:	2000      	movs	r0, #0
 8004f96:	f000 f8c5 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8004f9a:	2000      	movs	r0, #0
 8004f9c:	f000 f8c2 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8004fa0:	2000      	movs	r0, #0
 8004fa2:	f000 f8bf 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8004fa6:	20ef      	movs	r0, #239	; 0xef
 8004fa8:	f000 f8bc 	bl	8005124 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8004fac:	202b      	movs	r0, #43	; 0x2b
 8004fae:	f000 f8ac 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8004fb2:	2000      	movs	r0, #0
 8004fb4:	f000 f8b6 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8004fb8:	2000      	movs	r0, #0
 8004fba:	f000 f8b3 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8004fbe:	2001      	movs	r0, #1
 8004fc0:	f000 f8b0 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8004fc4:	203f      	movs	r0, #63	; 0x3f
 8004fc6:	f000 f8ad 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8004fca:	20f6      	movs	r0, #246	; 0xf6
 8004fcc:	f000 f89d 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8004fd0:	2001      	movs	r0, #1
 8004fd2:	f000 f8a7 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8004fd6:	2000      	movs	r0, #0
 8004fd8:	f000 f8a4 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8004fdc:	2006      	movs	r0, #6
 8004fde:	f000 f8a1 	bl	8005124 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8004fe2:	202c      	movs	r0, #44	; 0x2c
 8004fe4:	f000 f891 	bl	800510a <ili9341_WriteReg>
  LCD_Delay(200);
 8004fe8:	20c8      	movs	r0, #200	; 0xc8
 8004fea:	f000 fa79 	bl	80054e0 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8004fee:	2026      	movs	r0, #38	; 0x26
 8004ff0:	f000 f88b 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8004ff4:	2001      	movs	r0, #1
 8004ff6:	f000 f895 	bl	8005124 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8004ffa:	20e0      	movs	r0, #224	; 0xe0
 8004ffc:	f000 f885 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8005000:	200f      	movs	r0, #15
 8005002:	f000 f88f 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8005006:	2029      	movs	r0, #41	; 0x29
 8005008:	f000 f88c 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 800500c:	2024      	movs	r0, #36	; 0x24
 800500e:	f000 f889 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8005012:	200c      	movs	r0, #12
 8005014:	f000 f886 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8005018:	200e      	movs	r0, #14
 800501a:	f000 f883 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 800501e:	2009      	movs	r0, #9
 8005020:	f000 f880 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8005024:	204e      	movs	r0, #78	; 0x4e
 8005026:	f000 f87d 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800502a:	2078      	movs	r0, #120	; 0x78
 800502c:	f000 f87a 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8005030:	203c      	movs	r0, #60	; 0x3c
 8005032:	f000 f877 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8005036:	2009      	movs	r0, #9
 8005038:	f000 f874 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 800503c:	2013      	movs	r0, #19
 800503e:	f000 f871 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8005042:	2005      	movs	r0, #5
 8005044:	f000 f86e 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8005048:	2017      	movs	r0, #23
 800504a:	f000 f86b 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800504e:	2011      	movs	r0, #17
 8005050:	f000 f868 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8005054:	2000      	movs	r0, #0
 8005056:	f000 f865 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 800505a:	20e1      	movs	r0, #225	; 0xe1
 800505c:	f000 f855 	bl	800510a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8005060:	2000      	movs	r0, #0
 8005062:	f000 f85f 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8005066:	2016      	movs	r0, #22
 8005068:	f000 f85c 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 800506c:	201b      	movs	r0, #27
 800506e:	f000 f859 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8005072:	2004      	movs	r0, #4
 8005074:	f000 f856 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8005078:	2011      	movs	r0, #17
 800507a:	f000 f853 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 800507e:	2007      	movs	r0, #7
 8005080:	f000 f850 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8005084:	2031      	movs	r0, #49	; 0x31
 8005086:	f000 f84d 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 800508a:	2033      	movs	r0, #51	; 0x33
 800508c:	f000 f84a 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8005090:	2042      	movs	r0, #66	; 0x42
 8005092:	f000 f847 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8005096:	2005      	movs	r0, #5
 8005098:	f000 f844 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 800509c:	200c      	movs	r0, #12
 800509e:	f000 f841 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 80050a2:	200a      	movs	r0, #10
 80050a4:	f000 f83e 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 80050a8:	2028      	movs	r0, #40	; 0x28
 80050aa:	f000 f83b 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 80050ae:	202f      	movs	r0, #47	; 0x2f
 80050b0:	f000 f838 	bl	8005124 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 80050b4:	200f      	movs	r0, #15
 80050b6:	f000 f835 	bl	8005124 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 80050ba:	2011      	movs	r0, #17
 80050bc:	f000 f825 	bl	800510a <ili9341_WriteReg>
  LCD_Delay(200);
 80050c0:	20c8      	movs	r0, #200	; 0xc8
 80050c2:	f000 fa0d 	bl	80054e0 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80050c6:	2029      	movs	r0, #41	; 0x29
 80050c8:	f000 f81f 	bl	800510a <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 80050cc:	202c      	movs	r0, #44	; 0x2c
 80050ce:	f000 f81c 	bl	800510a <ili9341_WriteReg>
}
 80050d2:	bf00      	nop
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 80050da:	f000 f913 	bl	8005304 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 80050de:	2103      	movs	r1, #3
 80050e0:	20d3      	movs	r0, #211	; 0xd3
 80050e2:	f000 f82c 	bl	800513e <ili9341_ReadData>
 80050e6:	4603      	mov	r3, r0
 80050e8:	b29b      	uxth	r3, r3
}
 80050ea:	4618      	mov	r0, r3
 80050ec:	bd80      	pop	{r7, pc}

080050ee <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 80050ee:	b580      	push	{r7, lr}
 80050f0:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80050f2:	2029      	movs	r0, #41	; 0x29
 80050f4:	f000 f809 	bl	800510a <ili9341_WriteReg>
}
 80050f8:	bf00      	nop
 80050fa:	bd80      	pop	{r7, pc}

080050fc <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8005100:	2028      	movs	r0, #40	; 0x28
 8005102:	f000 f802 	bl	800510a <ili9341_WriteReg>
}
 8005106:	bf00      	nop
 8005108:	bd80      	pop	{r7, pc}

0800510a <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 800510a:	b580      	push	{r7, lr}
 800510c:	b082      	sub	sp, #8
 800510e:	af00      	add	r7, sp, #0
 8005110:	4603      	mov	r3, r0
 8005112:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8005114:	79fb      	ldrb	r3, [r7, #7]
 8005116:	4618      	mov	r0, r3
 8005118:	f000 f98e 	bl	8005438 <LCD_IO_WriteReg>
}
 800511c:	bf00      	nop
 800511e:	3708      	adds	r7, #8
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}

08005124 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b082      	sub	sp, #8
 8005128:	af00      	add	r7, sp, #0
 800512a:	4603      	mov	r3, r0
 800512c:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800512e:	88fb      	ldrh	r3, [r7, #6]
 8005130:	4618      	mov	r0, r3
 8005132:	f000 f95f 	bl	80053f4 <LCD_IO_WriteData>
}
 8005136:	bf00      	nop
 8005138:	3708      	adds	r7, #8
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}

0800513e <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 800513e:	b580      	push	{r7, lr}
 8005140:	b082      	sub	sp, #8
 8005142:	af00      	add	r7, sp, #0
 8005144:	4603      	mov	r3, r0
 8005146:	460a      	mov	r2, r1
 8005148:	80fb      	strh	r3, [r7, #6]
 800514a:	4613      	mov	r3, r2
 800514c:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 800514e:	797a      	ldrb	r2, [r7, #5]
 8005150:	88fb      	ldrh	r3, [r7, #6]
 8005152:	4611      	mov	r1, r2
 8005154:	4618      	mov	r0, r3
 8005156:	f000 f991 	bl	800547c <LCD_IO_ReadData>
 800515a:	4603      	mov	r3, r0
}
 800515c:	4618      	mov	r0, r3
 800515e:	3708      	adds	r7, #8
 8005160:	46bd      	mov	sp, r7
 8005162:	bd80      	pop	{r7, pc}

08005164 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8005164:	b480      	push	{r7}
 8005166:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8005168:	23f0      	movs	r3, #240	; 0xf0
}
 800516a:	4618      	mov	r0, r3
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr

08005174 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8005174:	b480      	push	{r7}
 8005176:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8005178:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 800517c:	4618      	mov	r0, r3
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr
	...

08005188 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 800518c:	4819      	ldr	r0, [pc, #100]	; (80051f4 <SPIx_Init+0x6c>)
 800518e:	f005 fb73 	bl	800a878 <HAL_SPI_GetState>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d12b      	bne.n	80051f0 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8005198:	4b16      	ldr	r3, [pc, #88]	; (80051f4 <SPIx_Init+0x6c>)
 800519a:	4a17      	ldr	r2, [pc, #92]	; (80051f8 <SPIx_Init+0x70>)
 800519c:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800519e:	4b15      	ldr	r3, [pc, #84]	; (80051f4 <SPIx_Init+0x6c>)
 80051a0:	2218      	movs	r2, #24
 80051a2:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80051a4:	4b13      	ldr	r3, [pc, #76]	; (80051f4 <SPIx_Init+0x6c>)
 80051a6:	2200      	movs	r2, #0
 80051a8:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80051aa:	4b12      	ldr	r3, [pc, #72]	; (80051f4 <SPIx_Init+0x6c>)
 80051ac:	2200      	movs	r2, #0
 80051ae:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80051b0:	4b10      	ldr	r3, [pc, #64]	; (80051f4 <SPIx_Init+0x6c>)
 80051b2:	2200      	movs	r2, #0
 80051b4:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80051b6:	4b0f      	ldr	r3, [pc, #60]	; (80051f4 <SPIx_Init+0x6c>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80051bc:	4b0d      	ldr	r3, [pc, #52]	; (80051f4 <SPIx_Init+0x6c>)
 80051be:	2207      	movs	r2, #7
 80051c0:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80051c2:	4b0c      	ldr	r3, [pc, #48]	; (80051f4 <SPIx_Init+0x6c>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80051c8:	4b0a      	ldr	r3, [pc, #40]	; (80051f4 <SPIx_Init+0x6c>)
 80051ca:	2200      	movs	r2, #0
 80051cc:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80051ce:	4b09      	ldr	r3, [pc, #36]	; (80051f4 <SPIx_Init+0x6c>)
 80051d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051d4:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 80051d6:	4b07      	ldr	r3, [pc, #28]	; (80051f4 <SPIx_Init+0x6c>)
 80051d8:	2200      	movs	r2, #0
 80051da:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80051dc:	4b05      	ldr	r3, [pc, #20]	; (80051f4 <SPIx_Init+0x6c>)
 80051de:	f44f 7282 	mov.w	r2, #260	; 0x104
 80051e2:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 80051e4:	4803      	ldr	r0, [pc, #12]	; (80051f4 <SPIx_Init+0x6c>)
 80051e6:	f000 f853 	bl	8005290 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80051ea:	4802      	ldr	r0, [pc, #8]	; (80051f4 <SPIx_Init+0x6c>)
 80051ec:	f004 fed9 	bl	8009fa2 <HAL_SPI_Init>
  } 
}
 80051f0:	bf00      	nop
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	200000ec 	.word	0x200000ec
 80051f8:	40015000 	.word	0x40015000

080051fc <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b084      	sub	sp, #16
 8005200:	af00      	add	r7, sp, #0
 8005202:	4603      	mov	r3, r0
 8005204:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8005206:	2300      	movs	r3, #0
 8005208:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 800520a:	79fb      	ldrb	r3, [r7, #7]
 800520c:	b29a      	uxth	r2, r3
 800520e:	4b09      	ldr	r3, [pc, #36]	; (8005234 <SPIx_Read+0x38>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f107 0108 	add.w	r1, r7, #8
 8005216:	4808      	ldr	r0, [pc, #32]	; (8005238 <SPIx_Read+0x3c>)
 8005218:	f005 f883 	bl	800a322 <HAL_SPI_Receive>
 800521c:	4603      	mov	r3, r0
 800521e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8005220:	7bfb      	ldrb	r3, [r7, #15]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8005226:	f000 f827 	bl	8005278 <SPIx_Error>
  }
  
  return readvalue;
 800522a:	68bb      	ldr	r3, [r7, #8]
}
 800522c:	4618      	mov	r0, r3
 800522e:	3710      	adds	r7, #16
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}
 8005234:	20000044 	.word	0x20000044
 8005238:	200000ec 	.word	0x200000ec

0800523c <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b084      	sub	sp, #16
 8005240:	af00      	add	r7, sp, #0
 8005242:	4603      	mov	r3, r0
 8005244:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8005246:	2300      	movs	r3, #0
 8005248:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 800524a:	4b09      	ldr	r3, [pc, #36]	; (8005270 <SPIx_Write+0x34>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	1db9      	adds	r1, r7, #6
 8005250:	2201      	movs	r2, #1
 8005252:	4808      	ldr	r0, [pc, #32]	; (8005274 <SPIx_Write+0x38>)
 8005254:	f004 ff31 	bl	800a0ba <HAL_SPI_Transmit>
 8005258:	4603      	mov	r3, r0
 800525a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800525c:	7bfb      	ldrb	r3, [r7, #15]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d001      	beq.n	8005266 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8005262:	f000 f809 	bl	8005278 <SPIx_Error>
  }
}
 8005266:	bf00      	nop
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	20000044 	.word	0x20000044
 8005274:	200000ec 	.word	0x200000ec

08005278 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 800527c:	4803      	ldr	r0, [pc, #12]	; (800528c <SPIx_Error+0x14>)
 800527e:	f004 fef4 	bl	800a06a <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8005282:	f7ff ff81 	bl	8005188 <SPIx_Init>
}
 8005286:	bf00      	nop
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	200000ec 	.word	0x200000ec

08005290 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b08a      	sub	sp, #40	; 0x28
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8005298:	2300      	movs	r3, #0
 800529a:	613b      	str	r3, [r7, #16]
 800529c:	4b17      	ldr	r3, [pc, #92]	; (80052fc <SPIx_MspInit+0x6c>)
 800529e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052a0:	4a16      	ldr	r2, [pc, #88]	; (80052fc <SPIx_MspInit+0x6c>)
 80052a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052a6:	6453      	str	r3, [r2, #68]	; 0x44
 80052a8:	4b14      	ldr	r3, [pc, #80]	; (80052fc <SPIx_MspInit+0x6c>)
 80052aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052b0:	613b      	str	r3, [r7, #16]
 80052b2:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80052b4:	2300      	movs	r3, #0
 80052b6:	60fb      	str	r3, [r7, #12]
 80052b8:	4b10      	ldr	r3, [pc, #64]	; (80052fc <SPIx_MspInit+0x6c>)
 80052ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052bc:	4a0f      	ldr	r2, [pc, #60]	; (80052fc <SPIx_MspInit+0x6c>)
 80052be:	f043 0320 	orr.w	r3, r3, #32
 80052c2:	6313      	str	r3, [r2, #48]	; 0x30
 80052c4:	4b0d      	ldr	r3, [pc, #52]	; (80052fc <SPIx_MspInit+0x6c>)
 80052c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c8:	f003 0320 	and.w	r3, r3, #32
 80052cc:	60fb      	str	r3, [r7, #12]
 80052ce:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 80052d0:	f44f 7360 	mov.w	r3, #896	; 0x380
 80052d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 80052d6:	2302      	movs	r3, #2
 80052d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 80052da:	2302      	movs	r3, #2
 80052dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80052de:	2301      	movs	r3, #1
 80052e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80052e2:	2305      	movs	r3, #5
 80052e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 80052e6:	f107 0314 	add.w	r3, r7, #20
 80052ea:	4619      	mov	r1, r3
 80052ec:	4804      	ldr	r0, [pc, #16]	; (8005300 <SPIx_MspInit+0x70>)
 80052ee:	f001 fe4b 	bl	8006f88 <HAL_GPIO_Init>
}
 80052f2:	bf00      	nop
 80052f4:	3728      	adds	r7, #40	; 0x28
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	40023800 	.word	0x40023800
 8005300:	40021400 	.word	0x40021400

08005304 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b088      	sub	sp, #32
 8005308:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 800530a:	4b36      	ldr	r3, [pc, #216]	; (80053e4 <LCD_IO_Init+0xe0>)
 800530c:	781b      	ldrb	r3, [r3, #0]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d164      	bne.n	80053dc <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8005312:	4b34      	ldr	r3, [pc, #208]	; (80053e4 <LCD_IO_Init+0xe0>)
 8005314:	2201      	movs	r2, #1
 8005316:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8005318:	2300      	movs	r3, #0
 800531a:	60bb      	str	r3, [r7, #8]
 800531c:	4b32      	ldr	r3, [pc, #200]	; (80053e8 <LCD_IO_Init+0xe4>)
 800531e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005320:	4a31      	ldr	r2, [pc, #196]	; (80053e8 <LCD_IO_Init+0xe4>)
 8005322:	f043 0308 	orr.w	r3, r3, #8
 8005326:	6313      	str	r3, [r2, #48]	; 0x30
 8005328:	4b2f      	ldr	r3, [pc, #188]	; (80053e8 <LCD_IO_Init+0xe4>)
 800532a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800532c:	f003 0308 	and.w	r3, r3, #8
 8005330:	60bb      	str	r3, [r7, #8]
 8005332:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8005334:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005338:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800533a:	2301      	movs	r3, #1
 800533c:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800533e:	2300      	movs	r3, #0
 8005340:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8005342:	2302      	movs	r3, #2
 8005344:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8005346:	f107 030c 	add.w	r3, r7, #12
 800534a:	4619      	mov	r1, r3
 800534c:	4827      	ldr	r0, [pc, #156]	; (80053ec <LCD_IO_Init+0xe8>)
 800534e:	f001 fe1b 	bl	8006f88 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8005352:	2300      	movs	r3, #0
 8005354:	607b      	str	r3, [r7, #4]
 8005356:	4b24      	ldr	r3, [pc, #144]	; (80053e8 <LCD_IO_Init+0xe4>)
 8005358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800535a:	4a23      	ldr	r2, [pc, #140]	; (80053e8 <LCD_IO_Init+0xe4>)
 800535c:	f043 0308 	orr.w	r3, r3, #8
 8005360:	6313      	str	r3, [r2, #48]	; 0x30
 8005362:	4b21      	ldr	r3, [pc, #132]	; (80053e8 <LCD_IO_Init+0xe4>)
 8005364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005366:	f003 0308 	and.w	r3, r3, #8
 800536a:	607b      	str	r3, [r7, #4]
 800536c:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800536e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005372:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8005374:	2301      	movs	r3, #1
 8005376:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8005378:	2300      	movs	r3, #0
 800537a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800537c:	2302      	movs	r3, #2
 800537e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8005380:	f107 030c 	add.w	r3, r7, #12
 8005384:	4619      	mov	r1, r3
 8005386:	4819      	ldr	r0, [pc, #100]	; (80053ec <LCD_IO_Init+0xe8>)
 8005388:	f001 fdfe 	bl	8006f88 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 800538c:	2300      	movs	r3, #0
 800538e:	603b      	str	r3, [r7, #0]
 8005390:	4b15      	ldr	r3, [pc, #84]	; (80053e8 <LCD_IO_Init+0xe4>)
 8005392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005394:	4a14      	ldr	r2, [pc, #80]	; (80053e8 <LCD_IO_Init+0xe4>)
 8005396:	f043 0304 	orr.w	r3, r3, #4
 800539a:	6313      	str	r3, [r2, #48]	; 0x30
 800539c:	4b12      	ldr	r3, [pc, #72]	; (80053e8 <LCD_IO_Init+0xe4>)
 800539e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a0:	f003 0304 	and.w	r3, r3, #4
 80053a4:	603b      	str	r3, [r7, #0]
 80053a6:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80053a8:	2304      	movs	r3, #4
 80053aa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80053ac:	2301      	movs	r3, #1
 80053ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80053b0:	2300      	movs	r3, #0
 80053b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80053b4:	2302      	movs	r3, #2
 80053b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80053b8:	f107 030c 	add.w	r3, r7, #12
 80053bc:	4619      	mov	r1, r3
 80053be:	480c      	ldr	r0, [pc, #48]	; (80053f0 <LCD_IO_Init+0xec>)
 80053c0:	f001 fde2 	bl	8006f88 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 80053c4:	2200      	movs	r2, #0
 80053c6:	2104      	movs	r1, #4
 80053c8:	4809      	ldr	r0, [pc, #36]	; (80053f0 <LCD_IO_Init+0xec>)
 80053ca:	f002 f891 	bl	80074f0 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80053ce:	2201      	movs	r2, #1
 80053d0:	2104      	movs	r1, #4
 80053d2:	4807      	ldr	r0, [pc, #28]	; (80053f0 <LCD_IO_Init+0xec>)
 80053d4:	f002 f88c 	bl	80074f0 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 80053d8:	f7ff fed6 	bl	8005188 <SPIx_Init>
  }
}
 80053dc:	bf00      	nop
 80053de:	3720      	adds	r7, #32
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	20000144 	.word	0x20000144
 80053e8:	40023800 	.word	0x40023800
 80053ec:	40020c00 	.word	0x40020c00
 80053f0:	40020800 	.word	0x40020800

080053f4 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	4603      	mov	r3, r0
 80053fc:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80053fe:	2201      	movs	r2, #1
 8005400:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005404:	480a      	ldr	r0, [pc, #40]	; (8005430 <LCD_IO_WriteData+0x3c>)
 8005406:	f002 f873 	bl	80074f0 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 800540a:	2200      	movs	r2, #0
 800540c:	2104      	movs	r1, #4
 800540e:	4809      	ldr	r0, [pc, #36]	; (8005434 <LCD_IO_WriteData+0x40>)
 8005410:	f002 f86e 	bl	80074f0 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8005414:	88fb      	ldrh	r3, [r7, #6]
 8005416:	4618      	mov	r0, r3
 8005418:	f7ff ff10 	bl	800523c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800541c:	2201      	movs	r2, #1
 800541e:	2104      	movs	r1, #4
 8005420:	4804      	ldr	r0, [pc, #16]	; (8005434 <LCD_IO_WriteData+0x40>)
 8005422:	f002 f865 	bl	80074f0 <HAL_GPIO_WritePin>
}
 8005426:	bf00      	nop
 8005428:	3708      	adds	r7, #8
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}
 800542e:	bf00      	nop
 8005430:	40020c00 	.word	0x40020c00
 8005434:	40020800 	.word	0x40020800

08005438 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b082      	sub	sp, #8
 800543c:	af00      	add	r7, sp, #0
 800543e:	4603      	mov	r3, r0
 8005440:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8005442:	2200      	movs	r2, #0
 8005444:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005448:	480a      	ldr	r0, [pc, #40]	; (8005474 <LCD_IO_WriteReg+0x3c>)
 800544a:	f002 f851 	bl	80074f0 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800544e:	2200      	movs	r2, #0
 8005450:	2104      	movs	r1, #4
 8005452:	4809      	ldr	r0, [pc, #36]	; (8005478 <LCD_IO_WriteReg+0x40>)
 8005454:	f002 f84c 	bl	80074f0 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8005458:	79fb      	ldrb	r3, [r7, #7]
 800545a:	b29b      	uxth	r3, r3
 800545c:	4618      	mov	r0, r3
 800545e:	f7ff feed 	bl	800523c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8005462:	2201      	movs	r2, #1
 8005464:	2104      	movs	r1, #4
 8005466:	4804      	ldr	r0, [pc, #16]	; (8005478 <LCD_IO_WriteReg+0x40>)
 8005468:	f002 f842 	bl	80074f0 <HAL_GPIO_WritePin>
}
 800546c:	bf00      	nop
 800546e:	3708      	adds	r7, #8
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}
 8005474:	40020c00 	.word	0x40020c00
 8005478:	40020800 	.word	0x40020800

0800547c <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	4603      	mov	r3, r0
 8005484:	460a      	mov	r2, r1
 8005486:	80fb      	strh	r3, [r7, #6]
 8005488:	4613      	mov	r3, r2
 800548a:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 800548c:	2300      	movs	r3, #0
 800548e:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8005490:	2200      	movs	r2, #0
 8005492:	2104      	movs	r1, #4
 8005494:	4810      	ldr	r0, [pc, #64]	; (80054d8 <LCD_IO_ReadData+0x5c>)
 8005496:	f002 f82b 	bl	80074f0 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800549a:	2200      	movs	r2, #0
 800549c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80054a0:	480e      	ldr	r0, [pc, #56]	; (80054dc <LCD_IO_ReadData+0x60>)
 80054a2:	f002 f825 	bl	80074f0 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 80054a6:	88fb      	ldrh	r3, [r7, #6]
 80054a8:	4618      	mov	r0, r3
 80054aa:	f7ff fec7 	bl	800523c <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 80054ae:	797b      	ldrb	r3, [r7, #5]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7ff fea3 	bl	80051fc <SPIx_Read>
 80054b6:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80054b8:	2201      	movs	r2, #1
 80054ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80054be:	4807      	ldr	r0, [pc, #28]	; (80054dc <LCD_IO_ReadData+0x60>)
 80054c0:	f002 f816 	bl	80074f0 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80054c4:	2201      	movs	r2, #1
 80054c6:	2104      	movs	r1, #4
 80054c8:	4803      	ldr	r0, [pc, #12]	; (80054d8 <LCD_IO_ReadData+0x5c>)
 80054ca:	f002 f811 	bl	80074f0 <HAL_GPIO_WritePin>
  
  return readvalue;
 80054ce:	68fb      	ldr	r3, [r7, #12]
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}
 80054d8:	40020800 	.word	0x40020800
 80054dc:	40020c00 	.word	0x40020c00

080054e0 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b082      	sub	sp, #8
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 fca3 	bl	8005e34 <HAL_Delay>
}
 80054ee:	bf00      	nop
 80054f0:	3708      	adds	r7, #8
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
	...

080054f8 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 80054f8:	b580      	push	{r7, lr}
 80054fa:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 80054fc:	4b2d      	ldr	r3, [pc, #180]	; (80055b4 <BSP_LCD_Init+0xbc>)
 80054fe:	4a2e      	ldr	r2, [pc, #184]	; (80055b8 <BSP_LCD_Init+0xc0>)
 8005500:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8005502:	4b2c      	ldr	r3, [pc, #176]	; (80055b4 <BSP_LCD_Init+0xbc>)
 8005504:	2209      	movs	r2, #9
 8005506:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8005508:	4b2a      	ldr	r3, [pc, #168]	; (80055b4 <BSP_LCD_Init+0xbc>)
 800550a:	2201      	movs	r2, #1
 800550c:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 800550e:	4b29      	ldr	r3, [pc, #164]	; (80055b4 <BSP_LCD_Init+0xbc>)
 8005510:	221d      	movs	r2, #29
 8005512:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8005514:	4b27      	ldr	r3, [pc, #156]	; (80055b4 <BSP_LCD_Init+0xbc>)
 8005516:	2203      	movs	r2, #3
 8005518:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 800551a:	4b26      	ldr	r3, [pc, #152]	; (80055b4 <BSP_LCD_Init+0xbc>)
 800551c:	f240 120d 	movw	r2, #269	; 0x10d
 8005520:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8005522:	4b24      	ldr	r3, [pc, #144]	; (80055b4 <BSP_LCD_Init+0xbc>)
 8005524:	f240 1243 	movw	r2, #323	; 0x143
 8005528:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 800552a:	4b22      	ldr	r3, [pc, #136]	; (80055b4 <BSP_LCD_Init+0xbc>)
 800552c:	f240 1217 	movw	r2, #279	; 0x117
 8005530:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8005532:	4b20      	ldr	r3, [pc, #128]	; (80055b4 <BSP_LCD_Init+0xbc>)
 8005534:	f240 1247 	movw	r2, #327	; 0x147
 8005538:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 800553a:	4b1e      	ldr	r3, [pc, #120]	; (80055b4 <BSP_LCD_Init+0xbc>)
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8005542:	4b1c      	ldr	r3, [pc, #112]	; (80055b4 <BSP_LCD_Init+0xbc>)
 8005544:	2200      	movs	r2, #0
 8005546:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 800554a:	4b1a      	ldr	r3, [pc, #104]	; (80055b4 <BSP_LCD_Init+0xbc>)
 800554c:	2200      	movs	r2, #0
 800554e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8005552:	4b1a      	ldr	r3, [pc, #104]	; (80055bc <BSP_LCD_Init+0xc4>)
 8005554:	2208      	movs	r2, #8
 8005556:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8005558:	4b18      	ldr	r3, [pc, #96]	; (80055bc <BSP_LCD_Init+0xc4>)
 800555a:	22c0      	movs	r2, #192	; 0xc0
 800555c:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800555e:	4b17      	ldr	r3, [pc, #92]	; (80055bc <BSP_LCD_Init+0xc4>)
 8005560:	2204      	movs	r2, #4
 8005562:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8005564:	4b15      	ldr	r3, [pc, #84]	; (80055bc <BSP_LCD_Init+0xc4>)
 8005566:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800556a:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 800556c:	4813      	ldr	r0, [pc, #76]	; (80055bc <BSP_LCD_Init+0xc4>)
 800556e:	f004 fadb 	bl	8009b28 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8005572:	4b10      	ldr	r3, [pc, #64]	; (80055b4 <BSP_LCD_Init+0xbc>)
 8005574:	2200      	movs	r2, #0
 8005576:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8005578:	4b0e      	ldr	r3, [pc, #56]	; (80055b4 <BSP_LCD_Init+0xbc>)
 800557a:	2200      	movs	r2, #0
 800557c:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800557e:	4b0d      	ldr	r3, [pc, #52]	; (80055b4 <BSP_LCD_Init+0xbc>)
 8005580:	2200      	movs	r2, #0
 8005582:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8005584:	4b0b      	ldr	r3, [pc, #44]	; (80055b4 <BSP_LCD_Init+0xbc>)
 8005586:	2200      	movs	r2, #0
 8005588:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 800558a:	f000 f913 	bl	80057b4 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 800558e:	4809      	ldr	r0, [pc, #36]	; (80055b4 <BSP_LCD_Init+0xbc>)
 8005590:	f003 fb66 	bl	8008c60 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8005594:	4b0a      	ldr	r3, [pc, #40]	; (80055c0 <BSP_LCD_Init+0xc8>)
 8005596:	4a0b      	ldr	r2, [pc, #44]	; (80055c4 <BSP_LCD_Init+0xcc>)
 8005598:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 800559a:	4b09      	ldr	r3, [pc, #36]	; (80055c0 <BSP_LCD_Init+0xc8>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 80055a2:	f000 fa3b 	bl	8005a1c <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80055a6:	4808      	ldr	r0, [pc, #32]	; (80055c8 <BSP_LCD_Init+0xd0>)
 80055a8:	f000 f8b2 	bl	8005710 <BSP_LCD_SetFont>

  return LCD_OK;
 80055ac:	2300      	movs	r3, #0
}  
 80055ae:	4618      	mov	r0, r3
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	2000067c 	.word	0x2000067c
 80055b8:	40016800 	.word	0x40016800
 80055bc:	20000188 	.word	0x20000188
 80055c0:	20000724 	.word	0x20000724
 80055c4:	2000000c 	.word	0x2000000c
 80055c8:	20000048 	.word	0x20000048

080055cc <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 80055d0:	4b03      	ldr	r3, [pc, #12]	; (80055e0 <BSP_LCD_GetXSize+0x14>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055d6:	4798      	blx	r3
 80055d8:	4603      	mov	r3, r0
}
 80055da:	4618      	mov	r0, r3
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	20000724 	.word	0x20000724

080055e4 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 80055e8:	4b03      	ldr	r3, [pc, #12]	; (80055f8 <BSP_LCD_GetYSize+0x14>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ee:	4798      	blx	r3
 80055f0:	4603      	mov	r3, r0
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	20000724 	.word	0x20000724

080055fc <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b090      	sub	sp, #64	; 0x40
 8005600:	af00      	add	r7, sp, #0
 8005602:	4603      	mov	r3, r0
 8005604:	6039      	str	r1, [r7, #0]
 8005606:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8005608:	2300      	movs	r3, #0
 800560a:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 800560c:	f7ff ffde 	bl	80055cc <BSP_LCD_GetXSize>
 8005610:	4603      	mov	r3, r0
 8005612:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8005614:	2300      	movs	r3, #0
 8005616:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8005618:	f7ff ffe4 	bl	80055e4 <BSP_LCD_GetYSize>
 800561c:	4603      	mov	r3, r0
 800561e:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8005620:	2300      	movs	r3, #0
 8005622:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8005628:	23ff      	movs	r3, #255	; 0xff
 800562a:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 800562c:	2300      	movs	r3, #0
 800562e:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8005630:	2300      	movs	r3, #0
 8005632:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8005636:	2300      	movs	r3, #0
 8005638:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 800563c:	2300      	movs	r3, #0
 800563e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8005642:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005646:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8005648:	2307      	movs	r3, #7
 800564a:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 800564c:	f7ff ffbe 	bl	80055cc <BSP_LCD_GetXSize>
 8005650:	4603      	mov	r3, r0
 8005652:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8005654:	f7ff ffc6 	bl	80055e4 <BSP_LCD_GetYSize>
 8005658:	4603      	mov	r3, r0
 800565a:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 800565c:	88fa      	ldrh	r2, [r7, #6]
 800565e:	f107 030c 	add.w	r3, r7, #12
 8005662:	4619      	mov	r1, r3
 8005664:	4814      	ldr	r0, [pc, #80]	; (80056b8 <BSP_LCD_LayerDefaultInit+0xbc>)
 8005666:	f003 fbcb 	bl	8008e00 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800566a:	88fa      	ldrh	r2, [r7, #6]
 800566c:	4913      	ldr	r1, [pc, #76]	; (80056bc <BSP_LCD_LayerDefaultInit+0xc0>)
 800566e:	4613      	mov	r3, r2
 8005670:	005b      	lsls	r3, r3, #1
 8005672:	4413      	add	r3, r2
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	440b      	add	r3, r1
 8005678:	3304      	adds	r3, #4
 800567a:	f04f 32ff 	mov.w	r2, #4294967295
 800567e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8005680:	88fa      	ldrh	r2, [r7, #6]
 8005682:	490e      	ldr	r1, [pc, #56]	; (80056bc <BSP_LCD_LayerDefaultInit+0xc0>)
 8005684:	4613      	mov	r3, r2
 8005686:	005b      	lsls	r3, r3, #1
 8005688:	4413      	add	r3, r2
 800568a:	009b      	lsls	r3, r3, #2
 800568c:	440b      	add	r3, r1
 800568e:	3308      	adds	r3, #8
 8005690:	4a0b      	ldr	r2, [pc, #44]	; (80056c0 <BSP_LCD_LayerDefaultInit+0xc4>)
 8005692:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8005694:	88fa      	ldrh	r2, [r7, #6]
 8005696:	4909      	ldr	r1, [pc, #36]	; (80056bc <BSP_LCD_LayerDefaultInit+0xc0>)
 8005698:	4613      	mov	r3, r2
 800569a:	005b      	lsls	r3, r3, #1
 800569c:	4413      	add	r3, r2
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	440b      	add	r3, r1
 80056a2:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80056a6:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80056a8:	4803      	ldr	r0, [pc, #12]	; (80056b8 <BSP_LCD_LayerDefaultInit+0xbc>)
 80056aa:	f003 fbe7 	bl	8008e7c <HAL_LTDC_EnableDither>
}
 80056ae:	bf00      	nop
 80056b0:	3740      	adds	r7, #64	; 0x40
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	2000067c 	.word	0x2000067c
 80056bc:	200001bc 	.word	0x200001bc
 80056c0:	20000048 	.word	0x20000048

080056c4 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80056cc:	4a04      	ldr	r2, [pc, #16]	; (80056e0 <BSP_LCD_SelectLayer+0x1c>)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6013      	str	r3, [r2, #0]
}
 80056d2:	bf00      	nop
 80056d4:	370c      	adds	r7, #12
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr
 80056de:	bf00      	nop
 80056e0:	200001b8 	.word	0x200001b8

080056e4 <BSP_LCD_GetBackColor>:
/**
  * @brief  Gets the LCD Background color. 
  * @retval Background color  
  */
uint32_t BSP_LCD_GetBackColor(void)
{
 80056e4:	b480      	push	{r7}
 80056e6:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].BackColor;
 80056e8:	4b07      	ldr	r3, [pc, #28]	; (8005708 <BSP_LCD_GetBackColor+0x24>)
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	4907      	ldr	r1, [pc, #28]	; (800570c <BSP_LCD_GetBackColor+0x28>)
 80056ee:	4613      	mov	r3, r2
 80056f0:	005b      	lsls	r3, r3, #1
 80056f2:	4413      	add	r3, r2
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	440b      	add	r3, r1
 80056f8:	3304      	adds	r3, #4
 80056fa:	681b      	ldr	r3, [r3, #0]
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	200001b8 	.word	0x200001b8
 800570c:	200001bc 	.word	0x200001bc

08005710 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8005718:	4b08      	ldr	r3, [pc, #32]	; (800573c <BSP_LCD_SetFont+0x2c>)
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	4908      	ldr	r1, [pc, #32]	; (8005740 <BSP_LCD_SetFont+0x30>)
 800571e:	4613      	mov	r3, r2
 8005720:	005b      	lsls	r3, r3, #1
 8005722:	4413      	add	r3, r2
 8005724:	009b      	lsls	r3, r3, #2
 8005726:	440b      	add	r3, r1
 8005728:	3308      	adds	r3, #8
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	601a      	str	r2, [r3, #0]
}
 800572e:	bf00      	nop
 8005730:	370c      	adds	r7, #12
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr
 800573a:	bf00      	nop
 800573c:	200001b8 	.word	0x200001b8
 8005740:	200001bc 	.word	0x200001bc

08005744 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8005744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005746:	b085      	sub	sp, #20
 8005748:	af02      	add	r7, sp, #8
 800574a:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 800574c:	4b0f      	ldr	r3, [pc, #60]	; (800578c <BSP_LCD_Clear+0x48>)
 800574e:	681c      	ldr	r4, [r3, #0]
 8005750:	4b0e      	ldr	r3, [pc, #56]	; (800578c <BSP_LCD_Clear+0x48>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a0e      	ldr	r2, [pc, #56]	; (8005790 <BSP_LCD_Clear+0x4c>)
 8005756:	2134      	movs	r1, #52	; 0x34
 8005758:	fb01 f303 	mul.w	r3, r1, r3
 800575c:	4413      	add	r3, r2
 800575e:	335c      	adds	r3, #92	; 0x5c
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	461d      	mov	r5, r3
 8005764:	f7ff ff32 	bl	80055cc <BSP_LCD_GetXSize>
 8005768:	4606      	mov	r6, r0
 800576a:	f7ff ff3b 	bl	80055e4 <BSP_LCD_GetYSize>
 800576e:	4602      	mov	r2, r0
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	9301      	str	r3, [sp, #4]
 8005774:	2300      	movs	r3, #0
 8005776:	9300      	str	r3, [sp, #0]
 8005778:	4613      	mov	r3, r2
 800577a:	4632      	mov	r2, r6
 800577c:	4629      	mov	r1, r5
 800577e:	4620      	mov	r0, r4
 8005780:	f000 f914 	bl	80059ac <FillBuffer>
}
 8005784:	bf00      	nop
 8005786:	370c      	adds	r7, #12
 8005788:	46bd      	mov	sp, r7
 800578a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800578c:	200001b8 	.word	0x200001b8
 8005790:	2000067c 	.word	0x2000067c

08005794 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8005798:	4b05      	ldr	r3, [pc, #20]	; (80057b0 <BSP_LCD_DisplayOn+0x1c>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d003      	beq.n	80057aa <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 80057a2:	4b03      	ldr	r3, [pc, #12]	; (80057b0 <BSP_LCD_DisplayOn+0x1c>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	4798      	blx	r3
  }
}
 80057aa:	bf00      	nop
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	20000724 	.word	0x20000724

080057b4 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b08e      	sub	sp, #56	; 0x38
 80057b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80057ba:	2300      	movs	r3, #0
 80057bc:	623b      	str	r3, [r7, #32]
 80057be:	4b61      	ldr	r3, [pc, #388]	; (8005944 <BSP_LCD_MspInit+0x190>)
 80057c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057c2:	4a60      	ldr	r2, [pc, #384]	; (8005944 <BSP_LCD_MspInit+0x190>)
 80057c4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80057c8:	6453      	str	r3, [r2, #68]	; 0x44
 80057ca:	4b5e      	ldr	r3, [pc, #376]	; (8005944 <BSP_LCD_MspInit+0x190>)
 80057cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057ce:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80057d2:	623b      	str	r3, [r7, #32]
 80057d4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 80057d6:	2300      	movs	r3, #0
 80057d8:	61fb      	str	r3, [r7, #28]
 80057da:	4b5a      	ldr	r3, [pc, #360]	; (8005944 <BSP_LCD_MspInit+0x190>)
 80057dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057de:	4a59      	ldr	r2, [pc, #356]	; (8005944 <BSP_LCD_MspInit+0x190>)
 80057e0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80057e4:	6313      	str	r3, [r2, #48]	; 0x30
 80057e6:	4b57      	ldr	r3, [pc, #348]	; (8005944 <BSP_LCD_MspInit+0x190>)
 80057e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80057ee:	61fb      	str	r3, [r7, #28]
 80057f0:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80057f2:	2300      	movs	r3, #0
 80057f4:	61bb      	str	r3, [r7, #24]
 80057f6:	4b53      	ldr	r3, [pc, #332]	; (8005944 <BSP_LCD_MspInit+0x190>)
 80057f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057fa:	4a52      	ldr	r2, [pc, #328]	; (8005944 <BSP_LCD_MspInit+0x190>)
 80057fc:	f043 0301 	orr.w	r3, r3, #1
 8005800:	6313      	str	r3, [r2, #48]	; 0x30
 8005802:	4b50      	ldr	r3, [pc, #320]	; (8005944 <BSP_LCD_MspInit+0x190>)
 8005804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	61bb      	str	r3, [r7, #24]
 800580c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800580e:	2300      	movs	r3, #0
 8005810:	617b      	str	r3, [r7, #20]
 8005812:	4b4c      	ldr	r3, [pc, #304]	; (8005944 <BSP_LCD_MspInit+0x190>)
 8005814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005816:	4a4b      	ldr	r2, [pc, #300]	; (8005944 <BSP_LCD_MspInit+0x190>)
 8005818:	f043 0302 	orr.w	r3, r3, #2
 800581c:	6313      	str	r3, [r2, #48]	; 0x30
 800581e:	4b49      	ldr	r3, [pc, #292]	; (8005944 <BSP_LCD_MspInit+0x190>)
 8005820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	617b      	str	r3, [r7, #20]
 8005828:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800582a:	2300      	movs	r3, #0
 800582c:	613b      	str	r3, [r7, #16]
 800582e:	4b45      	ldr	r3, [pc, #276]	; (8005944 <BSP_LCD_MspInit+0x190>)
 8005830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005832:	4a44      	ldr	r2, [pc, #272]	; (8005944 <BSP_LCD_MspInit+0x190>)
 8005834:	f043 0304 	orr.w	r3, r3, #4
 8005838:	6313      	str	r3, [r2, #48]	; 0x30
 800583a:	4b42      	ldr	r3, [pc, #264]	; (8005944 <BSP_LCD_MspInit+0x190>)
 800583c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800583e:	f003 0304 	and.w	r3, r3, #4
 8005842:	613b      	str	r3, [r7, #16]
 8005844:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005846:	2300      	movs	r3, #0
 8005848:	60fb      	str	r3, [r7, #12]
 800584a:	4b3e      	ldr	r3, [pc, #248]	; (8005944 <BSP_LCD_MspInit+0x190>)
 800584c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800584e:	4a3d      	ldr	r2, [pc, #244]	; (8005944 <BSP_LCD_MspInit+0x190>)
 8005850:	f043 0308 	orr.w	r3, r3, #8
 8005854:	6313      	str	r3, [r2, #48]	; 0x30
 8005856:	4b3b      	ldr	r3, [pc, #236]	; (8005944 <BSP_LCD_MspInit+0x190>)
 8005858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800585a:	f003 0308 	and.w	r3, r3, #8
 800585e:	60fb      	str	r3, [r7, #12]
 8005860:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005862:	2300      	movs	r3, #0
 8005864:	60bb      	str	r3, [r7, #8]
 8005866:	4b37      	ldr	r3, [pc, #220]	; (8005944 <BSP_LCD_MspInit+0x190>)
 8005868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800586a:	4a36      	ldr	r2, [pc, #216]	; (8005944 <BSP_LCD_MspInit+0x190>)
 800586c:	f043 0320 	orr.w	r3, r3, #32
 8005870:	6313      	str	r3, [r2, #48]	; 0x30
 8005872:	4b34      	ldr	r3, [pc, #208]	; (8005944 <BSP_LCD_MspInit+0x190>)
 8005874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005876:	f003 0320 	and.w	r3, r3, #32
 800587a:	60bb      	str	r3, [r7, #8]
 800587c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800587e:	2300      	movs	r3, #0
 8005880:	607b      	str	r3, [r7, #4]
 8005882:	4b30      	ldr	r3, [pc, #192]	; (8005944 <BSP_LCD_MspInit+0x190>)
 8005884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005886:	4a2f      	ldr	r2, [pc, #188]	; (8005944 <BSP_LCD_MspInit+0x190>)
 8005888:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800588c:	6313      	str	r3, [r2, #48]	; 0x30
 800588e:	4b2d      	ldr	r3, [pc, #180]	; (8005944 <BSP_LCD_MspInit+0x190>)
 8005890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005896:	607b      	str	r3, [r7, #4]
 8005898:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800589a:	f641 0358 	movw	r3, #6232	; 0x1858
 800589e:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80058a0:	2302      	movs	r3, #2
 80058a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 80058a4:	2300      	movs	r3, #0
 80058a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80058a8:	2302      	movs	r3, #2
 80058aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 80058ac:	230e      	movs	r3, #14
 80058ae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80058b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058b4:	4619      	mov	r1, r3
 80058b6:	4824      	ldr	r0, [pc, #144]	; (8005948 <BSP_LCD_MspInit+0x194>)
 80058b8:	f001 fb66 	bl	8006f88 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80058bc:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80058c0:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80058c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058c6:	4619      	mov	r1, r3
 80058c8:	4820      	ldr	r0, [pc, #128]	; (800594c <BSP_LCD_MspInit+0x198>)
 80058ca:	f001 fb5d 	bl	8006f88 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80058ce:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80058d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80058d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058d8:	4619      	mov	r1, r3
 80058da:	481d      	ldr	r0, [pc, #116]	; (8005950 <BSP_LCD_MspInit+0x19c>)
 80058dc:	f001 fb54 	bl	8006f88 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 80058e0:	2348      	movs	r3, #72	; 0x48
 80058e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80058e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058e8:	4619      	mov	r1, r3
 80058ea:	481a      	ldr	r0, [pc, #104]	; (8005954 <BSP_LCD_MspInit+0x1a0>)
 80058ec:	f001 fb4c 	bl	8006f88 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80058f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 80058f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80058fa:	4619      	mov	r1, r3
 80058fc:	4816      	ldr	r0, [pc, #88]	; (8005958 <BSP_LCD_MspInit+0x1a4>)
 80058fe:	f001 fb43 	bl	8006f88 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8005902:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8005906:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8005908:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800590c:	4619      	mov	r1, r3
 800590e:	4813      	ldr	r0, [pc, #76]	; (800595c <BSP_LCD_MspInit+0x1a8>)
 8005910:	f001 fb3a 	bl	8006f88 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8005914:	2303      	movs	r3, #3
 8005916:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8005918:	2309      	movs	r3, #9
 800591a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800591c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005920:	4619      	mov	r1, r3
 8005922:	480a      	ldr	r0, [pc, #40]	; (800594c <BSP_LCD_MspInit+0x198>)
 8005924:	f001 fb30 	bl	8006f88 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8005928:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800592c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800592e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005932:	4619      	mov	r1, r3
 8005934:	4809      	ldr	r0, [pc, #36]	; (800595c <BSP_LCD_MspInit+0x1a8>)
 8005936:	f001 fb27 	bl	8006f88 <HAL_GPIO_Init>
}
 800593a:	bf00      	nop
 800593c:	3738      	adds	r7, #56	; 0x38
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	40023800 	.word	0x40023800
 8005948:	40020000 	.word	0x40020000
 800594c:	40020400 	.word	0x40020400
 8005950:	40020800 	.word	0x40020800
 8005954:	40020c00 	.word	0x40020c00
 8005958:	40021400 	.word	0x40021400
 800595c:	40021800 	.word	0x40021800

08005960 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8005960:	b5b0      	push	{r4, r5, r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	4603      	mov	r3, r0
 8005968:	603a      	str	r2, [r7, #0]
 800596a:	80fb      	strh	r3, [r7, #6]
 800596c:	460b      	mov	r3, r1
 800596e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8005970:	4b0c      	ldr	r3, [pc, #48]	; (80059a4 <BSP_LCD_DrawPixel+0x44>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a0c      	ldr	r2, [pc, #48]	; (80059a8 <BSP_LCD_DrawPixel+0x48>)
 8005976:	2134      	movs	r1, #52	; 0x34
 8005978:	fb01 f303 	mul.w	r3, r1, r3
 800597c:	4413      	add	r3, r2
 800597e:	335c      	adds	r3, #92	; 0x5c
 8005980:	681c      	ldr	r4, [r3, #0]
 8005982:	88bd      	ldrh	r5, [r7, #4]
 8005984:	f7ff fe22 	bl	80055cc <BSP_LCD_GetXSize>
 8005988:	4603      	mov	r3, r0
 800598a:	fb03 f205 	mul.w	r2, r3, r5
 800598e:	88fb      	ldrh	r3, [r7, #6]
 8005990:	4413      	add	r3, r2
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	4423      	add	r3, r4
 8005996:	461a      	mov	r2, r3
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	6013      	str	r3, [r2, #0]
}
 800599c:	bf00      	nop
 800599e:	3708      	adds	r7, #8
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bdb0      	pop	{r4, r5, r7, pc}
 80059a4:	200001b8 	.word	0x200001b8
 80059a8:	2000067c 	.word	0x2000067c

080059ac <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b086      	sub	sp, #24
 80059b0:	af02      	add	r7, sp, #8
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	607a      	str	r2, [r7, #4]
 80059b8:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80059ba:	4b16      	ldr	r3, [pc, #88]	; (8005a14 <FillBuffer+0x68>)
 80059bc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80059c0:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80059c2:	4b14      	ldr	r3, [pc, #80]	; (8005a14 <FillBuffer+0x68>)
 80059c4:	2200      	movs	r2, #0
 80059c6:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 80059c8:	4a12      	ldr	r2, [pc, #72]	; (8005a14 <FillBuffer+0x68>)
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 80059ce:	4b11      	ldr	r3, [pc, #68]	; (8005a14 <FillBuffer+0x68>)
 80059d0:	4a11      	ldr	r2, [pc, #68]	; (8005a18 <FillBuffer+0x6c>)
 80059d2:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80059d4:	480f      	ldr	r0, [pc, #60]	; (8005a14 <FillBuffer+0x68>)
 80059d6:	f000 ff3b 	bl	8006850 <HAL_DMA2D_Init>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d115      	bne.n	8005a0c <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 80059e0:	68f9      	ldr	r1, [r7, #12]
 80059e2:	480c      	ldr	r0, [pc, #48]	; (8005a14 <FillBuffer+0x68>)
 80059e4:	f001 f9a2 	bl	8006d2c <HAL_DMA2D_ConfigLayer>
 80059e8:	4603      	mov	r3, r0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d10e      	bne.n	8005a0c <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	9300      	str	r3, [sp, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	69f9      	ldr	r1, [r7, #28]
 80059f8:	4806      	ldr	r0, [pc, #24]	; (8005a14 <FillBuffer+0x68>)
 80059fa:	f000 ff72 	bl	80068e2 <HAL_DMA2D_Start>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d103      	bne.n	8005a0c <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8005a04:	210a      	movs	r1, #10
 8005a06:	4803      	ldr	r0, [pc, #12]	; (8005a14 <FillBuffer+0x68>)
 8005a08:	f000 ff96 	bl	8006938 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8005a0c:	bf00      	nop
 8005a0e:	3710      	adds	r7, #16
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}
 8005a14:	20000148 	.word	0x20000148
 8005a18:	4002b000 	.word	0x4002b000

08005a1c <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8005a20:	4b29      	ldr	r3, [pc, #164]	; (8005ac8 <BSP_SDRAM_Init+0xac>)
 8005a22:	4a2a      	ldr	r2, [pc, #168]	; (8005acc <BSP_SDRAM_Init+0xb0>)
 8005a24:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8005a26:	4b2a      	ldr	r3, [pc, #168]	; (8005ad0 <BSP_SDRAM_Init+0xb4>)
 8005a28:	2202      	movs	r2, #2
 8005a2a:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8005a2c:	4b28      	ldr	r3, [pc, #160]	; (8005ad0 <BSP_SDRAM_Init+0xb4>)
 8005a2e:	2207      	movs	r2, #7
 8005a30:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8005a32:	4b27      	ldr	r3, [pc, #156]	; (8005ad0 <BSP_SDRAM_Init+0xb4>)
 8005a34:	2204      	movs	r2, #4
 8005a36:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8005a38:	4b25      	ldr	r3, [pc, #148]	; (8005ad0 <BSP_SDRAM_Init+0xb4>)
 8005a3a:	2207      	movs	r2, #7
 8005a3c:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8005a3e:	4b24      	ldr	r3, [pc, #144]	; (8005ad0 <BSP_SDRAM_Init+0xb4>)
 8005a40:	2202      	movs	r2, #2
 8005a42:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8005a44:	4b22      	ldr	r3, [pc, #136]	; (8005ad0 <BSP_SDRAM_Init+0xb4>)
 8005a46:	2202      	movs	r2, #2
 8005a48:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8005a4a:	4b21      	ldr	r3, [pc, #132]	; (8005ad0 <BSP_SDRAM_Init+0xb4>)
 8005a4c:	2202      	movs	r2, #2
 8005a4e:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8005a50:	4b1d      	ldr	r3, [pc, #116]	; (8005ac8 <BSP_SDRAM_Init+0xac>)
 8005a52:	2201      	movs	r2, #1
 8005a54:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8005a56:	4b1c      	ldr	r3, [pc, #112]	; (8005ac8 <BSP_SDRAM_Init+0xac>)
 8005a58:	2200      	movs	r2, #0
 8005a5a:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8005a5c:	4b1a      	ldr	r3, [pc, #104]	; (8005ac8 <BSP_SDRAM_Init+0xac>)
 8005a5e:	2204      	movs	r2, #4
 8005a60:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8005a62:	4b19      	ldr	r3, [pc, #100]	; (8005ac8 <BSP_SDRAM_Init+0xac>)
 8005a64:	2210      	movs	r2, #16
 8005a66:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8005a68:	4b17      	ldr	r3, [pc, #92]	; (8005ac8 <BSP_SDRAM_Init+0xac>)
 8005a6a:	2240      	movs	r2, #64	; 0x40
 8005a6c:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8005a6e:	4b16      	ldr	r3, [pc, #88]	; (8005ac8 <BSP_SDRAM_Init+0xac>)
 8005a70:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8005a74:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8005a76:	4b14      	ldr	r3, [pc, #80]	; (8005ac8 <BSP_SDRAM_Init+0xac>)
 8005a78:	2200      	movs	r2, #0
 8005a7a:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8005a7c:	4b12      	ldr	r3, [pc, #72]	; (8005ac8 <BSP_SDRAM_Init+0xac>)
 8005a7e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a82:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8005a84:	4b10      	ldr	r3, [pc, #64]	; (8005ac8 <BSP_SDRAM_Init+0xac>)
 8005a86:	2200      	movs	r2, #0
 8005a88:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8005a8a:	4b0f      	ldr	r3, [pc, #60]	; (8005ac8 <BSP_SDRAM_Init+0xac>)
 8005a8c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005a90:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8005a92:	2100      	movs	r1, #0
 8005a94:	480c      	ldr	r0, [pc, #48]	; (8005ac8 <BSP_SDRAM_Init+0xac>)
 8005a96:	f000 f87f 	bl	8005b98 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8005a9a:	490d      	ldr	r1, [pc, #52]	; (8005ad0 <BSP_SDRAM_Init+0xb4>)
 8005a9c:	480a      	ldr	r0, [pc, #40]	; (8005ac8 <BSP_SDRAM_Init+0xac>)
 8005a9e:	f004 fa01 	bl	8009ea4 <HAL_SDRAM_Init>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d003      	beq.n	8005ab0 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8005aa8:	4b0a      	ldr	r3, [pc, #40]	; (8005ad4 <BSP_SDRAM_Init+0xb8>)
 8005aaa:	2201      	movs	r2, #1
 8005aac:	701a      	strb	r2, [r3, #0]
 8005aae:	e002      	b.n	8005ab6 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8005ab0:	4b08      	ldr	r3, [pc, #32]	; (8005ad4 <BSP_SDRAM_Init+0xb8>)
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8005ab6:	f240 506a 	movw	r0, #1386	; 0x56a
 8005aba:	f000 f80d 	bl	8005ad8 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8005abe:	4b05      	ldr	r3, [pc, #20]	; (8005ad4 <BSP_SDRAM_Init+0xb8>)
 8005ac0:	781b      	ldrb	r3, [r3, #0]
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	200001d4 	.word	0x200001d4
 8005acc:	a0000140 	.word	0xa0000140
 8005ad0:	20000208 	.word	0x20000208
 8005ad4:	20000050 	.word	0x20000050

08005ad8 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8005ae4:	4b2a      	ldr	r3, [pc, #168]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8005aea:	4b29      	ldr	r3, [pc, #164]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005aec:	2208      	movs	r2, #8
 8005aee:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8005af0:	4b27      	ldr	r3, [pc, #156]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005af2:	2201      	movs	r2, #1
 8005af4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8005af6:	4b26      	ldr	r3, [pc, #152]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005af8:	2200      	movs	r2, #0
 8005afa:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8005afc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005b00:	4923      	ldr	r1, [pc, #140]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b02:	4824      	ldr	r0, [pc, #144]	; (8005b94 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005b04:	f004 fa02 	bl	8009f0c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8005b08:	2001      	movs	r0, #1
 8005b0a:	f000 f993 	bl	8005e34 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8005b0e:	4b20      	ldr	r3, [pc, #128]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b10:	2202      	movs	r2, #2
 8005b12:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8005b14:	4b1e      	ldr	r3, [pc, #120]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b16:	2208      	movs	r2, #8
 8005b18:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8005b1a:	4b1d      	ldr	r3, [pc, #116]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8005b20:	4b1b      	ldr	r3, [pc, #108]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b22:	2200      	movs	r2, #0
 8005b24:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8005b26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005b2a:	4919      	ldr	r1, [pc, #100]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b2c:	4819      	ldr	r0, [pc, #100]	; (8005b94 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005b2e:	f004 f9ed 	bl	8009f0c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8005b32:	4b17      	ldr	r3, [pc, #92]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b34:	2203      	movs	r2, #3
 8005b36:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8005b38:	4b15      	ldr	r3, [pc, #84]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b3a:	2208      	movs	r2, #8
 8005b3c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8005b3e:	4b14      	ldr	r3, [pc, #80]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b40:	2204      	movs	r2, #4
 8005b42:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8005b44:	4b12      	ldr	r3, [pc, #72]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8005b4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005b4e:	4910      	ldr	r1, [pc, #64]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b50:	4810      	ldr	r0, [pc, #64]	; (8005b94 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005b52:	f004 f9db 	bl	8009f0c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8005b56:	f44f 730c 	mov.w	r3, #560	; 0x230
 8005b5a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8005b5c:	4b0c      	ldr	r3, [pc, #48]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b5e:	2204      	movs	r2, #4
 8005b60:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8005b62:	4b0b      	ldr	r3, [pc, #44]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b64:	2208      	movs	r2, #8
 8005b66:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8005b68:	4b09      	ldr	r3, [pc, #36]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	4a07      	ldr	r2, [pc, #28]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b72:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8005b74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005b78:	4905      	ldr	r1, [pc, #20]	; (8005b90 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005b7a:	4806      	ldr	r0, [pc, #24]	; (8005b94 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005b7c:	f004 f9c6 	bl	8009f0c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8005b80:	6879      	ldr	r1, [r7, #4]
 8005b82:	4804      	ldr	r0, [pc, #16]	; (8005b94 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005b84:	f004 f9ed 	bl	8009f62 <HAL_SDRAM_ProgramRefreshRate>
}
 8005b88:	bf00      	nop
 8005b8a:	3710      	adds	r7, #16
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}
 8005b90:	20000224 	.word	0x20000224
 8005b94:	200001d4 	.word	0x200001d4

08005b98 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b090      	sub	sp, #64	; 0x40
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
 8005ba0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	f000 80ec 	beq.w	8005d82 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8005baa:	2300      	movs	r3, #0
 8005bac:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bae:	4b77      	ldr	r3, [pc, #476]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb2:	4a76      	ldr	r2, [pc, #472]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005bb4:	f043 0301 	orr.w	r3, r3, #1
 8005bb8:	6393      	str	r3, [r2, #56]	; 0x38
 8005bba:	4b74      	ldr	r3, [pc, #464]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bbe:	f003 0301 	and.w	r3, r3, #1
 8005bc2:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	627b      	str	r3, [r7, #36]	; 0x24
 8005bca:	4b70      	ldr	r3, [pc, #448]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bce:	4a6f      	ldr	r2, [pc, #444]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005bd0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8005bd6:	4b6d      	ldr	r3, [pc, #436]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bde:	627b      	str	r3, [r7, #36]	; 0x24
 8005be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005be2:	2300      	movs	r3, #0
 8005be4:	623b      	str	r3, [r7, #32]
 8005be6:	4b69      	ldr	r3, [pc, #420]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bea:	4a68      	ldr	r2, [pc, #416]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005bec:	f043 0302 	orr.w	r3, r3, #2
 8005bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8005bf2:	4b66      	ldr	r3, [pc, #408]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf6:	f003 0302 	and.w	r3, r3, #2
 8005bfa:	623b      	str	r3, [r7, #32]
 8005bfc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005bfe:	2300      	movs	r3, #0
 8005c00:	61fb      	str	r3, [r7, #28]
 8005c02:	4b62      	ldr	r3, [pc, #392]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c06:	4a61      	ldr	r2, [pc, #388]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c08:	f043 0304 	orr.w	r3, r3, #4
 8005c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8005c0e:	4b5f      	ldr	r3, [pc, #380]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c12:	f003 0304 	and.w	r3, r3, #4
 8005c16:	61fb      	str	r3, [r7, #28]
 8005c18:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	61bb      	str	r3, [r7, #24]
 8005c1e:	4b5b      	ldr	r3, [pc, #364]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c22:	4a5a      	ldr	r2, [pc, #360]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c24:	f043 0308 	orr.w	r3, r3, #8
 8005c28:	6313      	str	r3, [r2, #48]	; 0x30
 8005c2a:	4b58      	ldr	r3, [pc, #352]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c2e:	f003 0308 	and.w	r3, r3, #8
 8005c32:	61bb      	str	r3, [r7, #24]
 8005c34:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005c36:	2300      	movs	r3, #0
 8005c38:	617b      	str	r3, [r7, #20]
 8005c3a:	4b54      	ldr	r3, [pc, #336]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c3e:	4a53      	ldr	r2, [pc, #332]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c40:	f043 0310 	orr.w	r3, r3, #16
 8005c44:	6313      	str	r3, [r2, #48]	; 0x30
 8005c46:	4b51      	ldr	r3, [pc, #324]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c4a:	f003 0310 	and.w	r3, r3, #16
 8005c4e:	617b      	str	r3, [r7, #20]
 8005c50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005c52:	2300      	movs	r3, #0
 8005c54:	613b      	str	r3, [r7, #16]
 8005c56:	4b4d      	ldr	r3, [pc, #308]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c5a:	4a4c      	ldr	r2, [pc, #304]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c5c:	f043 0320 	orr.w	r3, r3, #32
 8005c60:	6313      	str	r3, [r2, #48]	; 0x30
 8005c62:	4b4a      	ldr	r3, [pc, #296]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c66:	f003 0320 	and.w	r3, r3, #32
 8005c6a:	613b      	str	r3, [r7, #16]
 8005c6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8005c6e:	2300      	movs	r3, #0
 8005c70:	60fb      	str	r3, [r7, #12]
 8005c72:	4b46      	ldr	r3, [pc, #280]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c76:	4a45      	ldr	r2, [pc, #276]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8005c7e:	4b43      	ldr	r3, [pc, #268]	; (8005d8c <BSP_SDRAM_MspInit+0x1f4>)
 8005c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c86:	60fb      	str	r3, [r7, #12]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8005c8a:	2302      	movs	r3, #2
 8005c8c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8005c8e:	2302      	movs	r3, #2
 8005c90:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8005c92:	2300      	movs	r3, #0
 8005c94:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8005c96:	230c      	movs	r3, #12
 8005c98:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8005c9a:	2360      	movs	r3, #96	; 0x60
 8005c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8005c9e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005ca2:	4619      	mov	r1, r3
 8005ca4:	483a      	ldr	r0, [pc, #232]	; (8005d90 <BSP_SDRAM_MspInit+0x1f8>)
 8005ca6:	f001 f96f 	bl	8006f88 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8005caa:	2301      	movs	r3, #1
 8005cac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8005cae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005cb2:	4619      	mov	r1, r3
 8005cb4:	4837      	ldr	r0, [pc, #220]	; (8005d94 <BSP_SDRAM_MspInit+0x1fc>)
 8005cb6:	f001 f967 	bl	8006f88 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8005cba:	f24c 7303 	movw	r3, #50947	; 0xc703
 8005cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8005cc0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	4834      	ldr	r0, [pc, #208]	; (8005d98 <BSP_SDRAM_MspInit+0x200>)
 8005cc8:	f001 f95e 	bl	8006f88 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8005ccc:	f64f 7383 	movw	r3, #65411	; 0xff83
 8005cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8005cd2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005cd6:	4619      	mov	r1, r3
 8005cd8:	4830      	ldr	r0, [pc, #192]	; (8005d9c <BSP_SDRAM_MspInit+0x204>)
 8005cda:	f001 f955 	bl	8006f88 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8005cde:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8005ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8005ce4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005ce8:	4619      	mov	r1, r3
 8005cea:	482d      	ldr	r0, [pc, #180]	; (8005da0 <BSP_SDRAM_MspInit+0x208>)
 8005cec:	f001 f94c 	bl	8006f88 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8005cf0:	f248 1333 	movw	r3, #33075	; 0x8133
 8005cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8005cf6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005cfa:	4619      	mov	r1, r3
 8005cfc:	4829      	ldr	r0, [pc, #164]	; (8005da4 <BSP_SDRAM_MspInit+0x20c>)
 8005cfe:	f001 f943 	bl	8006f88 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8005d02:	4b29      	ldr	r3, [pc, #164]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d04:	2200      	movs	r2, #0
 8005d06:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8005d08:	4b27      	ldr	r3, [pc, #156]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d0a:	2280      	movs	r2, #128	; 0x80
 8005d0c:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8005d0e:	4b26      	ldr	r3, [pc, #152]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d14:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8005d16:	4b24      	ldr	r3, [pc, #144]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005d1c:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005d1e:	4b22      	ldr	r3, [pc, #136]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005d24:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8005d26:	4b20      	ldr	r3, [pc, #128]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d28:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005d2c:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8005d2e:	4b1e      	ldr	r3, [pc, #120]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d30:	2200      	movs	r2, #0
 8005d32:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8005d34:	4b1c      	ldr	r3, [pc, #112]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d36:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005d3a:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8005d3c:	4b1a      	ldr	r3, [pc, #104]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d3e:	2200      	movs	r2, #0
 8005d40:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8005d42:	4b19      	ldr	r3, [pc, #100]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d44:	2203      	movs	r2, #3
 8005d46:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8005d48:	4b17      	ldr	r3, [pc, #92]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8005d4e:	4b16      	ldr	r3, [pc, #88]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d50:	2200      	movs	r2, #0
 8005d52:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8005d54:	4b14      	ldr	r3, [pc, #80]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d56:	4a15      	ldr	r2, [pc, #84]	; (8005dac <BSP_SDRAM_MspInit+0x214>)
 8005d58:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a12      	ldr	r2, [pc, #72]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d5e:	631a      	str	r2, [r3, #48]	; 0x30
 8005d60:	4a11      	ldr	r2, [pc, #68]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8005d66:	4810      	ldr	r0, [pc, #64]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d68:	f000 fa32 	bl	80061d0 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8005d6c:	480e      	ldr	r0, [pc, #56]	; (8005da8 <BSP_SDRAM_MspInit+0x210>)
 8005d6e:	f000 f981 	bl	8006074 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8005d72:	2200      	movs	r2, #0
 8005d74:	210f      	movs	r1, #15
 8005d76:	2038      	movs	r0, #56	; 0x38
 8005d78:	f000 f936 	bl	8005fe8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8005d7c:	2038      	movs	r0, #56	; 0x38
 8005d7e:	f000 f94f 	bl	8006020 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8005d82:	bf00      	nop
 8005d84:	3740      	adds	r7, #64	; 0x40
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	bf00      	nop
 8005d8c:	40023800 	.word	0x40023800
 8005d90:	40020400 	.word	0x40020400
 8005d94:	40020800 	.word	0x40020800
 8005d98:	40020c00 	.word	0x40020c00
 8005d9c:	40021000 	.word	0x40021000
 8005da0:	40021400 	.word	0x40021400
 8005da4:	40021800 	.word	0x40021800
 8005da8:	20000234 	.word	0x20000234
 8005dac:	40026410 	.word	0x40026410

08005db0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005db4:	4b0e      	ldr	r3, [pc, #56]	; (8005df0 <HAL_Init+0x40>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a0d      	ldr	r2, [pc, #52]	; (8005df0 <HAL_Init+0x40>)
 8005dba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005dbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005dc0:	4b0b      	ldr	r3, [pc, #44]	; (8005df0 <HAL_Init+0x40>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a0a      	ldr	r2, [pc, #40]	; (8005df0 <HAL_Init+0x40>)
 8005dc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005dca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005dcc:	4b08      	ldr	r3, [pc, #32]	; (8005df0 <HAL_Init+0x40>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a07      	ldr	r2, [pc, #28]	; (8005df0 <HAL_Init+0x40>)
 8005dd2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005dd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005dd8:	2003      	movs	r0, #3
 8005dda:	f000 f8fa 	bl	8005fd2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005dde:	2000      	movs	r0, #0
 8005de0:	f7fe fda2 	bl	8004928 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005de4:	f7fe fd74 	bl	80048d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	40023c00 	.word	0x40023c00

08005df4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005df4:	b480      	push	{r7}
 8005df6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005df8:	4b06      	ldr	r3, [pc, #24]	; (8005e14 <HAL_IncTick+0x20>)
 8005dfa:	781b      	ldrb	r3, [r3, #0]
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	4b06      	ldr	r3, [pc, #24]	; (8005e18 <HAL_IncTick+0x24>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4413      	add	r3, r2
 8005e04:	4a04      	ldr	r2, [pc, #16]	; (8005e18 <HAL_IncTick+0x24>)
 8005e06:	6013      	str	r3, [r2, #0]
}
 8005e08:	bf00      	nop
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	20000058 	.word	0x20000058
 8005e18:	20000728 	.word	0x20000728

08005e1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	af00      	add	r7, sp, #0
  return uwTick;
 8005e20:	4b03      	ldr	r3, [pc, #12]	; (8005e30 <HAL_GetTick+0x14>)
 8005e22:	681b      	ldr	r3, [r3, #0]
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	20000728 	.word	0x20000728

08005e34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005e3c:	f7ff ffee 	bl	8005e1c <HAL_GetTick>
 8005e40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e4c:	d005      	beq.n	8005e5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005e4e:	4b09      	ldr	r3, [pc, #36]	; (8005e74 <HAL_Delay+0x40>)
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	461a      	mov	r2, r3
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	4413      	add	r3, r2
 8005e58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005e5a:	bf00      	nop
 8005e5c:	f7ff ffde 	bl	8005e1c <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	68fa      	ldr	r2, [r7, #12]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d8f7      	bhi.n	8005e5c <HAL_Delay+0x28>
  {
  }
}
 8005e6c:	bf00      	nop
 8005e6e:	3710      	adds	r7, #16
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bd80      	pop	{r7, pc}
 8005e74:	20000058 	.word	0x20000058

08005e78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b085      	sub	sp, #20
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f003 0307 	and.w	r3, r3, #7
 8005e86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e88:	4b0c      	ldr	r3, [pc, #48]	; (8005ebc <__NVIC_SetPriorityGrouping+0x44>)
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e8e:	68ba      	ldr	r2, [r7, #8]
 8005e90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005e94:	4013      	ands	r3, r2
 8005e96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005ea0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005ea4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ea8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005eaa:	4a04      	ldr	r2, [pc, #16]	; (8005ebc <__NVIC_SetPriorityGrouping+0x44>)
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	60d3      	str	r3, [r2, #12]
}
 8005eb0:	bf00      	nop
 8005eb2:	3714      	adds	r7, #20
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr
 8005ebc:	e000ed00 	.word	0xe000ed00

08005ec0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005ec4:	4b04      	ldr	r3, [pc, #16]	; (8005ed8 <__NVIC_GetPriorityGrouping+0x18>)
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	0a1b      	lsrs	r3, r3, #8
 8005eca:	f003 0307 	and.w	r3, r3, #7
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr
 8005ed8:	e000ed00 	.word	0xe000ed00

08005edc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	db0b      	blt.n	8005f06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005eee:	79fb      	ldrb	r3, [r7, #7]
 8005ef0:	f003 021f 	and.w	r2, r3, #31
 8005ef4:	4907      	ldr	r1, [pc, #28]	; (8005f14 <__NVIC_EnableIRQ+0x38>)
 8005ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005efa:	095b      	lsrs	r3, r3, #5
 8005efc:	2001      	movs	r0, #1
 8005efe:	fa00 f202 	lsl.w	r2, r0, r2
 8005f02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005f06:	bf00      	nop
 8005f08:	370c      	adds	r7, #12
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	e000e100 	.word	0xe000e100

08005f18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	4603      	mov	r3, r0
 8005f20:	6039      	str	r1, [r7, #0]
 8005f22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	db0a      	blt.n	8005f42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	b2da      	uxtb	r2, r3
 8005f30:	490c      	ldr	r1, [pc, #48]	; (8005f64 <__NVIC_SetPriority+0x4c>)
 8005f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f36:	0112      	lsls	r2, r2, #4
 8005f38:	b2d2      	uxtb	r2, r2
 8005f3a:	440b      	add	r3, r1
 8005f3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005f40:	e00a      	b.n	8005f58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	b2da      	uxtb	r2, r3
 8005f46:	4908      	ldr	r1, [pc, #32]	; (8005f68 <__NVIC_SetPriority+0x50>)
 8005f48:	79fb      	ldrb	r3, [r7, #7]
 8005f4a:	f003 030f 	and.w	r3, r3, #15
 8005f4e:	3b04      	subs	r3, #4
 8005f50:	0112      	lsls	r2, r2, #4
 8005f52:	b2d2      	uxtb	r2, r2
 8005f54:	440b      	add	r3, r1
 8005f56:	761a      	strb	r2, [r3, #24]
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr
 8005f64:	e000e100 	.word	0xe000e100
 8005f68:	e000ed00 	.word	0xe000ed00

08005f6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b089      	sub	sp, #36	; 0x24
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	60f8      	str	r0, [r7, #12]
 8005f74:	60b9      	str	r1, [r7, #8]
 8005f76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f003 0307 	and.w	r3, r3, #7
 8005f7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	f1c3 0307 	rsb	r3, r3, #7
 8005f86:	2b04      	cmp	r3, #4
 8005f88:	bf28      	it	cs
 8005f8a:	2304      	movcs	r3, #4
 8005f8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	3304      	adds	r3, #4
 8005f92:	2b06      	cmp	r3, #6
 8005f94:	d902      	bls.n	8005f9c <NVIC_EncodePriority+0x30>
 8005f96:	69fb      	ldr	r3, [r7, #28]
 8005f98:	3b03      	subs	r3, #3
 8005f9a:	e000      	b.n	8005f9e <NVIC_EncodePriority+0x32>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005fa0:	f04f 32ff 	mov.w	r2, #4294967295
 8005fa4:	69bb      	ldr	r3, [r7, #24]
 8005fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8005faa:	43da      	mvns	r2, r3
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	401a      	ands	r2, r3
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005fb4:	f04f 31ff 	mov.w	r1, #4294967295
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	fa01 f303 	lsl.w	r3, r1, r3
 8005fbe:	43d9      	mvns	r1, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005fc4:	4313      	orrs	r3, r2
         );
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3724      	adds	r7, #36	; 0x24
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr

08005fd2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005fd2:	b580      	push	{r7, lr}
 8005fd4:	b082      	sub	sp, #8
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f7ff ff4c 	bl	8005e78 <__NVIC_SetPriorityGrouping>
}
 8005fe0:	bf00      	nop
 8005fe2:	3708      	adds	r7, #8
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b086      	sub	sp, #24
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	4603      	mov	r3, r0
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	607a      	str	r2, [r7, #4]
 8005ff4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005ffa:	f7ff ff61 	bl	8005ec0 <__NVIC_GetPriorityGrouping>
 8005ffe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006000:	687a      	ldr	r2, [r7, #4]
 8006002:	68b9      	ldr	r1, [r7, #8]
 8006004:	6978      	ldr	r0, [r7, #20]
 8006006:	f7ff ffb1 	bl	8005f6c <NVIC_EncodePriority>
 800600a:	4602      	mov	r2, r0
 800600c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006010:	4611      	mov	r1, r2
 8006012:	4618      	mov	r0, r3
 8006014:	f7ff ff80 	bl	8005f18 <__NVIC_SetPriority>
}
 8006018:	bf00      	nop
 800601a:	3718      	adds	r7, #24
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b082      	sub	sp, #8
 8006024:	af00      	add	r7, sp, #0
 8006026:	4603      	mov	r3, r0
 8006028:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800602a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800602e:	4618      	mov	r0, r3
 8006030:	f7ff ff54 	bl	8005edc <__NVIC_EnableIRQ>
}
 8006034:	bf00      	nop
 8006036:	3708      	adds	r7, #8
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b082      	sub	sp, #8
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d101      	bne.n	800604e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e00e      	b.n	800606c <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	795b      	ldrb	r3, [r3, #5]
 8006052:	b2db      	uxtb	r3, r3
 8006054:	2b00      	cmp	r3, #0
 8006056:	d105      	bne.n	8006064 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	f7fd fc72 	bl	8003948 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	3708      	adds	r7, #8
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b086      	sub	sp, #24
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800607c:	2300      	movs	r3, #0
 800607e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006080:	f7ff fecc 	bl	8005e1c <HAL_GetTick>
 8006084:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d101      	bne.n	8006090 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e099      	b.n	80061c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2202      	movs	r2, #2
 800609c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f022 0201 	bic.w	r2, r2, #1
 80060ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80060b0:	e00f      	b.n	80060d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80060b2:	f7ff feb3 	bl	8005e1c <HAL_GetTick>
 80060b6:	4602      	mov	r2, r0
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	1ad3      	subs	r3, r2, r3
 80060bc:	2b05      	cmp	r3, #5
 80060be:	d908      	bls.n	80060d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2220      	movs	r2, #32
 80060c4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2203      	movs	r2, #3
 80060ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80060ce:	2303      	movs	r3, #3
 80060d0:	e078      	b.n	80061c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 0301 	and.w	r3, r3, #1
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d1e8      	bne.n	80060b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	4b38      	ldr	r3, [pc, #224]	; (80061cc <HAL_DMA_Init+0x158>)
 80060ec:	4013      	ands	r3, r2
 80060ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	685a      	ldr	r2, [r3, #4]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80060fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800610a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	699b      	ldr	r3, [r3, #24]
 8006110:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006116:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6a1b      	ldr	r3, [r3, #32]
 800611c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800611e:	697a      	ldr	r2, [r7, #20]
 8006120:	4313      	orrs	r3, r2
 8006122:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006128:	2b04      	cmp	r3, #4
 800612a:	d107      	bne.n	800613c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006134:	4313      	orrs	r3, r2
 8006136:	697a      	ldr	r2, [r7, #20]
 8006138:	4313      	orrs	r3, r2
 800613a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	695b      	ldr	r3, [r3, #20]
 800614a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	f023 0307 	bic.w	r3, r3, #7
 8006152:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	4313      	orrs	r3, r2
 800615c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006162:	2b04      	cmp	r3, #4
 8006164:	d117      	bne.n	8006196 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800616a:	697a      	ldr	r2, [r7, #20]
 800616c:	4313      	orrs	r3, r2
 800616e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00e      	beq.n	8006196 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 faef 	bl	800675c <DMA_CheckFifoParam>
 800617e:	4603      	mov	r3, r0
 8006180:	2b00      	cmp	r3, #0
 8006182:	d008      	beq.n	8006196 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2240      	movs	r2, #64	; 0x40
 8006188:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2201      	movs	r2, #1
 800618e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006192:	2301      	movs	r3, #1
 8006194:	e016      	b.n	80061c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 faa6 	bl	80066f0 <DMA_CalcBaseAndBitshift>
 80061a4:	4603      	mov	r3, r0
 80061a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061ac:	223f      	movs	r2, #63	; 0x3f
 80061ae:	409a      	lsls	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2201      	movs	r2, #1
 80061be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80061c2:	2300      	movs	r3, #0
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3718      	adds	r7, #24
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	f010803f 	.word	0xf010803f

080061d0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b084      	sub	sp, #16
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d101      	bne.n	80061e2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e050      	b.n	8006284 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d101      	bne.n	80061f2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80061ee:	2302      	movs	r3, #2
 80061f0:	e048      	b.n	8006284 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f022 0201 	bic.w	r2, r2, #1
 8006200:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	2200      	movs	r2, #0
 8006208:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2200      	movs	r2, #0
 8006210:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	2200      	movs	r2, #0
 8006218:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2200      	movs	r2, #0
 8006220:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	2200      	movs	r2, #0
 8006228:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	2221      	movs	r2, #33	; 0x21
 8006230:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 fa5c 	bl	80066f0 <DMA_CalcBaseAndBitshift>
 8006238:	4603      	mov	r3, r0
 800623a:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2200      	movs	r2, #0
 800625e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006264:	223f      	movs	r2, #63	; 0x3f
 8006266:	409a      	lsls	r2, r3
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006282:	2300      	movs	r3, #0
}
 8006284:	4618      	mov	r0, r3
 8006286:	3710      	adds	r7, #16
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}

0800628c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b086      	sub	sp, #24
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	607a      	str	r2, [r7, #4]
 8006298:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800629a:	2300      	movs	r3, #0
 800629c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d101      	bne.n	80062b2 <HAL_DMA_Start_IT+0x26>
 80062ae:	2302      	movs	r3, #2
 80062b0:	e040      	b.n	8006334 <HAL_DMA_Start_IT+0xa8>
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2201      	movs	r2, #1
 80062b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d12f      	bne.n	8006326 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2202      	movs	r2, #2
 80062ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2200      	movs	r2, #0
 80062d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	687a      	ldr	r2, [r7, #4]
 80062d8:	68b9      	ldr	r1, [r7, #8]
 80062da:	68f8      	ldr	r0, [r7, #12]
 80062dc:	f000 f9da 	bl	8006694 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062e4:	223f      	movs	r2, #63	; 0x3f
 80062e6:	409a      	lsls	r2, r3
 80062e8:	693b      	ldr	r3, [r7, #16]
 80062ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f042 0216 	orr.w	r2, r2, #22
 80062fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006300:	2b00      	cmp	r3, #0
 8006302:	d007      	beq.n	8006314 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f042 0208 	orr.w	r2, r2, #8
 8006312:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	681a      	ldr	r2, [r3, #0]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f042 0201 	orr.w	r2, r2, #1
 8006322:	601a      	str	r2, [r3, #0]
 8006324:	e005      	b.n	8006332 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2200      	movs	r2, #0
 800632a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800632e:	2302      	movs	r3, #2
 8006330:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006332:	7dfb      	ldrb	r3, [r7, #23]
}
 8006334:	4618      	mov	r0, r3
 8006336:	3718      	adds	r7, #24
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800633c:	b480      	push	{r7}
 800633e:	b083      	sub	sp, #12
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800634a:	b2db      	uxtb	r3, r3
 800634c:	2b02      	cmp	r3, #2
 800634e:	d004      	beq.n	800635a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2280      	movs	r2, #128	; 0x80
 8006354:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e00c      	b.n	8006374 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2205      	movs	r2, #5
 800635e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f022 0201 	bic.w	r2, r2, #1
 8006370:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b086      	sub	sp, #24
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006388:	2300      	movs	r3, #0
 800638a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800638c:	4b92      	ldr	r3, [pc, #584]	; (80065d8 <HAL_DMA_IRQHandler+0x258>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a92      	ldr	r2, [pc, #584]	; (80065dc <HAL_DMA_IRQHandler+0x25c>)
 8006392:	fba2 2303 	umull	r2, r3, r2, r3
 8006396:	0a9b      	lsrs	r3, r3, #10
 8006398:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800639e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063aa:	2208      	movs	r2, #8
 80063ac:	409a      	lsls	r2, r3
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	4013      	ands	r3, r2
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d01a      	beq.n	80063ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0304 	and.w	r3, r3, #4
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d013      	beq.n	80063ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f022 0204 	bic.w	r2, r2, #4
 80063d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063d8:	2208      	movs	r2, #8
 80063da:	409a      	lsls	r2, r3
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063e4:	f043 0201 	orr.w	r2, r3, #1
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063f0:	2201      	movs	r2, #1
 80063f2:	409a      	lsls	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	4013      	ands	r3, r2
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d012      	beq.n	8006422 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	695b      	ldr	r3, [r3, #20]
 8006402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006406:	2b00      	cmp	r3, #0
 8006408:	d00b      	beq.n	8006422 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800640e:	2201      	movs	r2, #1
 8006410:	409a      	lsls	r2, r3
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800641a:	f043 0202 	orr.w	r2, r3, #2
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006426:	2204      	movs	r2, #4
 8006428:	409a      	lsls	r2, r3
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	4013      	ands	r3, r2
 800642e:	2b00      	cmp	r3, #0
 8006430:	d012      	beq.n	8006458 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f003 0302 	and.w	r3, r3, #2
 800643c:	2b00      	cmp	r3, #0
 800643e:	d00b      	beq.n	8006458 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006444:	2204      	movs	r2, #4
 8006446:	409a      	lsls	r2, r3
 8006448:	693b      	ldr	r3, [r7, #16]
 800644a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006450:	f043 0204 	orr.w	r2, r3, #4
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800645c:	2210      	movs	r2, #16
 800645e:	409a      	lsls	r2, r3
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	4013      	ands	r3, r2
 8006464:	2b00      	cmp	r3, #0
 8006466:	d043      	beq.n	80064f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 0308 	and.w	r3, r3, #8
 8006472:	2b00      	cmp	r3, #0
 8006474:	d03c      	beq.n	80064f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800647a:	2210      	movs	r2, #16
 800647c:	409a      	lsls	r2, r3
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d018      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800649a:	2b00      	cmp	r3, #0
 800649c:	d108      	bne.n	80064b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d024      	beq.n	80064f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	4798      	blx	r3
 80064ae:	e01f      	b.n	80064f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d01b      	beq.n	80064f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	4798      	blx	r3
 80064c0:	e016      	b.n	80064f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d107      	bne.n	80064e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f022 0208 	bic.w	r2, r2, #8
 80064de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d003      	beq.n	80064f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064f4:	2220      	movs	r2, #32
 80064f6:	409a      	lsls	r2, r3
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	4013      	ands	r3, r2
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	f000 808e 	beq.w	800661e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 0310 	and.w	r3, r3, #16
 800650c:	2b00      	cmp	r3, #0
 800650e:	f000 8086 	beq.w	800661e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006516:	2220      	movs	r2, #32
 8006518:	409a      	lsls	r2, r3
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006524:	b2db      	uxtb	r3, r3
 8006526:	2b05      	cmp	r3, #5
 8006528:	d136      	bne.n	8006598 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f022 0216 	bic.w	r2, r2, #22
 8006538:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	695a      	ldr	r2, [r3, #20]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006548:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800654e:	2b00      	cmp	r3, #0
 8006550:	d103      	bne.n	800655a <HAL_DMA_IRQHandler+0x1da>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006556:	2b00      	cmp	r3, #0
 8006558:	d007      	beq.n	800656a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f022 0208 	bic.w	r2, r2, #8
 8006568:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800656e:	223f      	movs	r2, #63	; 0x3f
 8006570:	409a      	lsls	r2, r3
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2201      	movs	r2, #1
 8006582:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800658a:	2b00      	cmp	r3, #0
 800658c:	d07d      	beq.n	800668a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	4798      	blx	r3
        }
        return;
 8006596:	e078      	b.n	800668a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d01c      	beq.n	80065e0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d108      	bne.n	80065c6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d030      	beq.n	800661e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	4798      	blx	r3
 80065c4:	e02b      	b.n	800661e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d027      	beq.n	800661e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	4798      	blx	r3
 80065d6:	e022      	b.n	800661e <HAL_DMA_IRQHandler+0x29e>
 80065d8:	20000008 	.word	0x20000008
 80065dc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d10f      	bne.n	800660e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f022 0210 	bic.w	r2, r2, #16
 80065fc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2201      	movs	r2, #1
 800660a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006612:	2b00      	cmp	r3, #0
 8006614:	d003      	beq.n	800661e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006622:	2b00      	cmp	r3, #0
 8006624:	d032      	beq.n	800668c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800662a:	f003 0301 	and.w	r3, r3, #1
 800662e:	2b00      	cmp	r3, #0
 8006630:	d022      	beq.n	8006678 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2205      	movs	r2, #5
 8006636:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f022 0201 	bic.w	r2, r2, #1
 8006648:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	3301      	adds	r3, #1
 800664e:	60bb      	str	r3, [r7, #8]
 8006650:	697a      	ldr	r2, [r7, #20]
 8006652:	429a      	cmp	r2, r3
 8006654:	d307      	bcc.n	8006666 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0301 	and.w	r3, r3, #1
 8006660:	2b00      	cmp	r3, #0
 8006662:	d1f2      	bne.n	800664a <HAL_DMA_IRQHandler+0x2ca>
 8006664:	e000      	b.n	8006668 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006666:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800667c:	2b00      	cmp	r3, #0
 800667e:	d005      	beq.n	800668c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	4798      	blx	r3
 8006688:	e000      	b.n	800668c <HAL_DMA_IRQHandler+0x30c>
        return;
 800668a:	bf00      	nop
    }
  }
}
 800668c:	3718      	adds	r7, #24
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
 8006692:	bf00      	nop

08006694 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006694:	b480      	push	{r7}
 8006696:	b085      	sub	sp, #20
 8006698:	af00      	add	r7, sp, #0
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	60b9      	str	r1, [r7, #8]
 800669e:	607a      	str	r2, [r7, #4]
 80066a0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80066b0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	683a      	ldr	r2, [r7, #0]
 80066b8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	2b40      	cmp	r3, #64	; 0x40
 80066c0:	d108      	bne.n	80066d4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	68ba      	ldr	r2, [r7, #8]
 80066d0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80066d2:	e007      	b.n	80066e4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68ba      	ldr	r2, [r7, #8]
 80066da:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	60da      	str	r2, [r3, #12]
}
 80066e4:	bf00      	nop
 80066e6:	3714      	adds	r7, #20
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr

080066f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b085      	sub	sp, #20
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	3b10      	subs	r3, #16
 8006700:	4a14      	ldr	r2, [pc, #80]	; (8006754 <DMA_CalcBaseAndBitshift+0x64>)
 8006702:	fba2 2303 	umull	r2, r3, r2, r3
 8006706:	091b      	lsrs	r3, r3, #4
 8006708:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800670a:	4a13      	ldr	r2, [pc, #76]	; (8006758 <DMA_CalcBaseAndBitshift+0x68>)
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	4413      	add	r3, r2
 8006710:	781b      	ldrb	r3, [r3, #0]
 8006712:	461a      	mov	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2b03      	cmp	r3, #3
 800671c:	d909      	bls.n	8006732 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006726:	f023 0303 	bic.w	r3, r3, #3
 800672a:	1d1a      	adds	r2, r3, #4
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	659a      	str	r2, [r3, #88]	; 0x58
 8006730:	e007      	b.n	8006742 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800673a:	f023 0303 	bic.w	r3, r3, #3
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006746:	4618      	mov	r0, r3
 8006748:	3714      	adds	r7, #20
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr
 8006752:	bf00      	nop
 8006754:	aaaaaaab 	.word	0xaaaaaaab
 8006758:	0801150c 	.word	0x0801150c

0800675c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800675c:	b480      	push	{r7}
 800675e:	b085      	sub	sp, #20
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006764:	2300      	movs	r3, #0
 8006766:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800676c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	699b      	ldr	r3, [r3, #24]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d11f      	bne.n	80067b6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	2b03      	cmp	r3, #3
 800677a:	d855      	bhi.n	8006828 <DMA_CheckFifoParam+0xcc>
 800677c:	a201      	add	r2, pc, #4	; (adr r2, 8006784 <DMA_CheckFifoParam+0x28>)
 800677e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006782:	bf00      	nop
 8006784:	08006795 	.word	0x08006795
 8006788:	080067a7 	.word	0x080067a7
 800678c:	08006795 	.word	0x08006795
 8006790:	08006829 	.word	0x08006829
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006798:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800679c:	2b00      	cmp	r3, #0
 800679e:	d045      	beq.n	800682c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80067a0:	2301      	movs	r3, #1
 80067a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067a4:	e042      	b.n	800682c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067aa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80067ae:	d13f      	bne.n	8006830 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067b4:	e03c      	b.n	8006830 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	699b      	ldr	r3, [r3, #24]
 80067ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80067be:	d121      	bne.n	8006804 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	2b03      	cmp	r3, #3
 80067c4:	d836      	bhi.n	8006834 <DMA_CheckFifoParam+0xd8>
 80067c6:	a201      	add	r2, pc, #4	; (adr r2, 80067cc <DMA_CheckFifoParam+0x70>)
 80067c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067cc:	080067dd 	.word	0x080067dd
 80067d0:	080067e3 	.word	0x080067e3
 80067d4:	080067dd 	.word	0x080067dd
 80067d8:	080067f5 	.word	0x080067f5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	73fb      	strb	r3, [r7, #15]
      break;
 80067e0:	e02f      	b.n	8006842 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d024      	beq.n	8006838 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067f2:	e021      	b.n	8006838 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067f8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80067fc:	d11e      	bne.n	800683c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80067fe:	2301      	movs	r3, #1
 8006800:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006802:	e01b      	b.n	800683c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	2b02      	cmp	r3, #2
 8006808:	d902      	bls.n	8006810 <DMA_CheckFifoParam+0xb4>
 800680a:	2b03      	cmp	r3, #3
 800680c:	d003      	beq.n	8006816 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800680e:	e018      	b.n	8006842 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	73fb      	strb	r3, [r7, #15]
      break;
 8006814:	e015      	b.n	8006842 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800681a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d00e      	beq.n	8006840 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	73fb      	strb	r3, [r7, #15]
      break;
 8006826:	e00b      	b.n	8006840 <DMA_CheckFifoParam+0xe4>
      break;
 8006828:	bf00      	nop
 800682a:	e00a      	b.n	8006842 <DMA_CheckFifoParam+0xe6>
      break;
 800682c:	bf00      	nop
 800682e:	e008      	b.n	8006842 <DMA_CheckFifoParam+0xe6>
      break;
 8006830:	bf00      	nop
 8006832:	e006      	b.n	8006842 <DMA_CheckFifoParam+0xe6>
      break;
 8006834:	bf00      	nop
 8006836:	e004      	b.n	8006842 <DMA_CheckFifoParam+0xe6>
      break;
 8006838:	bf00      	nop
 800683a:	e002      	b.n	8006842 <DMA_CheckFifoParam+0xe6>
      break;   
 800683c:	bf00      	nop
 800683e:	e000      	b.n	8006842 <DMA_CheckFifoParam+0xe6>
      break;
 8006840:	bf00      	nop
    }
  } 
  
  return status; 
 8006842:	7bfb      	ldrb	r3, [r7, #15]
}
 8006844:	4618      	mov	r0, r3
 8006846:	3714      	adds	r7, #20
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr

08006850 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b082      	sub	sp, #8
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d101      	bne.n	8006862 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e03b      	b.n	80068da <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006868:	b2db      	uxtb	r3, r3
 800686a:	2b00      	cmp	r3, #0
 800686c:	d106      	bne.n	800687c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2200      	movs	r2, #0
 8006872:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f7fd f8da 	bl	8003a30 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2202      	movs	r2, #2
 8006880:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	685a      	ldr	r2, [r3, #4]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	430a      	orrs	r2, r1
 8006898:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068a0:	f023 0107 	bic.w	r1, r3, #7
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	689a      	ldr	r2, [r3, #8]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	430a      	orrs	r2, r1
 80068ae:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80068ba:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	68d1      	ldr	r1, [r2, #12]
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	6812      	ldr	r2, [r2, #0]
 80068c6:	430b      	orrs	r3, r1
 80068c8:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80068d8:	2300      	movs	r3, #0
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3708      	adds	r7, #8
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}

080068e2 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80068e2:	b580      	push	{r7, lr}
 80068e4:	b086      	sub	sp, #24
 80068e6:	af02      	add	r7, sp, #8
 80068e8:	60f8      	str	r0, [r7, #12]
 80068ea:	60b9      	str	r1, [r7, #8]
 80068ec:	607a      	str	r2, [r7, #4]
 80068ee:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d101      	bne.n	80068fe <HAL_DMA2D_Start+0x1c>
 80068fa:	2302      	movs	r3, #2
 80068fc:	e018      	b.n	8006930 <HAL_DMA2D_Start+0x4e>
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2201      	movs	r2, #1
 8006902:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2202      	movs	r2, #2
 800690a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	9300      	str	r3, [sp, #0]
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	68b9      	ldr	r1, [r7, #8]
 8006918:	68f8      	ldr	r0, [r7, #12]
 800691a:	f000 fa99 	bl	8006e50 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	681a      	ldr	r2, [r3, #0]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f042 0201 	orr.w	r2, r2, #1
 800692c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800692e:	2300      	movs	r3, #0
}
 8006930:	4618      	mov	r0, r3
 8006932:	3710      	adds	r7, #16
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b086      	sub	sp, #24
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8006942:	2300      	movs	r3, #0
 8006944:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0301 	and.w	r3, r3, #1
 8006950:	2b00      	cmp	r3, #0
 8006952:	d056      	beq.n	8006a02 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8006954:	f7ff fa62 	bl	8005e1c <HAL_GetTick>
 8006958:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800695a:	e04b      	b.n	80069f4 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800696a:	2b00      	cmp	r3, #0
 800696c:	d023      	beq.n	80069b6 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f003 0320 	and.w	r3, r3, #32
 8006974:	2b00      	cmp	r3, #0
 8006976:	d005      	beq.n	8006984 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800697c:	f043 0202 	orr.w	r2, r3, #2
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f003 0301 	and.w	r3, r3, #1
 800698a:	2b00      	cmp	r3, #0
 800698c:	d005      	beq.n	800699a <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006992:	f043 0201 	orr.w	r2, r3, #1
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	2221      	movs	r2, #33	; 0x21
 80069a0:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2204      	movs	r2, #4
 80069a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e0a5      	b.n	8006b02 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069bc:	d01a      	beq.n	80069f4 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80069be:	f7ff fa2d 	bl	8005e1c <HAL_GetTick>
 80069c2:	4602      	mov	r2, r0
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	1ad3      	subs	r3, r2, r3
 80069c8:	683a      	ldr	r2, [r7, #0]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d302      	bcc.n	80069d4 <HAL_DMA2D_PollForTransfer+0x9c>
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d10f      	bne.n	80069f4 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069d8:	f043 0220 	orr.w	r2, r3, #32
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2203      	movs	r2, #3
 80069e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 80069f0:	2303      	movs	r3, #3
 80069f2:	e086      	b.n	8006b02 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	f003 0302 	and.w	r3, r3, #2
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d0ac      	beq.n	800695c <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	69db      	ldr	r3, [r3, #28]
 8006a08:	f003 0320 	and.w	r3, r3, #32
 8006a0c:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a14:	f003 0320 	and.w	r3, r3, #32
 8006a18:	693a      	ldr	r2, [r7, #16]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d061      	beq.n	8006ae8 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8006a24:	f7ff f9fa 	bl	8005e1c <HAL_GetTick>
 8006a28:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006a2a:	e056      	b.n	8006ada <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d02e      	beq.n	8006a9c <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f003 0308 	and.w	r3, r3, #8
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d005      	beq.n	8006a54 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a4c:	f043 0204 	orr.w	r2, r3, #4
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	f003 0320 	and.w	r3, r3, #32
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d005      	beq.n	8006a6a <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a62:	f043 0202 	orr.w	r2, r3, #2
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f003 0301 	and.w	r3, r3, #1
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d005      	beq.n	8006a80 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a78:	f043 0201 	orr.w	r2, r3, #1
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	2229      	movs	r2, #41	; 0x29
 8006a86:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2204      	movs	r2, #4
 8006a8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	e032      	b.n	8006b02 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aa2:	d01a      	beq.n	8006ada <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8006aa4:	f7ff f9ba 	bl	8005e1c <HAL_GetTick>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	1ad3      	subs	r3, r2, r3
 8006aae:	683a      	ldr	r2, [r7, #0]
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d302      	bcc.n	8006aba <HAL_DMA2D_PollForTransfer+0x182>
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d10f      	bne.n	8006ada <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006abe:	f043 0220 	orr.w	r2, r3, #32
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2203      	movs	r2, #3
 8006aca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	e013      	b.n	8006b02 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f003 0310 	and.w	r3, r3, #16
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d0a1      	beq.n	8006a2c <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	2212      	movs	r2, #18
 8006aee:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3718      	adds	r7, #24
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}

08006b0a <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8006b0a:	b580      	push	{r7, lr}
 8006b0c:	b084      	sub	sp, #16
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f003 0301 	and.w	r3, r3, #1
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d026      	beq.n	8006b7a <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d021      	beq.n	8006b7a <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b44:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b4a:	f043 0201 	orr.w	r2, r3, #1
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2201      	movs	r2, #1
 8006b58:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2204      	movs	r2, #4
 8006b5e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	695b      	ldr	r3, [r3, #20]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d003      	beq.n	8006b7a <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	695b      	ldr	r3, [r3, #20]
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f003 0320 	and.w	r3, r3, #32
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d026      	beq.n	8006bd2 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d021      	beq.n	8006bd2 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b9c:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	2220      	movs	r2, #32
 8006ba4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006baa:	f043 0202 	orr.w	r2, r3, #2
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2204      	movs	r2, #4
 8006bb6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	695b      	ldr	r3, [r3, #20]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d003      	beq.n	8006bd2 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	695b      	ldr	r3, [r3, #20]
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f003 0308 	and.w	r3, r3, #8
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d026      	beq.n	8006c2a <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d021      	beq.n	8006c2a <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006bf4:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2208      	movs	r2, #8
 8006bfc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c02:	f043 0204 	orr.w	r2, r3, #4
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2204      	movs	r2, #4
 8006c0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	695b      	ldr	r3, [r3, #20]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d003      	beq.n	8006c2a <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	f003 0304 	and.w	r3, r3, #4
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d013      	beq.n	8006c5c <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00e      	beq.n	8006c5c <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c4c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	2204      	movs	r2, #4
 8006c54:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f000 f853 	bl	8006d02 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f003 0302 	and.w	r3, r3, #2
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d024      	beq.n	8006cb0 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d01f      	beq.n	8006cb0 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006c7e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	2202      	movs	r2, #2
 8006c86:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2201      	movs	r2, #1
 8006c94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferCpltCallback != NULL)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	691b      	ldr	r3, [r3, #16]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d003      	beq.n	8006cb0 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	691b      	ldr	r3, [r3, #16]
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f003 0310 	and.w	r3, r3, #16
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d01f      	beq.n	8006cfa <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d01a      	beq.n	8006cfa <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006cd2:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	2210      	movs	r2, #16
 8006cda:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f000 f80e 	bl	8006d16 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8006cfa:	bf00      	nop
 8006cfc:	3710      	adds	r7, #16
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}

08006d02 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006d02:	b480      	push	{r7}
 8006d04:	b083      	sub	sp, #12
 8006d06:	af00      	add	r7, sp, #0
 8006d08:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8006d0a:	bf00      	nop
 8006d0c:	370c      	adds	r7, #12
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr

08006d16 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006d16:	b480      	push	{r7}
 8006d18:	b083      	sub	sp, #12
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8006d1e:	bf00      	nop
 8006d20:	370c      	adds	r7, #12
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
	...

08006d2c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b087      	sub	sp, #28
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d101      	bne.n	8006d4c <HAL_DMA2D_ConfigLayer+0x20>
 8006d48:	2302      	movs	r3, #2
 8006d4a:	e079      	b.n	8006e40 <HAL_DMA2D_ConfigLayer+0x114>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2202      	movs	r2, #2
 8006d58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	011b      	lsls	r3, r3, #4
 8006d60:	3318      	adds	r3, #24
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	4413      	add	r3, r2
 8006d66:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	685a      	ldr	r2, [r3, #4]
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	041b      	lsls	r3, r3, #16
 8006d72:	4313      	orrs	r3, r2
 8006d74:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8006d76:	4b35      	ldr	r3, [pc, #212]	; (8006e4c <HAL_DMA2D_ConfigLayer+0x120>)
 8006d78:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006d7a:	693b      	ldr	r3, [r7, #16]
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	2b0a      	cmp	r3, #10
 8006d80:	d003      	beq.n	8006d8a <HAL_DMA2D_ConfigLayer+0x5e>
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	2b09      	cmp	r3, #9
 8006d88:	d107      	bne.n	8006d9a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8006d92:	697a      	ldr	r2, [r7, #20]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	617b      	str	r3, [r7, #20]
 8006d98:	e005      	b.n	8006da6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	061b      	lsls	r3, r3, #24
 8006da0:	697a      	ldr	r2, [r7, #20]
 8006da2:	4313      	orrs	r3, r2
 8006da4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d120      	bne.n	8006dee <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	43db      	mvns	r3, r3
 8006db6:	ea02 0103 	and.w	r1, r2, r3
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	697a      	ldr	r2, [r7, #20]
 8006dc0:	430a      	orrs	r2, r1
 8006dc2:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	693a      	ldr	r2, [r7, #16]
 8006dca:	6812      	ldr	r2, [r2, #0]
 8006dcc:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	2b0a      	cmp	r3, #10
 8006dd4:	d003      	beq.n	8006dde <HAL_DMA2D_ConfigLayer+0xb2>
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	2b09      	cmp	r3, #9
 8006ddc:	d127      	bne.n	8006e2e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	68da      	ldr	r2, [r3, #12]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8006dea:	629a      	str	r2, [r3, #40]	; 0x28
 8006dec:	e01f      	b.n	8006e2e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	69da      	ldr	r2, [r3, #28]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	43db      	mvns	r3, r3
 8006df8:	ea02 0103 	and.w	r1, r2, r3
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	697a      	ldr	r2, [r7, #20]
 8006e02:	430a      	orrs	r2, r1
 8006e04:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	693a      	ldr	r2, [r7, #16]
 8006e0c:	6812      	ldr	r2, [r2, #0]
 8006e0e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	2b0a      	cmp	r3, #10
 8006e16:	d003      	beq.n	8006e20 <HAL_DMA2D_ConfigLayer+0xf4>
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	2b09      	cmp	r3, #9
 8006e1e:	d106      	bne.n	8006e2e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	68da      	ldr	r2, [r3, #12]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8006e2c:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2201      	movs	r2, #1
 8006e32:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8006e3e:	2300      	movs	r3, #0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	371c      	adds	r7, #28
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr
 8006e4c:	ff03000f 	.word	0xff03000f

08006e50 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b08b      	sub	sp, #44	; 0x2c
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	60b9      	str	r1, [r7, #8]
 8006e5a:	607a      	str	r2, [r7, #4]
 8006e5c:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e64:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	041a      	lsls	r2, r3, #16
 8006e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e6e:	431a      	orrs	r2, r3
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	430a      	orrs	r2, r1
 8006e76:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	687a      	ldr	r2, [r7, #4]
 8006e7e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006e88:	d174      	bne.n	8006f74 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8006e90:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006e98:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006ea0:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	b2db      	uxtb	r3, r3
 8006ea6:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d108      	bne.n	8006ec2 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8006eb0:	69ba      	ldr	r2, [r7, #24]
 8006eb2:	69fb      	ldr	r3, [r7, #28]
 8006eb4:	431a      	orrs	r2, r3
 8006eb6:	6a3b      	ldr	r3, [r7, #32]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	697a      	ldr	r2, [r7, #20]
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	627b      	str	r3, [r7, #36]	; 0x24
 8006ec0:	e053      	b.n	8006f6a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d106      	bne.n	8006ed8 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8006eca:	69ba      	ldr	r2, [r7, #24]
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	697a      	ldr	r2, [r7, #20]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	627b      	str	r3, [r7, #36]	; 0x24
 8006ed6:	e048      	b.n	8006f6a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	2b02      	cmp	r3, #2
 8006ede:	d111      	bne.n	8006f04 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8006ee0:	69fb      	ldr	r3, [r7, #28]
 8006ee2:	0cdb      	lsrs	r3, r3, #19
 8006ee4:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8006ee6:	69bb      	ldr	r3, [r7, #24]
 8006ee8:	0a9b      	lsrs	r3, r3, #10
 8006eea:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	08db      	lsrs	r3, r3, #3
 8006ef0:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8006ef2:	69bb      	ldr	r3, [r7, #24]
 8006ef4:	015a      	lsls	r2, r3, #5
 8006ef6:	69fb      	ldr	r3, [r7, #28]
 8006ef8:	02db      	lsls	r3, r3, #11
 8006efa:	4313      	orrs	r3, r2
 8006efc:	697a      	ldr	r2, [r7, #20]
 8006efe:	4313      	orrs	r3, r2
 8006f00:	627b      	str	r3, [r7, #36]	; 0x24
 8006f02:	e032      	b.n	8006f6a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	2b03      	cmp	r3, #3
 8006f0a:	d117      	bne.n	8006f3c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8006f0c:	6a3b      	ldr	r3, [r7, #32]
 8006f0e:	0fdb      	lsrs	r3, r3, #31
 8006f10:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8006f12:	69fb      	ldr	r3, [r7, #28]
 8006f14:	0cdb      	lsrs	r3, r3, #19
 8006f16:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8006f18:	69bb      	ldr	r3, [r7, #24]
 8006f1a:	0adb      	lsrs	r3, r3, #11
 8006f1c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	08db      	lsrs	r3, r3, #3
 8006f22:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8006f24:	69bb      	ldr	r3, [r7, #24]
 8006f26:	015a      	lsls	r2, r3, #5
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	029b      	lsls	r3, r3, #10
 8006f2c:	431a      	orrs	r2, r3
 8006f2e:	6a3b      	ldr	r3, [r7, #32]
 8006f30:	03db      	lsls	r3, r3, #15
 8006f32:	4313      	orrs	r3, r2
 8006f34:	697a      	ldr	r2, [r7, #20]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	627b      	str	r3, [r7, #36]	; 0x24
 8006f3a:	e016      	b.n	8006f6a <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8006f3c:	6a3b      	ldr	r3, [r7, #32]
 8006f3e:	0f1b      	lsrs	r3, r3, #28
 8006f40:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8006f42:	69fb      	ldr	r3, [r7, #28]
 8006f44:	0d1b      	lsrs	r3, r3, #20
 8006f46:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8006f48:	69bb      	ldr	r3, [r7, #24]
 8006f4a:	0b1b      	lsrs	r3, r3, #12
 8006f4c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	091b      	lsrs	r3, r3, #4
 8006f52:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8006f54:	69bb      	ldr	r3, [r7, #24]
 8006f56:	011a      	lsls	r2, r3, #4
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	021b      	lsls	r3, r3, #8
 8006f5c:	431a      	orrs	r2, r3
 8006f5e:	6a3b      	ldr	r3, [r7, #32]
 8006f60:	031b      	lsls	r3, r3, #12
 8006f62:	4313      	orrs	r3, r2
 8006f64:	697a      	ldr	r2, [r7, #20]
 8006f66:	4313      	orrs	r3, r2
 8006f68:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f70:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8006f72:	e003      	b.n	8006f7c <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	68ba      	ldr	r2, [r7, #8]
 8006f7a:	60da      	str	r2, [r3, #12]
}
 8006f7c:	bf00      	nop
 8006f7e:	372c      	adds	r7, #44	; 0x2c
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b089      	sub	sp, #36	; 0x24
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
 8006f90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006f92:	2300      	movs	r3, #0
 8006f94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006f96:	2300      	movs	r3, #0
 8006f98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	61fb      	str	r3, [r7, #28]
 8006fa2:	e177      	b.n	8007294 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	69fb      	ldr	r3, [r7, #28]
 8006fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	697a      	ldr	r2, [r7, #20]
 8006fb4:	4013      	ands	r3, r2
 8006fb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006fb8:	693a      	ldr	r2, [r7, #16]
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	f040 8166 	bne.w	800728e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	2b01      	cmp	r3, #1
 8006fc8:	d00b      	beq.n	8006fe2 <HAL_GPIO_Init+0x5a>
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	2b02      	cmp	r3, #2
 8006fd0:	d007      	beq.n	8006fe2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006fd6:	2b11      	cmp	r3, #17
 8006fd8:	d003      	beq.n	8006fe2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006fda:	683b      	ldr	r3, [r7, #0]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	2b12      	cmp	r3, #18
 8006fe0:	d130      	bne.n	8007044 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006fe8:	69fb      	ldr	r3, [r7, #28]
 8006fea:	005b      	lsls	r3, r3, #1
 8006fec:	2203      	movs	r2, #3
 8006fee:	fa02 f303 	lsl.w	r3, r2, r3
 8006ff2:	43db      	mvns	r3, r3
 8006ff4:	69ba      	ldr	r2, [r7, #24]
 8006ff6:	4013      	ands	r3, r2
 8006ff8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	68da      	ldr	r2, [r3, #12]
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	005b      	lsls	r3, r3, #1
 8007002:	fa02 f303 	lsl.w	r3, r2, r3
 8007006:	69ba      	ldr	r2, [r7, #24]
 8007008:	4313      	orrs	r3, r2
 800700a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	69ba      	ldr	r2, [r7, #24]
 8007010:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	685b      	ldr	r3, [r3, #4]
 8007016:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007018:	2201      	movs	r2, #1
 800701a:	69fb      	ldr	r3, [r7, #28]
 800701c:	fa02 f303 	lsl.w	r3, r2, r3
 8007020:	43db      	mvns	r3, r3
 8007022:	69ba      	ldr	r2, [r7, #24]
 8007024:	4013      	ands	r3, r2
 8007026:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	091b      	lsrs	r3, r3, #4
 800702e:	f003 0201 	and.w	r2, r3, #1
 8007032:	69fb      	ldr	r3, [r7, #28]
 8007034:	fa02 f303 	lsl.w	r3, r2, r3
 8007038:	69ba      	ldr	r2, [r7, #24]
 800703a:	4313      	orrs	r3, r2
 800703c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	69ba      	ldr	r2, [r7, #24]
 8007042:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800704a:	69fb      	ldr	r3, [r7, #28]
 800704c:	005b      	lsls	r3, r3, #1
 800704e:	2203      	movs	r2, #3
 8007050:	fa02 f303 	lsl.w	r3, r2, r3
 8007054:	43db      	mvns	r3, r3
 8007056:	69ba      	ldr	r2, [r7, #24]
 8007058:	4013      	ands	r3, r2
 800705a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	689a      	ldr	r2, [r3, #8]
 8007060:	69fb      	ldr	r3, [r7, #28]
 8007062:	005b      	lsls	r3, r3, #1
 8007064:	fa02 f303 	lsl.w	r3, r2, r3
 8007068:	69ba      	ldr	r2, [r7, #24]
 800706a:	4313      	orrs	r3, r2
 800706c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	69ba      	ldr	r2, [r7, #24]
 8007072:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	2b02      	cmp	r3, #2
 800707a:	d003      	beq.n	8007084 <HAL_GPIO_Init+0xfc>
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	2b12      	cmp	r3, #18
 8007082:	d123      	bne.n	80070cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	08da      	lsrs	r2, r3, #3
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	3208      	adds	r2, #8
 800708c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007090:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007092:	69fb      	ldr	r3, [r7, #28]
 8007094:	f003 0307 	and.w	r3, r3, #7
 8007098:	009b      	lsls	r3, r3, #2
 800709a:	220f      	movs	r2, #15
 800709c:	fa02 f303 	lsl.w	r3, r2, r3
 80070a0:	43db      	mvns	r3, r3
 80070a2:	69ba      	ldr	r2, [r7, #24]
 80070a4:	4013      	ands	r3, r2
 80070a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	691a      	ldr	r2, [r3, #16]
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	f003 0307 	and.w	r3, r3, #7
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	fa02 f303 	lsl.w	r3, r2, r3
 80070b8:	69ba      	ldr	r2, [r7, #24]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80070be:	69fb      	ldr	r3, [r7, #28]
 80070c0:	08da      	lsrs	r2, r3, #3
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	3208      	adds	r2, #8
 80070c6:	69b9      	ldr	r1, [r7, #24]
 80070c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	005b      	lsls	r3, r3, #1
 80070d6:	2203      	movs	r2, #3
 80070d8:	fa02 f303 	lsl.w	r3, r2, r3
 80070dc:	43db      	mvns	r3, r3
 80070de:	69ba      	ldr	r2, [r7, #24]
 80070e0:	4013      	ands	r3, r2
 80070e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	f003 0203 	and.w	r2, r3, #3
 80070ec:	69fb      	ldr	r3, [r7, #28]
 80070ee:	005b      	lsls	r3, r3, #1
 80070f0:	fa02 f303 	lsl.w	r3, r2, r3
 80070f4:	69ba      	ldr	r2, [r7, #24]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	69ba      	ldr	r2, [r7, #24]
 80070fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007108:	2b00      	cmp	r3, #0
 800710a:	f000 80c0 	beq.w	800728e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800710e:	2300      	movs	r3, #0
 8007110:	60fb      	str	r3, [r7, #12]
 8007112:	4b65      	ldr	r3, [pc, #404]	; (80072a8 <HAL_GPIO_Init+0x320>)
 8007114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007116:	4a64      	ldr	r2, [pc, #400]	; (80072a8 <HAL_GPIO_Init+0x320>)
 8007118:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800711c:	6453      	str	r3, [r2, #68]	; 0x44
 800711e:	4b62      	ldr	r3, [pc, #392]	; (80072a8 <HAL_GPIO_Init+0x320>)
 8007120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007122:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007126:	60fb      	str	r3, [r7, #12]
 8007128:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800712a:	4a60      	ldr	r2, [pc, #384]	; (80072ac <HAL_GPIO_Init+0x324>)
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	089b      	lsrs	r3, r3, #2
 8007130:	3302      	adds	r3, #2
 8007132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007136:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	f003 0303 	and.w	r3, r3, #3
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	220f      	movs	r2, #15
 8007142:	fa02 f303 	lsl.w	r3, r2, r3
 8007146:	43db      	mvns	r3, r3
 8007148:	69ba      	ldr	r2, [r7, #24]
 800714a:	4013      	ands	r3, r2
 800714c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	4a57      	ldr	r2, [pc, #348]	; (80072b0 <HAL_GPIO_Init+0x328>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d037      	beq.n	80071c6 <HAL_GPIO_Init+0x23e>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	4a56      	ldr	r2, [pc, #344]	; (80072b4 <HAL_GPIO_Init+0x32c>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d031      	beq.n	80071c2 <HAL_GPIO_Init+0x23a>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4a55      	ldr	r2, [pc, #340]	; (80072b8 <HAL_GPIO_Init+0x330>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d02b      	beq.n	80071be <HAL_GPIO_Init+0x236>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	4a54      	ldr	r2, [pc, #336]	; (80072bc <HAL_GPIO_Init+0x334>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d025      	beq.n	80071ba <HAL_GPIO_Init+0x232>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a53      	ldr	r2, [pc, #332]	; (80072c0 <HAL_GPIO_Init+0x338>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d01f      	beq.n	80071b6 <HAL_GPIO_Init+0x22e>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	4a52      	ldr	r2, [pc, #328]	; (80072c4 <HAL_GPIO_Init+0x33c>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d019      	beq.n	80071b2 <HAL_GPIO_Init+0x22a>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a51      	ldr	r2, [pc, #324]	; (80072c8 <HAL_GPIO_Init+0x340>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d013      	beq.n	80071ae <HAL_GPIO_Init+0x226>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a50      	ldr	r2, [pc, #320]	; (80072cc <HAL_GPIO_Init+0x344>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d00d      	beq.n	80071aa <HAL_GPIO_Init+0x222>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	4a4f      	ldr	r2, [pc, #316]	; (80072d0 <HAL_GPIO_Init+0x348>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d007      	beq.n	80071a6 <HAL_GPIO_Init+0x21e>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	4a4e      	ldr	r2, [pc, #312]	; (80072d4 <HAL_GPIO_Init+0x34c>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d101      	bne.n	80071a2 <HAL_GPIO_Init+0x21a>
 800719e:	2309      	movs	r3, #9
 80071a0:	e012      	b.n	80071c8 <HAL_GPIO_Init+0x240>
 80071a2:	230a      	movs	r3, #10
 80071a4:	e010      	b.n	80071c8 <HAL_GPIO_Init+0x240>
 80071a6:	2308      	movs	r3, #8
 80071a8:	e00e      	b.n	80071c8 <HAL_GPIO_Init+0x240>
 80071aa:	2307      	movs	r3, #7
 80071ac:	e00c      	b.n	80071c8 <HAL_GPIO_Init+0x240>
 80071ae:	2306      	movs	r3, #6
 80071b0:	e00a      	b.n	80071c8 <HAL_GPIO_Init+0x240>
 80071b2:	2305      	movs	r3, #5
 80071b4:	e008      	b.n	80071c8 <HAL_GPIO_Init+0x240>
 80071b6:	2304      	movs	r3, #4
 80071b8:	e006      	b.n	80071c8 <HAL_GPIO_Init+0x240>
 80071ba:	2303      	movs	r3, #3
 80071bc:	e004      	b.n	80071c8 <HAL_GPIO_Init+0x240>
 80071be:	2302      	movs	r3, #2
 80071c0:	e002      	b.n	80071c8 <HAL_GPIO_Init+0x240>
 80071c2:	2301      	movs	r3, #1
 80071c4:	e000      	b.n	80071c8 <HAL_GPIO_Init+0x240>
 80071c6:	2300      	movs	r3, #0
 80071c8:	69fa      	ldr	r2, [r7, #28]
 80071ca:	f002 0203 	and.w	r2, r2, #3
 80071ce:	0092      	lsls	r2, r2, #2
 80071d0:	4093      	lsls	r3, r2
 80071d2:	69ba      	ldr	r2, [r7, #24]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80071d8:	4934      	ldr	r1, [pc, #208]	; (80072ac <HAL_GPIO_Init+0x324>)
 80071da:	69fb      	ldr	r3, [r7, #28]
 80071dc:	089b      	lsrs	r3, r3, #2
 80071de:	3302      	adds	r3, #2
 80071e0:	69ba      	ldr	r2, [r7, #24]
 80071e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80071e6:	4b3c      	ldr	r3, [pc, #240]	; (80072d8 <HAL_GPIO_Init+0x350>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	43db      	mvns	r3, r3
 80071f0:	69ba      	ldr	r2, [r7, #24]
 80071f2:	4013      	ands	r3, r2
 80071f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d003      	beq.n	800720a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007202:	69ba      	ldr	r2, [r7, #24]
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	4313      	orrs	r3, r2
 8007208:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800720a:	4a33      	ldr	r2, [pc, #204]	; (80072d8 <HAL_GPIO_Init+0x350>)
 800720c:	69bb      	ldr	r3, [r7, #24]
 800720e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8007210:	4b31      	ldr	r3, [pc, #196]	; (80072d8 <HAL_GPIO_Init+0x350>)
 8007212:	685b      	ldr	r3, [r3, #4]
 8007214:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	43db      	mvns	r3, r3
 800721a:	69ba      	ldr	r2, [r7, #24]
 800721c:	4013      	ands	r3, r2
 800721e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007228:	2b00      	cmp	r3, #0
 800722a:	d003      	beq.n	8007234 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800722c:	69ba      	ldr	r2, [r7, #24]
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	4313      	orrs	r3, r2
 8007232:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007234:	4a28      	ldr	r2, [pc, #160]	; (80072d8 <HAL_GPIO_Init+0x350>)
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800723a:	4b27      	ldr	r3, [pc, #156]	; (80072d8 <HAL_GPIO_Init+0x350>)
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	43db      	mvns	r3, r3
 8007244:	69ba      	ldr	r2, [r7, #24]
 8007246:	4013      	ands	r3, r2
 8007248:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007252:	2b00      	cmp	r3, #0
 8007254:	d003      	beq.n	800725e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007256:	69ba      	ldr	r2, [r7, #24]
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	4313      	orrs	r3, r2
 800725c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800725e:	4a1e      	ldr	r2, [pc, #120]	; (80072d8 <HAL_GPIO_Init+0x350>)
 8007260:	69bb      	ldr	r3, [r7, #24]
 8007262:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007264:	4b1c      	ldr	r3, [pc, #112]	; (80072d8 <HAL_GPIO_Init+0x350>)
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	43db      	mvns	r3, r3
 800726e:	69ba      	ldr	r2, [r7, #24]
 8007270:	4013      	ands	r3, r2
 8007272:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800727c:	2b00      	cmp	r3, #0
 800727e:	d003      	beq.n	8007288 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007280:	69ba      	ldr	r2, [r7, #24]
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	4313      	orrs	r3, r2
 8007286:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007288:	4a13      	ldr	r2, [pc, #76]	; (80072d8 <HAL_GPIO_Init+0x350>)
 800728a:	69bb      	ldr	r3, [r7, #24]
 800728c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800728e:	69fb      	ldr	r3, [r7, #28]
 8007290:	3301      	adds	r3, #1
 8007292:	61fb      	str	r3, [r7, #28]
 8007294:	69fb      	ldr	r3, [r7, #28]
 8007296:	2b0f      	cmp	r3, #15
 8007298:	f67f ae84 	bls.w	8006fa4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800729c:	bf00      	nop
 800729e:	3724      	adds	r7, #36	; 0x24
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr
 80072a8:	40023800 	.word	0x40023800
 80072ac:	40013800 	.word	0x40013800
 80072b0:	40020000 	.word	0x40020000
 80072b4:	40020400 	.word	0x40020400
 80072b8:	40020800 	.word	0x40020800
 80072bc:	40020c00 	.word	0x40020c00
 80072c0:	40021000 	.word	0x40021000
 80072c4:	40021400 	.word	0x40021400
 80072c8:	40021800 	.word	0x40021800
 80072cc:	40021c00 	.word	0x40021c00
 80072d0:	40022000 	.word	0x40022000
 80072d4:	40022400 	.word	0x40022400
 80072d8:	40013c00 	.word	0x40013c00

080072dc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80072dc:	b480      	push	{r7}
 80072de:	b087      	sub	sp, #28
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80072e6:	2300      	movs	r3, #0
 80072e8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80072ea:	2300      	movs	r3, #0
 80072ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80072ee:	2300      	movs	r3, #0
 80072f0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80072f2:	2300      	movs	r3, #0
 80072f4:	617b      	str	r3, [r7, #20]
 80072f6:	e0d9      	b.n	80074ac <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80072f8:	2201      	movs	r2, #1
 80072fa:	697b      	ldr	r3, [r7, #20]
 80072fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007300:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007302:	683a      	ldr	r2, [r7, #0]
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	4013      	ands	r3, r2
 8007308:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	429a      	cmp	r2, r3
 8007310:	f040 80c9 	bne.w	80074a6 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007314:	4a6a      	ldr	r2, [pc, #424]	; (80074c0 <HAL_GPIO_DeInit+0x1e4>)
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	089b      	lsrs	r3, r3, #2
 800731a:	3302      	adds	r3, #2
 800731c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007320:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	f003 0303 	and.w	r3, r3, #3
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	220f      	movs	r2, #15
 800732c:	fa02 f303 	lsl.w	r3, r2, r3
 8007330:	68ba      	ldr	r2, [r7, #8]
 8007332:	4013      	ands	r3, r2
 8007334:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	4a62      	ldr	r2, [pc, #392]	; (80074c4 <HAL_GPIO_DeInit+0x1e8>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d037      	beq.n	80073ae <HAL_GPIO_DeInit+0xd2>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4a61      	ldr	r2, [pc, #388]	; (80074c8 <HAL_GPIO_DeInit+0x1ec>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d031      	beq.n	80073aa <HAL_GPIO_DeInit+0xce>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a60      	ldr	r2, [pc, #384]	; (80074cc <HAL_GPIO_DeInit+0x1f0>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d02b      	beq.n	80073a6 <HAL_GPIO_DeInit+0xca>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a5f      	ldr	r2, [pc, #380]	; (80074d0 <HAL_GPIO_DeInit+0x1f4>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d025      	beq.n	80073a2 <HAL_GPIO_DeInit+0xc6>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a5e      	ldr	r2, [pc, #376]	; (80074d4 <HAL_GPIO_DeInit+0x1f8>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d01f      	beq.n	800739e <HAL_GPIO_DeInit+0xc2>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a5d      	ldr	r2, [pc, #372]	; (80074d8 <HAL_GPIO_DeInit+0x1fc>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d019      	beq.n	800739a <HAL_GPIO_DeInit+0xbe>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a5c      	ldr	r2, [pc, #368]	; (80074dc <HAL_GPIO_DeInit+0x200>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d013      	beq.n	8007396 <HAL_GPIO_DeInit+0xba>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4a5b      	ldr	r2, [pc, #364]	; (80074e0 <HAL_GPIO_DeInit+0x204>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d00d      	beq.n	8007392 <HAL_GPIO_DeInit+0xb6>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	4a5a      	ldr	r2, [pc, #360]	; (80074e4 <HAL_GPIO_DeInit+0x208>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d007      	beq.n	800738e <HAL_GPIO_DeInit+0xb2>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a59      	ldr	r2, [pc, #356]	; (80074e8 <HAL_GPIO_DeInit+0x20c>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d101      	bne.n	800738a <HAL_GPIO_DeInit+0xae>
 8007386:	2309      	movs	r3, #9
 8007388:	e012      	b.n	80073b0 <HAL_GPIO_DeInit+0xd4>
 800738a:	230a      	movs	r3, #10
 800738c:	e010      	b.n	80073b0 <HAL_GPIO_DeInit+0xd4>
 800738e:	2308      	movs	r3, #8
 8007390:	e00e      	b.n	80073b0 <HAL_GPIO_DeInit+0xd4>
 8007392:	2307      	movs	r3, #7
 8007394:	e00c      	b.n	80073b0 <HAL_GPIO_DeInit+0xd4>
 8007396:	2306      	movs	r3, #6
 8007398:	e00a      	b.n	80073b0 <HAL_GPIO_DeInit+0xd4>
 800739a:	2305      	movs	r3, #5
 800739c:	e008      	b.n	80073b0 <HAL_GPIO_DeInit+0xd4>
 800739e:	2304      	movs	r3, #4
 80073a0:	e006      	b.n	80073b0 <HAL_GPIO_DeInit+0xd4>
 80073a2:	2303      	movs	r3, #3
 80073a4:	e004      	b.n	80073b0 <HAL_GPIO_DeInit+0xd4>
 80073a6:	2302      	movs	r3, #2
 80073a8:	e002      	b.n	80073b0 <HAL_GPIO_DeInit+0xd4>
 80073aa:	2301      	movs	r3, #1
 80073ac:	e000      	b.n	80073b0 <HAL_GPIO_DeInit+0xd4>
 80073ae:	2300      	movs	r3, #0
 80073b0:	697a      	ldr	r2, [r7, #20]
 80073b2:	f002 0203 	and.w	r2, r2, #3
 80073b6:	0092      	lsls	r2, r2, #2
 80073b8:	4093      	lsls	r3, r2
 80073ba:	68ba      	ldr	r2, [r7, #8]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d132      	bne.n	8007426 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80073c0:	4b4a      	ldr	r3, [pc, #296]	; (80074ec <HAL_GPIO_DeInit+0x210>)
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	43db      	mvns	r3, r3
 80073c8:	4948      	ldr	r1, [pc, #288]	; (80074ec <HAL_GPIO_DeInit+0x210>)
 80073ca:	4013      	ands	r3, r2
 80073cc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80073ce:	4b47      	ldr	r3, [pc, #284]	; (80074ec <HAL_GPIO_DeInit+0x210>)
 80073d0:	685a      	ldr	r2, [r3, #4]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	43db      	mvns	r3, r3
 80073d6:	4945      	ldr	r1, [pc, #276]	; (80074ec <HAL_GPIO_DeInit+0x210>)
 80073d8:	4013      	ands	r3, r2
 80073da:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80073dc:	4b43      	ldr	r3, [pc, #268]	; (80074ec <HAL_GPIO_DeInit+0x210>)
 80073de:	689a      	ldr	r2, [r3, #8]
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	43db      	mvns	r3, r3
 80073e4:	4941      	ldr	r1, [pc, #260]	; (80074ec <HAL_GPIO_DeInit+0x210>)
 80073e6:	4013      	ands	r3, r2
 80073e8:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80073ea:	4b40      	ldr	r3, [pc, #256]	; (80074ec <HAL_GPIO_DeInit+0x210>)
 80073ec:	68da      	ldr	r2, [r3, #12]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	43db      	mvns	r3, r3
 80073f2:	493e      	ldr	r1, [pc, #248]	; (80074ec <HAL_GPIO_DeInit+0x210>)
 80073f4:	4013      	ands	r3, r2
 80073f6:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	f003 0303 	and.w	r3, r3, #3
 80073fe:	009b      	lsls	r3, r3, #2
 8007400:	220f      	movs	r2, #15
 8007402:	fa02 f303 	lsl.w	r3, r2, r3
 8007406:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007408:	4a2d      	ldr	r2, [pc, #180]	; (80074c0 <HAL_GPIO_DeInit+0x1e4>)
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	089b      	lsrs	r3, r3, #2
 800740e:	3302      	adds	r3, #2
 8007410:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	43da      	mvns	r2, r3
 8007418:	4829      	ldr	r0, [pc, #164]	; (80074c0 <HAL_GPIO_DeInit+0x1e4>)
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	089b      	lsrs	r3, r3, #2
 800741e:	400a      	ands	r2, r1
 8007420:	3302      	adds	r3, #2
 8007422:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	005b      	lsls	r3, r3, #1
 800742e:	2103      	movs	r1, #3
 8007430:	fa01 f303 	lsl.w	r3, r1, r3
 8007434:	43db      	mvns	r3, r3
 8007436:	401a      	ands	r2, r3
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	08da      	lsrs	r2, r3, #3
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	3208      	adds	r2, #8
 8007444:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	f003 0307 	and.w	r3, r3, #7
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	220f      	movs	r2, #15
 8007452:	fa02 f303 	lsl.w	r3, r2, r3
 8007456:	43db      	mvns	r3, r3
 8007458:	697a      	ldr	r2, [r7, #20]
 800745a:	08d2      	lsrs	r2, r2, #3
 800745c:	4019      	ands	r1, r3
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	3208      	adds	r2, #8
 8007462:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	68da      	ldr	r2, [r3, #12]
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	005b      	lsls	r3, r3, #1
 800746e:	2103      	movs	r1, #3
 8007470:	fa01 f303 	lsl.w	r3, r1, r3
 8007474:	43db      	mvns	r3, r3
 8007476:	401a      	ands	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	685a      	ldr	r2, [r3, #4]
 8007480:	2101      	movs	r1, #1
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	fa01 f303 	lsl.w	r3, r1, r3
 8007488:	43db      	mvns	r3, r3
 800748a:	401a      	ands	r2, r3
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	689a      	ldr	r2, [r3, #8]
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	005b      	lsls	r3, r3, #1
 8007498:	2103      	movs	r1, #3
 800749a:	fa01 f303 	lsl.w	r3, r1, r3
 800749e:	43db      	mvns	r3, r3
 80074a0:	401a      	ands	r2, r3
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	3301      	adds	r3, #1
 80074aa:	617b      	str	r3, [r7, #20]
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	2b0f      	cmp	r3, #15
 80074b0:	f67f af22 	bls.w	80072f8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80074b4:	bf00      	nop
 80074b6:	371c      	adds	r7, #28
 80074b8:	46bd      	mov	sp, r7
 80074ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074be:	4770      	bx	lr
 80074c0:	40013800 	.word	0x40013800
 80074c4:	40020000 	.word	0x40020000
 80074c8:	40020400 	.word	0x40020400
 80074cc:	40020800 	.word	0x40020800
 80074d0:	40020c00 	.word	0x40020c00
 80074d4:	40021000 	.word	0x40021000
 80074d8:	40021400 	.word	0x40021400
 80074dc:	40021800 	.word	0x40021800
 80074e0:	40021c00 	.word	0x40021c00
 80074e4:	40022000 	.word	0x40022000
 80074e8:	40022400 	.word	0x40022400
 80074ec:	40013c00 	.word	0x40013c00

080074f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b083      	sub	sp, #12
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	460b      	mov	r3, r1
 80074fa:	807b      	strh	r3, [r7, #2]
 80074fc:	4613      	mov	r3, r2
 80074fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007500:	787b      	ldrb	r3, [r7, #1]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d003      	beq.n	800750e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007506:	887a      	ldrh	r2, [r7, #2]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800750c:	e003      	b.n	8007516 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800750e:	887b      	ldrh	r3, [r7, #2]
 8007510:	041a      	lsls	r2, r3, #16
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	619a      	str	r2, [r3, #24]
}
 8007516:	bf00      	nop
 8007518:	370c      	adds	r7, #12
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr

08007522 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007522:	b580      	push	{r7, lr}
 8007524:	b086      	sub	sp, #24
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4618      	mov	r0, r3
 800753a:	f005 f8b3 	bl	800c6a4 <USB_GetMode>
 800753e:	4603      	mov	r3, r0
 8007540:	2b01      	cmp	r3, #1
 8007542:	f040 80ef 	bne.w	8007724 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4618      	mov	r0, r3
 800754c:	f005 f897 	bl	800c67e <USB_ReadInterrupts>
 8007550:	4603      	mov	r3, r0
 8007552:	2b00      	cmp	r3, #0
 8007554:	f000 80e5 	beq.w	8007722 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4618      	mov	r0, r3
 800755e:	f005 f88e 	bl	800c67e <USB_ReadInterrupts>
 8007562:	4603      	mov	r3, r0
 8007564:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007568:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800756c:	d104      	bne.n	8007578 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007576:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4618      	mov	r0, r3
 800757e:	f005 f87e 	bl	800c67e <USB_ReadInterrupts>
 8007582:	4603      	mov	r3, r0
 8007584:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007588:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800758c:	d104      	bne.n	8007598 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007596:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4618      	mov	r0, r3
 800759e:	f005 f86e 	bl	800c67e <USB_ReadInterrupts>
 80075a2:	4603      	mov	r3, r0
 80075a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80075a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80075ac:	d104      	bne.n	80075b8 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80075b6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4618      	mov	r0, r3
 80075be:	f005 f85e 	bl	800c67e <USB_ReadInterrupts>
 80075c2:	4603      	mov	r3, r0
 80075c4:	f003 0302 	and.w	r3, r3, #2
 80075c8:	2b02      	cmp	r3, #2
 80075ca:	d103      	bne.n	80075d4 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2202      	movs	r2, #2
 80075d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4618      	mov	r0, r3
 80075da:	f005 f850 	bl	800c67e <USB_ReadInterrupts>
 80075de:	4603      	mov	r3, r0
 80075e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80075e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075e8:	d115      	bne.n	8007616 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80075f2:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f003 0301 	and.w	r3, r3, #1
 8007600:	2b00      	cmp	r3, #0
 8007602:	d108      	bne.n	8007616 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f006 fb79 	bl	800dcfc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2101      	movs	r1, #1
 8007610:	4618      	mov	r0, r3
 8007612:	f005 f855 	bl	800c6c0 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4618      	mov	r0, r3
 800761c:	f005 f82f 	bl	800c67e <USB_ReadInterrupts>
 8007620:	4603      	mov	r3, r0
 8007622:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007626:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800762a:	d102      	bne.n	8007632 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f001 f8ef 	bl	8008810 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4618      	mov	r0, r3
 8007638:	f005 f821 	bl	800c67e <USB_ReadInterrupts>
 800763c:	4603      	mov	r3, r0
 800763e:	f003 0308 	and.w	r3, r3, #8
 8007642:	2b08      	cmp	r3, #8
 8007644:	d106      	bne.n	8007654 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f006 fb3c 	bl	800dcc4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	2208      	movs	r2, #8
 8007652:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4618      	mov	r0, r3
 800765a:	f005 f810 	bl	800c67e <USB_ReadInterrupts>
 800765e:	4603      	mov	r3, r0
 8007660:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007664:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007668:	d138      	bne.n	80076dc <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4618      	mov	r0, r3
 8007670:	f005 f860 	bl	800c734 <USB_HC_ReadInterrupt>
 8007674:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007676:	2300      	movs	r3, #0
 8007678:	617b      	str	r3, [r7, #20]
 800767a:	e025      	b.n	80076c8 <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	f003 030f 	and.w	r3, r3, #15
 8007682:	68ba      	ldr	r2, [r7, #8]
 8007684:	fa22 f303 	lsr.w	r3, r2, r3
 8007688:	f003 0301 	and.w	r3, r3, #1
 800768c:	2b00      	cmp	r3, #0
 800768e:	d018      	beq.n	80076c2 <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	015a      	lsls	r2, r3, #5
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	4413      	add	r3, r2
 8007698:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80076a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076a6:	d106      	bne.n	80076b6 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	b2db      	uxtb	r3, r3
 80076ac:	4619      	mov	r1, r3
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 f858 	bl	8007764 <HCD_HC_IN_IRQHandler>
 80076b4:	e005      	b.n	80076c2 <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	4619      	mov	r1, r3
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f000 fc86 	bl	8007fce <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	3301      	adds	r3, #1
 80076c6:	617b      	str	r3, [r7, #20]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	697a      	ldr	r2, [r7, #20]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d3d4      	bcc.n	800767c <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80076da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4618      	mov	r0, r3
 80076e2:	f004 ffcc 	bl	800c67e <USB_ReadInterrupts>
 80076e6:	4603      	mov	r3, r0
 80076e8:	f003 0310 	and.w	r3, r3, #16
 80076ec:	2b10      	cmp	r3, #16
 80076ee:	d101      	bne.n	80076f4 <HAL_HCD_IRQHandler+0x1d2>
 80076f0:	2301      	movs	r3, #1
 80076f2:	e000      	b.n	80076f6 <HAL_HCD_IRQHandler+0x1d4>
 80076f4:	2300      	movs	r3, #0
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d014      	beq.n	8007724 <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	699a      	ldr	r2, [r3, #24]
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f022 0210 	bic.w	r2, r2, #16
 8007708:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f000 ffd4 	bl	80086b8 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	699a      	ldr	r2, [r3, #24]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f042 0210 	orr.w	r2, r2, #16
 800771e:	619a      	str	r2, [r3, #24]
 8007720:	e000      	b.n	8007724 <HAL_HCD_IRQHandler+0x202>
      return;
 8007722:	bf00      	nop
    }
  }
}
 8007724:	3718      	adds	r7, #24
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}

0800772a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800772a:	b580      	push	{r7, lr}
 800772c:	b082      	sub	sp, #8
 800772e:	af00      	add	r7, sp, #0
 8007730:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8007738:	2b01      	cmp	r3, #1
 800773a:	d101      	bne.n	8007740 <HAL_HCD_Stop+0x16>
 800773c:	2302      	movs	r3, #2
 800773e:	e00d      	b.n	800775c <HAL_HCD_Stop+0x32>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2201      	movs	r2, #1
 8007744:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4618      	mov	r0, r3
 800774e:	f005 f901 	bl	800c954 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2200      	movs	r2, #0
 8007756:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 800775a:	2300      	movs	r3, #0
}
 800775c:	4618      	mov	r0, r3
 800775e:	3708      	adds	r7, #8
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}

08007764 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b086      	sub	sp, #24
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
 800776c:	460b      	mov	r3, r1
 800776e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800777a:	78fb      	ldrb	r3, [r7, #3]
 800777c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	015a      	lsls	r2, r3, #5
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	4413      	add	r3, r2
 8007786:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	f003 0304 	and.w	r3, r3, #4
 8007790:	2b04      	cmp	r3, #4
 8007792:	d119      	bne.n	80077c8 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	015a      	lsls	r2, r3, #5
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	4413      	add	r3, r2
 800779c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077a0:	461a      	mov	r2, r3
 80077a2:	2304      	movs	r3, #4
 80077a4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	015a      	lsls	r2, r3, #5
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	4413      	add	r3, r2
 80077ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	68fa      	ldr	r2, [r7, #12]
 80077b6:	0151      	lsls	r1, r2, #5
 80077b8:	693a      	ldr	r2, [r7, #16]
 80077ba:	440a      	add	r2, r1
 80077bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80077c0:	f043 0302 	orr.w	r3, r3, #2
 80077c4:	60d3      	str	r3, [r2, #12]
 80077c6:	e0ce      	b.n	8007966 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	015a      	lsls	r2, r3, #5
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	4413      	add	r3, r2
 80077d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077de:	d12c      	bne.n	800783a <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	015a      	lsls	r2, r3, #5
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	4413      	add	r3, r2
 80077e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077ec:	461a      	mov	r2, r3
 80077ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80077f2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 80077f4:	6879      	ldr	r1, [r7, #4]
 80077f6:	68fa      	ldr	r2, [r7, #12]
 80077f8:	4613      	mov	r3, r2
 80077fa:	009b      	lsls	r3, r3, #2
 80077fc:	4413      	add	r3, r2
 80077fe:	00db      	lsls	r3, r3, #3
 8007800:	440b      	add	r3, r1
 8007802:	335d      	adds	r3, #93	; 0x5d
 8007804:	2207      	movs	r2, #7
 8007806:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	015a      	lsls	r2, r3, #5
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	4413      	add	r3, r2
 8007810:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007814:	68db      	ldr	r3, [r3, #12]
 8007816:	68fa      	ldr	r2, [r7, #12]
 8007818:	0151      	lsls	r1, r2, #5
 800781a:	693a      	ldr	r2, [r7, #16]
 800781c:	440a      	add	r2, r1
 800781e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007822:	f043 0302 	orr.w	r3, r3, #2
 8007826:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	b2d2      	uxtb	r2, r2
 8007830:	4611      	mov	r1, r2
 8007832:	4618      	mov	r0, r3
 8007834:	f004 ff8f 	bl	800c756 <USB_HC_Halt>
 8007838:	e095      	b.n	8007966 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	015a      	lsls	r2, r3, #5
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	4413      	add	r3, r2
 8007842:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	f003 0320 	and.w	r3, r3, #32
 800784c:	2b20      	cmp	r3, #32
 800784e:	d109      	bne.n	8007864 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	015a      	lsls	r2, r3, #5
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	4413      	add	r3, r2
 8007858:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800785c:	461a      	mov	r2, r3
 800785e:	2320      	movs	r3, #32
 8007860:	6093      	str	r3, [r2, #8]
 8007862:	e080      	b.n	8007966 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	015a      	lsls	r2, r3, #5
 8007868:	693b      	ldr	r3, [r7, #16]
 800786a:	4413      	add	r3, r2
 800786c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	f003 0308 	and.w	r3, r3, #8
 8007876:	2b08      	cmp	r3, #8
 8007878:	d134      	bne.n	80078e4 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	015a      	lsls	r2, r3, #5
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	4413      	add	r3, r2
 8007882:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	68fa      	ldr	r2, [r7, #12]
 800788a:	0151      	lsls	r1, r2, #5
 800788c:	693a      	ldr	r2, [r7, #16]
 800788e:	440a      	add	r2, r1
 8007890:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007894:	f043 0302 	orr.w	r3, r3, #2
 8007898:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800789a:	6879      	ldr	r1, [r7, #4]
 800789c:	68fa      	ldr	r2, [r7, #12]
 800789e:	4613      	mov	r3, r2
 80078a0:	009b      	lsls	r3, r3, #2
 80078a2:	4413      	add	r3, r2
 80078a4:	00db      	lsls	r3, r3, #3
 80078a6:	440b      	add	r3, r1
 80078a8:	335d      	adds	r3, #93	; 0x5d
 80078aa:	2205      	movs	r2, #5
 80078ac:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	015a      	lsls	r2, r3, #5
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	4413      	add	r3, r2
 80078b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078ba:	461a      	mov	r2, r3
 80078bc:	2310      	movs	r3, #16
 80078be:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	015a      	lsls	r2, r3, #5
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	4413      	add	r3, r2
 80078c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078cc:	461a      	mov	r2, r3
 80078ce:	2308      	movs	r3, #8
 80078d0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	68fa      	ldr	r2, [r7, #12]
 80078d8:	b2d2      	uxtb	r2, r2
 80078da:	4611      	mov	r1, r2
 80078dc:	4618      	mov	r0, r3
 80078de:	f004 ff3a 	bl	800c756 <USB_HC_Halt>
 80078e2:	e040      	b.n	8007966 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	015a      	lsls	r2, r3, #5
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	4413      	add	r3, r2
 80078ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078fa:	d134      	bne.n	8007966 <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	015a      	lsls	r2, r3, #5
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	4413      	add	r3, r2
 8007904:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007908:	68db      	ldr	r3, [r3, #12]
 800790a:	68fa      	ldr	r2, [r7, #12]
 800790c:	0151      	lsls	r1, r2, #5
 800790e:	693a      	ldr	r2, [r7, #16]
 8007910:	440a      	add	r2, r1
 8007912:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007916:	f043 0302 	orr.w	r3, r3, #2
 800791a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	68fa      	ldr	r2, [r7, #12]
 8007922:	b2d2      	uxtb	r2, r2
 8007924:	4611      	mov	r1, r2
 8007926:	4618      	mov	r0, r3
 8007928:	f004 ff15 	bl	800c756 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	015a      	lsls	r2, r3, #5
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	4413      	add	r3, r2
 8007934:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007938:	461a      	mov	r2, r3
 800793a:	2310      	movs	r3, #16
 800793c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800793e:	6879      	ldr	r1, [r7, #4]
 8007940:	68fa      	ldr	r2, [r7, #12]
 8007942:	4613      	mov	r3, r2
 8007944:	009b      	lsls	r3, r3, #2
 8007946:	4413      	add	r3, r2
 8007948:	00db      	lsls	r3, r3, #3
 800794a:	440b      	add	r3, r1
 800794c:	335d      	adds	r3, #93	; 0x5d
 800794e:	2208      	movs	r2, #8
 8007950:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	015a      	lsls	r2, r3, #5
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	4413      	add	r3, r2
 800795a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800795e:	461a      	mov	r2, r3
 8007960:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007964:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	015a      	lsls	r2, r3, #5
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	4413      	add	r3, r2
 800796e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007978:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800797c:	d122      	bne.n	80079c4 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	015a      	lsls	r2, r3, #5
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	4413      	add	r3, r2
 8007986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800798a:	68db      	ldr	r3, [r3, #12]
 800798c:	68fa      	ldr	r2, [r7, #12]
 800798e:	0151      	lsls	r1, r2, #5
 8007990:	693a      	ldr	r2, [r7, #16]
 8007992:	440a      	add	r2, r1
 8007994:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007998:	f043 0302 	orr.w	r3, r3, #2
 800799c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	68fa      	ldr	r2, [r7, #12]
 80079a4:	b2d2      	uxtb	r2, r2
 80079a6:	4611      	mov	r1, r2
 80079a8:	4618      	mov	r0, r3
 80079aa:	f004 fed4 	bl	800c756 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	015a      	lsls	r2, r3, #5
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	4413      	add	r3, r2
 80079b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079ba:	461a      	mov	r2, r3
 80079bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80079c0:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80079c2:	e300      	b.n	8007fc6 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	015a      	lsls	r2, r3, #5
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	4413      	add	r3, r2
 80079cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	f003 0301 	and.w	r3, r3, #1
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	f040 80fd 	bne.w	8007bd6 <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	691b      	ldr	r3, [r3, #16]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d01b      	beq.n	8007a1c <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80079e4:	6879      	ldr	r1, [r7, #4]
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	4613      	mov	r3, r2
 80079ea:	009b      	lsls	r3, r3, #2
 80079ec:	4413      	add	r3, r2
 80079ee:	00db      	lsls	r3, r3, #3
 80079f0:	440b      	add	r3, r1
 80079f2:	3348      	adds	r3, #72	; 0x48
 80079f4:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	0159      	lsls	r1, r3, #5
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	440b      	add	r3, r1
 80079fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a02:	691b      	ldr	r3, [r3, #16]
 8007a04:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8007a08:	1ad1      	subs	r1, r2, r3
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	68fa      	ldr	r2, [r7, #12]
 8007a0e:	4613      	mov	r3, r2
 8007a10:	009b      	lsls	r3, r3, #2
 8007a12:	4413      	add	r3, r2
 8007a14:	00db      	lsls	r3, r3, #3
 8007a16:	4403      	add	r3, r0
 8007a18:	334c      	adds	r3, #76	; 0x4c
 8007a1a:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8007a1c:	6879      	ldr	r1, [r7, #4]
 8007a1e:	68fa      	ldr	r2, [r7, #12]
 8007a20:	4613      	mov	r3, r2
 8007a22:	009b      	lsls	r3, r3, #2
 8007a24:	4413      	add	r3, r2
 8007a26:	00db      	lsls	r3, r3, #3
 8007a28:	440b      	add	r3, r1
 8007a2a:	335d      	adds	r3, #93	; 0x5d
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007a30:	6879      	ldr	r1, [r7, #4]
 8007a32:	68fa      	ldr	r2, [r7, #12]
 8007a34:	4613      	mov	r3, r2
 8007a36:	009b      	lsls	r3, r3, #2
 8007a38:	4413      	add	r3, r2
 8007a3a:	00db      	lsls	r3, r3, #3
 8007a3c:	440b      	add	r3, r1
 8007a3e:	3358      	adds	r3, #88	; 0x58
 8007a40:	2200      	movs	r2, #0
 8007a42:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	015a      	lsls	r2, r3, #5
 8007a48:	693b      	ldr	r3, [r7, #16]
 8007a4a:	4413      	add	r3, r2
 8007a4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a50:	461a      	mov	r2, r3
 8007a52:	2301      	movs	r3, #1
 8007a54:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007a56:	6879      	ldr	r1, [r7, #4]
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	4613      	mov	r3, r2
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	4413      	add	r3, r2
 8007a60:	00db      	lsls	r3, r3, #3
 8007a62:	440b      	add	r3, r1
 8007a64:	333f      	adds	r3, #63	; 0x3f
 8007a66:	781b      	ldrb	r3, [r3, #0]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00a      	beq.n	8007a82 <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8007a6c:	6879      	ldr	r1, [r7, #4]
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	4613      	mov	r3, r2
 8007a72:	009b      	lsls	r3, r3, #2
 8007a74:	4413      	add	r3, r2
 8007a76:	00db      	lsls	r3, r3, #3
 8007a78:	440b      	add	r3, r1
 8007a7a:	333f      	adds	r3, #63	; 0x3f
 8007a7c:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007a7e:	2b02      	cmp	r3, #2
 8007a80:	d121      	bne.n	8007ac6 <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	015a      	lsls	r2, r3, #5
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	4413      	add	r3, r2
 8007a8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	68fa      	ldr	r2, [r7, #12]
 8007a92:	0151      	lsls	r1, r2, #5
 8007a94:	693a      	ldr	r2, [r7, #16]
 8007a96:	440a      	add	r2, r1
 8007a98:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a9c:	f043 0302 	orr.w	r3, r3, #2
 8007aa0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	68fa      	ldr	r2, [r7, #12]
 8007aa8:	b2d2      	uxtb	r2, r2
 8007aaa:	4611      	mov	r1, r2
 8007aac:	4618      	mov	r0, r3
 8007aae:	f004 fe52 	bl	800c756 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	015a      	lsls	r2, r3, #5
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	4413      	add	r3, r2
 8007aba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007abe:	461a      	mov	r2, r3
 8007ac0:	2310      	movs	r3, #16
 8007ac2:	6093      	str	r3, [r2, #8]
 8007ac4:	e070      	b.n	8007ba8 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8007ac6:	6879      	ldr	r1, [r7, #4]
 8007ac8:	68fa      	ldr	r2, [r7, #12]
 8007aca:	4613      	mov	r3, r2
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	4413      	add	r3, r2
 8007ad0:	00db      	lsls	r3, r3, #3
 8007ad2:	440b      	add	r3, r1
 8007ad4:	333f      	adds	r3, #63	; 0x3f
 8007ad6:	781b      	ldrb	r3, [r3, #0]
 8007ad8:	2b03      	cmp	r3, #3
 8007ada:	d12a      	bne.n	8007b32 <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	015a      	lsls	r2, r3, #5
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	4413      	add	r3, r2
 8007ae4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	68fa      	ldr	r2, [r7, #12]
 8007aec:	0151      	lsls	r1, r2, #5
 8007aee:	693a      	ldr	r2, [r7, #16]
 8007af0:	440a      	add	r2, r1
 8007af2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007af6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007afa:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8007afc:	6879      	ldr	r1, [r7, #4]
 8007afe:	68fa      	ldr	r2, [r7, #12]
 8007b00:	4613      	mov	r3, r2
 8007b02:	009b      	lsls	r3, r3, #2
 8007b04:	4413      	add	r3, r2
 8007b06:	00db      	lsls	r3, r3, #3
 8007b08:	440b      	add	r3, r1
 8007b0a:	335c      	adds	r3, #92	; 0x5c
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	b2d8      	uxtb	r0, r3
 8007b14:	6879      	ldr	r1, [r7, #4]
 8007b16:	68fa      	ldr	r2, [r7, #12]
 8007b18:	4613      	mov	r3, r2
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	4413      	add	r3, r2
 8007b1e:	00db      	lsls	r3, r3, #3
 8007b20:	440b      	add	r3, r1
 8007b22:	335c      	adds	r3, #92	; 0x5c
 8007b24:	781b      	ldrb	r3, [r3, #0]
 8007b26:	461a      	mov	r2, r3
 8007b28:	4601      	mov	r1, r0
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f006 f8f4 	bl	800dd18 <HAL_HCD_HC_NotifyURBChange_Callback>
 8007b30:	e03a      	b.n	8007ba8 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8007b32:	6879      	ldr	r1, [r7, #4]
 8007b34:	68fa      	ldr	r2, [r7, #12]
 8007b36:	4613      	mov	r3, r2
 8007b38:	009b      	lsls	r3, r3, #2
 8007b3a:	4413      	add	r3, r2
 8007b3c:	00db      	lsls	r3, r3, #3
 8007b3e:	440b      	add	r3, r1
 8007b40:	333f      	adds	r3, #63	; 0x3f
 8007b42:	781b      	ldrb	r3, [r3, #0]
 8007b44:	2b01      	cmp	r3, #1
 8007b46:	d12f      	bne.n	8007ba8 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8007b48:	6879      	ldr	r1, [r7, #4]
 8007b4a:	68fa      	ldr	r2, [r7, #12]
 8007b4c:	4613      	mov	r3, r2
 8007b4e:	009b      	lsls	r3, r3, #2
 8007b50:	4413      	add	r3, r2
 8007b52:	00db      	lsls	r3, r3, #3
 8007b54:	440b      	add	r3, r1
 8007b56:	335c      	adds	r3, #92	; 0x5c
 8007b58:	2201      	movs	r2, #1
 8007b5a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8007b5c:	6879      	ldr	r1, [r7, #4]
 8007b5e:	68fa      	ldr	r2, [r7, #12]
 8007b60:	4613      	mov	r3, r2
 8007b62:	009b      	lsls	r3, r3, #2
 8007b64:	4413      	add	r3, r2
 8007b66:	00db      	lsls	r3, r3, #3
 8007b68:	440b      	add	r3, r1
 8007b6a:	3350      	adds	r3, #80	; 0x50
 8007b6c:	781b      	ldrb	r3, [r3, #0]
 8007b6e:	f083 0301 	eor.w	r3, r3, #1
 8007b72:	b2d8      	uxtb	r0, r3
 8007b74:	6879      	ldr	r1, [r7, #4]
 8007b76:	68fa      	ldr	r2, [r7, #12]
 8007b78:	4613      	mov	r3, r2
 8007b7a:	009b      	lsls	r3, r3, #2
 8007b7c:	4413      	add	r3, r2
 8007b7e:	00db      	lsls	r3, r3, #3
 8007b80:	440b      	add	r3, r1
 8007b82:	3350      	adds	r3, #80	; 0x50
 8007b84:	4602      	mov	r2, r0
 8007b86:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	b2d8      	uxtb	r0, r3
 8007b8c:	6879      	ldr	r1, [r7, #4]
 8007b8e:	68fa      	ldr	r2, [r7, #12]
 8007b90:	4613      	mov	r3, r2
 8007b92:	009b      	lsls	r3, r3, #2
 8007b94:	4413      	add	r3, r2
 8007b96:	00db      	lsls	r3, r3, #3
 8007b98:	440b      	add	r3, r1
 8007b9a:	335c      	adds	r3, #92	; 0x5c
 8007b9c:	781b      	ldrb	r3, [r3, #0]
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	4601      	mov	r1, r0
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f006 f8b8 	bl	800dd18 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8007ba8:	6879      	ldr	r1, [r7, #4]
 8007baa:	68fa      	ldr	r2, [r7, #12]
 8007bac:	4613      	mov	r3, r2
 8007bae:	009b      	lsls	r3, r3, #2
 8007bb0:	4413      	add	r3, r2
 8007bb2:	00db      	lsls	r3, r3, #3
 8007bb4:	440b      	add	r3, r1
 8007bb6:	3350      	adds	r3, #80	; 0x50
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	f083 0301 	eor.w	r3, r3, #1
 8007bbe:	b2d8      	uxtb	r0, r3
 8007bc0:	6879      	ldr	r1, [r7, #4]
 8007bc2:	68fa      	ldr	r2, [r7, #12]
 8007bc4:	4613      	mov	r3, r2
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	4413      	add	r3, r2
 8007bca:	00db      	lsls	r3, r3, #3
 8007bcc:	440b      	add	r3, r1
 8007bce:	3350      	adds	r3, #80	; 0x50
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	701a      	strb	r2, [r3, #0]
}
 8007bd4:	e1f7      	b.n	8007fc6 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	015a      	lsls	r2, r3, #5
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	4413      	add	r3, r2
 8007bde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007be2:	689b      	ldr	r3, [r3, #8]
 8007be4:	f003 0302 	and.w	r3, r3, #2
 8007be8:	2b02      	cmp	r3, #2
 8007bea:	f040 811a 	bne.w	8007e22 <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	015a      	lsls	r2, r3, #5
 8007bf2:	693b      	ldr	r3, [r7, #16]
 8007bf4:	4413      	add	r3, r2
 8007bf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bfa:	68db      	ldr	r3, [r3, #12]
 8007bfc:	68fa      	ldr	r2, [r7, #12]
 8007bfe:	0151      	lsls	r1, r2, #5
 8007c00:	693a      	ldr	r2, [r7, #16]
 8007c02:	440a      	add	r2, r1
 8007c04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007c08:	f023 0302 	bic.w	r3, r3, #2
 8007c0c:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8007c0e:	6879      	ldr	r1, [r7, #4]
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	4613      	mov	r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	4413      	add	r3, r2
 8007c18:	00db      	lsls	r3, r3, #3
 8007c1a:	440b      	add	r3, r1
 8007c1c:	335d      	adds	r3, #93	; 0x5d
 8007c1e:	781b      	ldrb	r3, [r3, #0]
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	d10a      	bne.n	8007c3a <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8007c24:	6879      	ldr	r1, [r7, #4]
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	4613      	mov	r3, r2
 8007c2a:	009b      	lsls	r3, r3, #2
 8007c2c:	4413      	add	r3, r2
 8007c2e:	00db      	lsls	r3, r3, #3
 8007c30:	440b      	add	r3, r1
 8007c32:	335c      	adds	r3, #92	; 0x5c
 8007c34:	2201      	movs	r2, #1
 8007c36:	701a      	strb	r2, [r3, #0]
 8007c38:	e0d9      	b.n	8007dee <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8007c3a:	6879      	ldr	r1, [r7, #4]
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	4613      	mov	r3, r2
 8007c40:	009b      	lsls	r3, r3, #2
 8007c42:	4413      	add	r3, r2
 8007c44:	00db      	lsls	r3, r3, #3
 8007c46:	440b      	add	r3, r1
 8007c48:	335d      	adds	r3, #93	; 0x5d
 8007c4a:	781b      	ldrb	r3, [r3, #0]
 8007c4c:	2b05      	cmp	r3, #5
 8007c4e:	d10a      	bne.n	8007c66 <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8007c50:	6879      	ldr	r1, [r7, #4]
 8007c52:	68fa      	ldr	r2, [r7, #12]
 8007c54:	4613      	mov	r3, r2
 8007c56:	009b      	lsls	r3, r3, #2
 8007c58:	4413      	add	r3, r2
 8007c5a:	00db      	lsls	r3, r3, #3
 8007c5c:	440b      	add	r3, r1
 8007c5e:	335c      	adds	r3, #92	; 0x5c
 8007c60:	2205      	movs	r2, #5
 8007c62:	701a      	strb	r2, [r3, #0]
 8007c64:	e0c3      	b.n	8007dee <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007c66:	6879      	ldr	r1, [r7, #4]
 8007c68:	68fa      	ldr	r2, [r7, #12]
 8007c6a:	4613      	mov	r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	4413      	add	r3, r2
 8007c70:	00db      	lsls	r3, r3, #3
 8007c72:	440b      	add	r3, r1
 8007c74:	335d      	adds	r3, #93	; 0x5d
 8007c76:	781b      	ldrb	r3, [r3, #0]
 8007c78:	2b06      	cmp	r3, #6
 8007c7a:	d00a      	beq.n	8007c92 <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8007c7c:	6879      	ldr	r1, [r7, #4]
 8007c7e:	68fa      	ldr	r2, [r7, #12]
 8007c80:	4613      	mov	r3, r2
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	4413      	add	r3, r2
 8007c86:	00db      	lsls	r3, r3, #3
 8007c88:	440b      	add	r3, r1
 8007c8a:	335d      	adds	r3, #93	; 0x5d
 8007c8c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007c8e:	2b08      	cmp	r3, #8
 8007c90:	d156      	bne.n	8007d40 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 8007c92:	6879      	ldr	r1, [r7, #4]
 8007c94:	68fa      	ldr	r2, [r7, #12]
 8007c96:	4613      	mov	r3, r2
 8007c98:	009b      	lsls	r3, r3, #2
 8007c9a:	4413      	add	r3, r2
 8007c9c:	00db      	lsls	r3, r3, #3
 8007c9e:	440b      	add	r3, r1
 8007ca0:	3358      	adds	r3, #88	; 0x58
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	1c59      	adds	r1, r3, #1
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	68fa      	ldr	r2, [r7, #12]
 8007caa:	4613      	mov	r3, r2
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	4413      	add	r3, r2
 8007cb0:	00db      	lsls	r3, r3, #3
 8007cb2:	4403      	add	r3, r0
 8007cb4:	3358      	adds	r3, #88	; 0x58
 8007cb6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8007cb8:	6879      	ldr	r1, [r7, #4]
 8007cba:	68fa      	ldr	r2, [r7, #12]
 8007cbc:	4613      	mov	r3, r2
 8007cbe:	009b      	lsls	r3, r3, #2
 8007cc0:	4413      	add	r3, r2
 8007cc2:	00db      	lsls	r3, r3, #3
 8007cc4:	440b      	add	r3, r1
 8007cc6:	3358      	adds	r3, #88	; 0x58
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	2b03      	cmp	r3, #3
 8007ccc:	d914      	bls.n	8007cf8 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007cce:	6879      	ldr	r1, [r7, #4]
 8007cd0:	68fa      	ldr	r2, [r7, #12]
 8007cd2:	4613      	mov	r3, r2
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	4413      	add	r3, r2
 8007cd8:	00db      	lsls	r3, r3, #3
 8007cda:	440b      	add	r3, r1
 8007cdc:	3358      	adds	r3, #88	; 0x58
 8007cde:	2200      	movs	r2, #0
 8007ce0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007ce2:	6879      	ldr	r1, [r7, #4]
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	4613      	mov	r3, r2
 8007ce8:	009b      	lsls	r3, r3, #2
 8007cea:	4413      	add	r3, r2
 8007cec:	00db      	lsls	r3, r3, #3
 8007cee:	440b      	add	r3, r1
 8007cf0:	335c      	adds	r3, #92	; 0x5c
 8007cf2:	2204      	movs	r2, #4
 8007cf4:	701a      	strb	r2, [r3, #0]
 8007cf6:	e009      	b.n	8007d0c <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8007cf8:	6879      	ldr	r1, [r7, #4]
 8007cfa:	68fa      	ldr	r2, [r7, #12]
 8007cfc:	4613      	mov	r3, r2
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	4413      	add	r3, r2
 8007d02:	00db      	lsls	r3, r3, #3
 8007d04:	440b      	add	r3, r1
 8007d06:	335c      	adds	r3, #92	; 0x5c
 8007d08:	2202      	movs	r2, #2
 8007d0a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	015a      	lsls	r2, r3, #5
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	4413      	add	r3, r2
 8007d14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007d22:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007d2a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	015a      	lsls	r2, r3, #5
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	4413      	add	r3, r2
 8007d34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d38:	461a      	mov	r2, r3
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	6013      	str	r3, [r2, #0]
 8007d3e:	e056      	b.n	8007dee <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8007d40:	6879      	ldr	r1, [r7, #4]
 8007d42:	68fa      	ldr	r2, [r7, #12]
 8007d44:	4613      	mov	r3, r2
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	4413      	add	r3, r2
 8007d4a:	00db      	lsls	r3, r3, #3
 8007d4c:	440b      	add	r3, r1
 8007d4e:	335d      	adds	r3, #93	; 0x5d
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	2b03      	cmp	r3, #3
 8007d54:	d123      	bne.n	8007d9e <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8007d56:	6879      	ldr	r1, [r7, #4]
 8007d58:	68fa      	ldr	r2, [r7, #12]
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	4413      	add	r3, r2
 8007d60:	00db      	lsls	r3, r3, #3
 8007d62:	440b      	add	r3, r1
 8007d64:	335c      	adds	r3, #92	; 0x5c
 8007d66:	2202      	movs	r2, #2
 8007d68:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	015a      	lsls	r2, r3, #5
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	4413      	add	r3, r2
 8007d72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007d80:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007d88:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	015a      	lsls	r2, r3, #5
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	4413      	add	r3, r2
 8007d92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d96:	461a      	mov	r2, r3
 8007d98:	68bb      	ldr	r3, [r7, #8]
 8007d9a:	6013      	str	r3, [r2, #0]
 8007d9c:	e027      	b.n	8007dee <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8007d9e:	6879      	ldr	r1, [r7, #4]
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	4613      	mov	r3, r2
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	4413      	add	r3, r2
 8007da8:	00db      	lsls	r3, r3, #3
 8007daa:	440b      	add	r3, r1
 8007dac:	335d      	adds	r3, #93	; 0x5d
 8007dae:	781b      	ldrb	r3, [r3, #0]
 8007db0:	2b07      	cmp	r3, #7
 8007db2:	d11c      	bne.n	8007dee <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 8007db4:	6879      	ldr	r1, [r7, #4]
 8007db6:	68fa      	ldr	r2, [r7, #12]
 8007db8:	4613      	mov	r3, r2
 8007dba:	009b      	lsls	r3, r3, #2
 8007dbc:	4413      	add	r3, r2
 8007dbe:	00db      	lsls	r3, r3, #3
 8007dc0:	440b      	add	r3, r1
 8007dc2:	3358      	adds	r3, #88	; 0x58
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	1c59      	adds	r1, r3, #1
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	68fa      	ldr	r2, [r7, #12]
 8007dcc:	4613      	mov	r3, r2
 8007dce:	009b      	lsls	r3, r3, #2
 8007dd0:	4413      	add	r3, r2
 8007dd2:	00db      	lsls	r3, r3, #3
 8007dd4:	4403      	add	r3, r0
 8007dd6:	3358      	adds	r3, #88	; 0x58
 8007dd8:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007dda:	6879      	ldr	r1, [r7, #4]
 8007ddc:	68fa      	ldr	r2, [r7, #12]
 8007dde:	4613      	mov	r3, r2
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	4413      	add	r3, r2
 8007de4:	00db      	lsls	r3, r3, #3
 8007de6:	440b      	add	r3, r1
 8007de8:	335c      	adds	r3, #92	; 0x5c
 8007dea:	2204      	movs	r2, #4
 8007dec:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	015a      	lsls	r2, r3, #5
 8007df2:	693b      	ldr	r3, [r7, #16]
 8007df4:	4413      	add	r3, r2
 8007df6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	2302      	movs	r3, #2
 8007dfe:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	b2d8      	uxtb	r0, r3
 8007e04:	6879      	ldr	r1, [r7, #4]
 8007e06:	68fa      	ldr	r2, [r7, #12]
 8007e08:	4613      	mov	r3, r2
 8007e0a:	009b      	lsls	r3, r3, #2
 8007e0c:	4413      	add	r3, r2
 8007e0e:	00db      	lsls	r3, r3, #3
 8007e10:	440b      	add	r3, r1
 8007e12:	335c      	adds	r3, #92	; 0x5c
 8007e14:	781b      	ldrb	r3, [r3, #0]
 8007e16:	461a      	mov	r2, r3
 8007e18:	4601      	mov	r1, r0
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f005 ff7c 	bl	800dd18 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8007e20:	e0d1      	b.n	8007fc6 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	015a      	lsls	r2, r3, #5
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	4413      	add	r3, r2
 8007e2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e2e:	689b      	ldr	r3, [r3, #8]
 8007e30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e34:	2b80      	cmp	r3, #128	; 0x80
 8007e36:	d13e      	bne.n	8007eb6 <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	015a      	lsls	r2, r3, #5
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	4413      	add	r3, r2
 8007e40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e44:	68db      	ldr	r3, [r3, #12]
 8007e46:	68fa      	ldr	r2, [r7, #12]
 8007e48:	0151      	lsls	r1, r2, #5
 8007e4a:	693a      	ldr	r2, [r7, #16]
 8007e4c:	440a      	add	r2, r1
 8007e4e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e52:	f043 0302 	orr.w	r3, r3, #2
 8007e56:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8007e58:	6879      	ldr	r1, [r7, #4]
 8007e5a:	68fa      	ldr	r2, [r7, #12]
 8007e5c:	4613      	mov	r3, r2
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	4413      	add	r3, r2
 8007e62:	00db      	lsls	r3, r3, #3
 8007e64:	440b      	add	r3, r1
 8007e66:	3358      	adds	r3, #88	; 0x58
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	1c59      	adds	r1, r3, #1
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	68fa      	ldr	r2, [r7, #12]
 8007e70:	4613      	mov	r3, r2
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	4413      	add	r3, r2
 8007e76:	00db      	lsls	r3, r3, #3
 8007e78:	4403      	add	r3, r0
 8007e7a:	3358      	adds	r3, #88	; 0x58
 8007e7c:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8007e7e:	6879      	ldr	r1, [r7, #4]
 8007e80:	68fa      	ldr	r2, [r7, #12]
 8007e82:	4613      	mov	r3, r2
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	4413      	add	r3, r2
 8007e88:	00db      	lsls	r3, r3, #3
 8007e8a:	440b      	add	r3, r1
 8007e8c:	335d      	adds	r3, #93	; 0x5d
 8007e8e:	2206      	movs	r2, #6
 8007e90:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	68fa      	ldr	r2, [r7, #12]
 8007e98:	b2d2      	uxtb	r2, r2
 8007e9a:	4611      	mov	r1, r2
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f004 fc5a 	bl	800c756 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	015a      	lsls	r2, r3, #5
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	4413      	add	r3, r2
 8007eaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007eae:	461a      	mov	r2, r3
 8007eb0:	2380      	movs	r3, #128	; 0x80
 8007eb2:	6093      	str	r3, [r2, #8]
}
 8007eb4:	e087      	b.n	8007fc6 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	015a      	lsls	r2, r3, #5
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	4413      	add	r3, r2
 8007ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	f003 0310 	and.w	r3, r3, #16
 8007ec8:	2b10      	cmp	r3, #16
 8007eca:	d17c      	bne.n	8007fc6 <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8007ecc:	6879      	ldr	r1, [r7, #4]
 8007ece:	68fa      	ldr	r2, [r7, #12]
 8007ed0:	4613      	mov	r3, r2
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	4413      	add	r3, r2
 8007ed6:	00db      	lsls	r3, r3, #3
 8007ed8:	440b      	add	r3, r1
 8007eda:	333f      	adds	r3, #63	; 0x3f
 8007edc:	781b      	ldrb	r3, [r3, #0]
 8007ede:	2b03      	cmp	r3, #3
 8007ee0:	d122      	bne.n	8007f28 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8007ee2:	6879      	ldr	r1, [r7, #4]
 8007ee4:	68fa      	ldr	r2, [r7, #12]
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	009b      	lsls	r3, r3, #2
 8007eea:	4413      	add	r3, r2
 8007eec:	00db      	lsls	r3, r3, #3
 8007eee:	440b      	add	r3, r1
 8007ef0:	3358      	adds	r3, #88	; 0x58
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	015a      	lsls	r2, r3, #5
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	4413      	add	r3, r2
 8007efe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f02:	68db      	ldr	r3, [r3, #12]
 8007f04:	68fa      	ldr	r2, [r7, #12]
 8007f06:	0151      	lsls	r1, r2, #5
 8007f08:	693a      	ldr	r2, [r7, #16]
 8007f0a:	440a      	add	r2, r1
 8007f0c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007f10:	f043 0302 	orr.w	r3, r3, #2
 8007f14:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68fa      	ldr	r2, [r7, #12]
 8007f1c:	b2d2      	uxtb	r2, r2
 8007f1e:	4611      	mov	r1, r2
 8007f20:	4618      	mov	r0, r3
 8007f22:	f004 fc18 	bl	800c756 <USB_HC_Halt>
 8007f26:	e045      	b.n	8007fb4 <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007f28:	6879      	ldr	r1, [r7, #4]
 8007f2a:	68fa      	ldr	r2, [r7, #12]
 8007f2c:	4613      	mov	r3, r2
 8007f2e:	009b      	lsls	r3, r3, #2
 8007f30:	4413      	add	r3, r2
 8007f32:	00db      	lsls	r3, r3, #3
 8007f34:	440b      	add	r3, r1
 8007f36:	333f      	adds	r3, #63	; 0x3f
 8007f38:	781b      	ldrb	r3, [r3, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d00a      	beq.n	8007f54 <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8007f3e:	6879      	ldr	r1, [r7, #4]
 8007f40:	68fa      	ldr	r2, [r7, #12]
 8007f42:	4613      	mov	r3, r2
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	4413      	add	r3, r2
 8007f48:	00db      	lsls	r3, r3, #3
 8007f4a:	440b      	add	r3, r1
 8007f4c:	333f      	adds	r3, #63	; 0x3f
 8007f4e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007f50:	2b02      	cmp	r3, #2
 8007f52:	d12f      	bne.n	8007fb4 <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8007f54:	6879      	ldr	r1, [r7, #4]
 8007f56:	68fa      	ldr	r2, [r7, #12]
 8007f58:	4613      	mov	r3, r2
 8007f5a:	009b      	lsls	r3, r3, #2
 8007f5c:	4413      	add	r3, r2
 8007f5e:	00db      	lsls	r3, r3, #3
 8007f60:	440b      	add	r3, r1
 8007f62:	3358      	adds	r3, #88	; 0x58
 8007f64:	2200      	movs	r2, #0
 8007f66:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	691b      	ldr	r3, [r3, #16]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d121      	bne.n	8007fb4 <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 8007f70:	6879      	ldr	r1, [r7, #4]
 8007f72:	68fa      	ldr	r2, [r7, #12]
 8007f74:	4613      	mov	r3, r2
 8007f76:	009b      	lsls	r3, r3, #2
 8007f78:	4413      	add	r3, r2
 8007f7a:	00db      	lsls	r3, r3, #3
 8007f7c:	440b      	add	r3, r1
 8007f7e:	335d      	adds	r3, #93	; 0x5d
 8007f80:	2203      	movs	r2, #3
 8007f82:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	015a      	lsls	r2, r3, #5
 8007f88:	693b      	ldr	r3, [r7, #16]
 8007f8a:	4413      	add	r3, r2
 8007f8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f90:	68db      	ldr	r3, [r3, #12]
 8007f92:	68fa      	ldr	r2, [r7, #12]
 8007f94:	0151      	lsls	r1, r2, #5
 8007f96:	693a      	ldr	r2, [r7, #16]
 8007f98:	440a      	add	r2, r1
 8007f9a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007f9e:	f043 0302 	orr.w	r3, r3, #2
 8007fa2:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	68fa      	ldr	r2, [r7, #12]
 8007faa:	b2d2      	uxtb	r2, r2
 8007fac:	4611      	mov	r1, r2
 8007fae:	4618      	mov	r0, r3
 8007fb0:	f004 fbd1 	bl	800c756 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	015a      	lsls	r2, r3, #5
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	4413      	add	r3, r2
 8007fbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fc0:	461a      	mov	r2, r3
 8007fc2:	2310      	movs	r3, #16
 8007fc4:	6093      	str	r3, [r2, #8]
}
 8007fc6:	bf00      	nop
 8007fc8:	3718      	adds	r7, #24
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}

08007fce <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8007fce:	b580      	push	{r7, lr}
 8007fd0:	b086      	sub	sp, #24
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	6078      	str	r0, [r7, #4]
 8007fd6:	460b      	mov	r3, r1
 8007fd8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fe0:	697b      	ldr	r3, [r7, #20]
 8007fe2:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8007fe4:	78fb      	ldrb	r3, [r7, #3]
 8007fe6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	015a      	lsls	r2, r3, #5
 8007fec:	693b      	ldr	r3, [r7, #16]
 8007fee:	4413      	add	r3, r2
 8007ff0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ff4:	689b      	ldr	r3, [r3, #8]
 8007ff6:	f003 0304 	and.w	r3, r3, #4
 8007ffa:	2b04      	cmp	r3, #4
 8007ffc:	d119      	bne.n	8008032 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	015a      	lsls	r2, r3, #5
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	4413      	add	r3, r2
 8008006:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800800a:	461a      	mov	r2, r3
 800800c:	2304      	movs	r3, #4
 800800e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	015a      	lsls	r2, r3, #5
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	4413      	add	r3, r2
 8008018:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800801c:	68db      	ldr	r3, [r3, #12]
 800801e:	68fa      	ldr	r2, [r7, #12]
 8008020:	0151      	lsls	r1, r2, #5
 8008022:	693a      	ldr	r2, [r7, #16]
 8008024:	440a      	add	r2, r1
 8008026:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800802a:	f043 0302 	orr.w	r3, r3, #2
 800802e:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8008030:	e33e      	b.n	80086b0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	015a      	lsls	r2, r3, #5
 8008036:	693b      	ldr	r3, [r7, #16]
 8008038:	4413      	add	r3, r2
 800803a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800803e:	689b      	ldr	r3, [r3, #8]
 8008040:	f003 0320 	and.w	r3, r3, #32
 8008044:	2b20      	cmp	r3, #32
 8008046:	d141      	bne.n	80080cc <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	015a      	lsls	r2, r3, #5
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	4413      	add	r3, r2
 8008050:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008054:	461a      	mov	r2, r3
 8008056:	2320      	movs	r3, #32
 8008058:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800805a:	6879      	ldr	r1, [r7, #4]
 800805c:	68fa      	ldr	r2, [r7, #12]
 800805e:	4613      	mov	r3, r2
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	4413      	add	r3, r2
 8008064:	00db      	lsls	r3, r3, #3
 8008066:	440b      	add	r3, r1
 8008068:	333d      	adds	r3, #61	; 0x3d
 800806a:	781b      	ldrb	r3, [r3, #0]
 800806c:	2b01      	cmp	r3, #1
 800806e:	f040 831f 	bne.w	80086b0 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8008072:	6879      	ldr	r1, [r7, #4]
 8008074:	68fa      	ldr	r2, [r7, #12]
 8008076:	4613      	mov	r3, r2
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	4413      	add	r3, r2
 800807c:	00db      	lsls	r3, r3, #3
 800807e:	440b      	add	r3, r1
 8008080:	333d      	adds	r3, #61	; 0x3d
 8008082:	2200      	movs	r2, #0
 8008084:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8008086:	6879      	ldr	r1, [r7, #4]
 8008088:	68fa      	ldr	r2, [r7, #12]
 800808a:	4613      	mov	r3, r2
 800808c:	009b      	lsls	r3, r3, #2
 800808e:	4413      	add	r3, r2
 8008090:	00db      	lsls	r3, r3, #3
 8008092:	440b      	add	r3, r1
 8008094:	335c      	adds	r3, #92	; 0x5c
 8008096:	2202      	movs	r2, #2
 8008098:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	015a      	lsls	r2, r3, #5
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	4413      	add	r3, r2
 80080a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	68fa      	ldr	r2, [r7, #12]
 80080aa:	0151      	lsls	r1, r2, #5
 80080ac:	693a      	ldr	r2, [r7, #16]
 80080ae:	440a      	add	r2, r1
 80080b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80080b4:	f043 0302 	orr.w	r3, r3, #2
 80080b8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	68fa      	ldr	r2, [r7, #12]
 80080c0:	b2d2      	uxtb	r2, r2
 80080c2:	4611      	mov	r1, r2
 80080c4:	4618      	mov	r0, r3
 80080c6:	f004 fb46 	bl	800c756 <USB_HC_Halt>
}
 80080ca:	e2f1      	b.n	80086b0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	015a      	lsls	r2, r3, #5
 80080d0:	693b      	ldr	r3, [r7, #16]
 80080d2:	4413      	add	r3, r2
 80080d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080de:	2b40      	cmp	r3, #64	; 0x40
 80080e0:	d13f      	bne.n	8008162 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 80080e2:	6879      	ldr	r1, [r7, #4]
 80080e4:	68fa      	ldr	r2, [r7, #12]
 80080e6:	4613      	mov	r3, r2
 80080e8:	009b      	lsls	r3, r3, #2
 80080ea:	4413      	add	r3, r2
 80080ec:	00db      	lsls	r3, r3, #3
 80080ee:	440b      	add	r3, r1
 80080f0:	335d      	adds	r3, #93	; 0x5d
 80080f2:	2204      	movs	r2, #4
 80080f4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80080f6:	6879      	ldr	r1, [r7, #4]
 80080f8:	68fa      	ldr	r2, [r7, #12]
 80080fa:	4613      	mov	r3, r2
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	4413      	add	r3, r2
 8008100:	00db      	lsls	r3, r3, #3
 8008102:	440b      	add	r3, r1
 8008104:	333d      	adds	r3, #61	; 0x3d
 8008106:	2201      	movs	r2, #1
 8008108:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800810a:	6879      	ldr	r1, [r7, #4]
 800810c:	68fa      	ldr	r2, [r7, #12]
 800810e:	4613      	mov	r3, r2
 8008110:	009b      	lsls	r3, r3, #2
 8008112:	4413      	add	r3, r2
 8008114:	00db      	lsls	r3, r3, #3
 8008116:	440b      	add	r3, r1
 8008118:	3358      	adds	r3, #88	; 0x58
 800811a:	2200      	movs	r2, #0
 800811c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	015a      	lsls	r2, r3, #5
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	4413      	add	r3, r2
 8008126:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800812a:	68db      	ldr	r3, [r3, #12]
 800812c:	68fa      	ldr	r2, [r7, #12]
 800812e:	0151      	lsls	r1, r2, #5
 8008130:	693a      	ldr	r2, [r7, #16]
 8008132:	440a      	add	r2, r1
 8008134:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008138:	f043 0302 	orr.w	r3, r3, #2
 800813c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	68fa      	ldr	r2, [r7, #12]
 8008144:	b2d2      	uxtb	r2, r2
 8008146:	4611      	mov	r1, r2
 8008148:	4618      	mov	r0, r3
 800814a:	f004 fb04 	bl	800c756 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	015a      	lsls	r2, r3, #5
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	4413      	add	r3, r2
 8008156:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800815a:	461a      	mov	r2, r3
 800815c:	2340      	movs	r3, #64	; 0x40
 800815e:	6093      	str	r3, [r2, #8]
}
 8008160:	e2a6      	b.n	80086b0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	015a      	lsls	r2, r3, #5
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	4413      	add	r3, r2
 800816a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008174:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008178:	d122      	bne.n	80081c0 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	015a      	lsls	r2, r3, #5
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	4413      	add	r3, r2
 8008182:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008186:	68db      	ldr	r3, [r3, #12]
 8008188:	68fa      	ldr	r2, [r7, #12]
 800818a:	0151      	lsls	r1, r2, #5
 800818c:	693a      	ldr	r2, [r7, #16]
 800818e:	440a      	add	r2, r1
 8008190:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008194:	f043 0302 	orr.w	r3, r3, #2
 8008198:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	68fa      	ldr	r2, [r7, #12]
 80081a0:	b2d2      	uxtb	r2, r2
 80081a2:	4611      	mov	r1, r2
 80081a4:	4618      	mov	r0, r3
 80081a6:	f004 fad6 	bl	800c756 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	015a      	lsls	r2, r3, #5
 80081ae:	693b      	ldr	r3, [r7, #16]
 80081b0:	4413      	add	r3, r2
 80081b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081b6:	461a      	mov	r2, r3
 80081b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80081bc:	6093      	str	r3, [r2, #8]
}
 80081be:	e277      	b.n	80086b0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	015a      	lsls	r2, r3, #5
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	4413      	add	r3, r2
 80081c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	f003 0301 	and.w	r3, r3, #1
 80081d2:	2b01      	cmp	r3, #1
 80081d4:	d135      	bne.n	8008242 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80081d6:	6879      	ldr	r1, [r7, #4]
 80081d8:	68fa      	ldr	r2, [r7, #12]
 80081da:	4613      	mov	r3, r2
 80081dc:	009b      	lsls	r3, r3, #2
 80081de:	4413      	add	r3, r2
 80081e0:	00db      	lsls	r3, r3, #3
 80081e2:	440b      	add	r3, r1
 80081e4:	3358      	adds	r3, #88	; 0x58
 80081e6:	2200      	movs	r2, #0
 80081e8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	015a      	lsls	r2, r3, #5
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	4413      	add	r3, r2
 80081f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	68fa      	ldr	r2, [r7, #12]
 80081fa:	0151      	lsls	r1, r2, #5
 80081fc:	693a      	ldr	r2, [r7, #16]
 80081fe:	440a      	add	r2, r1
 8008200:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008204:	f043 0302 	orr.w	r3, r3, #2
 8008208:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	68fa      	ldr	r2, [r7, #12]
 8008210:	b2d2      	uxtb	r2, r2
 8008212:	4611      	mov	r1, r2
 8008214:	4618      	mov	r0, r3
 8008216:	f004 fa9e 	bl	800c756 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	015a      	lsls	r2, r3, #5
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	4413      	add	r3, r2
 8008222:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008226:	461a      	mov	r2, r3
 8008228:	2301      	movs	r3, #1
 800822a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 800822c:	6879      	ldr	r1, [r7, #4]
 800822e:	68fa      	ldr	r2, [r7, #12]
 8008230:	4613      	mov	r3, r2
 8008232:	009b      	lsls	r3, r3, #2
 8008234:	4413      	add	r3, r2
 8008236:	00db      	lsls	r3, r3, #3
 8008238:	440b      	add	r3, r1
 800823a:	335d      	adds	r3, #93	; 0x5d
 800823c:	2201      	movs	r2, #1
 800823e:	701a      	strb	r2, [r3, #0]
}
 8008240:	e236      	b.n	80086b0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	015a      	lsls	r2, r3, #5
 8008246:	693b      	ldr	r3, [r7, #16]
 8008248:	4413      	add	r3, r2
 800824a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	f003 0308 	and.w	r3, r3, #8
 8008254:	2b08      	cmp	r3, #8
 8008256:	d12b      	bne.n	80082b0 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	015a      	lsls	r2, r3, #5
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	4413      	add	r3, r2
 8008260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008264:	461a      	mov	r2, r3
 8008266:	2308      	movs	r3, #8
 8008268:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	015a      	lsls	r2, r3, #5
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	4413      	add	r3, r2
 8008272:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	68fa      	ldr	r2, [r7, #12]
 800827a:	0151      	lsls	r1, r2, #5
 800827c:	693a      	ldr	r2, [r7, #16]
 800827e:	440a      	add	r2, r1
 8008280:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008284:	f043 0302 	orr.w	r3, r3, #2
 8008288:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	68fa      	ldr	r2, [r7, #12]
 8008290:	b2d2      	uxtb	r2, r2
 8008292:	4611      	mov	r1, r2
 8008294:	4618      	mov	r0, r3
 8008296:	f004 fa5e 	bl	800c756 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800829a:	6879      	ldr	r1, [r7, #4]
 800829c:	68fa      	ldr	r2, [r7, #12]
 800829e:	4613      	mov	r3, r2
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	4413      	add	r3, r2
 80082a4:	00db      	lsls	r3, r3, #3
 80082a6:	440b      	add	r3, r1
 80082a8:	335d      	adds	r3, #93	; 0x5d
 80082aa:	2205      	movs	r2, #5
 80082ac:	701a      	strb	r2, [r3, #0]
}
 80082ae:	e1ff      	b.n	80086b0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	015a      	lsls	r2, r3, #5
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	4413      	add	r3, r2
 80082b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	f003 0310 	and.w	r3, r3, #16
 80082c2:	2b10      	cmp	r3, #16
 80082c4:	d155      	bne.n	8008372 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80082c6:	6879      	ldr	r1, [r7, #4]
 80082c8:	68fa      	ldr	r2, [r7, #12]
 80082ca:	4613      	mov	r3, r2
 80082cc:	009b      	lsls	r3, r3, #2
 80082ce:	4413      	add	r3, r2
 80082d0:	00db      	lsls	r3, r3, #3
 80082d2:	440b      	add	r3, r1
 80082d4:	3358      	adds	r3, #88	; 0x58
 80082d6:	2200      	movs	r2, #0
 80082d8:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80082da:	6879      	ldr	r1, [r7, #4]
 80082dc:	68fa      	ldr	r2, [r7, #12]
 80082de:	4613      	mov	r3, r2
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	4413      	add	r3, r2
 80082e4:	00db      	lsls	r3, r3, #3
 80082e6:	440b      	add	r3, r1
 80082e8:	335d      	adds	r3, #93	; 0x5d
 80082ea:	2203      	movs	r2, #3
 80082ec:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80082ee:	6879      	ldr	r1, [r7, #4]
 80082f0:	68fa      	ldr	r2, [r7, #12]
 80082f2:	4613      	mov	r3, r2
 80082f4:	009b      	lsls	r3, r3, #2
 80082f6:	4413      	add	r3, r2
 80082f8:	00db      	lsls	r3, r3, #3
 80082fa:	440b      	add	r3, r1
 80082fc:	333d      	adds	r3, #61	; 0x3d
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d114      	bne.n	800832e <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8008304:	6879      	ldr	r1, [r7, #4]
 8008306:	68fa      	ldr	r2, [r7, #12]
 8008308:	4613      	mov	r3, r2
 800830a:	009b      	lsls	r3, r3, #2
 800830c:	4413      	add	r3, r2
 800830e:	00db      	lsls	r3, r3, #3
 8008310:	440b      	add	r3, r1
 8008312:	333c      	adds	r3, #60	; 0x3c
 8008314:	781b      	ldrb	r3, [r3, #0]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d109      	bne.n	800832e <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 800831a:	6879      	ldr	r1, [r7, #4]
 800831c:	68fa      	ldr	r2, [r7, #12]
 800831e:	4613      	mov	r3, r2
 8008320:	009b      	lsls	r3, r3, #2
 8008322:	4413      	add	r3, r2
 8008324:	00db      	lsls	r3, r3, #3
 8008326:	440b      	add	r3, r1
 8008328:	333d      	adds	r3, #61	; 0x3d
 800832a:	2201      	movs	r2, #1
 800832c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	015a      	lsls	r2, r3, #5
 8008332:	693b      	ldr	r3, [r7, #16]
 8008334:	4413      	add	r3, r2
 8008336:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	68fa      	ldr	r2, [r7, #12]
 800833e:	0151      	lsls	r1, r2, #5
 8008340:	693a      	ldr	r2, [r7, #16]
 8008342:	440a      	add	r2, r1
 8008344:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008348:	f043 0302 	orr.w	r3, r3, #2
 800834c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68fa      	ldr	r2, [r7, #12]
 8008354:	b2d2      	uxtb	r2, r2
 8008356:	4611      	mov	r1, r2
 8008358:	4618      	mov	r0, r3
 800835a:	f004 f9fc 	bl	800c756 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	015a      	lsls	r2, r3, #5
 8008362:	693b      	ldr	r3, [r7, #16]
 8008364:	4413      	add	r3, r2
 8008366:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800836a:	461a      	mov	r2, r3
 800836c:	2310      	movs	r3, #16
 800836e:	6093      	str	r3, [r2, #8]
}
 8008370:	e19e      	b.n	80086b0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	015a      	lsls	r2, r3, #5
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	4413      	add	r3, r2
 800837a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008384:	2b80      	cmp	r3, #128	; 0x80
 8008386:	d12b      	bne.n	80083e0 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	015a      	lsls	r2, r3, #5
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	4413      	add	r3, r2
 8008390:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008394:	68db      	ldr	r3, [r3, #12]
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	0151      	lsls	r1, r2, #5
 800839a:	693a      	ldr	r2, [r7, #16]
 800839c:	440a      	add	r2, r1
 800839e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80083a2:	f043 0302 	orr.w	r3, r3, #2
 80083a6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	68fa      	ldr	r2, [r7, #12]
 80083ae:	b2d2      	uxtb	r2, r2
 80083b0:	4611      	mov	r1, r2
 80083b2:	4618      	mov	r0, r3
 80083b4:	f004 f9cf 	bl	800c756 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 80083b8:	6879      	ldr	r1, [r7, #4]
 80083ba:	68fa      	ldr	r2, [r7, #12]
 80083bc:	4613      	mov	r3, r2
 80083be:	009b      	lsls	r3, r3, #2
 80083c0:	4413      	add	r3, r2
 80083c2:	00db      	lsls	r3, r3, #3
 80083c4:	440b      	add	r3, r1
 80083c6:	335d      	adds	r3, #93	; 0x5d
 80083c8:	2206      	movs	r2, #6
 80083ca:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	015a      	lsls	r2, r3, #5
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	4413      	add	r3, r2
 80083d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083d8:	461a      	mov	r2, r3
 80083da:	2380      	movs	r3, #128	; 0x80
 80083dc:	6093      	str	r3, [r2, #8]
}
 80083de:	e167      	b.n	80086b0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	015a      	lsls	r2, r3, #5
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	4413      	add	r3, r2
 80083e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083ec:	689b      	ldr	r3, [r3, #8]
 80083ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80083f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083f6:	d135      	bne.n	8008464 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	015a      	lsls	r2, r3, #5
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	4413      	add	r3, r2
 8008400:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008404:	68db      	ldr	r3, [r3, #12]
 8008406:	68fa      	ldr	r2, [r7, #12]
 8008408:	0151      	lsls	r1, r2, #5
 800840a:	693a      	ldr	r2, [r7, #16]
 800840c:	440a      	add	r2, r1
 800840e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008412:	f043 0302 	orr.w	r3, r3, #2
 8008416:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	68fa      	ldr	r2, [r7, #12]
 800841e:	b2d2      	uxtb	r2, r2
 8008420:	4611      	mov	r1, r2
 8008422:	4618      	mov	r0, r3
 8008424:	f004 f997 	bl	800c756 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	015a      	lsls	r2, r3, #5
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	4413      	add	r3, r2
 8008430:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008434:	461a      	mov	r2, r3
 8008436:	2310      	movs	r3, #16
 8008438:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	015a      	lsls	r2, r3, #5
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	4413      	add	r3, r2
 8008442:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008446:	461a      	mov	r2, r3
 8008448:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800844c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800844e:	6879      	ldr	r1, [r7, #4]
 8008450:	68fa      	ldr	r2, [r7, #12]
 8008452:	4613      	mov	r3, r2
 8008454:	009b      	lsls	r3, r3, #2
 8008456:	4413      	add	r3, r2
 8008458:	00db      	lsls	r3, r3, #3
 800845a:	440b      	add	r3, r1
 800845c:	335d      	adds	r3, #93	; 0x5d
 800845e:	2208      	movs	r2, #8
 8008460:	701a      	strb	r2, [r3, #0]
}
 8008462:	e125      	b.n	80086b0 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	015a      	lsls	r2, r3, #5
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	4413      	add	r3, r2
 800846c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008470:	689b      	ldr	r3, [r3, #8]
 8008472:	f003 0302 	and.w	r3, r3, #2
 8008476:	2b02      	cmp	r3, #2
 8008478:	f040 811a 	bne.w	80086b0 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	015a      	lsls	r2, r3, #5
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	4413      	add	r3, r2
 8008484:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008488:	68db      	ldr	r3, [r3, #12]
 800848a:	68fa      	ldr	r2, [r7, #12]
 800848c:	0151      	lsls	r1, r2, #5
 800848e:	693a      	ldr	r2, [r7, #16]
 8008490:	440a      	add	r2, r1
 8008492:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008496:	f023 0302 	bic.w	r3, r3, #2
 800849a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800849c:	6879      	ldr	r1, [r7, #4]
 800849e:	68fa      	ldr	r2, [r7, #12]
 80084a0:	4613      	mov	r3, r2
 80084a2:	009b      	lsls	r3, r3, #2
 80084a4:	4413      	add	r3, r2
 80084a6:	00db      	lsls	r3, r3, #3
 80084a8:	440b      	add	r3, r1
 80084aa:	335d      	adds	r3, #93	; 0x5d
 80084ac:	781b      	ldrb	r3, [r3, #0]
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	d137      	bne.n	8008522 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80084b2:	6879      	ldr	r1, [r7, #4]
 80084b4:	68fa      	ldr	r2, [r7, #12]
 80084b6:	4613      	mov	r3, r2
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	4413      	add	r3, r2
 80084bc:	00db      	lsls	r3, r3, #3
 80084be:	440b      	add	r3, r1
 80084c0:	335c      	adds	r3, #92	; 0x5c
 80084c2:	2201      	movs	r2, #1
 80084c4:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80084c6:	6879      	ldr	r1, [r7, #4]
 80084c8:	68fa      	ldr	r2, [r7, #12]
 80084ca:	4613      	mov	r3, r2
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	4413      	add	r3, r2
 80084d0:	00db      	lsls	r3, r3, #3
 80084d2:	440b      	add	r3, r1
 80084d4:	333f      	adds	r3, #63	; 0x3f
 80084d6:	781b      	ldrb	r3, [r3, #0]
 80084d8:	2b02      	cmp	r3, #2
 80084da:	d00b      	beq.n	80084f4 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80084dc:	6879      	ldr	r1, [r7, #4]
 80084de:	68fa      	ldr	r2, [r7, #12]
 80084e0:	4613      	mov	r3, r2
 80084e2:	009b      	lsls	r3, r3, #2
 80084e4:	4413      	add	r3, r2
 80084e6:	00db      	lsls	r3, r3, #3
 80084e8:	440b      	add	r3, r1
 80084ea:	333f      	adds	r3, #63	; 0x3f
 80084ec:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80084ee:	2b03      	cmp	r3, #3
 80084f0:	f040 80c5 	bne.w	800867e <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 80084f4:	6879      	ldr	r1, [r7, #4]
 80084f6:	68fa      	ldr	r2, [r7, #12]
 80084f8:	4613      	mov	r3, r2
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	4413      	add	r3, r2
 80084fe:	00db      	lsls	r3, r3, #3
 8008500:	440b      	add	r3, r1
 8008502:	3351      	adds	r3, #81	; 0x51
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	f083 0301 	eor.w	r3, r3, #1
 800850a:	b2d8      	uxtb	r0, r3
 800850c:	6879      	ldr	r1, [r7, #4]
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	4613      	mov	r3, r2
 8008512:	009b      	lsls	r3, r3, #2
 8008514:	4413      	add	r3, r2
 8008516:	00db      	lsls	r3, r3, #3
 8008518:	440b      	add	r3, r1
 800851a:	3351      	adds	r3, #81	; 0x51
 800851c:	4602      	mov	r2, r0
 800851e:	701a      	strb	r2, [r3, #0]
 8008520:	e0ad      	b.n	800867e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8008522:	6879      	ldr	r1, [r7, #4]
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	4613      	mov	r3, r2
 8008528:	009b      	lsls	r3, r3, #2
 800852a:	4413      	add	r3, r2
 800852c:	00db      	lsls	r3, r3, #3
 800852e:	440b      	add	r3, r1
 8008530:	335d      	adds	r3, #93	; 0x5d
 8008532:	781b      	ldrb	r3, [r3, #0]
 8008534:	2b03      	cmp	r3, #3
 8008536:	d10a      	bne.n	800854e <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8008538:	6879      	ldr	r1, [r7, #4]
 800853a:	68fa      	ldr	r2, [r7, #12]
 800853c:	4613      	mov	r3, r2
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	4413      	add	r3, r2
 8008542:	00db      	lsls	r3, r3, #3
 8008544:	440b      	add	r3, r1
 8008546:	335c      	adds	r3, #92	; 0x5c
 8008548:	2202      	movs	r2, #2
 800854a:	701a      	strb	r2, [r3, #0]
 800854c:	e097      	b.n	800867e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800854e:	6879      	ldr	r1, [r7, #4]
 8008550:	68fa      	ldr	r2, [r7, #12]
 8008552:	4613      	mov	r3, r2
 8008554:	009b      	lsls	r3, r3, #2
 8008556:	4413      	add	r3, r2
 8008558:	00db      	lsls	r3, r3, #3
 800855a:	440b      	add	r3, r1
 800855c:	335d      	adds	r3, #93	; 0x5d
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	2b04      	cmp	r3, #4
 8008562:	d10a      	bne.n	800857a <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8008564:	6879      	ldr	r1, [r7, #4]
 8008566:	68fa      	ldr	r2, [r7, #12]
 8008568:	4613      	mov	r3, r2
 800856a:	009b      	lsls	r3, r3, #2
 800856c:	4413      	add	r3, r2
 800856e:	00db      	lsls	r3, r3, #3
 8008570:	440b      	add	r3, r1
 8008572:	335c      	adds	r3, #92	; 0x5c
 8008574:	2202      	movs	r2, #2
 8008576:	701a      	strb	r2, [r3, #0]
 8008578:	e081      	b.n	800867e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800857a:	6879      	ldr	r1, [r7, #4]
 800857c:	68fa      	ldr	r2, [r7, #12]
 800857e:	4613      	mov	r3, r2
 8008580:	009b      	lsls	r3, r3, #2
 8008582:	4413      	add	r3, r2
 8008584:	00db      	lsls	r3, r3, #3
 8008586:	440b      	add	r3, r1
 8008588:	335d      	adds	r3, #93	; 0x5d
 800858a:	781b      	ldrb	r3, [r3, #0]
 800858c:	2b05      	cmp	r3, #5
 800858e:	d10a      	bne.n	80085a6 <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8008590:	6879      	ldr	r1, [r7, #4]
 8008592:	68fa      	ldr	r2, [r7, #12]
 8008594:	4613      	mov	r3, r2
 8008596:	009b      	lsls	r3, r3, #2
 8008598:	4413      	add	r3, r2
 800859a:	00db      	lsls	r3, r3, #3
 800859c:	440b      	add	r3, r1
 800859e:	335c      	adds	r3, #92	; 0x5c
 80085a0:	2205      	movs	r2, #5
 80085a2:	701a      	strb	r2, [r3, #0]
 80085a4:	e06b      	b.n	800867e <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80085a6:	6879      	ldr	r1, [r7, #4]
 80085a8:	68fa      	ldr	r2, [r7, #12]
 80085aa:	4613      	mov	r3, r2
 80085ac:	009b      	lsls	r3, r3, #2
 80085ae:	4413      	add	r3, r2
 80085b0:	00db      	lsls	r3, r3, #3
 80085b2:	440b      	add	r3, r1
 80085b4:	335d      	adds	r3, #93	; 0x5d
 80085b6:	781b      	ldrb	r3, [r3, #0]
 80085b8:	2b06      	cmp	r3, #6
 80085ba:	d00a      	beq.n	80085d2 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80085bc:	6879      	ldr	r1, [r7, #4]
 80085be:	68fa      	ldr	r2, [r7, #12]
 80085c0:	4613      	mov	r3, r2
 80085c2:	009b      	lsls	r3, r3, #2
 80085c4:	4413      	add	r3, r2
 80085c6:	00db      	lsls	r3, r3, #3
 80085c8:	440b      	add	r3, r1
 80085ca:	335d      	adds	r3, #93	; 0x5d
 80085cc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80085ce:	2b08      	cmp	r3, #8
 80085d0:	d155      	bne.n	800867e <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 80085d2:	6879      	ldr	r1, [r7, #4]
 80085d4:	68fa      	ldr	r2, [r7, #12]
 80085d6:	4613      	mov	r3, r2
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	4413      	add	r3, r2
 80085dc:	00db      	lsls	r3, r3, #3
 80085de:	440b      	add	r3, r1
 80085e0:	3358      	adds	r3, #88	; 0x58
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	1c59      	adds	r1, r3, #1
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	68fa      	ldr	r2, [r7, #12]
 80085ea:	4613      	mov	r3, r2
 80085ec:	009b      	lsls	r3, r3, #2
 80085ee:	4413      	add	r3, r2
 80085f0:	00db      	lsls	r3, r3, #3
 80085f2:	4403      	add	r3, r0
 80085f4:	3358      	adds	r3, #88	; 0x58
 80085f6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80085f8:	6879      	ldr	r1, [r7, #4]
 80085fa:	68fa      	ldr	r2, [r7, #12]
 80085fc:	4613      	mov	r3, r2
 80085fe:	009b      	lsls	r3, r3, #2
 8008600:	4413      	add	r3, r2
 8008602:	00db      	lsls	r3, r3, #3
 8008604:	440b      	add	r3, r1
 8008606:	3358      	adds	r3, #88	; 0x58
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	2b03      	cmp	r3, #3
 800860c:	d914      	bls.n	8008638 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800860e:	6879      	ldr	r1, [r7, #4]
 8008610:	68fa      	ldr	r2, [r7, #12]
 8008612:	4613      	mov	r3, r2
 8008614:	009b      	lsls	r3, r3, #2
 8008616:	4413      	add	r3, r2
 8008618:	00db      	lsls	r3, r3, #3
 800861a:	440b      	add	r3, r1
 800861c:	3358      	adds	r3, #88	; 0x58
 800861e:	2200      	movs	r2, #0
 8008620:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8008622:	6879      	ldr	r1, [r7, #4]
 8008624:	68fa      	ldr	r2, [r7, #12]
 8008626:	4613      	mov	r3, r2
 8008628:	009b      	lsls	r3, r3, #2
 800862a:	4413      	add	r3, r2
 800862c:	00db      	lsls	r3, r3, #3
 800862e:	440b      	add	r3, r1
 8008630:	335c      	adds	r3, #92	; 0x5c
 8008632:	2204      	movs	r2, #4
 8008634:	701a      	strb	r2, [r3, #0]
 8008636:	e009      	b.n	800864c <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8008638:	6879      	ldr	r1, [r7, #4]
 800863a:	68fa      	ldr	r2, [r7, #12]
 800863c:	4613      	mov	r3, r2
 800863e:	009b      	lsls	r3, r3, #2
 8008640:	4413      	add	r3, r2
 8008642:	00db      	lsls	r3, r3, #3
 8008644:	440b      	add	r3, r1
 8008646:	335c      	adds	r3, #92	; 0x5c
 8008648:	2202      	movs	r2, #2
 800864a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	015a      	lsls	r2, r3, #5
 8008650:	693b      	ldr	r3, [r7, #16]
 8008652:	4413      	add	r3, r2
 8008654:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008662:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800866a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	015a      	lsls	r2, r3, #5
 8008670:	693b      	ldr	r3, [r7, #16]
 8008672:	4413      	add	r3, r2
 8008674:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008678:	461a      	mov	r2, r3
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	015a      	lsls	r2, r3, #5
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	4413      	add	r3, r2
 8008686:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800868a:	461a      	mov	r2, r3
 800868c:	2302      	movs	r3, #2
 800868e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	b2d8      	uxtb	r0, r3
 8008694:	6879      	ldr	r1, [r7, #4]
 8008696:	68fa      	ldr	r2, [r7, #12]
 8008698:	4613      	mov	r3, r2
 800869a:	009b      	lsls	r3, r3, #2
 800869c:	4413      	add	r3, r2
 800869e:	00db      	lsls	r3, r3, #3
 80086a0:	440b      	add	r3, r1
 80086a2:	335c      	adds	r3, #92	; 0x5c
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	461a      	mov	r2, r3
 80086a8:	4601      	mov	r1, r0
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f005 fb34 	bl	800dd18 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80086b0:	bf00      	nop
 80086b2:	3718      	adds	r7, #24
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}

080086b8 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b08a      	sub	sp, #40	; 0x28
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c8:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	6a1b      	ldr	r3, [r3, #32]
 80086d0:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 80086d2:	69fb      	ldr	r3, [r7, #28]
 80086d4:	f003 030f 	and.w	r3, r3, #15
 80086d8:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80086da:	69fb      	ldr	r3, [r7, #28]
 80086dc:	0c5b      	lsrs	r3, r3, #17
 80086de:	f003 030f 	and.w	r3, r3, #15
 80086e2:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80086e4:	69fb      	ldr	r3, [r7, #28]
 80086e6:	091b      	lsrs	r3, r3, #4
 80086e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80086ec:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	2b02      	cmp	r3, #2
 80086f2:	d003      	beq.n	80086fc <HCD_RXQLVL_IRQHandler+0x44>
 80086f4:	2b05      	cmp	r3, #5
 80086f6:	f000 8082 	beq.w	80087fe <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80086fa:	e083      	b.n	8008804 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80086fc:	693b      	ldr	r3, [r7, #16]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d07f      	beq.n	8008802 <HCD_RXQLVL_IRQHandler+0x14a>
 8008702:	6879      	ldr	r1, [r7, #4]
 8008704:	69ba      	ldr	r2, [r7, #24]
 8008706:	4613      	mov	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4413      	add	r3, r2
 800870c:	00db      	lsls	r3, r3, #3
 800870e:	440b      	add	r3, r1
 8008710:	3344      	adds	r3, #68	; 0x44
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d074      	beq.n	8008802 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6818      	ldr	r0, [r3, #0]
 800871c:	6879      	ldr	r1, [r7, #4]
 800871e:	69ba      	ldr	r2, [r7, #24]
 8008720:	4613      	mov	r3, r2
 8008722:	009b      	lsls	r3, r3, #2
 8008724:	4413      	add	r3, r2
 8008726:	00db      	lsls	r3, r3, #3
 8008728:	440b      	add	r3, r1
 800872a:	3344      	adds	r3, #68	; 0x44
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	693a      	ldr	r2, [r7, #16]
 8008730:	b292      	uxth	r2, r2
 8008732:	4619      	mov	r1, r3
 8008734:	f003 ff7a 	bl	800c62c <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8008738:	6879      	ldr	r1, [r7, #4]
 800873a:	69ba      	ldr	r2, [r7, #24]
 800873c:	4613      	mov	r3, r2
 800873e:	009b      	lsls	r3, r3, #2
 8008740:	4413      	add	r3, r2
 8008742:	00db      	lsls	r3, r3, #3
 8008744:	440b      	add	r3, r1
 8008746:	3344      	adds	r3, #68	; 0x44
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	18d1      	adds	r1, r2, r3
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	69ba      	ldr	r2, [r7, #24]
 8008752:	4613      	mov	r3, r2
 8008754:	009b      	lsls	r3, r3, #2
 8008756:	4413      	add	r3, r2
 8008758:	00db      	lsls	r3, r3, #3
 800875a:	4403      	add	r3, r0
 800875c:	3344      	adds	r3, #68	; 0x44
 800875e:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8008760:	6879      	ldr	r1, [r7, #4]
 8008762:	69ba      	ldr	r2, [r7, #24]
 8008764:	4613      	mov	r3, r2
 8008766:	009b      	lsls	r3, r3, #2
 8008768:	4413      	add	r3, r2
 800876a:	00db      	lsls	r3, r3, #3
 800876c:	440b      	add	r3, r1
 800876e:	334c      	adds	r3, #76	; 0x4c
 8008770:	681a      	ldr	r2, [r3, #0]
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	18d1      	adds	r1, r2, r3
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	69ba      	ldr	r2, [r7, #24]
 800877a:	4613      	mov	r3, r2
 800877c:	009b      	lsls	r3, r3, #2
 800877e:	4413      	add	r3, r2
 8008780:	00db      	lsls	r3, r3, #3
 8008782:	4403      	add	r3, r0
 8008784:	334c      	adds	r3, #76	; 0x4c
 8008786:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8008788:	69bb      	ldr	r3, [r7, #24]
 800878a:	015a      	lsls	r2, r3, #5
 800878c:	6a3b      	ldr	r3, [r7, #32]
 800878e:	4413      	add	r3, r2
 8008790:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008794:	691a      	ldr	r2, [r3, #16]
 8008796:	4b1d      	ldr	r3, [pc, #116]	; (800880c <HCD_RXQLVL_IRQHandler+0x154>)
 8008798:	4013      	ands	r3, r2
 800879a:	2b00      	cmp	r3, #0
 800879c:	d031      	beq.n	8008802 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 800879e:	69bb      	ldr	r3, [r7, #24]
 80087a0:	015a      	lsls	r2, r3, #5
 80087a2:	6a3b      	ldr	r3, [r7, #32]
 80087a4:	4413      	add	r3, r2
 80087a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80087b4:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80087bc:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80087be:	69bb      	ldr	r3, [r7, #24]
 80087c0:	015a      	lsls	r2, r3, #5
 80087c2:	6a3b      	ldr	r3, [r7, #32]
 80087c4:	4413      	add	r3, r2
 80087c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087ca:	461a      	mov	r2, r3
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80087d0:	6879      	ldr	r1, [r7, #4]
 80087d2:	69ba      	ldr	r2, [r7, #24]
 80087d4:	4613      	mov	r3, r2
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	4413      	add	r3, r2
 80087da:	00db      	lsls	r3, r3, #3
 80087dc:	440b      	add	r3, r1
 80087de:	3350      	adds	r3, #80	; 0x50
 80087e0:	781b      	ldrb	r3, [r3, #0]
 80087e2:	f083 0301 	eor.w	r3, r3, #1
 80087e6:	b2d8      	uxtb	r0, r3
 80087e8:	6879      	ldr	r1, [r7, #4]
 80087ea:	69ba      	ldr	r2, [r7, #24]
 80087ec:	4613      	mov	r3, r2
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	4413      	add	r3, r2
 80087f2:	00db      	lsls	r3, r3, #3
 80087f4:	440b      	add	r3, r1
 80087f6:	3350      	adds	r3, #80	; 0x50
 80087f8:	4602      	mov	r2, r0
 80087fa:	701a      	strb	r2, [r3, #0]
      break;
 80087fc:	e001      	b.n	8008802 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 80087fe:	bf00      	nop
 8008800:	e000      	b.n	8008804 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8008802:	bf00      	nop
  }
}
 8008804:	bf00      	nop
 8008806:	3728      	adds	r7, #40	; 0x28
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}
 800880c:	1ff80000 	.word	0x1ff80000

08008810 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b086      	sub	sp, #24
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8008822:	693b      	ldr	r3, [r7, #16]
 8008824:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800883c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	f003 0302 	and.w	r3, r3, #2
 8008844:	2b02      	cmp	r3, #2
 8008846:	d10b      	bne.n	8008860 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	f003 0301 	and.w	r3, r3, #1
 800884e:	2b01      	cmp	r3, #1
 8008850:	d102      	bne.n	8008858 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f005 fa44 	bl	800dce0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	f043 0302 	orr.w	r3, r3, #2
 800885e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f003 0308 	and.w	r3, r3, #8
 8008866:	2b08      	cmp	r3, #8
 8008868:	d132      	bne.n	80088d0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	f043 0308 	orr.w	r3, r3, #8
 8008870:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f003 0304 	and.w	r3, r3, #4
 8008878:	2b04      	cmp	r3, #4
 800887a:	d126      	bne.n	80088ca <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	699b      	ldr	r3, [r3, #24]
 8008880:	2b02      	cmp	r3, #2
 8008882:	d113      	bne.n	80088ac <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800888a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800888e:	d106      	bne.n	800889e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	2102      	movs	r1, #2
 8008896:	4618      	mov	r0, r3
 8008898:	f003 ff12 	bl	800c6c0 <USB_InitFSLSPClkSel>
 800889c:	e011      	b.n	80088c2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	2101      	movs	r1, #1
 80088a4:	4618      	mov	r0, r3
 80088a6:	f003 ff0b 	bl	800c6c0 <USB_InitFSLSPClkSel>
 80088aa:	e00a      	b.n	80088c2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	68db      	ldr	r3, [r3, #12]
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	d106      	bne.n	80088c2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80088ba:	461a      	mov	r2, r3
 80088bc:	f64e 2360 	movw	r3, #60000	; 0xea60
 80088c0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f005 fa3a 	bl	800dd3c <HAL_HCD_PortEnabled_Callback>
 80088c8:	e002      	b.n	80088d0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f005 fa44 	bl	800dd58 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f003 0320 	and.w	r3, r3, #32
 80088d6:	2b20      	cmp	r3, #32
 80088d8:	d103      	bne.n	80088e2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	f043 0320 	orr.w	r3, r3, #32
 80088e0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80088e2:	693b      	ldr	r3, [r7, #16]
 80088e4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80088e8:	461a      	mov	r2, r3
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	6013      	str	r3, [r2, #0]
}
 80088ee:	bf00      	nop
 80088f0:	3718      	adds	r7, #24
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
	...

080088f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b084      	sub	sp, #16
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d101      	bne.n	800890a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	e11f      	b.n	8008b4a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008910:	b2db      	uxtb	r3, r3
 8008912:	2b00      	cmp	r3, #0
 8008914:	d106      	bne.n	8008924 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2200      	movs	r2, #0
 800891a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f7fb faf6 	bl	8003f10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2224      	movs	r2, #36	; 0x24
 8008928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	681a      	ldr	r2, [r3, #0]
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f022 0201 	bic.w	r2, r2, #1
 800893a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	681a      	ldr	r2, [r3, #0]
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800894a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	681a      	ldr	r2, [r3, #0]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800895a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800895c:	f001 f88a 	bl	8009a74 <HAL_RCC_GetPCLK1Freq>
 8008960:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	685b      	ldr	r3, [r3, #4]
 8008966:	4a7b      	ldr	r2, [pc, #492]	; (8008b54 <HAL_I2C_Init+0x25c>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d807      	bhi.n	800897c <HAL_I2C_Init+0x84>
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	4a7a      	ldr	r2, [pc, #488]	; (8008b58 <HAL_I2C_Init+0x260>)
 8008970:	4293      	cmp	r3, r2
 8008972:	bf94      	ite	ls
 8008974:	2301      	movls	r3, #1
 8008976:	2300      	movhi	r3, #0
 8008978:	b2db      	uxtb	r3, r3
 800897a:	e006      	b.n	800898a <HAL_I2C_Init+0x92>
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	4a77      	ldr	r2, [pc, #476]	; (8008b5c <HAL_I2C_Init+0x264>)
 8008980:	4293      	cmp	r3, r2
 8008982:	bf94      	ite	ls
 8008984:	2301      	movls	r3, #1
 8008986:	2300      	movhi	r3, #0
 8008988:	b2db      	uxtb	r3, r3
 800898a:	2b00      	cmp	r3, #0
 800898c:	d001      	beq.n	8008992 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800898e:	2301      	movs	r3, #1
 8008990:	e0db      	b.n	8008b4a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	4a72      	ldr	r2, [pc, #456]	; (8008b60 <HAL_I2C_Init+0x268>)
 8008996:	fba2 2303 	umull	r2, r3, r2, r3
 800899a:	0c9b      	lsrs	r3, r3, #18
 800899c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	68ba      	ldr	r2, [r7, #8]
 80089ae:	430a      	orrs	r2, r1
 80089b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	6a1b      	ldr	r3, [r3, #32]
 80089b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	685b      	ldr	r3, [r3, #4]
 80089c0:	4a64      	ldr	r2, [pc, #400]	; (8008b54 <HAL_I2C_Init+0x25c>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d802      	bhi.n	80089cc <HAL_I2C_Init+0xd4>
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	3301      	adds	r3, #1
 80089ca:	e009      	b.n	80089e0 <HAL_I2C_Init+0xe8>
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80089d2:	fb02 f303 	mul.w	r3, r2, r3
 80089d6:	4a63      	ldr	r2, [pc, #396]	; (8008b64 <HAL_I2C_Init+0x26c>)
 80089d8:	fba2 2303 	umull	r2, r3, r2, r3
 80089dc:	099b      	lsrs	r3, r3, #6
 80089de:	3301      	adds	r3, #1
 80089e0:	687a      	ldr	r2, [r7, #4]
 80089e2:	6812      	ldr	r2, [r2, #0]
 80089e4:	430b      	orrs	r3, r1
 80089e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	69db      	ldr	r3, [r3, #28]
 80089ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80089f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	4956      	ldr	r1, [pc, #344]	; (8008b54 <HAL_I2C_Init+0x25c>)
 80089fc:	428b      	cmp	r3, r1
 80089fe:	d80d      	bhi.n	8008a1c <HAL_I2C_Init+0x124>
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	1e59      	subs	r1, r3, #1
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	005b      	lsls	r3, r3, #1
 8008a0a:	fbb1 f3f3 	udiv	r3, r1, r3
 8008a0e:	3301      	adds	r3, #1
 8008a10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a14:	2b04      	cmp	r3, #4
 8008a16:	bf38      	it	cc
 8008a18:	2304      	movcc	r3, #4
 8008a1a:	e04f      	b.n	8008abc <HAL_I2C_Init+0x1c4>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d111      	bne.n	8008a48 <HAL_I2C_Init+0x150>
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	1e58      	subs	r0, r3, #1
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6859      	ldr	r1, [r3, #4]
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	005b      	lsls	r3, r3, #1
 8008a30:	440b      	add	r3, r1
 8008a32:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a36:	3301      	adds	r3, #1
 8008a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	bf0c      	ite	eq
 8008a40:	2301      	moveq	r3, #1
 8008a42:	2300      	movne	r3, #0
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	e012      	b.n	8008a6e <HAL_I2C_Init+0x176>
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	1e58      	subs	r0, r3, #1
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6859      	ldr	r1, [r3, #4]
 8008a50:	460b      	mov	r3, r1
 8008a52:	009b      	lsls	r3, r3, #2
 8008a54:	440b      	add	r3, r1
 8008a56:	0099      	lsls	r1, r3, #2
 8008a58:	440b      	add	r3, r1
 8008a5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a5e:	3301      	adds	r3, #1
 8008a60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	bf0c      	ite	eq
 8008a68:	2301      	moveq	r3, #1
 8008a6a:	2300      	movne	r3, #0
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d001      	beq.n	8008a76 <HAL_I2C_Init+0x17e>
 8008a72:	2301      	movs	r3, #1
 8008a74:	e022      	b.n	8008abc <HAL_I2C_Init+0x1c4>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d10e      	bne.n	8008a9c <HAL_I2C_Init+0x1a4>
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	1e58      	subs	r0, r3, #1
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6859      	ldr	r1, [r3, #4]
 8008a86:	460b      	mov	r3, r1
 8008a88:	005b      	lsls	r3, r3, #1
 8008a8a:	440b      	add	r3, r1
 8008a8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8008a90:	3301      	adds	r3, #1
 8008a92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a9a:	e00f      	b.n	8008abc <HAL_I2C_Init+0x1c4>
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	1e58      	subs	r0, r3, #1
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6859      	ldr	r1, [r3, #4]
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	009b      	lsls	r3, r3, #2
 8008aa8:	440b      	add	r3, r1
 8008aaa:	0099      	lsls	r1, r3, #2
 8008aac:	440b      	add	r3, r1
 8008aae:	fbb0 f3f3 	udiv	r3, r0, r3
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008ab8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008abc:	6879      	ldr	r1, [r7, #4]
 8008abe:	6809      	ldr	r1, [r1, #0]
 8008ac0:	4313      	orrs	r3, r2
 8008ac2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	69da      	ldr	r2, [r3, #28]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	6a1b      	ldr	r3, [r3, #32]
 8008ad6:	431a      	orrs	r2, r3
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	430a      	orrs	r2, r1
 8008ade:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	689b      	ldr	r3, [r3, #8]
 8008ae6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008aea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008aee:	687a      	ldr	r2, [r7, #4]
 8008af0:	6911      	ldr	r1, [r2, #16]
 8008af2:	687a      	ldr	r2, [r7, #4]
 8008af4:	68d2      	ldr	r2, [r2, #12]
 8008af6:	4311      	orrs	r1, r2
 8008af8:	687a      	ldr	r2, [r7, #4]
 8008afa:	6812      	ldr	r2, [r2, #0]
 8008afc:	430b      	orrs	r3, r1
 8008afe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	68db      	ldr	r3, [r3, #12]
 8008b06:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	695a      	ldr	r2, [r3, #20]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	699b      	ldr	r3, [r3, #24]
 8008b12:	431a      	orrs	r2, r3
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	430a      	orrs	r2, r1
 8008b1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f042 0201 	orr.w	r2, r2, #1
 8008b2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2220      	movs	r2, #32
 8008b36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2200      	movs	r2, #0
 8008b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008b48:	2300      	movs	r3, #0
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3710      	adds	r7, #16
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}
 8008b52:	bf00      	nop
 8008b54:	000186a0 	.word	0x000186a0
 8008b58:	001e847f 	.word	0x001e847f
 8008b5c:	003d08ff 	.word	0x003d08ff
 8008b60:	431bde83 	.word	0x431bde83
 8008b64:	10624dd3 	.word	0x10624dd3

08008b68 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b083      	sub	sp, #12
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	2b20      	cmp	r3, #32
 8008b7c:	d129      	bne.n	8008bd2 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2224      	movs	r2, #36	; 0x24
 8008b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	681a      	ldr	r2, [r3, #0]
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f022 0201 	bic.w	r2, r2, #1
 8008b94:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f022 0210 	bic.w	r2, r2, #16
 8008ba4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	683a      	ldr	r2, [r7, #0]
 8008bb2:	430a      	orrs	r2, r1
 8008bb4:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f042 0201 	orr.w	r2, r2, #1
 8008bc4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2220      	movs	r2, #32
 8008bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	e000      	b.n	8008bd4 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8008bd2:	2302      	movs	r3, #2
  }
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	370c      	adds	r7, #12
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b085      	sub	sp, #20
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8008bea:	2300      	movs	r3, #0
 8008bec:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bf4:	b2db      	uxtb	r3, r3
 8008bf6:	2b20      	cmp	r3, #32
 8008bf8:	d12a      	bne.n	8008c50 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2224      	movs	r2, #36	; 0x24
 8008bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	681a      	ldr	r2, [r3, #0]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f022 0201 	bic.w	r2, r2, #1
 8008c10:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c18:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8008c1a:	89fb      	ldrh	r3, [r7, #14]
 8008c1c:	f023 030f 	bic.w	r3, r3, #15
 8008c20:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	b29a      	uxth	r2, r3
 8008c26:	89fb      	ldrh	r3, [r7, #14]
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	89fa      	ldrh	r2, [r7, #14]
 8008c32:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	681a      	ldr	r2, [r3, #0]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f042 0201 	orr.w	r2, r2, #1
 8008c42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2220      	movs	r2, #32
 8008c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	e000      	b.n	8008c52 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8008c50:	2302      	movs	r3, #2
  }
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3714      	adds	r7, #20
 8008c56:	46bd      	mov	sp, r7
 8008c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5c:	4770      	bx	lr
	...

08008c60 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b084      	sub	sp, #16
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d101      	bne.n	8008c72 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e0bf      	b.n	8008df2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8008c78:	b2db      	uxtb	r3, r3
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d106      	bne.n	8008c8c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2200      	movs	r2, #0
 8008c82:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f7fb fa5e 	bl	8004148 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2202      	movs	r2, #2
 8008c90:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	699a      	ldr	r2, [r3, #24]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8008ca2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	6999      	ldr	r1, [r3, #24]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	685a      	ldr	r2, [r3, #4]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	689b      	ldr	r3, [r3, #8]
 8008cb2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8008cb8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	691b      	ldr	r3, [r3, #16]
 8008cbe:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	430a      	orrs	r2, r1
 8008cc6:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	6899      	ldr	r1, [r3, #8]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681a      	ldr	r2, [r3, #0]
 8008cd2:	4b4a      	ldr	r3, [pc, #296]	; (8008dfc <HAL_LTDC_Init+0x19c>)
 8008cd4:	400b      	ands	r3, r1
 8008cd6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	695b      	ldr	r3, [r3, #20]
 8008cdc:	041b      	lsls	r3, r3, #16
 8008cde:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	6899      	ldr	r1, [r3, #8]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	699a      	ldr	r2, [r3, #24]
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	431a      	orrs	r2, r3
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	430a      	orrs	r2, r1
 8008cf4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	68d9      	ldr	r1, [r3, #12]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681a      	ldr	r2, [r3, #0]
 8008d00:	4b3e      	ldr	r3, [pc, #248]	; (8008dfc <HAL_LTDC_Init+0x19c>)
 8008d02:	400b      	ands	r3, r1
 8008d04:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	69db      	ldr	r3, [r3, #28]
 8008d0a:	041b      	lsls	r3, r3, #16
 8008d0c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	68d9      	ldr	r1, [r3, #12]
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6a1a      	ldr	r2, [r3, #32]
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	431a      	orrs	r2, r3
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	430a      	orrs	r2, r1
 8008d22:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	6919      	ldr	r1, [r3, #16]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681a      	ldr	r2, [r3, #0]
 8008d2e:	4b33      	ldr	r3, [pc, #204]	; (8008dfc <HAL_LTDC_Init+0x19c>)
 8008d30:	400b      	ands	r3, r1
 8008d32:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d38:	041b      	lsls	r3, r3, #16
 8008d3a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	6919      	ldr	r1, [r3, #16]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	431a      	orrs	r2, r3
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	430a      	orrs	r2, r1
 8008d50:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	6959      	ldr	r1, [r3, #20]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681a      	ldr	r2, [r3, #0]
 8008d5c:	4b27      	ldr	r3, [pc, #156]	; (8008dfc <HAL_LTDC_Init+0x19c>)
 8008d5e:	400b      	ands	r3, r1
 8008d60:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d66:	041b      	lsls	r3, r3, #16
 8008d68:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	6959      	ldr	r1, [r3, #20]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	431a      	orrs	r2, r3
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	430a      	orrs	r2, r1
 8008d7e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008d86:	021b      	lsls	r3, r3, #8
 8008d88:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8008d90:	041b      	lsls	r3, r3, #16
 8008d92:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8008da2:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008daa:	68ba      	ldr	r2, [r7, #8]
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	4313      	orrs	r3, r2
 8008db0:	687a      	ldr	r2, [r7, #4]
 8008db2:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8008db6:	431a      	orrs	r2, r3
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	430a      	orrs	r2, r1
 8008dbe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	f042 0206 	orr.w	r2, r2, #6
 8008dce:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	699a      	ldr	r2, [r3, #24]
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f042 0201 	orr.w	r2, r2, #1
 8008dde:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2200      	movs	r2, #0
 8008de4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2201      	movs	r2, #1
 8008dec:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8008df0:	2300      	movs	r3, #0
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3710      	adds	r7, #16
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	f000f800 	.word	0xf000f800

08008e00 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008e00:	b5b0      	push	{r4, r5, r7, lr}
 8008e02:	b084      	sub	sp, #16
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	60f8      	str	r0, [r7, #12]
 8008e08:	60b9      	str	r1, [r7, #8]
 8008e0a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d101      	bne.n	8008e1a <HAL_LTDC_ConfigLayer+0x1a>
 8008e16:	2302      	movs	r3, #2
 8008e18:	e02c      	b.n	8008e74 <HAL_LTDC_ConfigLayer+0x74>
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2202      	movs	r2, #2
 8008e26:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8008e2a:	68fa      	ldr	r2, [r7, #12]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2134      	movs	r1, #52	; 0x34
 8008e30:	fb01 f303 	mul.w	r3, r1, r3
 8008e34:	4413      	add	r3, r2
 8008e36:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	4614      	mov	r4, r2
 8008e3e:	461d      	mov	r5, r3
 8008e40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008e42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008e44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008e46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008e48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008e4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008e4c:	682b      	ldr	r3, [r5, #0]
 8008e4e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8008e50:	687a      	ldr	r2, [r7, #4]
 8008e52:	68b9      	ldr	r1, [r7, #8]
 8008e54:	68f8      	ldr	r0, [r7, #12]
 8008e56:	f000 f83b 	bl	8008ed0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	2201      	movs	r2, #1
 8008e60:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2201      	movs	r2, #1
 8008e66:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8008e72:	2300      	movs	r3, #0
}
 8008e74:	4618      	mov	r0, r3
 8008e76:	3710      	adds	r7, #16
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	bdb0      	pop	{r4, r5, r7, pc}

08008e7c <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b083      	sub	sp, #12
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8008e8a:	2b01      	cmp	r3, #1
 8008e8c:	d101      	bne.n	8008e92 <HAL_LTDC_EnableDither+0x16>
 8008e8e:	2302      	movs	r3, #2
 8008e90:	e016      	b.n	8008ec0 <HAL_LTDC_EnableDither+0x44>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2201      	movs	r2, #1
 8008e96:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2202      	movs	r2, #2
 8008e9e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8008ea2:	4b0a      	ldr	r3, [pc, #40]	; (8008ecc <HAL_LTDC_EnableDither+0x50>)
 8008ea4:	699b      	ldr	r3, [r3, #24]
 8008ea6:	4a09      	ldr	r2, [pc, #36]	; (8008ecc <HAL_LTDC_EnableDither+0x50>)
 8008ea8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008eac:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2201      	movs	r2, #1
 8008eb2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8008ebe:	2300      	movs	r3, #0
}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	370c      	adds	r7, #12
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eca:	4770      	bx	lr
 8008ecc:	40016800 	.word	0x40016800

08008ed0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b089      	sub	sp, #36	; 0x24
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	60f8      	str	r0, [r7, #12]
 8008ed8:	60b9      	str	r1, [r7, #8]
 8008eda:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	685a      	ldr	r2, [r3, #4]
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	68db      	ldr	r3, [r3, #12]
 8008ee6:	0c1b      	lsrs	r3, r3, #16
 8008ee8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008eec:	4413      	add	r3, r2
 8008eee:	041b      	lsls	r3, r3, #16
 8008ef0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	01db      	lsls	r3, r3, #7
 8008efc:	4413      	add	r3, r2
 8008efe:	3384      	adds	r3, #132	; 0x84
 8008f00:	685b      	ldr	r3, [r3, #4]
 8008f02:	68fa      	ldr	r2, [r7, #12]
 8008f04:	6812      	ldr	r2, [r2, #0]
 8008f06:	4611      	mov	r1, r2
 8008f08:	687a      	ldr	r2, [r7, #4]
 8008f0a:	01d2      	lsls	r2, r2, #7
 8008f0c:	440a      	add	r2, r1
 8008f0e:	3284      	adds	r2, #132	; 0x84
 8008f10:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8008f14:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	681a      	ldr	r2, [r3, #0]
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	68db      	ldr	r3, [r3, #12]
 8008f20:	0c1b      	lsrs	r3, r3, #16
 8008f22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f26:	4413      	add	r3, r2
 8008f28:	1c5a      	adds	r2, r3, #1
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4619      	mov	r1, r3
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	01db      	lsls	r3, r3, #7
 8008f34:	440b      	add	r3, r1
 8008f36:	3384      	adds	r3, #132	; 0x84
 8008f38:	4619      	mov	r1, r3
 8008f3a:	69fb      	ldr	r3, [r7, #28]
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	68da      	ldr	r2, [r3, #12]
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	68db      	ldr	r3, [r3, #12]
 8008f4a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008f4e:	4413      	add	r3, r2
 8008f50:	041b      	lsls	r3, r3, #16
 8008f52:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	461a      	mov	r2, r3
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	01db      	lsls	r3, r3, #7
 8008f5e:	4413      	add	r3, r2
 8008f60:	3384      	adds	r3, #132	; 0x84
 8008f62:	689b      	ldr	r3, [r3, #8]
 8008f64:	68fa      	ldr	r2, [r7, #12]
 8008f66:	6812      	ldr	r2, [r2, #0]
 8008f68:	4611      	mov	r1, r2
 8008f6a:	687a      	ldr	r2, [r7, #4]
 8008f6c:	01d2      	lsls	r2, r2, #7
 8008f6e:	440a      	add	r2, r1
 8008f70:	3284      	adds	r2, #132	; 0x84
 8008f72:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8008f76:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	689a      	ldr	r2, [r3, #8]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68db      	ldr	r3, [r3, #12]
 8008f82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008f86:	4413      	add	r3, r2
 8008f88:	1c5a      	adds	r2, r3, #1
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4619      	mov	r1, r3
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	01db      	lsls	r3, r3, #7
 8008f94:	440b      	add	r3, r1
 8008f96:	3384      	adds	r3, #132	; 0x84
 8008f98:	4619      	mov	r1, r3
 8008f9a:	69fb      	ldr	r3, [r7, #28]
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	461a      	mov	r2, r3
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	01db      	lsls	r3, r3, #7
 8008faa:	4413      	add	r3, r2
 8008fac:	3384      	adds	r3, #132	; 0x84
 8008fae:	691b      	ldr	r3, [r3, #16]
 8008fb0:	68fa      	ldr	r2, [r7, #12]
 8008fb2:	6812      	ldr	r2, [r2, #0]
 8008fb4:	4611      	mov	r1, r2
 8008fb6:	687a      	ldr	r2, [r7, #4]
 8008fb8:	01d2      	lsls	r2, r2, #7
 8008fba:	440a      	add	r2, r1
 8008fbc:	3284      	adds	r2, #132	; 0x84
 8008fbe:	f023 0307 	bic.w	r3, r3, #7
 8008fc2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	461a      	mov	r2, r3
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	01db      	lsls	r3, r3, #7
 8008fce:	4413      	add	r3, r2
 8008fd0:	3384      	adds	r3, #132	; 0x84
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	691b      	ldr	r3, [r3, #16]
 8008fd8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8008fe0:	021b      	lsls	r3, r3, #8
 8008fe2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8008fea:	041b      	lsls	r3, r3, #16
 8008fec:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	699b      	ldr	r3, [r3, #24]
 8008ff2:	061b      	lsls	r3, r3, #24
 8008ff4:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	461a      	mov	r2, r3
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	01db      	lsls	r3, r3, #7
 8009000:	4413      	add	r3, r2
 8009002:	3384      	adds	r3, #132	; 0x84
 8009004:	699b      	ldr	r3, [r3, #24]
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	461a      	mov	r2, r3
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	01db      	lsls	r3, r3, #7
 8009010:	4413      	add	r3, r2
 8009012:	3384      	adds	r3, #132	; 0x84
 8009014:	461a      	mov	r2, r3
 8009016:	2300      	movs	r3, #0
 8009018:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009020:	461a      	mov	r2, r3
 8009022:	69fb      	ldr	r3, [r7, #28]
 8009024:	431a      	orrs	r2, r3
 8009026:	69bb      	ldr	r3, [r7, #24]
 8009028:	431a      	orrs	r2, r3
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4619      	mov	r1, r3
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	01db      	lsls	r3, r3, #7
 8009034:	440b      	add	r3, r1
 8009036:	3384      	adds	r3, #132	; 0x84
 8009038:	4619      	mov	r1, r3
 800903a:	697b      	ldr	r3, [r7, #20]
 800903c:	4313      	orrs	r3, r2
 800903e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	461a      	mov	r2, r3
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	01db      	lsls	r3, r3, #7
 800904a:	4413      	add	r3, r2
 800904c:	3384      	adds	r3, #132	; 0x84
 800904e:	695b      	ldr	r3, [r3, #20]
 8009050:	68fa      	ldr	r2, [r7, #12]
 8009052:	6812      	ldr	r2, [r2, #0]
 8009054:	4611      	mov	r1, r2
 8009056:	687a      	ldr	r2, [r7, #4]
 8009058:	01d2      	lsls	r2, r2, #7
 800905a:	440a      	add	r2, r1
 800905c:	3284      	adds	r2, #132	; 0x84
 800905e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009062:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	461a      	mov	r2, r3
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	01db      	lsls	r3, r3, #7
 800906e:	4413      	add	r3, r2
 8009070:	3384      	adds	r3, #132	; 0x84
 8009072:	461a      	mov	r2, r3
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	695b      	ldr	r3, [r3, #20]
 8009078:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	461a      	mov	r2, r3
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	01db      	lsls	r3, r3, #7
 8009084:	4413      	add	r3, r2
 8009086:	3384      	adds	r3, #132	; 0x84
 8009088:	69db      	ldr	r3, [r3, #28]
 800908a:	68fa      	ldr	r2, [r7, #12]
 800908c:	6812      	ldr	r2, [r2, #0]
 800908e:	4611      	mov	r1, r2
 8009090:	687a      	ldr	r2, [r7, #4]
 8009092:	01d2      	lsls	r2, r2, #7
 8009094:	440a      	add	r2, r1
 8009096:	3284      	adds	r2, #132	; 0x84
 8009098:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800909c:	f023 0307 	bic.w	r3, r3, #7
 80090a0:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	69da      	ldr	r2, [r3, #28]
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	6a1b      	ldr	r3, [r3, #32]
 80090aa:	68f9      	ldr	r1, [r7, #12]
 80090ac:	6809      	ldr	r1, [r1, #0]
 80090ae:	4608      	mov	r0, r1
 80090b0:	6879      	ldr	r1, [r7, #4]
 80090b2:	01c9      	lsls	r1, r1, #7
 80090b4:	4401      	add	r1, r0
 80090b6:	3184      	adds	r1, #132	; 0x84
 80090b8:	4313      	orrs	r3, r2
 80090ba:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	461a      	mov	r2, r3
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	01db      	lsls	r3, r3, #7
 80090c6:	4413      	add	r3, r2
 80090c8:	3384      	adds	r3, #132	; 0x84
 80090ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	461a      	mov	r2, r3
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	01db      	lsls	r3, r3, #7
 80090d6:	4413      	add	r3, r2
 80090d8:	3384      	adds	r3, #132	; 0x84
 80090da:	461a      	mov	r2, r3
 80090dc:	2300      	movs	r3, #0
 80090de:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	461a      	mov	r2, r3
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	01db      	lsls	r3, r3, #7
 80090ea:	4413      	add	r3, r2
 80090ec:	3384      	adds	r3, #132	; 0x84
 80090ee:	461a      	mov	r2, r3
 80090f0:	68bb      	ldr	r3, [r7, #8]
 80090f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090f4:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	691b      	ldr	r3, [r3, #16]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d102      	bne.n	8009104 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80090fe:	2304      	movs	r3, #4
 8009100:	61fb      	str	r3, [r7, #28]
 8009102:	e01b      	b.n	800913c <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	691b      	ldr	r3, [r3, #16]
 8009108:	2b01      	cmp	r3, #1
 800910a:	d102      	bne.n	8009112 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 800910c:	2303      	movs	r3, #3
 800910e:	61fb      	str	r3, [r7, #28]
 8009110:	e014      	b.n	800913c <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	691b      	ldr	r3, [r3, #16]
 8009116:	2b04      	cmp	r3, #4
 8009118:	d00b      	beq.n	8009132 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800911a:	68bb      	ldr	r3, [r7, #8]
 800911c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800911e:	2b02      	cmp	r3, #2
 8009120:	d007      	beq.n	8009132 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8009126:	2b03      	cmp	r3, #3
 8009128:	d003      	beq.n	8009132 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800912e:	2b07      	cmp	r3, #7
 8009130:	d102      	bne.n	8009138 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8009132:	2302      	movs	r3, #2
 8009134:	61fb      	str	r3, [r7, #28]
 8009136:	e001      	b.n	800913c <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8009138:	2301      	movs	r3, #1
 800913a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	461a      	mov	r2, r3
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	01db      	lsls	r3, r3, #7
 8009146:	4413      	add	r3, r2
 8009148:	3384      	adds	r3, #132	; 0x84
 800914a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800914c:	68fa      	ldr	r2, [r7, #12]
 800914e:	6812      	ldr	r2, [r2, #0]
 8009150:	4611      	mov	r1, r2
 8009152:	687a      	ldr	r2, [r7, #4]
 8009154:	01d2      	lsls	r2, r2, #7
 8009156:	440a      	add	r2, r1
 8009158:	3284      	adds	r2, #132	; 0x84
 800915a:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800915e:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009164:	69fa      	ldr	r2, [r7, #28]
 8009166:	fb02 f303 	mul.w	r3, r2, r3
 800916a:	041a      	lsls	r2, r3, #16
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	6859      	ldr	r1, [r3, #4]
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	1acb      	subs	r3, r1, r3
 8009176:	69f9      	ldr	r1, [r7, #28]
 8009178:	fb01 f303 	mul.w	r3, r1, r3
 800917c:	3303      	adds	r3, #3
 800917e:	68f9      	ldr	r1, [r7, #12]
 8009180:	6809      	ldr	r1, [r1, #0]
 8009182:	4608      	mov	r0, r1
 8009184:	6879      	ldr	r1, [r7, #4]
 8009186:	01c9      	lsls	r1, r1, #7
 8009188:	4401      	add	r1, r0
 800918a:	3184      	adds	r1, #132	; 0x84
 800918c:	4313      	orrs	r3, r2
 800918e:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	461a      	mov	r2, r3
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	01db      	lsls	r3, r3, #7
 800919a:	4413      	add	r3, r2
 800919c:	3384      	adds	r3, #132	; 0x84
 800919e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091a0:	68fa      	ldr	r2, [r7, #12]
 80091a2:	6812      	ldr	r2, [r2, #0]
 80091a4:	4611      	mov	r1, r2
 80091a6:	687a      	ldr	r2, [r7, #4]
 80091a8:	01d2      	lsls	r2, r2, #7
 80091aa:	440a      	add	r2, r1
 80091ac:	3284      	adds	r2, #132	; 0x84
 80091ae:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80091b2:	f023 0307 	bic.w	r3, r3, #7
 80091b6:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	461a      	mov	r2, r3
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	01db      	lsls	r3, r3, #7
 80091c2:	4413      	add	r3, r2
 80091c4:	3384      	adds	r3, #132	; 0x84
 80091c6:	461a      	mov	r2, r3
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091cc:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	461a      	mov	r2, r3
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	01db      	lsls	r3, r3, #7
 80091d8:	4413      	add	r3, r2
 80091da:	3384      	adds	r3, #132	; 0x84
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	68fa      	ldr	r2, [r7, #12]
 80091e0:	6812      	ldr	r2, [r2, #0]
 80091e2:	4611      	mov	r1, r2
 80091e4:	687a      	ldr	r2, [r7, #4]
 80091e6:	01d2      	lsls	r2, r2, #7
 80091e8:	440a      	add	r2, r1
 80091ea:	3284      	adds	r2, #132	; 0x84
 80091ec:	f043 0301 	orr.w	r3, r3, #1
 80091f0:	6013      	str	r3, [r2, #0]
}
 80091f2:	bf00      	nop
 80091f4:	3724      	adds	r7, #36	; 0x24
 80091f6:	46bd      	mov	sp, r7
 80091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fc:	4770      	bx	lr
	...

08009200 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b086      	sub	sp, #24
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d101      	bne.n	8009212 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800920e:	2301      	movs	r3, #1
 8009210:	e25b      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f003 0301 	and.w	r3, r3, #1
 800921a:	2b00      	cmp	r3, #0
 800921c:	d075      	beq.n	800930a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800921e:	4ba3      	ldr	r3, [pc, #652]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009220:	689b      	ldr	r3, [r3, #8]
 8009222:	f003 030c 	and.w	r3, r3, #12
 8009226:	2b04      	cmp	r3, #4
 8009228:	d00c      	beq.n	8009244 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800922a:	4ba0      	ldr	r3, [pc, #640]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 800922c:	689b      	ldr	r3, [r3, #8]
 800922e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009232:	2b08      	cmp	r3, #8
 8009234:	d112      	bne.n	800925c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009236:	4b9d      	ldr	r3, [pc, #628]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800923e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009242:	d10b      	bne.n	800925c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009244:	4b99      	ldr	r3, [pc, #612]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800924c:	2b00      	cmp	r3, #0
 800924e:	d05b      	beq.n	8009308 <HAL_RCC_OscConfig+0x108>
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d157      	bne.n	8009308 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009258:	2301      	movs	r3, #1
 800925a:	e236      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009264:	d106      	bne.n	8009274 <HAL_RCC_OscConfig+0x74>
 8009266:	4b91      	ldr	r3, [pc, #580]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	4a90      	ldr	r2, [pc, #576]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 800926c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009270:	6013      	str	r3, [r2, #0]
 8009272:	e01d      	b.n	80092b0 <HAL_RCC_OscConfig+0xb0>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	685b      	ldr	r3, [r3, #4]
 8009278:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800927c:	d10c      	bne.n	8009298 <HAL_RCC_OscConfig+0x98>
 800927e:	4b8b      	ldr	r3, [pc, #556]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	4a8a      	ldr	r2, [pc, #552]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009284:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009288:	6013      	str	r3, [r2, #0]
 800928a:	4b88      	ldr	r3, [pc, #544]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	4a87      	ldr	r2, [pc, #540]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009290:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009294:	6013      	str	r3, [r2, #0]
 8009296:	e00b      	b.n	80092b0 <HAL_RCC_OscConfig+0xb0>
 8009298:	4b84      	ldr	r3, [pc, #528]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4a83      	ldr	r2, [pc, #524]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 800929e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80092a2:	6013      	str	r3, [r2, #0]
 80092a4:	4b81      	ldr	r3, [pc, #516]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a80      	ldr	r2, [pc, #512]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 80092aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80092ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	685b      	ldr	r3, [r3, #4]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d013      	beq.n	80092e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092b8:	f7fc fdb0 	bl	8005e1c <HAL_GetTick>
 80092bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80092be:	e008      	b.n	80092d2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80092c0:	f7fc fdac 	bl	8005e1c <HAL_GetTick>
 80092c4:	4602      	mov	r2, r0
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	1ad3      	subs	r3, r2, r3
 80092ca:	2b64      	cmp	r3, #100	; 0x64
 80092cc:	d901      	bls.n	80092d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80092ce:	2303      	movs	r3, #3
 80092d0:	e1fb      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80092d2:	4b76      	ldr	r3, [pc, #472]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d0f0      	beq.n	80092c0 <HAL_RCC_OscConfig+0xc0>
 80092de:	e014      	b.n	800930a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092e0:	f7fc fd9c 	bl	8005e1c <HAL_GetTick>
 80092e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80092e6:	e008      	b.n	80092fa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80092e8:	f7fc fd98 	bl	8005e1c <HAL_GetTick>
 80092ec:	4602      	mov	r2, r0
 80092ee:	693b      	ldr	r3, [r7, #16]
 80092f0:	1ad3      	subs	r3, r2, r3
 80092f2:	2b64      	cmp	r3, #100	; 0x64
 80092f4:	d901      	bls.n	80092fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80092f6:	2303      	movs	r3, #3
 80092f8:	e1e7      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80092fa:	4b6c      	ldr	r3, [pc, #432]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009302:	2b00      	cmp	r3, #0
 8009304:	d1f0      	bne.n	80092e8 <HAL_RCC_OscConfig+0xe8>
 8009306:	e000      	b.n	800930a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009308:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f003 0302 	and.w	r3, r3, #2
 8009312:	2b00      	cmp	r3, #0
 8009314:	d063      	beq.n	80093de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009316:	4b65      	ldr	r3, [pc, #404]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009318:	689b      	ldr	r3, [r3, #8]
 800931a:	f003 030c 	and.w	r3, r3, #12
 800931e:	2b00      	cmp	r3, #0
 8009320:	d00b      	beq.n	800933a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009322:	4b62      	ldr	r3, [pc, #392]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009324:	689b      	ldr	r3, [r3, #8]
 8009326:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800932a:	2b08      	cmp	r3, #8
 800932c:	d11c      	bne.n	8009368 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800932e:	4b5f      	ldr	r3, [pc, #380]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009330:	685b      	ldr	r3, [r3, #4]
 8009332:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009336:	2b00      	cmp	r3, #0
 8009338:	d116      	bne.n	8009368 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800933a:	4b5c      	ldr	r3, [pc, #368]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f003 0302 	and.w	r3, r3, #2
 8009342:	2b00      	cmp	r3, #0
 8009344:	d005      	beq.n	8009352 <HAL_RCC_OscConfig+0x152>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	68db      	ldr	r3, [r3, #12]
 800934a:	2b01      	cmp	r3, #1
 800934c:	d001      	beq.n	8009352 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800934e:	2301      	movs	r3, #1
 8009350:	e1bb      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009352:	4b56      	ldr	r3, [pc, #344]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	691b      	ldr	r3, [r3, #16]
 800935e:	00db      	lsls	r3, r3, #3
 8009360:	4952      	ldr	r1, [pc, #328]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009362:	4313      	orrs	r3, r2
 8009364:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009366:	e03a      	b.n	80093de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	68db      	ldr	r3, [r3, #12]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d020      	beq.n	80093b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009370:	4b4f      	ldr	r3, [pc, #316]	; (80094b0 <HAL_RCC_OscConfig+0x2b0>)
 8009372:	2201      	movs	r2, #1
 8009374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009376:	f7fc fd51 	bl	8005e1c <HAL_GetTick>
 800937a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800937c:	e008      	b.n	8009390 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800937e:	f7fc fd4d 	bl	8005e1c <HAL_GetTick>
 8009382:	4602      	mov	r2, r0
 8009384:	693b      	ldr	r3, [r7, #16]
 8009386:	1ad3      	subs	r3, r2, r3
 8009388:	2b02      	cmp	r3, #2
 800938a:	d901      	bls.n	8009390 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800938c:	2303      	movs	r3, #3
 800938e:	e19c      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009390:	4b46      	ldr	r3, [pc, #280]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f003 0302 	and.w	r3, r3, #2
 8009398:	2b00      	cmp	r3, #0
 800939a:	d0f0      	beq.n	800937e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800939c:	4b43      	ldr	r3, [pc, #268]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	691b      	ldr	r3, [r3, #16]
 80093a8:	00db      	lsls	r3, r3, #3
 80093aa:	4940      	ldr	r1, [pc, #256]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 80093ac:	4313      	orrs	r3, r2
 80093ae:	600b      	str	r3, [r1, #0]
 80093b0:	e015      	b.n	80093de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80093b2:	4b3f      	ldr	r3, [pc, #252]	; (80094b0 <HAL_RCC_OscConfig+0x2b0>)
 80093b4:	2200      	movs	r2, #0
 80093b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80093b8:	f7fc fd30 	bl	8005e1c <HAL_GetTick>
 80093bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80093be:	e008      	b.n	80093d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80093c0:	f7fc fd2c 	bl	8005e1c <HAL_GetTick>
 80093c4:	4602      	mov	r2, r0
 80093c6:	693b      	ldr	r3, [r7, #16]
 80093c8:	1ad3      	subs	r3, r2, r3
 80093ca:	2b02      	cmp	r3, #2
 80093cc:	d901      	bls.n	80093d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80093ce:	2303      	movs	r3, #3
 80093d0:	e17b      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80093d2:	4b36      	ldr	r3, [pc, #216]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f003 0302 	and.w	r3, r3, #2
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d1f0      	bne.n	80093c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f003 0308 	and.w	r3, r3, #8
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d030      	beq.n	800944c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	695b      	ldr	r3, [r3, #20]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d016      	beq.n	8009420 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80093f2:	4b30      	ldr	r3, [pc, #192]	; (80094b4 <HAL_RCC_OscConfig+0x2b4>)
 80093f4:	2201      	movs	r2, #1
 80093f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80093f8:	f7fc fd10 	bl	8005e1c <HAL_GetTick>
 80093fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80093fe:	e008      	b.n	8009412 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009400:	f7fc fd0c 	bl	8005e1c <HAL_GetTick>
 8009404:	4602      	mov	r2, r0
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	1ad3      	subs	r3, r2, r3
 800940a:	2b02      	cmp	r3, #2
 800940c:	d901      	bls.n	8009412 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800940e:	2303      	movs	r3, #3
 8009410:	e15b      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009412:	4b26      	ldr	r3, [pc, #152]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009414:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009416:	f003 0302 	and.w	r3, r3, #2
 800941a:	2b00      	cmp	r3, #0
 800941c:	d0f0      	beq.n	8009400 <HAL_RCC_OscConfig+0x200>
 800941e:	e015      	b.n	800944c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009420:	4b24      	ldr	r3, [pc, #144]	; (80094b4 <HAL_RCC_OscConfig+0x2b4>)
 8009422:	2200      	movs	r2, #0
 8009424:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009426:	f7fc fcf9 	bl	8005e1c <HAL_GetTick>
 800942a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800942c:	e008      	b.n	8009440 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800942e:	f7fc fcf5 	bl	8005e1c <HAL_GetTick>
 8009432:	4602      	mov	r2, r0
 8009434:	693b      	ldr	r3, [r7, #16]
 8009436:	1ad3      	subs	r3, r2, r3
 8009438:	2b02      	cmp	r3, #2
 800943a:	d901      	bls.n	8009440 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800943c:	2303      	movs	r3, #3
 800943e:	e144      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009440:	4b1a      	ldr	r3, [pc, #104]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009442:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009444:	f003 0302 	and.w	r3, r3, #2
 8009448:	2b00      	cmp	r3, #0
 800944a:	d1f0      	bne.n	800942e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f003 0304 	and.w	r3, r3, #4
 8009454:	2b00      	cmp	r3, #0
 8009456:	f000 80a0 	beq.w	800959a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800945a:	2300      	movs	r3, #0
 800945c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800945e:	4b13      	ldr	r3, [pc, #76]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009466:	2b00      	cmp	r3, #0
 8009468:	d10f      	bne.n	800948a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800946a:	2300      	movs	r3, #0
 800946c:	60bb      	str	r3, [r7, #8]
 800946e:	4b0f      	ldr	r3, [pc, #60]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009472:	4a0e      	ldr	r2, [pc, #56]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 8009474:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009478:	6413      	str	r3, [r2, #64]	; 0x40
 800947a:	4b0c      	ldr	r3, [pc, #48]	; (80094ac <HAL_RCC_OscConfig+0x2ac>)
 800947c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800947e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009482:	60bb      	str	r3, [r7, #8]
 8009484:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009486:	2301      	movs	r3, #1
 8009488:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800948a:	4b0b      	ldr	r3, [pc, #44]	; (80094b8 <HAL_RCC_OscConfig+0x2b8>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009492:	2b00      	cmp	r3, #0
 8009494:	d121      	bne.n	80094da <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009496:	4b08      	ldr	r3, [pc, #32]	; (80094b8 <HAL_RCC_OscConfig+0x2b8>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4a07      	ldr	r2, [pc, #28]	; (80094b8 <HAL_RCC_OscConfig+0x2b8>)
 800949c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80094a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80094a2:	f7fc fcbb 	bl	8005e1c <HAL_GetTick>
 80094a6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80094a8:	e011      	b.n	80094ce <HAL_RCC_OscConfig+0x2ce>
 80094aa:	bf00      	nop
 80094ac:	40023800 	.word	0x40023800
 80094b0:	42470000 	.word	0x42470000
 80094b4:	42470e80 	.word	0x42470e80
 80094b8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80094bc:	f7fc fcae 	bl	8005e1c <HAL_GetTick>
 80094c0:	4602      	mov	r2, r0
 80094c2:	693b      	ldr	r3, [r7, #16]
 80094c4:	1ad3      	subs	r3, r2, r3
 80094c6:	2b02      	cmp	r3, #2
 80094c8:	d901      	bls.n	80094ce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80094ca:	2303      	movs	r3, #3
 80094cc:	e0fd      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80094ce:	4b81      	ldr	r3, [pc, #516]	; (80096d4 <HAL_RCC_OscConfig+0x4d4>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d0f0      	beq.n	80094bc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	2b01      	cmp	r3, #1
 80094e0:	d106      	bne.n	80094f0 <HAL_RCC_OscConfig+0x2f0>
 80094e2:	4b7d      	ldr	r3, [pc, #500]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 80094e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094e6:	4a7c      	ldr	r2, [pc, #496]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 80094e8:	f043 0301 	orr.w	r3, r3, #1
 80094ec:	6713      	str	r3, [r2, #112]	; 0x70
 80094ee:	e01c      	b.n	800952a <HAL_RCC_OscConfig+0x32a>
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	689b      	ldr	r3, [r3, #8]
 80094f4:	2b05      	cmp	r3, #5
 80094f6:	d10c      	bne.n	8009512 <HAL_RCC_OscConfig+0x312>
 80094f8:	4b77      	ldr	r3, [pc, #476]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 80094fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094fc:	4a76      	ldr	r2, [pc, #472]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 80094fe:	f043 0304 	orr.w	r3, r3, #4
 8009502:	6713      	str	r3, [r2, #112]	; 0x70
 8009504:	4b74      	ldr	r3, [pc, #464]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 8009506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009508:	4a73      	ldr	r2, [pc, #460]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 800950a:	f043 0301 	orr.w	r3, r3, #1
 800950e:	6713      	str	r3, [r2, #112]	; 0x70
 8009510:	e00b      	b.n	800952a <HAL_RCC_OscConfig+0x32a>
 8009512:	4b71      	ldr	r3, [pc, #452]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 8009514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009516:	4a70      	ldr	r2, [pc, #448]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 8009518:	f023 0301 	bic.w	r3, r3, #1
 800951c:	6713      	str	r3, [r2, #112]	; 0x70
 800951e:	4b6e      	ldr	r3, [pc, #440]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 8009520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009522:	4a6d      	ldr	r2, [pc, #436]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 8009524:	f023 0304 	bic.w	r3, r3, #4
 8009528:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	689b      	ldr	r3, [r3, #8]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d015      	beq.n	800955e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009532:	f7fc fc73 	bl	8005e1c <HAL_GetTick>
 8009536:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009538:	e00a      	b.n	8009550 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800953a:	f7fc fc6f 	bl	8005e1c <HAL_GetTick>
 800953e:	4602      	mov	r2, r0
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	1ad3      	subs	r3, r2, r3
 8009544:	f241 3288 	movw	r2, #5000	; 0x1388
 8009548:	4293      	cmp	r3, r2
 800954a:	d901      	bls.n	8009550 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800954c:	2303      	movs	r3, #3
 800954e:	e0bc      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009550:	4b61      	ldr	r3, [pc, #388]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 8009552:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009554:	f003 0302 	and.w	r3, r3, #2
 8009558:	2b00      	cmp	r3, #0
 800955a:	d0ee      	beq.n	800953a <HAL_RCC_OscConfig+0x33a>
 800955c:	e014      	b.n	8009588 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800955e:	f7fc fc5d 	bl	8005e1c <HAL_GetTick>
 8009562:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009564:	e00a      	b.n	800957c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009566:	f7fc fc59 	bl	8005e1c <HAL_GetTick>
 800956a:	4602      	mov	r2, r0
 800956c:	693b      	ldr	r3, [r7, #16]
 800956e:	1ad3      	subs	r3, r2, r3
 8009570:	f241 3288 	movw	r2, #5000	; 0x1388
 8009574:	4293      	cmp	r3, r2
 8009576:	d901      	bls.n	800957c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009578:	2303      	movs	r3, #3
 800957a:	e0a6      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800957c:	4b56      	ldr	r3, [pc, #344]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 800957e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009580:	f003 0302 	and.w	r3, r3, #2
 8009584:	2b00      	cmp	r3, #0
 8009586:	d1ee      	bne.n	8009566 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009588:	7dfb      	ldrb	r3, [r7, #23]
 800958a:	2b01      	cmp	r3, #1
 800958c:	d105      	bne.n	800959a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800958e:	4b52      	ldr	r3, [pc, #328]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 8009590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009592:	4a51      	ldr	r2, [pc, #324]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 8009594:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009598:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	699b      	ldr	r3, [r3, #24]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	f000 8092 	beq.w	80096c8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80095a4:	4b4c      	ldr	r3, [pc, #304]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 80095a6:	689b      	ldr	r3, [r3, #8]
 80095a8:	f003 030c 	and.w	r3, r3, #12
 80095ac:	2b08      	cmp	r3, #8
 80095ae:	d05c      	beq.n	800966a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	699b      	ldr	r3, [r3, #24]
 80095b4:	2b02      	cmp	r3, #2
 80095b6:	d141      	bne.n	800963c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80095b8:	4b48      	ldr	r3, [pc, #288]	; (80096dc <HAL_RCC_OscConfig+0x4dc>)
 80095ba:	2200      	movs	r2, #0
 80095bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095be:	f7fc fc2d 	bl	8005e1c <HAL_GetTick>
 80095c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095c4:	e008      	b.n	80095d8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80095c6:	f7fc fc29 	bl	8005e1c <HAL_GetTick>
 80095ca:	4602      	mov	r2, r0
 80095cc:	693b      	ldr	r3, [r7, #16]
 80095ce:	1ad3      	subs	r3, r2, r3
 80095d0:	2b02      	cmp	r3, #2
 80095d2:	d901      	bls.n	80095d8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80095d4:	2303      	movs	r3, #3
 80095d6:	e078      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095d8:	4b3f      	ldr	r3, [pc, #252]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d1f0      	bne.n	80095c6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	69da      	ldr	r2, [r3, #28]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	6a1b      	ldr	r3, [r3, #32]
 80095ec:	431a      	orrs	r2, r3
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f2:	019b      	lsls	r3, r3, #6
 80095f4:	431a      	orrs	r2, r3
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095fa:	085b      	lsrs	r3, r3, #1
 80095fc:	3b01      	subs	r3, #1
 80095fe:	041b      	lsls	r3, r3, #16
 8009600:	431a      	orrs	r2, r3
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009606:	061b      	lsls	r3, r3, #24
 8009608:	4933      	ldr	r1, [pc, #204]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 800960a:	4313      	orrs	r3, r2
 800960c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800960e:	4b33      	ldr	r3, [pc, #204]	; (80096dc <HAL_RCC_OscConfig+0x4dc>)
 8009610:	2201      	movs	r2, #1
 8009612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009614:	f7fc fc02 	bl	8005e1c <HAL_GetTick>
 8009618:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800961a:	e008      	b.n	800962e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800961c:	f7fc fbfe 	bl	8005e1c <HAL_GetTick>
 8009620:	4602      	mov	r2, r0
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	1ad3      	subs	r3, r2, r3
 8009626:	2b02      	cmp	r3, #2
 8009628:	d901      	bls.n	800962e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800962a:	2303      	movs	r3, #3
 800962c:	e04d      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800962e:	4b2a      	ldr	r3, [pc, #168]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009636:	2b00      	cmp	r3, #0
 8009638:	d0f0      	beq.n	800961c <HAL_RCC_OscConfig+0x41c>
 800963a:	e045      	b.n	80096c8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800963c:	4b27      	ldr	r3, [pc, #156]	; (80096dc <HAL_RCC_OscConfig+0x4dc>)
 800963e:	2200      	movs	r2, #0
 8009640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009642:	f7fc fbeb 	bl	8005e1c <HAL_GetTick>
 8009646:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009648:	e008      	b.n	800965c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800964a:	f7fc fbe7 	bl	8005e1c <HAL_GetTick>
 800964e:	4602      	mov	r2, r0
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	1ad3      	subs	r3, r2, r3
 8009654:	2b02      	cmp	r3, #2
 8009656:	d901      	bls.n	800965c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009658:	2303      	movs	r3, #3
 800965a:	e036      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800965c:	4b1e      	ldr	r3, [pc, #120]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009664:	2b00      	cmp	r3, #0
 8009666:	d1f0      	bne.n	800964a <HAL_RCC_OscConfig+0x44a>
 8009668:	e02e      	b.n	80096c8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	699b      	ldr	r3, [r3, #24]
 800966e:	2b01      	cmp	r3, #1
 8009670:	d101      	bne.n	8009676 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009672:	2301      	movs	r3, #1
 8009674:	e029      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009676:	4b18      	ldr	r3, [pc, #96]	; (80096d8 <HAL_RCC_OscConfig+0x4d8>)
 8009678:	685b      	ldr	r3, [r3, #4]
 800967a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	69db      	ldr	r3, [r3, #28]
 8009686:	429a      	cmp	r2, r3
 8009688:	d11c      	bne.n	80096c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009694:	429a      	cmp	r2, r3
 8009696:	d115      	bne.n	80096c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8009698:	68fa      	ldr	r2, [r7, #12]
 800969a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800969e:	4013      	ands	r3, r2
 80096a0:	687a      	ldr	r2, [r7, #4]
 80096a2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80096a4:	4293      	cmp	r3, r2
 80096a6:	d10d      	bne.n	80096c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80096b2:	429a      	cmp	r2, r3
 80096b4:	d106      	bne.n	80096c4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80096c0:	429a      	cmp	r2, r3
 80096c2:	d001      	beq.n	80096c8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80096c4:	2301      	movs	r3, #1
 80096c6:	e000      	b.n	80096ca <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80096c8:	2300      	movs	r3, #0
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3718      	adds	r7, #24
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	40007000 	.word	0x40007000
 80096d8:	40023800 	.word	0x40023800
 80096dc:	42470060 	.word	0x42470060

080096e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b084      	sub	sp, #16
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
 80096e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d101      	bne.n	80096f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80096f0:	2301      	movs	r3, #1
 80096f2:	e0cc      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80096f4:	4b68      	ldr	r3, [pc, #416]	; (8009898 <HAL_RCC_ClockConfig+0x1b8>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	f003 030f 	and.w	r3, r3, #15
 80096fc:	683a      	ldr	r2, [r7, #0]
 80096fe:	429a      	cmp	r2, r3
 8009700:	d90c      	bls.n	800971c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009702:	4b65      	ldr	r3, [pc, #404]	; (8009898 <HAL_RCC_ClockConfig+0x1b8>)
 8009704:	683a      	ldr	r2, [r7, #0]
 8009706:	b2d2      	uxtb	r2, r2
 8009708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800970a:	4b63      	ldr	r3, [pc, #396]	; (8009898 <HAL_RCC_ClockConfig+0x1b8>)
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f003 030f 	and.w	r3, r3, #15
 8009712:	683a      	ldr	r2, [r7, #0]
 8009714:	429a      	cmp	r2, r3
 8009716:	d001      	beq.n	800971c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009718:	2301      	movs	r3, #1
 800971a:	e0b8      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f003 0302 	and.w	r3, r3, #2
 8009724:	2b00      	cmp	r3, #0
 8009726:	d020      	beq.n	800976a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f003 0304 	and.w	r3, r3, #4
 8009730:	2b00      	cmp	r3, #0
 8009732:	d005      	beq.n	8009740 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009734:	4b59      	ldr	r3, [pc, #356]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	4a58      	ldr	r2, [pc, #352]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 800973a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800973e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f003 0308 	and.w	r3, r3, #8
 8009748:	2b00      	cmp	r3, #0
 800974a:	d005      	beq.n	8009758 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800974c:	4b53      	ldr	r3, [pc, #332]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	4a52      	ldr	r2, [pc, #328]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009752:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009756:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009758:	4b50      	ldr	r3, [pc, #320]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	494d      	ldr	r1, [pc, #308]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009766:	4313      	orrs	r3, r2
 8009768:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f003 0301 	and.w	r3, r3, #1
 8009772:	2b00      	cmp	r3, #0
 8009774:	d044      	beq.n	8009800 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	2b01      	cmp	r3, #1
 800977c:	d107      	bne.n	800978e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800977e:	4b47      	ldr	r3, [pc, #284]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009786:	2b00      	cmp	r3, #0
 8009788:	d119      	bne.n	80097be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800978a:	2301      	movs	r3, #1
 800978c:	e07f      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	685b      	ldr	r3, [r3, #4]
 8009792:	2b02      	cmp	r3, #2
 8009794:	d003      	beq.n	800979e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800979a:	2b03      	cmp	r3, #3
 800979c:	d107      	bne.n	80097ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800979e:	4b3f      	ldr	r3, [pc, #252]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d109      	bne.n	80097be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80097aa:	2301      	movs	r3, #1
 80097ac:	e06f      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80097ae:	4b3b      	ldr	r3, [pc, #236]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	f003 0302 	and.w	r3, r3, #2
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d101      	bne.n	80097be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80097ba:	2301      	movs	r3, #1
 80097bc:	e067      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80097be:	4b37      	ldr	r3, [pc, #220]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 80097c0:	689b      	ldr	r3, [r3, #8]
 80097c2:	f023 0203 	bic.w	r2, r3, #3
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	4934      	ldr	r1, [pc, #208]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 80097cc:	4313      	orrs	r3, r2
 80097ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80097d0:	f7fc fb24 	bl	8005e1c <HAL_GetTick>
 80097d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80097d6:	e00a      	b.n	80097ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80097d8:	f7fc fb20 	bl	8005e1c <HAL_GetTick>
 80097dc:	4602      	mov	r2, r0
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	1ad3      	subs	r3, r2, r3
 80097e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d901      	bls.n	80097ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80097ea:	2303      	movs	r3, #3
 80097ec:	e04f      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80097ee:	4b2b      	ldr	r3, [pc, #172]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 80097f0:	689b      	ldr	r3, [r3, #8]
 80097f2:	f003 020c 	and.w	r2, r3, #12
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	685b      	ldr	r3, [r3, #4]
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	429a      	cmp	r2, r3
 80097fe:	d1eb      	bne.n	80097d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009800:	4b25      	ldr	r3, [pc, #148]	; (8009898 <HAL_RCC_ClockConfig+0x1b8>)
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f003 030f 	and.w	r3, r3, #15
 8009808:	683a      	ldr	r2, [r7, #0]
 800980a:	429a      	cmp	r2, r3
 800980c:	d20c      	bcs.n	8009828 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800980e:	4b22      	ldr	r3, [pc, #136]	; (8009898 <HAL_RCC_ClockConfig+0x1b8>)
 8009810:	683a      	ldr	r2, [r7, #0]
 8009812:	b2d2      	uxtb	r2, r2
 8009814:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009816:	4b20      	ldr	r3, [pc, #128]	; (8009898 <HAL_RCC_ClockConfig+0x1b8>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f003 030f 	and.w	r3, r3, #15
 800981e:	683a      	ldr	r2, [r7, #0]
 8009820:	429a      	cmp	r2, r3
 8009822:	d001      	beq.n	8009828 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009824:	2301      	movs	r3, #1
 8009826:	e032      	b.n	800988e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f003 0304 	and.w	r3, r3, #4
 8009830:	2b00      	cmp	r3, #0
 8009832:	d008      	beq.n	8009846 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009834:	4b19      	ldr	r3, [pc, #100]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	68db      	ldr	r3, [r3, #12]
 8009840:	4916      	ldr	r1, [pc, #88]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009842:	4313      	orrs	r3, r2
 8009844:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	f003 0308 	and.w	r3, r3, #8
 800984e:	2b00      	cmp	r3, #0
 8009850:	d009      	beq.n	8009866 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009852:	4b12      	ldr	r3, [pc, #72]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009854:	689b      	ldr	r3, [r3, #8]
 8009856:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	691b      	ldr	r3, [r3, #16]
 800985e:	00db      	lsls	r3, r3, #3
 8009860:	490e      	ldr	r1, [pc, #56]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 8009862:	4313      	orrs	r3, r2
 8009864:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009866:	f000 f821 	bl	80098ac <HAL_RCC_GetSysClockFreq>
 800986a:	4601      	mov	r1, r0
 800986c:	4b0b      	ldr	r3, [pc, #44]	; (800989c <HAL_RCC_ClockConfig+0x1bc>)
 800986e:	689b      	ldr	r3, [r3, #8]
 8009870:	091b      	lsrs	r3, r3, #4
 8009872:	f003 030f 	and.w	r3, r3, #15
 8009876:	4a0a      	ldr	r2, [pc, #40]	; (80098a0 <HAL_RCC_ClockConfig+0x1c0>)
 8009878:	5cd3      	ldrb	r3, [r2, r3]
 800987a:	fa21 f303 	lsr.w	r3, r1, r3
 800987e:	4a09      	ldr	r2, [pc, #36]	; (80098a4 <HAL_RCC_ClockConfig+0x1c4>)
 8009880:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009882:	4b09      	ldr	r3, [pc, #36]	; (80098a8 <HAL_RCC_ClockConfig+0x1c8>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4618      	mov	r0, r3
 8009888:	f7fb f84e 	bl	8004928 <HAL_InitTick>

  return HAL_OK;
 800988c:	2300      	movs	r3, #0
}
 800988e:	4618      	mov	r0, r3
 8009890:	3710      	adds	r7, #16
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	40023c00 	.word	0x40023c00
 800989c:	40023800 	.word	0x40023800
 80098a0:	0800fa3c 	.word	0x0800fa3c
 80098a4:	20000008 	.word	0x20000008
 80098a8:	20000054 	.word	0x20000054

080098ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80098ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098ae:	b085      	sub	sp, #20
 80098b0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80098b2:	2300      	movs	r3, #0
 80098b4:	607b      	str	r3, [r7, #4]
 80098b6:	2300      	movs	r3, #0
 80098b8:	60fb      	str	r3, [r7, #12]
 80098ba:	2300      	movs	r3, #0
 80098bc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80098be:	2300      	movs	r3, #0
 80098c0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80098c2:	4b63      	ldr	r3, [pc, #396]	; (8009a50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80098c4:	689b      	ldr	r3, [r3, #8]
 80098c6:	f003 030c 	and.w	r3, r3, #12
 80098ca:	2b04      	cmp	r3, #4
 80098cc:	d007      	beq.n	80098de <HAL_RCC_GetSysClockFreq+0x32>
 80098ce:	2b08      	cmp	r3, #8
 80098d0:	d008      	beq.n	80098e4 <HAL_RCC_GetSysClockFreq+0x38>
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	f040 80b4 	bne.w	8009a40 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80098d8:	4b5e      	ldr	r3, [pc, #376]	; (8009a54 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80098da:	60bb      	str	r3, [r7, #8]
       break;
 80098dc:	e0b3      	b.n	8009a46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80098de:	4b5e      	ldr	r3, [pc, #376]	; (8009a58 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80098e0:	60bb      	str	r3, [r7, #8]
      break;
 80098e2:	e0b0      	b.n	8009a46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80098e4:	4b5a      	ldr	r3, [pc, #360]	; (8009a50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80098ec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80098ee:	4b58      	ldr	r3, [pc, #352]	; (8009a50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80098f0:	685b      	ldr	r3, [r3, #4]
 80098f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d04a      	beq.n	8009990 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80098fa:	4b55      	ldr	r3, [pc, #340]	; (8009a50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	099b      	lsrs	r3, r3, #6
 8009900:	f04f 0400 	mov.w	r4, #0
 8009904:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009908:	f04f 0200 	mov.w	r2, #0
 800990c:	ea03 0501 	and.w	r5, r3, r1
 8009910:	ea04 0602 	and.w	r6, r4, r2
 8009914:	4629      	mov	r1, r5
 8009916:	4632      	mov	r2, r6
 8009918:	f04f 0300 	mov.w	r3, #0
 800991c:	f04f 0400 	mov.w	r4, #0
 8009920:	0154      	lsls	r4, r2, #5
 8009922:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009926:	014b      	lsls	r3, r1, #5
 8009928:	4619      	mov	r1, r3
 800992a:	4622      	mov	r2, r4
 800992c:	1b49      	subs	r1, r1, r5
 800992e:	eb62 0206 	sbc.w	r2, r2, r6
 8009932:	f04f 0300 	mov.w	r3, #0
 8009936:	f04f 0400 	mov.w	r4, #0
 800993a:	0194      	lsls	r4, r2, #6
 800993c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009940:	018b      	lsls	r3, r1, #6
 8009942:	1a5b      	subs	r3, r3, r1
 8009944:	eb64 0402 	sbc.w	r4, r4, r2
 8009948:	f04f 0100 	mov.w	r1, #0
 800994c:	f04f 0200 	mov.w	r2, #0
 8009950:	00e2      	lsls	r2, r4, #3
 8009952:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009956:	00d9      	lsls	r1, r3, #3
 8009958:	460b      	mov	r3, r1
 800995a:	4614      	mov	r4, r2
 800995c:	195b      	adds	r3, r3, r5
 800995e:	eb44 0406 	adc.w	r4, r4, r6
 8009962:	f04f 0100 	mov.w	r1, #0
 8009966:	f04f 0200 	mov.w	r2, #0
 800996a:	0262      	lsls	r2, r4, #9
 800996c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8009970:	0259      	lsls	r1, r3, #9
 8009972:	460b      	mov	r3, r1
 8009974:	4614      	mov	r4, r2
 8009976:	4618      	mov	r0, r3
 8009978:	4621      	mov	r1, r4
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	f04f 0400 	mov.w	r4, #0
 8009980:	461a      	mov	r2, r3
 8009982:	4623      	mov	r3, r4
 8009984:	f7f7 f8b2 	bl	8000aec <__aeabi_uldivmod>
 8009988:	4603      	mov	r3, r0
 800998a:	460c      	mov	r4, r1
 800998c:	60fb      	str	r3, [r7, #12]
 800998e:	e049      	b.n	8009a24 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009990:	4b2f      	ldr	r3, [pc, #188]	; (8009a50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009992:	685b      	ldr	r3, [r3, #4]
 8009994:	099b      	lsrs	r3, r3, #6
 8009996:	f04f 0400 	mov.w	r4, #0
 800999a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800999e:	f04f 0200 	mov.w	r2, #0
 80099a2:	ea03 0501 	and.w	r5, r3, r1
 80099a6:	ea04 0602 	and.w	r6, r4, r2
 80099aa:	4629      	mov	r1, r5
 80099ac:	4632      	mov	r2, r6
 80099ae:	f04f 0300 	mov.w	r3, #0
 80099b2:	f04f 0400 	mov.w	r4, #0
 80099b6:	0154      	lsls	r4, r2, #5
 80099b8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80099bc:	014b      	lsls	r3, r1, #5
 80099be:	4619      	mov	r1, r3
 80099c0:	4622      	mov	r2, r4
 80099c2:	1b49      	subs	r1, r1, r5
 80099c4:	eb62 0206 	sbc.w	r2, r2, r6
 80099c8:	f04f 0300 	mov.w	r3, #0
 80099cc:	f04f 0400 	mov.w	r4, #0
 80099d0:	0194      	lsls	r4, r2, #6
 80099d2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80099d6:	018b      	lsls	r3, r1, #6
 80099d8:	1a5b      	subs	r3, r3, r1
 80099da:	eb64 0402 	sbc.w	r4, r4, r2
 80099de:	f04f 0100 	mov.w	r1, #0
 80099e2:	f04f 0200 	mov.w	r2, #0
 80099e6:	00e2      	lsls	r2, r4, #3
 80099e8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80099ec:	00d9      	lsls	r1, r3, #3
 80099ee:	460b      	mov	r3, r1
 80099f0:	4614      	mov	r4, r2
 80099f2:	195b      	adds	r3, r3, r5
 80099f4:	eb44 0406 	adc.w	r4, r4, r6
 80099f8:	f04f 0100 	mov.w	r1, #0
 80099fc:	f04f 0200 	mov.w	r2, #0
 8009a00:	02a2      	lsls	r2, r4, #10
 8009a02:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009a06:	0299      	lsls	r1, r3, #10
 8009a08:	460b      	mov	r3, r1
 8009a0a:	4614      	mov	r4, r2
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	4621      	mov	r1, r4
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f04f 0400 	mov.w	r4, #0
 8009a16:	461a      	mov	r2, r3
 8009a18:	4623      	mov	r3, r4
 8009a1a:	f7f7 f867 	bl	8000aec <__aeabi_uldivmod>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	460c      	mov	r4, r1
 8009a22:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009a24:	4b0a      	ldr	r3, [pc, #40]	; (8009a50 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	0c1b      	lsrs	r3, r3, #16
 8009a2a:	f003 0303 	and.w	r3, r3, #3
 8009a2e:	3301      	adds	r3, #1
 8009a30:	005b      	lsls	r3, r3, #1
 8009a32:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009a34:	68fa      	ldr	r2, [r7, #12]
 8009a36:	683b      	ldr	r3, [r7, #0]
 8009a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a3c:	60bb      	str	r3, [r7, #8]
      break;
 8009a3e:	e002      	b.n	8009a46 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009a40:	4b04      	ldr	r3, [pc, #16]	; (8009a54 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009a42:	60bb      	str	r3, [r7, #8]
      break;
 8009a44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009a46:	68bb      	ldr	r3, [r7, #8]
}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	3714      	adds	r7, #20
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a50:	40023800 	.word	0x40023800
 8009a54:	00f42400 	.word	0x00f42400
 8009a58:	007a1200 	.word	0x007a1200

08009a5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009a60:	4b03      	ldr	r3, [pc, #12]	; (8009a70 <HAL_RCC_GetHCLKFreq+0x14>)
 8009a62:	681b      	ldr	r3, [r3, #0]
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	46bd      	mov	sp, r7
 8009a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6c:	4770      	bx	lr
 8009a6e:	bf00      	nop
 8009a70:	20000008 	.word	0x20000008

08009a74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009a78:	f7ff fff0 	bl	8009a5c <HAL_RCC_GetHCLKFreq>
 8009a7c:	4601      	mov	r1, r0
 8009a7e:	4b05      	ldr	r3, [pc, #20]	; (8009a94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009a80:	689b      	ldr	r3, [r3, #8]
 8009a82:	0a9b      	lsrs	r3, r3, #10
 8009a84:	f003 0307 	and.w	r3, r3, #7
 8009a88:	4a03      	ldr	r2, [pc, #12]	; (8009a98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009a8a:	5cd3      	ldrb	r3, [r2, r3]
 8009a8c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	bd80      	pop	{r7, pc}
 8009a94:	40023800 	.word	0x40023800
 8009a98:	0800fa4c 	.word	0x0800fa4c

08009a9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009aa0:	f7ff ffdc 	bl	8009a5c <HAL_RCC_GetHCLKFreq>
 8009aa4:	4601      	mov	r1, r0
 8009aa6:	4b05      	ldr	r3, [pc, #20]	; (8009abc <HAL_RCC_GetPCLK2Freq+0x20>)
 8009aa8:	689b      	ldr	r3, [r3, #8]
 8009aaa:	0b5b      	lsrs	r3, r3, #13
 8009aac:	f003 0307 	and.w	r3, r3, #7
 8009ab0:	4a03      	ldr	r2, [pc, #12]	; (8009ac0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009ab2:	5cd3      	ldrb	r3, [r2, r3]
 8009ab4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	bd80      	pop	{r7, pc}
 8009abc:	40023800 	.word	0x40023800
 8009ac0:	0800fa4c 	.word	0x0800fa4c

08009ac4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b083      	sub	sp, #12
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
 8009acc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	220f      	movs	r2, #15
 8009ad2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009ad4:	4b12      	ldr	r3, [pc, #72]	; (8009b20 <HAL_RCC_GetClockConfig+0x5c>)
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	f003 0203 	and.w	r2, r3, #3
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009ae0:	4b0f      	ldr	r3, [pc, #60]	; (8009b20 <HAL_RCC_GetClockConfig+0x5c>)
 8009ae2:	689b      	ldr	r3, [r3, #8]
 8009ae4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009aec:	4b0c      	ldr	r3, [pc, #48]	; (8009b20 <HAL_RCC_GetClockConfig+0x5c>)
 8009aee:	689b      	ldr	r3, [r3, #8]
 8009af0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8009af8:	4b09      	ldr	r3, [pc, #36]	; (8009b20 <HAL_RCC_GetClockConfig+0x5c>)
 8009afa:	689b      	ldr	r3, [r3, #8]
 8009afc:	08db      	lsrs	r3, r3, #3
 8009afe:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009b06:	4b07      	ldr	r3, [pc, #28]	; (8009b24 <HAL_RCC_GetClockConfig+0x60>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f003 020f 	and.w	r2, r3, #15
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	601a      	str	r2, [r3, #0]
}
 8009b12:	bf00      	nop
 8009b14:	370c      	adds	r7, #12
 8009b16:	46bd      	mov	sp, r7
 8009b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1c:	4770      	bx	lr
 8009b1e:	bf00      	nop
 8009b20:	40023800 	.word	0x40023800
 8009b24:	40023c00 	.word	0x40023c00

08009b28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b086      	sub	sp, #24
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009b30:	2300      	movs	r3, #0
 8009b32:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8009b34:	2300      	movs	r3, #0
 8009b36:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f003 0301 	and.w	r3, r3, #1
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d10b      	bne.n	8009b5c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d105      	bne.n	8009b5c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d075      	beq.n	8009c48 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009b5c:	4bad      	ldr	r3, [pc, #692]	; (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8009b5e:	2200      	movs	r2, #0
 8009b60:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009b62:	f7fc f95b 	bl	8005e1c <HAL_GetTick>
 8009b66:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009b68:	e008      	b.n	8009b7c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009b6a:	f7fc f957 	bl	8005e1c <HAL_GetTick>
 8009b6e:	4602      	mov	r2, r0
 8009b70:	697b      	ldr	r3, [r7, #20]
 8009b72:	1ad3      	subs	r3, r2, r3
 8009b74:	2b02      	cmp	r3, #2
 8009b76:	d901      	bls.n	8009b7c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009b78:	2303      	movs	r3, #3
 8009b7a:	e18b      	b.n	8009e94 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009b7c:	4ba6      	ldr	r3, [pc, #664]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d1f0      	bne.n	8009b6a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f003 0301 	and.w	r3, r3, #1
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d009      	beq.n	8009ba8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	685b      	ldr	r3, [r3, #4]
 8009b98:	019a      	lsls	r2, r3, #6
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	689b      	ldr	r3, [r3, #8]
 8009b9e:	071b      	lsls	r3, r3, #28
 8009ba0:	499d      	ldr	r1, [pc, #628]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009ba2:	4313      	orrs	r3, r2
 8009ba4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f003 0302 	and.w	r3, r3, #2
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d01f      	beq.n	8009bf4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009bb4:	4b98      	ldr	r3, [pc, #608]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009bb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009bba:	0f1b      	lsrs	r3, r3, #28
 8009bbc:	f003 0307 	and.w	r3, r3, #7
 8009bc0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	685b      	ldr	r3, [r3, #4]
 8009bc6:	019a      	lsls	r2, r3, #6
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	68db      	ldr	r3, [r3, #12]
 8009bcc:	061b      	lsls	r3, r3, #24
 8009bce:	431a      	orrs	r2, r3
 8009bd0:	693b      	ldr	r3, [r7, #16]
 8009bd2:	071b      	lsls	r3, r3, #28
 8009bd4:	4990      	ldr	r1, [pc, #576]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009bd6:	4313      	orrs	r3, r2
 8009bd8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009bdc:	4b8e      	ldr	r3, [pc, #568]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009bde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009be2:	f023 021f 	bic.w	r2, r3, #31
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	69db      	ldr	r3, [r3, #28]
 8009bea:	3b01      	subs	r3, #1
 8009bec:	498a      	ldr	r1, [pc, #552]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d00d      	beq.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	685b      	ldr	r3, [r3, #4]
 8009c04:	019a      	lsls	r2, r3, #6
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	68db      	ldr	r3, [r3, #12]
 8009c0a:	061b      	lsls	r3, r3, #24
 8009c0c:	431a      	orrs	r2, r3
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	689b      	ldr	r3, [r3, #8]
 8009c12:	071b      	lsls	r3, r3, #28
 8009c14:	4980      	ldr	r1, [pc, #512]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009c16:	4313      	orrs	r3, r2
 8009c18:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009c1c:	4b7d      	ldr	r3, [pc, #500]	; (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8009c1e:	2201      	movs	r2, #1
 8009c20:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009c22:	f7fc f8fb 	bl	8005e1c <HAL_GetTick>
 8009c26:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009c28:	e008      	b.n	8009c3c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8009c2a:	f7fc f8f7 	bl	8005e1c <HAL_GetTick>
 8009c2e:	4602      	mov	r2, r0
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	1ad3      	subs	r3, r2, r3
 8009c34:	2b02      	cmp	r3, #2
 8009c36:	d901      	bls.n	8009c3c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009c38:	2303      	movs	r3, #3
 8009c3a:	e12b      	b.n	8009e94 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009c3c:	4b76      	ldr	r3, [pc, #472]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d0f0      	beq.n	8009c2a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f003 0304 	and.w	r3, r3, #4
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d105      	bne.n	8009c60 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d079      	beq.n	8009d54 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8009c60:	4b6e      	ldr	r3, [pc, #440]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009c62:	2200      	movs	r2, #0
 8009c64:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009c66:	f7fc f8d9 	bl	8005e1c <HAL_GetTick>
 8009c6a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009c6c:	e008      	b.n	8009c80 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8009c6e:	f7fc f8d5 	bl	8005e1c <HAL_GetTick>
 8009c72:	4602      	mov	r2, r0
 8009c74:	697b      	ldr	r3, [r7, #20]
 8009c76:	1ad3      	subs	r3, r2, r3
 8009c78:	2b02      	cmp	r3, #2
 8009c7a:	d901      	bls.n	8009c80 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009c7c:	2303      	movs	r3, #3
 8009c7e:	e109      	b.n	8009e94 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009c80:	4b65      	ldr	r3, [pc, #404]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009c88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009c8c:	d0ef      	beq.n	8009c6e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f003 0304 	and.w	r3, r3, #4
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d020      	beq.n	8009cdc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009c9a:	4b5f      	ldr	r3, [pc, #380]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ca0:	0f1b      	lsrs	r3, r3, #28
 8009ca2:	f003 0307 	and.w	r3, r3, #7
 8009ca6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	691b      	ldr	r3, [r3, #16]
 8009cac:	019a      	lsls	r2, r3, #6
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	695b      	ldr	r3, [r3, #20]
 8009cb2:	061b      	lsls	r3, r3, #24
 8009cb4:	431a      	orrs	r2, r3
 8009cb6:	693b      	ldr	r3, [r7, #16]
 8009cb8:	071b      	lsls	r3, r3, #28
 8009cba:	4957      	ldr	r1, [pc, #348]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009cbc:	4313      	orrs	r3, r2
 8009cbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8009cc2:	4b55      	ldr	r3, [pc, #340]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009cc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009cc8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6a1b      	ldr	r3, [r3, #32]
 8009cd0:	3b01      	subs	r3, #1
 8009cd2:	021b      	lsls	r3, r3, #8
 8009cd4:	4950      	ldr	r1, [pc, #320]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009cd6:	4313      	orrs	r3, r2
 8009cd8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f003 0308 	and.w	r3, r3, #8
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d01e      	beq.n	8009d26 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009ce8:	4b4b      	ldr	r3, [pc, #300]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009cee:	0e1b      	lsrs	r3, r3, #24
 8009cf0:	f003 030f 	and.w	r3, r3, #15
 8009cf4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	691b      	ldr	r3, [r3, #16]
 8009cfa:	019a      	lsls	r2, r3, #6
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	061b      	lsls	r3, r3, #24
 8009d00:	431a      	orrs	r2, r3
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	699b      	ldr	r3, [r3, #24]
 8009d06:	071b      	lsls	r3, r3, #28
 8009d08:	4943      	ldr	r1, [pc, #268]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8009d10:	4b41      	ldr	r3, [pc, #260]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009d12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d16:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d1e:	493e      	ldr	r1, [pc, #248]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009d20:	4313      	orrs	r3, r2
 8009d22:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009d26:	4b3d      	ldr	r3, [pc, #244]	; (8009e1c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009d28:	2201      	movs	r2, #1
 8009d2a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009d2c:	f7fc f876 	bl	8005e1c <HAL_GetTick>
 8009d30:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009d32:	e008      	b.n	8009d46 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8009d34:	f7fc f872 	bl	8005e1c <HAL_GetTick>
 8009d38:	4602      	mov	r2, r0
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	1ad3      	subs	r3, r2, r3
 8009d3e:	2b02      	cmp	r3, #2
 8009d40:	d901      	bls.n	8009d46 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009d42:	2303      	movs	r3, #3
 8009d44:	e0a6      	b.n	8009e94 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009d46:	4b34      	ldr	r3, [pc, #208]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009d4e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009d52:	d1ef      	bne.n	8009d34 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	f003 0320 	and.w	r3, r3, #32
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	f000 808d 	beq.w	8009e7c <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009d62:	2300      	movs	r3, #0
 8009d64:	60fb      	str	r3, [r7, #12]
 8009d66:	4b2c      	ldr	r3, [pc, #176]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d6a:	4a2b      	ldr	r2, [pc, #172]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d70:	6413      	str	r3, [r2, #64]	; 0x40
 8009d72:	4b29      	ldr	r3, [pc, #164]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d7a:	60fb      	str	r3, [r7, #12]
 8009d7c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009d7e:	4b28      	ldr	r3, [pc, #160]	; (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4a27      	ldr	r2, [pc, #156]	; (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8009d84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d88:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009d8a:	f7fc f847 	bl	8005e1c <HAL_GetTick>
 8009d8e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009d90:	e008      	b.n	8009da4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009d92:	f7fc f843 	bl	8005e1c <HAL_GetTick>
 8009d96:	4602      	mov	r2, r0
 8009d98:	697b      	ldr	r3, [r7, #20]
 8009d9a:	1ad3      	subs	r3, r2, r3
 8009d9c:	2b02      	cmp	r3, #2
 8009d9e:	d901      	bls.n	8009da4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8009da0:	2303      	movs	r3, #3
 8009da2:	e077      	b.n	8009e94 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009da4:	4b1e      	ldr	r3, [pc, #120]	; (8009e20 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d0f0      	beq.n	8009d92 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009db0:	4b19      	ldr	r3, [pc, #100]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009db2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009db4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009db8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009dba:	693b      	ldr	r3, [r7, #16]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d039      	beq.n	8009e34 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009dc8:	693a      	ldr	r2, [r7, #16]
 8009dca:	429a      	cmp	r2, r3
 8009dcc:	d032      	beq.n	8009e34 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009dce:	4b12      	ldr	r3, [pc, #72]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009dd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009dd6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009dd8:	4b12      	ldr	r3, [pc, #72]	; (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8009dda:	2201      	movs	r2, #1
 8009ddc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009dde:	4b11      	ldr	r3, [pc, #68]	; (8009e24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8009de0:	2200      	movs	r2, #0
 8009de2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009de4:	4a0c      	ldr	r2, [pc, #48]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009dea:	4b0b      	ldr	r3, [pc, #44]	; (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8009dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dee:	f003 0301 	and.w	r3, r3, #1
 8009df2:	2b01      	cmp	r3, #1
 8009df4:	d11e      	bne.n	8009e34 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8009df6:	f7fc f811 	bl	8005e1c <HAL_GetTick>
 8009dfa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009dfc:	e014      	b.n	8009e28 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009dfe:	f7fc f80d 	bl	8005e1c <HAL_GetTick>
 8009e02:	4602      	mov	r2, r0
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	1ad3      	subs	r3, r2, r3
 8009e08:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d90b      	bls.n	8009e28 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8009e10:	2303      	movs	r3, #3
 8009e12:	e03f      	b.n	8009e94 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8009e14:	42470068 	.word	0x42470068
 8009e18:	40023800 	.word	0x40023800
 8009e1c:	42470070 	.word	0x42470070
 8009e20:	40007000 	.word	0x40007000
 8009e24:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009e28:	4b1c      	ldr	r3, [pc, #112]	; (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009e2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e2c:	f003 0302 	and.w	r3, r3, #2
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d0e4      	beq.n	8009dfe <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009e40:	d10d      	bne.n	8009e5e <HAL_RCCEx_PeriphCLKConfig+0x336>
 8009e42:	4b16      	ldr	r3, [pc, #88]	; (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009e44:	689b      	ldr	r3, [r3, #8]
 8009e46:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e4e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009e52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009e56:	4911      	ldr	r1, [pc, #68]	; (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009e58:	4313      	orrs	r3, r2
 8009e5a:	608b      	str	r3, [r1, #8]
 8009e5c:	e005      	b.n	8009e6a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8009e5e:	4b0f      	ldr	r3, [pc, #60]	; (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009e60:	689b      	ldr	r3, [r3, #8]
 8009e62:	4a0e      	ldr	r2, [pc, #56]	; (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009e64:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009e68:	6093      	str	r3, [r2, #8]
 8009e6a:	4b0c      	ldr	r3, [pc, #48]	; (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009e6c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009e76:	4909      	ldr	r1, [pc, #36]	; (8009e9c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8009e78:	4313      	orrs	r3, r2
 8009e7a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f003 0310 	and.w	r3, r3, #16
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d004      	beq.n	8009e92 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8009e8e:	4b04      	ldr	r3, [pc, #16]	; (8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8009e90:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8009e92:	2300      	movs	r3, #0
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3718      	adds	r7, #24
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}
 8009e9c:	40023800 	.word	0x40023800
 8009ea0:	424711e0 	.word	0x424711e0

08009ea4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b082      	sub	sp, #8
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
 8009eac:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d101      	bne.n	8009eb8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	e025      	b.n	8009f04 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009ebe:	b2db      	uxtb	r3, r3
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d106      	bne.n	8009ed2 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	f7f9 feb9 	bl	8003c44 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2202      	movs	r2, #2
 8009ed6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	681a      	ldr	r2, [r3, #0]
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	3304      	adds	r3, #4
 8009ee2:	4619      	mov	r1, r3
 8009ee4:	4610      	mov	r0, r2
 8009ee6:	f002 f9f5 	bl	800c2d4 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6818      	ldr	r0, [r3, #0]
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	685b      	ldr	r3, [r3, #4]
 8009ef2:	461a      	mov	r2, r3
 8009ef4:	6839      	ldr	r1, [r7, #0]
 8009ef6:	f002 fa60 	bl	800c3ba <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2201      	movs	r2, #1
 8009efe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8009f02:	2300      	movs	r3, #0
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3708      	adds	r7, #8
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}

08009f0c <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	b084      	sub	sp, #16
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	60f8      	str	r0, [r7, #12]
 8009f14:	60b9      	str	r1, [r7, #8]
 8009f16:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009f1e:	b2db      	uxtb	r3, r3
 8009f20:	2b02      	cmp	r3, #2
 8009f22:	d101      	bne.n	8009f28 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8009f24:	2302      	movs	r3, #2
 8009f26:	e018      	b.n	8009f5a <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	2202      	movs	r2, #2
 8009f2c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	68b9      	ldr	r1, [r7, #8]
 8009f38:	4618      	mov	r0, r3
 8009f3a:	f002 fabd 	bl	800c4b8 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009f3e:	68bb      	ldr	r3, [r7, #8]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	2b02      	cmp	r3, #2
 8009f44:	d104      	bne.n	8009f50 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2205      	movs	r2, #5
 8009f4a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8009f4e:	e003      	b.n	8009f58 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	2201      	movs	r2, #1
 8009f54:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8009f58:	2300      	movs	r3, #0
}
 8009f5a:	4618      	mov	r0, r3
 8009f5c:	3710      	adds	r7, #16
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}

08009f62 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8009f62:	b580      	push	{r7, lr}
 8009f64:	b082      	sub	sp, #8
 8009f66:	af00      	add	r7, sp, #0
 8009f68:	6078      	str	r0, [r7, #4]
 8009f6a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	2b02      	cmp	r3, #2
 8009f76:	d101      	bne.n	8009f7c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8009f78:	2302      	movs	r3, #2
 8009f7a:	e00e      	b.n	8009f9a <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2202      	movs	r2, #2
 8009f80:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	6839      	ldr	r1, [r7, #0]
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f002 fad0 	bl	800c530 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2201      	movs	r2, #1
 8009f94:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8009f98:	2300      	movs	r3, #0
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	3708      	adds	r7, #8
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	bd80      	pop	{r7, pc}

08009fa2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009fa2:	b580      	push	{r7, lr}
 8009fa4:	b082      	sub	sp, #8
 8009fa6:	af00      	add	r7, sp, #0
 8009fa8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d101      	bne.n	8009fb4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	e056      	b.n	800a062 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009fc0:	b2db      	uxtb	r3, r3
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d106      	bne.n	8009fd4 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f7fa fc18 	bl	8004804 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2202      	movs	r2, #2
 8009fd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	681a      	ldr	r2, [r3, #0]
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009fea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	685a      	ldr	r2, [r3, #4]
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	689b      	ldr	r3, [r3, #8]
 8009ff4:	431a      	orrs	r2, r3
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	68db      	ldr	r3, [r3, #12]
 8009ffa:	431a      	orrs	r2, r3
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	691b      	ldr	r3, [r3, #16]
 800a000:	431a      	orrs	r2, r3
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	695b      	ldr	r3, [r3, #20]
 800a006:	431a      	orrs	r2, r3
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	699b      	ldr	r3, [r3, #24]
 800a00c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a010:	431a      	orrs	r2, r3
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	69db      	ldr	r3, [r3, #28]
 800a016:	431a      	orrs	r2, r3
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	6a1b      	ldr	r3, [r3, #32]
 800a01c:	ea42 0103 	orr.w	r1, r2, r3
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	430a      	orrs	r2, r1
 800a02a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	699b      	ldr	r3, [r3, #24]
 800a030:	0c1b      	lsrs	r3, r3, #16
 800a032:	f003 0104 	and.w	r1, r3, #4
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	430a      	orrs	r2, r1
 800a040:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	69da      	ldr	r2, [r3, #28]
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a050:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2200      	movs	r2, #0
 800a056:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2201      	movs	r2, #1
 800a05c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800a060:	2300      	movs	r3, #0
}
 800a062:	4618      	mov	r0, r3
 800a064:	3708      	adds	r7, #8
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}

0800a06a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800a06a:	b580      	push	{r7, lr}
 800a06c:	b082      	sub	sp, #8
 800a06e:	af00      	add	r7, sp, #0
 800a070:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d101      	bne.n	800a07c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800a078:	2301      	movs	r3, #1
 800a07a:	e01a      	b.n	800a0b2 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2202      	movs	r2, #2
 800a080:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	681a      	ldr	r2, [r3, #0]
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a092:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	f7fa fbfd 	bl	8004894 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2200      	movs	r2, #0
 800a09e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800a0b0:	2300      	movs	r3, #0
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3708      	adds	r7, #8
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}

0800a0ba <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a0ba:	b580      	push	{r7, lr}
 800a0bc:	b088      	sub	sp, #32
 800a0be:	af00      	add	r7, sp, #0
 800a0c0:	60f8      	str	r0, [r7, #12]
 800a0c2:	60b9      	str	r1, [r7, #8]
 800a0c4:	603b      	str	r3, [r7, #0]
 800a0c6:	4613      	mov	r3, r2
 800a0c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a0d4:	2b01      	cmp	r3, #1
 800a0d6:	d101      	bne.n	800a0dc <HAL_SPI_Transmit+0x22>
 800a0d8:	2302      	movs	r3, #2
 800a0da:	e11e      	b.n	800a31a <HAL_SPI_Transmit+0x260>
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	2201      	movs	r2, #1
 800a0e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a0e4:	f7fb fe9a 	bl	8005e1c <HAL_GetTick>
 800a0e8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a0ea:	88fb      	ldrh	r3, [r7, #6]
 800a0ec:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a0f4:	b2db      	uxtb	r3, r3
 800a0f6:	2b01      	cmp	r3, #1
 800a0f8:	d002      	beq.n	800a100 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a0fa:	2302      	movs	r3, #2
 800a0fc:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a0fe:	e103      	b.n	800a308 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d002      	beq.n	800a10c <HAL_SPI_Transmit+0x52>
 800a106:	88fb      	ldrh	r3, [r7, #6]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d102      	bne.n	800a112 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a10c:	2301      	movs	r3, #1
 800a10e:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a110:	e0fa      	b.n	800a308 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	2203      	movs	r2, #3
 800a116:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	2200      	movs	r2, #0
 800a11e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	68ba      	ldr	r2, [r7, #8]
 800a124:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	88fa      	ldrh	r2, [r7, #6]
 800a12a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	88fa      	ldrh	r2, [r7, #6]
 800a130:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	2200      	movs	r2, #0
 800a136:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	2200      	movs	r2, #0
 800a13c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	2200      	movs	r2, #0
 800a142:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	2200      	movs	r2, #0
 800a148:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	2200      	movs	r2, #0
 800a14e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	689b      	ldr	r3, [r3, #8]
 800a154:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a158:	d107      	bne.n	800a16a <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	681a      	ldr	r2, [r3, #0]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a168:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a174:	2b40      	cmp	r3, #64	; 0x40
 800a176:	d007      	beq.n	800a188 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	681a      	ldr	r2, [r3, #0]
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a186:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	68db      	ldr	r3, [r3, #12]
 800a18c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a190:	d14b      	bne.n	800a22a <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	685b      	ldr	r3, [r3, #4]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d002      	beq.n	800a1a0 <HAL_SPI_Transmit+0xe6>
 800a19a:	8afb      	ldrh	r3, [r7, #22]
 800a19c:	2b01      	cmp	r3, #1
 800a19e:	d13e      	bne.n	800a21e <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1a4:	881a      	ldrh	r2, [r3, #0]
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1b0:	1c9a      	adds	r2, r3, #2
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a1ba:	b29b      	uxth	r3, r3
 800a1bc:	3b01      	subs	r3, #1
 800a1be:	b29a      	uxth	r2, r3
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a1c4:	e02b      	b.n	800a21e <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	689b      	ldr	r3, [r3, #8]
 800a1cc:	f003 0302 	and.w	r3, r3, #2
 800a1d0:	2b02      	cmp	r3, #2
 800a1d2:	d112      	bne.n	800a1fa <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1d8:	881a      	ldrh	r2, [r3, #0]
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1e4:	1c9a      	adds	r2, r3, #2
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a1ee:	b29b      	uxth	r3, r3
 800a1f0:	3b01      	subs	r3, #1
 800a1f2:	b29a      	uxth	r2, r3
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	86da      	strh	r2, [r3, #54]	; 0x36
 800a1f8:	e011      	b.n	800a21e <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a1fa:	f7fb fe0f 	bl	8005e1c <HAL_GetTick>
 800a1fe:	4602      	mov	r2, r0
 800a200:	69bb      	ldr	r3, [r7, #24]
 800a202:	1ad3      	subs	r3, r2, r3
 800a204:	683a      	ldr	r2, [r7, #0]
 800a206:	429a      	cmp	r2, r3
 800a208:	d803      	bhi.n	800a212 <HAL_SPI_Transmit+0x158>
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a210:	d102      	bne.n	800a218 <HAL_SPI_Transmit+0x15e>
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d102      	bne.n	800a21e <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800a218:	2303      	movs	r3, #3
 800a21a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a21c:	e074      	b.n	800a308 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a222:	b29b      	uxth	r3, r3
 800a224:	2b00      	cmp	r3, #0
 800a226:	d1ce      	bne.n	800a1c6 <HAL_SPI_Transmit+0x10c>
 800a228:	e04c      	b.n	800a2c4 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	685b      	ldr	r3, [r3, #4]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d002      	beq.n	800a238 <HAL_SPI_Transmit+0x17e>
 800a232:	8afb      	ldrh	r3, [r7, #22]
 800a234:	2b01      	cmp	r3, #1
 800a236:	d140      	bne.n	800a2ba <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	330c      	adds	r3, #12
 800a242:	7812      	ldrb	r2, [r2, #0]
 800a244:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a24a:	1c5a      	adds	r2, r3, #1
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a254:	b29b      	uxth	r3, r3
 800a256:	3b01      	subs	r3, #1
 800a258:	b29a      	uxth	r2, r3
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a25e:	e02c      	b.n	800a2ba <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	689b      	ldr	r3, [r3, #8]
 800a266:	f003 0302 	and.w	r3, r3, #2
 800a26a:	2b02      	cmp	r3, #2
 800a26c:	d113      	bne.n	800a296 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	330c      	adds	r3, #12
 800a278:	7812      	ldrb	r2, [r2, #0]
 800a27a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a280:	1c5a      	adds	r2, r3, #1
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a28a:	b29b      	uxth	r3, r3
 800a28c:	3b01      	subs	r3, #1
 800a28e:	b29a      	uxth	r2, r3
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	86da      	strh	r2, [r3, #54]	; 0x36
 800a294:	e011      	b.n	800a2ba <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a296:	f7fb fdc1 	bl	8005e1c <HAL_GetTick>
 800a29a:	4602      	mov	r2, r0
 800a29c:	69bb      	ldr	r3, [r7, #24]
 800a29e:	1ad3      	subs	r3, r2, r3
 800a2a0:	683a      	ldr	r2, [r7, #0]
 800a2a2:	429a      	cmp	r2, r3
 800a2a4:	d803      	bhi.n	800a2ae <HAL_SPI_Transmit+0x1f4>
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2ac:	d102      	bne.n	800a2b4 <HAL_SPI_Transmit+0x1fa>
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d102      	bne.n	800a2ba <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800a2b4:	2303      	movs	r3, #3
 800a2b6:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a2b8:	e026      	b.n	800a308 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a2be:	b29b      	uxth	r3, r3
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d1cd      	bne.n	800a260 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a2c4:	69ba      	ldr	r2, [r7, #24]
 800a2c6:	6839      	ldr	r1, [r7, #0]
 800a2c8:	68f8      	ldr	r0, [r7, #12]
 800a2ca:	f000 fbb3 	bl	800aa34 <SPI_EndRxTxTransaction>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d002      	beq.n	800a2da <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	2220      	movs	r2, #32
 800a2d8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	689b      	ldr	r3, [r3, #8]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d10a      	bne.n	800a2f8 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	613b      	str	r3, [r7, #16]
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	68db      	ldr	r3, [r3, #12]
 800a2ec:	613b      	str	r3, [r7, #16]
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	689b      	ldr	r3, [r3, #8]
 800a2f4:	613b      	str	r3, [r7, #16]
 800a2f6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d002      	beq.n	800a306 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800a300:	2301      	movs	r3, #1
 800a302:	77fb      	strb	r3, [r7, #31]
 800a304:	e000      	b.n	800a308 <HAL_SPI_Transmit+0x24e>
  }

error:
 800a306:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	2201      	movs	r2, #1
 800a30c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	2200      	movs	r2, #0
 800a314:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a318:	7ffb      	ldrb	r3, [r7, #31]
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3720      	adds	r7, #32
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}

0800a322 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a322:	b580      	push	{r7, lr}
 800a324:	b088      	sub	sp, #32
 800a326:	af02      	add	r7, sp, #8
 800a328:	60f8      	str	r0, [r7, #12]
 800a32a:	60b9      	str	r1, [r7, #8]
 800a32c:	603b      	str	r3, [r7, #0]
 800a32e:	4613      	mov	r3, r2
 800a330:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a332:	2300      	movs	r3, #0
 800a334:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	685b      	ldr	r3, [r3, #4]
 800a33a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a33e:	d112      	bne.n	800a366 <HAL_SPI_Receive+0x44>
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	689b      	ldr	r3, [r3, #8]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d10e      	bne.n	800a366 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	2204      	movs	r2, #4
 800a34c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a350:	88fa      	ldrh	r2, [r7, #6]
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	9300      	str	r3, [sp, #0]
 800a356:	4613      	mov	r3, r2
 800a358:	68ba      	ldr	r2, [r7, #8]
 800a35a:	68b9      	ldr	r1, [r7, #8]
 800a35c:	68f8      	ldr	r0, [r7, #12]
 800a35e:	f000 f8e9 	bl	800a534 <HAL_SPI_TransmitReceive>
 800a362:	4603      	mov	r3, r0
 800a364:	e0e2      	b.n	800a52c <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a36c:	2b01      	cmp	r3, #1
 800a36e:	d101      	bne.n	800a374 <HAL_SPI_Receive+0x52>
 800a370:	2302      	movs	r3, #2
 800a372:	e0db      	b.n	800a52c <HAL_SPI_Receive+0x20a>
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2201      	movs	r2, #1
 800a378:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a37c:	f7fb fd4e 	bl	8005e1c <HAL_GetTick>
 800a380:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a388:	b2db      	uxtb	r3, r3
 800a38a:	2b01      	cmp	r3, #1
 800a38c:	d002      	beq.n	800a394 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800a38e:	2302      	movs	r3, #2
 800a390:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a392:	e0c2      	b.n	800a51a <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d002      	beq.n	800a3a0 <HAL_SPI_Receive+0x7e>
 800a39a:	88fb      	ldrh	r3, [r7, #6]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d102      	bne.n	800a3a6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a3a4:	e0b9      	b.n	800a51a <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	2204      	movs	r2, #4
 800a3aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	68ba      	ldr	r2, [r7, #8]
 800a3b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	88fa      	ldrh	r2, [r7, #6]
 800a3be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	88fa      	ldrh	r2, [r7, #6]
 800a3c4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	689b      	ldr	r3, [r3, #8]
 800a3e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a3ec:	d107      	bne.n	800a3fe <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	681a      	ldr	r2, [r3, #0]
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a3fc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a408:	2b40      	cmp	r3, #64	; 0x40
 800a40a:	d007      	beq.n	800a41c <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	681a      	ldr	r2, [r3, #0]
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a41a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	68db      	ldr	r3, [r3, #12]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d162      	bne.n	800a4ea <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a424:	e02e      	b.n	800a484 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	689b      	ldr	r3, [r3, #8]
 800a42c:	f003 0301 	and.w	r3, r3, #1
 800a430:	2b01      	cmp	r3, #1
 800a432:	d115      	bne.n	800a460 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f103 020c 	add.w	r2, r3, #12
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a440:	7812      	ldrb	r2, [r2, #0]
 800a442:	b2d2      	uxtb	r2, r2
 800a444:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a44a:	1c5a      	adds	r2, r3, #1
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a454:	b29b      	uxth	r3, r3
 800a456:	3b01      	subs	r3, #1
 800a458:	b29a      	uxth	r2, r3
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a45e:	e011      	b.n	800a484 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a460:	f7fb fcdc 	bl	8005e1c <HAL_GetTick>
 800a464:	4602      	mov	r2, r0
 800a466:	693b      	ldr	r3, [r7, #16]
 800a468:	1ad3      	subs	r3, r2, r3
 800a46a:	683a      	ldr	r2, [r7, #0]
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d803      	bhi.n	800a478 <HAL_SPI_Receive+0x156>
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a476:	d102      	bne.n	800a47e <HAL_SPI_Receive+0x15c>
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d102      	bne.n	800a484 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800a47e:	2303      	movs	r3, #3
 800a480:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a482:	e04a      	b.n	800a51a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a488:	b29b      	uxth	r3, r3
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d1cb      	bne.n	800a426 <HAL_SPI_Receive+0x104>
 800a48e:	e031      	b.n	800a4f4 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	689b      	ldr	r3, [r3, #8]
 800a496:	f003 0301 	and.w	r3, r3, #1
 800a49a:	2b01      	cmp	r3, #1
 800a49c:	d113      	bne.n	800a4c6 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	68da      	ldr	r2, [r3, #12]
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4a8:	b292      	uxth	r2, r2
 800a4aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4b0:	1c9a      	adds	r2, r3, #2
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a4ba:	b29b      	uxth	r3, r3
 800a4bc:	3b01      	subs	r3, #1
 800a4be:	b29a      	uxth	r2, r3
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a4c4:	e011      	b.n	800a4ea <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a4c6:	f7fb fca9 	bl	8005e1c <HAL_GetTick>
 800a4ca:	4602      	mov	r2, r0
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	1ad3      	subs	r3, r2, r3
 800a4d0:	683a      	ldr	r2, [r7, #0]
 800a4d2:	429a      	cmp	r2, r3
 800a4d4:	d803      	bhi.n	800a4de <HAL_SPI_Receive+0x1bc>
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4dc:	d102      	bne.n	800a4e4 <HAL_SPI_Receive+0x1c2>
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d102      	bne.n	800a4ea <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800a4e4:	2303      	movs	r3, #3
 800a4e6:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a4e8:	e017      	b.n	800a51a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a4ee:	b29b      	uxth	r3, r3
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d1cd      	bne.n	800a490 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a4f4:	693a      	ldr	r2, [r7, #16]
 800a4f6:	6839      	ldr	r1, [r7, #0]
 800a4f8:	68f8      	ldr	r0, [r7, #12]
 800a4fa:	f000 fa35 	bl	800a968 <SPI_EndRxTransaction>
 800a4fe:	4603      	mov	r3, r0
 800a500:	2b00      	cmp	r3, #0
 800a502:	d002      	beq.n	800a50a <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	2220      	movs	r2, #32
 800a508:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d002      	beq.n	800a518 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800a512:	2301      	movs	r3, #1
 800a514:	75fb      	strb	r3, [r7, #23]
 800a516:	e000      	b.n	800a51a <HAL_SPI_Receive+0x1f8>
  }

error :
 800a518:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	2201      	movs	r2, #1
 800a51e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	2200      	movs	r2, #0
 800a526:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a52a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3718      	adds	r7, #24
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}

0800a534 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b08c      	sub	sp, #48	; 0x30
 800a538:	af00      	add	r7, sp, #0
 800a53a:	60f8      	str	r0, [r7, #12]
 800a53c:	60b9      	str	r1, [r7, #8]
 800a53e:	607a      	str	r2, [r7, #4]
 800a540:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a542:	2301      	movs	r3, #1
 800a544:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a546:	2300      	movs	r3, #0
 800a548:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a552:	2b01      	cmp	r3, #1
 800a554:	d101      	bne.n	800a55a <HAL_SPI_TransmitReceive+0x26>
 800a556:	2302      	movs	r3, #2
 800a558:	e18a      	b.n	800a870 <HAL_SPI_TransmitReceive+0x33c>
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	2201      	movs	r2, #1
 800a55e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a562:	f7fb fc5b 	bl	8005e1c <HAL_GetTick>
 800a566:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a56e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	685b      	ldr	r3, [r3, #4]
 800a576:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800a578:	887b      	ldrh	r3, [r7, #2]
 800a57a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a57c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a580:	2b01      	cmp	r3, #1
 800a582:	d00f      	beq.n	800a5a4 <HAL_SPI_TransmitReceive+0x70>
 800a584:	69fb      	ldr	r3, [r7, #28]
 800a586:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a58a:	d107      	bne.n	800a59c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	689b      	ldr	r3, [r3, #8]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d103      	bne.n	800a59c <HAL_SPI_TransmitReceive+0x68>
 800a594:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a598:	2b04      	cmp	r3, #4
 800a59a:	d003      	beq.n	800a5a4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800a59c:	2302      	movs	r3, #2
 800a59e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a5a2:	e15b      	b.n	800a85c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a5a4:	68bb      	ldr	r3, [r7, #8]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d005      	beq.n	800a5b6 <HAL_SPI_TransmitReceive+0x82>
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d002      	beq.n	800a5b6 <HAL_SPI_TransmitReceive+0x82>
 800a5b0:	887b      	ldrh	r3, [r7, #2]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d103      	bne.n	800a5be <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800a5bc:	e14e      	b.n	800a85c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a5c4:	b2db      	uxtb	r3, r3
 800a5c6:	2b04      	cmp	r3, #4
 800a5c8:	d003      	beq.n	800a5d2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	2205      	movs	r2, #5
 800a5ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	687a      	ldr	r2, [r7, #4]
 800a5dc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	887a      	ldrh	r2, [r7, #2]
 800a5e2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	887a      	ldrh	r2, [r7, #2]
 800a5e8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	68ba      	ldr	r2, [r7, #8]
 800a5ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	887a      	ldrh	r2, [r7, #2]
 800a5f4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	887a      	ldrh	r2, [r7, #2]
 800a5fa:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	2200      	movs	r2, #0
 800a600:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	2200      	movs	r2, #0
 800a606:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a612:	2b40      	cmp	r3, #64	; 0x40
 800a614:	d007      	beq.n	800a626 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	681a      	ldr	r2, [r3, #0]
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a624:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	68db      	ldr	r3, [r3, #12]
 800a62a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a62e:	d178      	bne.n	800a722 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d002      	beq.n	800a63e <HAL_SPI_TransmitReceive+0x10a>
 800a638:	8b7b      	ldrh	r3, [r7, #26]
 800a63a:	2b01      	cmp	r3, #1
 800a63c:	d166      	bne.n	800a70c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a642:	881a      	ldrh	r2, [r3, #0]
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a64e:	1c9a      	adds	r2, r3, #2
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a658:	b29b      	uxth	r3, r3
 800a65a:	3b01      	subs	r3, #1
 800a65c:	b29a      	uxth	r2, r3
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a662:	e053      	b.n	800a70c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	689b      	ldr	r3, [r3, #8]
 800a66a:	f003 0302 	and.w	r3, r3, #2
 800a66e:	2b02      	cmp	r3, #2
 800a670:	d11b      	bne.n	800a6aa <HAL_SPI_TransmitReceive+0x176>
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a676:	b29b      	uxth	r3, r3
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d016      	beq.n	800a6aa <HAL_SPI_TransmitReceive+0x176>
 800a67c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a67e:	2b01      	cmp	r3, #1
 800a680:	d113      	bne.n	800a6aa <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a686:	881a      	ldrh	r2, [r3, #0]
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a692:	1c9a      	adds	r2, r3, #2
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a69c:	b29b      	uxth	r3, r3
 800a69e:	3b01      	subs	r3, #1
 800a6a0:	b29a      	uxth	r2, r3
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	689b      	ldr	r3, [r3, #8]
 800a6b0:	f003 0301 	and.w	r3, r3, #1
 800a6b4:	2b01      	cmp	r3, #1
 800a6b6:	d119      	bne.n	800a6ec <HAL_SPI_TransmitReceive+0x1b8>
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a6bc:	b29b      	uxth	r3, r3
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d014      	beq.n	800a6ec <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	68da      	ldr	r2, [r3, #12]
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6cc:	b292      	uxth	r2, r2
 800a6ce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6d4:	1c9a      	adds	r2, r3, #2
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a6de:	b29b      	uxth	r3, r3
 800a6e0:	3b01      	subs	r3, #1
 800a6e2:	b29a      	uxth	r2, r3
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a6ec:	f7fb fb96 	bl	8005e1c <HAL_GetTick>
 800a6f0:	4602      	mov	r2, r0
 800a6f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6f4:	1ad3      	subs	r3, r2, r3
 800a6f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a6f8:	429a      	cmp	r2, r3
 800a6fa:	d807      	bhi.n	800a70c <HAL_SPI_TransmitReceive+0x1d8>
 800a6fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a702:	d003      	beq.n	800a70c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a704:	2303      	movs	r3, #3
 800a706:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a70a:	e0a7      	b.n	800a85c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a710:	b29b      	uxth	r3, r3
 800a712:	2b00      	cmp	r3, #0
 800a714:	d1a6      	bne.n	800a664 <HAL_SPI_TransmitReceive+0x130>
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a71a:	b29b      	uxth	r3, r3
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d1a1      	bne.n	800a664 <HAL_SPI_TransmitReceive+0x130>
 800a720:	e07c      	b.n	800a81c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	685b      	ldr	r3, [r3, #4]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d002      	beq.n	800a730 <HAL_SPI_TransmitReceive+0x1fc>
 800a72a:	8b7b      	ldrh	r3, [r7, #26]
 800a72c:	2b01      	cmp	r3, #1
 800a72e:	d16b      	bne.n	800a808 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	330c      	adds	r3, #12
 800a73a:	7812      	ldrb	r2, [r2, #0]
 800a73c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a742:	1c5a      	adds	r2, r3, #1
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a74c:	b29b      	uxth	r3, r3
 800a74e:	3b01      	subs	r3, #1
 800a750:	b29a      	uxth	r2, r3
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a756:	e057      	b.n	800a808 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	689b      	ldr	r3, [r3, #8]
 800a75e:	f003 0302 	and.w	r3, r3, #2
 800a762:	2b02      	cmp	r3, #2
 800a764:	d11c      	bne.n	800a7a0 <HAL_SPI_TransmitReceive+0x26c>
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a76a:	b29b      	uxth	r3, r3
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d017      	beq.n	800a7a0 <HAL_SPI_TransmitReceive+0x26c>
 800a770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a772:	2b01      	cmp	r3, #1
 800a774:	d114      	bne.n	800a7a0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	330c      	adds	r3, #12
 800a780:	7812      	ldrb	r2, [r2, #0]
 800a782:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a788:	1c5a      	adds	r2, r3, #1
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a792:	b29b      	uxth	r3, r3
 800a794:	3b01      	subs	r3, #1
 800a796:	b29a      	uxth	r2, r3
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a79c:	2300      	movs	r3, #0
 800a79e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	689b      	ldr	r3, [r3, #8]
 800a7a6:	f003 0301 	and.w	r3, r3, #1
 800a7aa:	2b01      	cmp	r3, #1
 800a7ac:	d119      	bne.n	800a7e2 <HAL_SPI_TransmitReceive+0x2ae>
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a7b2:	b29b      	uxth	r3, r3
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d014      	beq.n	800a7e2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	68da      	ldr	r2, [r3, #12]
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7c2:	b2d2      	uxtb	r2, r2
 800a7c4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7ca:	1c5a      	adds	r2, r3, #1
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a7d4:	b29b      	uxth	r3, r3
 800a7d6:	3b01      	subs	r3, #1
 800a7d8:	b29a      	uxth	r2, r3
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a7de:	2301      	movs	r3, #1
 800a7e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a7e2:	f7fb fb1b 	bl	8005e1c <HAL_GetTick>
 800a7e6:	4602      	mov	r2, r0
 800a7e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7ea:	1ad3      	subs	r3, r2, r3
 800a7ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a7ee:	429a      	cmp	r2, r3
 800a7f0:	d803      	bhi.n	800a7fa <HAL_SPI_TransmitReceive+0x2c6>
 800a7f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7f8:	d102      	bne.n	800a800 <HAL_SPI_TransmitReceive+0x2cc>
 800a7fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d103      	bne.n	800a808 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a800:	2303      	movs	r3, #3
 800a802:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a806:	e029      	b.n	800a85c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a80c:	b29b      	uxth	r3, r3
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d1a2      	bne.n	800a758 <HAL_SPI_TransmitReceive+0x224>
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a816:	b29b      	uxth	r3, r3
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d19d      	bne.n	800a758 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a81c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a81e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a820:	68f8      	ldr	r0, [r7, #12]
 800a822:	f000 f907 	bl	800aa34 <SPI_EndRxTxTransaction>
 800a826:	4603      	mov	r3, r0
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d006      	beq.n	800a83a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a82c:	2301      	movs	r3, #1
 800a82e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	2220      	movs	r2, #32
 800a836:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a838:	e010      	b.n	800a85c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	689b      	ldr	r3, [r3, #8]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d10b      	bne.n	800a85a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a842:	2300      	movs	r3, #0
 800a844:	617b      	str	r3, [r7, #20]
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	68db      	ldr	r3, [r3, #12]
 800a84c:	617b      	str	r3, [r7, #20]
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	689b      	ldr	r3, [r3, #8]
 800a854:	617b      	str	r3, [r7, #20]
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	e000      	b.n	800a85c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a85a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	2201      	movs	r2, #1
 800a860:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	2200      	movs	r2, #0
 800a868:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a86c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a870:	4618      	mov	r0, r3
 800a872:	3730      	adds	r7, #48	; 0x30
 800a874:	46bd      	mov	sp, r7
 800a876:	bd80      	pop	{r7, pc}

0800a878 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800a878:	b480      	push	{r7}
 800a87a:	b083      	sub	sp, #12
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a886:	b2db      	uxtb	r3, r3
}
 800a888:	4618      	mov	r0, r3
 800a88a:	370c      	adds	r7, #12
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr

0800a894 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b084      	sub	sp, #16
 800a898:	af00      	add	r7, sp, #0
 800a89a:	60f8      	str	r0, [r7, #12]
 800a89c:	60b9      	str	r1, [r7, #8]
 800a89e:	603b      	str	r3, [r7, #0]
 800a8a0:	4613      	mov	r3, r2
 800a8a2:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a8a4:	e04c      	b.n	800a940 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ac:	d048      	beq.n	800a940 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a8ae:	f7fb fab5 	bl	8005e1c <HAL_GetTick>
 800a8b2:	4602      	mov	r2, r0
 800a8b4:	69bb      	ldr	r3, [r7, #24]
 800a8b6:	1ad3      	subs	r3, r2, r3
 800a8b8:	683a      	ldr	r2, [r7, #0]
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d902      	bls.n	800a8c4 <SPI_WaitFlagStateUntilTimeout+0x30>
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d13d      	bne.n	800a940 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	685a      	ldr	r2, [r3, #4]
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a8d2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	685b      	ldr	r3, [r3, #4]
 800a8d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a8dc:	d111      	bne.n	800a902 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	689b      	ldr	r3, [r3, #8]
 800a8e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a8e6:	d004      	beq.n	800a8f2 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	689b      	ldr	r3, [r3, #8]
 800a8ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a8f0:	d107      	bne.n	800a902 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	681a      	ldr	r2, [r3, #0]
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a900:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a906:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a90a:	d10f      	bne.n	800a92c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	681a      	ldr	r2, [r3, #0]
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a91a:	601a      	str	r2, [r3, #0]
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	681a      	ldr	r2, [r3, #0]
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a92a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	2201      	movs	r2, #1
 800a930:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	2200      	movs	r2, #0
 800a938:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a93c:	2303      	movs	r3, #3
 800a93e:	e00f      	b.n	800a960 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	689a      	ldr	r2, [r3, #8]
 800a946:	68bb      	ldr	r3, [r7, #8]
 800a948:	4013      	ands	r3, r2
 800a94a:	68ba      	ldr	r2, [r7, #8]
 800a94c:	429a      	cmp	r2, r3
 800a94e:	bf0c      	ite	eq
 800a950:	2301      	moveq	r3, #1
 800a952:	2300      	movne	r3, #0
 800a954:	b2db      	uxtb	r3, r3
 800a956:	461a      	mov	r2, r3
 800a958:	79fb      	ldrb	r3, [r7, #7]
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d1a3      	bne.n	800a8a6 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800a95e:	2300      	movs	r3, #0
}
 800a960:	4618      	mov	r0, r3
 800a962:	3710      	adds	r7, #16
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}

0800a968 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a968:	b580      	push	{r7, lr}
 800a96a:	b086      	sub	sp, #24
 800a96c:	af02      	add	r7, sp, #8
 800a96e:	60f8      	str	r0, [r7, #12]
 800a970:	60b9      	str	r1, [r7, #8]
 800a972:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	685b      	ldr	r3, [r3, #4]
 800a978:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a97c:	d111      	bne.n	800a9a2 <SPI_EndRxTransaction+0x3a>
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	689b      	ldr	r3, [r3, #8]
 800a982:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a986:	d004      	beq.n	800a992 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	689b      	ldr	r3, [r3, #8]
 800a98c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a990:	d107      	bne.n	800a9a2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a9a0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	685b      	ldr	r3, [r3, #4]
 800a9a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a9aa:	d12a      	bne.n	800aa02 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	689b      	ldr	r3, [r3, #8]
 800a9b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a9b4:	d012      	beq.n	800a9dc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	9300      	str	r3, [sp, #0]
 800a9ba:	68bb      	ldr	r3, [r7, #8]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	2180      	movs	r1, #128	; 0x80
 800a9c0:	68f8      	ldr	r0, [r7, #12]
 800a9c2:	f7ff ff67 	bl	800a894 <SPI_WaitFlagStateUntilTimeout>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d02d      	beq.n	800aa28 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9d0:	f043 0220 	orr.w	r2, r3, #32
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800a9d8:	2303      	movs	r3, #3
 800a9da:	e026      	b.n	800aa2a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	9300      	str	r3, [sp, #0]
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	2101      	movs	r1, #1
 800a9e6:	68f8      	ldr	r0, [r7, #12]
 800a9e8:	f7ff ff54 	bl	800a894 <SPI_WaitFlagStateUntilTimeout>
 800a9ec:	4603      	mov	r3, r0
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d01a      	beq.n	800aa28 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9f6:	f043 0220 	orr.w	r2, r3, #32
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800a9fe:	2303      	movs	r3, #3
 800aa00:	e013      	b.n	800aa2a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	9300      	str	r3, [sp, #0]
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	2101      	movs	r1, #1
 800aa0c:	68f8      	ldr	r0, [r7, #12]
 800aa0e:	f7ff ff41 	bl	800a894 <SPI_WaitFlagStateUntilTimeout>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d007      	beq.n	800aa28 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa1c:	f043 0220 	orr.w	r2, r3, #32
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800aa24:	2303      	movs	r3, #3
 800aa26:	e000      	b.n	800aa2a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800aa28:	2300      	movs	r3, #0
}
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	3710      	adds	r7, #16
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}
	...

0800aa34 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b088      	sub	sp, #32
 800aa38:	af02      	add	r7, sp, #8
 800aa3a:	60f8      	str	r0, [r7, #12]
 800aa3c:	60b9      	str	r1, [r7, #8]
 800aa3e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800aa40:	4b1b      	ldr	r3, [pc, #108]	; (800aab0 <SPI_EndRxTxTransaction+0x7c>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	4a1b      	ldr	r2, [pc, #108]	; (800aab4 <SPI_EndRxTxTransaction+0x80>)
 800aa46:	fba2 2303 	umull	r2, r3, r2, r3
 800aa4a:	0d5b      	lsrs	r3, r3, #21
 800aa4c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800aa50:	fb02 f303 	mul.w	r3, r2, r3
 800aa54:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa5e:	d112      	bne.n	800aa86 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	9300      	str	r3, [sp, #0]
 800aa64:	68bb      	ldr	r3, [r7, #8]
 800aa66:	2200      	movs	r2, #0
 800aa68:	2180      	movs	r1, #128	; 0x80
 800aa6a:	68f8      	ldr	r0, [r7, #12]
 800aa6c:	f7ff ff12 	bl	800a894 <SPI_WaitFlagStateUntilTimeout>
 800aa70:	4603      	mov	r3, r0
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d016      	beq.n	800aaa4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa7a:	f043 0220 	orr.w	r2, r3, #32
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800aa82:	2303      	movs	r3, #3
 800aa84:	e00f      	b.n	800aaa6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800aa86:	697b      	ldr	r3, [r7, #20]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d00a      	beq.n	800aaa2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	3b01      	subs	r3, #1
 800aa90:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	689b      	ldr	r3, [r3, #8]
 800aa98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa9c:	2b80      	cmp	r3, #128	; 0x80
 800aa9e:	d0f2      	beq.n	800aa86 <SPI_EndRxTxTransaction+0x52>
 800aaa0:	e000      	b.n	800aaa4 <SPI_EndRxTxTransaction+0x70>
        break;
 800aaa2:	bf00      	nop
  }

  return HAL_OK;
 800aaa4:	2300      	movs	r3, #0
}
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	3718      	adds	r7, #24
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	bd80      	pop	{r7, pc}
 800aaae:	bf00      	nop
 800aab0:	20000008 	.word	0x20000008
 800aab4:	165e9f81 	.word	0x165e9f81

0800aab8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b082      	sub	sp, #8
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d101      	bne.n	800aaca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aac6:	2301      	movs	r3, #1
 800aac8:	e01d      	b.n	800ab06 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aad0:	b2db      	uxtb	r3, r3
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d106      	bne.n	800aae4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2200      	movs	r2, #0
 800aada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f7fa f8b6 	bl	8004c50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2202      	movs	r2, #2
 800aae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681a      	ldr	r2, [r3, #0]
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	3304      	adds	r3, #4
 800aaf4:	4619      	mov	r1, r3
 800aaf6:	4610      	mov	r0, r2
 800aaf8:	f000 fa14 	bl	800af24 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	2201      	movs	r2, #1
 800ab00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ab04:	2300      	movs	r3, #0
}
 800ab06:	4618      	mov	r0, r3
 800ab08:	3708      	adds	r7, #8
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bd80      	pop	{r7, pc}

0800ab0e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ab0e:	b480      	push	{r7}
 800ab10:	b085      	sub	sp, #20
 800ab12:	af00      	add	r7, sp, #0
 800ab14:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	68da      	ldr	r2, [r3, #12]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	f042 0201 	orr.w	r2, r2, #1
 800ab24:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	689b      	ldr	r3, [r3, #8]
 800ab2c:	f003 0307 	and.w	r3, r3, #7
 800ab30:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	2b06      	cmp	r3, #6
 800ab36:	d007      	beq.n	800ab48 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	681a      	ldr	r2, [r3, #0]
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	f042 0201 	orr.w	r2, r2, #1
 800ab46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ab48:	2300      	movs	r3, #0
}
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	3714      	adds	r7, #20
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab54:	4770      	bx	lr

0800ab56 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ab56:	b580      	push	{r7, lr}
 800ab58:	b082      	sub	sp, #8
 800ab5a:	af00      	add	r7, sp, #0
 800ab5c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	691b      	ldr	r3, [r3, #16]
 800ab64:	f003 0302 	and.w	r3, r3, #2
 800ab68:	2b02      	cmp	r3, #2
 800ab6a:	d122      	bne.n	800abb2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	68db      	ldr	r3, [r3, #12]
 800ab72:	f003 0302 	and.w	r3, r3, #2
 800ab76:	2b02      	cmp	r3, #2
 800ab78:	d11b      	bne.n	800abb2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f06f 0202 	mvn.w	r2, #2
 800ab82:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	2201      	movs	r2, #1
 800ab88:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	699b      	ldr	r3, [r3, #24]
 800ab90:	f003 0303 	and.w	r3, r3, #3
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d003      	beq.n	800aba0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f000 f9a5 	bl	800aee8 <HAL_TIM_IC_CaptureCallback>
 800ab9e:	e005      	b.n	800abac <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f000 f997 	bl	800aed4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aba6:	6878      	ldr	r0, [r7, #4]
 800aba8:	f000 f9a8 	bl	800aefc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2200      	movs	r2, #0
 800abb0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	691b      	ldr	r3, [r3, #16]
 800abb8:	f003 0304 	and.w	r3, r3, #4
 800abbc:	2b04      	cmp	r3, #4
 800abbe:	d122      	bne.n	800ac06 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	68db      	ldr	r3, [r3, #12]
 800abc6:	f003 0304 	and.w	r3, r3, #4
 800abca:	2b04      	cmp	r3, #4
 800abcc:	d11b      	bne.n	800ac06 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f06f 0204 	mvn.w	r2, #4
 800abd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2202      	movs	r2, #2
 800abdc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	699b      	ldr	r3, [r3, #24]
 800abe4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d003      	beq.n	800abf4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f000 f97b 	bl	800aee8 <HAL_TIM_IC_CaptureCallback>
 800abf2:	e005      	b.n	800ac00 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800abf4:	6878      	ldr	r0, [r7, #4]
 800abf6:	f000 f96d 	bl	800aed4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	f000 f97e 	bl	800aefc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	2200      	movs	r2, #0
 800ac04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	691b      	ldr	r3, [r3, #16]
 800ac0c:	f003 0308 	and.w	r3, r3, #8
 800ac10:	2b08      	cmp	r3, #8
 800ac12:	d122      	bne.n	800ac5a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	68db      	ldr	r3, [r3, #12]
 800ac1a:	f003 0308 	and.w	r3, r3, #8
 800ac1e:	2b08      	cmp	r3, #8
 800ac20:	d11b      	bne.n	800ac5a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	f06f 0208 	mvn.w	r2, #8
 800ac2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	2204      	movs	r2, #4
 800ac30:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	69db      	ldr	r3, [r3, #28]
 800ac38:	f003 0303 	and.w	r3, r3, #3
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d003      	beq.n	800ac48 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac40:	6878      	ldr	r0, [r7, #4]
 800ac42:	f000 f951 	bl	800aee8 <HAL_TIM_IC_CaptureCallback>
 800ac46:	e005      	b.n	800ac54 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac48:	6878      	ldr	r0, [r7, #4]
 800ac4a:	f000 f943 	bl	800aed4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f000 f954 	bl	800aefc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2200      	movs	r2, #0
 800ac58:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	691b      	ldr	r3, [r3, #16]
 800ac60:	f003 0310 	and.w	r3, r3, #16
 800ac64:	2b10      	cmp	r3, #16
 800ac66:	d122      	bne.n	800acae <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	68db      	ldr	r3, [r3, #12]
 800ac6e:	f003 0310 	and.w	r3, r3, #16
 800ac72:	2b10      	cmp	r3, #16
 800ac74:	d11b      	bne.n	800acae <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	f06f 0210 	mvn.w	r2, #16
 800ac7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2208      	movs	r2, #8
 800ac84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	69db      	ldr	r3, [r3, #28]
 800ac8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d003      	beq.n	800ac9c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac94:	6878      	ldr	r0, [r7, #4]
 800ac96:	f000 f927 	bl	800aee8 <HAL_TIM_IC_CaptureCallback>
 800ac9a:	e005      	b.n	800aca8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f000 f919 	bl	800aed4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	f000 f92a 	bl	800aefc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2200      	movs	r2, #0
 800acac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	691b      	ldr	r3, [r3, #16]
 800acb4:	f003 0301 	and.w	r3, r3, #1
 800acb8:	2b01      	cmp	r3, #1
 800acba:	d10e      	bne.n	800acda <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	68db      	ldr	r3, [r3, #12]
 800acc2:	f003 0301 	and.w	r3, r3, #1
 800acc6:	2b01      	cmp	r3, #1
 800acc8:	d107      	bne.n	800acda <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	f06f 0201 	mvn.w	r2, #1
 800acd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f7f9 fd43 	bl	8004760 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	691b      	ldr	r3, [r3, #16]
 800ace0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ace4:	2b80      	cmp	r3, #128	; 0x80
 800ace6:	d10e      	bne.n	800ad06 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	68db      	ldr	r3, [r3, #12]
 800acee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800acf2:	2b80      	cmp	r3, #128	; 0x80
 800acf4:	d107      	bne.n	800ad06 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800acfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ad00:	6878      	ldr	r0, [r7, #4]
 800ad02:	f000 facf 	bl	800b2a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	691b      	ldr	r3, [r3, #16]
 800ad0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad10:	2b40      	cmp	r3, #64	; 0x40
 800ad12:	d10e      	bne.n	800ad32 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	68db      	ldr	r3, [r3, #12]
 800ad1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad1e:	2b40      	cmp	r3, #64	; 0x40
 800ad20:	d107      	bne.n	800ad32 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ad2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ad2c:	6878      	ldr	r0, [r7, #4]
 800ad2e:	f000 f8ef 	bl	800af10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	691b      	ldr	r3, [r3, #16]
 800ad38:	f003 0320 	and.w	r3, r3, #32
 800ad3c:	2b20      	cmp	r3, #32
 800ad3e:	d10e      	bne.n	800ad5e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	68db      	ldr	r3, [r3, #12]
 800ad46:	f003 0320 	and.w	r3, r3, #32
 800ad4a:	2b20      	cmp	r3, #32
 800ad4c:	d107      	bne.n	800ad5e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	f06f 0220 	mvn.w	r2, #32
 800ad56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 fa99 	bl	800b290 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ad5e:	bf00      	nop
 800ad60:	3708      	adds	r7, #8
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bd80      	pop	{r7, pc}

0800ad66 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ad66:	b580      	push	{r7, lr}
 800ad68:	b084      	sub	sp, #16
 800ad6a:	af00      	add	r7, sp, #0
 800ad6c:	6078      	str	r0, [r7, #4]
 800ad6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad76:	2b01      	cmp	r3, #1
 800ad78:	d101      	bne.n	800ad7e <HAL_TIM_ConfigClockSource+0x18>
 800ad7a:	2302      	movs	r3, #2
 800ad7c:	e0a6      	b.n	800aecc <HAL_TIM_ConfigClockSource+0x166>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	2201      	movs	r2, #1
 800ad82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2202      	movs	r2, #2
 800ad8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	689b      	ldr	r3, [r3, #8]
 800ad94:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ad9c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ada4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	68fa      	ldr	r2, [r7, #12]
 800adac:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	2b40      	cmp	r3, #64	; 0x40
 800adb4:	d067      	beq.n	800ae86 <HAL_TIM_ConfigClockSource+0x120>
 800adb6:	2b40      	cmp	r3, #64	; 0x40
 800adb8:	d80b      	bhi.n	800add2 <HAL_TIM_ConfigClockSource+0x6c>
 800adba:	2b10      	cmp	r3, #16
 800adbc:	d073      	beq.n	800aea6 <HAL_TIM_ConfigClockSource+0x140>
 800adbe:	2b10      	cmp	r3, #16
 800adc0:	d802      	bhi.n	800adc8 <HAL_TIM_ConfigClockSource+0x62>
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d06f      	beq.n	800aea6 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800adc6:	e078      	b.n	800aeba <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800adc8:	2b20      	cmp	r3, #32
 800adca:	d06c      	beq.n	800aea6 <HAL_TIM_ConfigClockSource+0x140>
 800adcc:	2b30      	cmp	r3, #48	; 0x30
 800adce:	d06a      	beq.n	800aea6 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800add0:	e073      	b.n	800aeba <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800add2:	2b70      	cmp	r3, #112	; 0x70
 800add4:	d00d      	beq.n	800adf2 <HAL_TIM_ConfigClockSource+0x8c>
 800add6:	2b70      	cmp	r3, #112	; 0x70
 800add8:	d804      	bhi.n	800ade4 <HAL_TIM_ConfigClockSource+0x7e>
 800adda:	2b50      	cmp	r3, #80	; 0x50
 800addc:	d033      	beq.n	800ae46 <HAL_TIM_ConfigClockSource+0xe0>
 800adde:	2b60      	cmp	r3, #96	; 0x60
 800ade0:	d041      	beq.n	800ae66 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800ade2:	e06a      	b.n	800aeba <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800ade4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ade8:	d066      	beq.n	800aeb8 <HAL_TIM_ConfigClockSource+0x152>
 800adea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800adee:	d017      	beq.n	800ae20 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800adf0:	e063      	b.n	800aeba <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	6818      	ldr	r0, [r3, #0]
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	6899      	ldr	r1, [r3, #8]
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	685a      	ldr	r2, [r3, #4]
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	68db      	ldr	r3, [r3, #12]
 800ae02:	f000 f9a9 	bl	800b158 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	689b      	ldr	r3, [r3, #8]
 800ae0c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ae14:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	68fa      	ldr	r2, [r7, #12]
 800ae1c:	609a      	str	r2, [r3, #8]
      break;
 800ae1e:	e04c      	b.n	800aeba <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	6818      	ldr	r0, [r3, #0]
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	6899      	ldr	r1, [r3, #8]
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	685a      	ldr	r2, [r3, #4]
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	68db      	ldr	r3, [r3, #12]
 800ae30:	f000 f992 	bl	800b158 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	689a      	ldr	r2, [r3, #8]
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ae42:	609a      	str	r2, [r3, #8]
      break;
 800ae44:	e039      	b.n	800aeba <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	6818      	ldr	r0, [r3, #0]
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	6859      	ldr	r1, [r3, #4]
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	68db      	ldr	r3, [r3, #12]
 800ae52:	461a      	mov	r2, r3
 800ae54:	f000 f906 	bl	800b064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	2150      	movs	r1, #80	; 0x50
 800ae5e:	4618      	mov	r0, r3
 800ae60:	f000 f95f 	bl	800b122 <TIM_ITRx_SetConfig>
      break;
 800ae64:	e029      	b.n	800aeba <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6818      	ldr	r0, [r3, #0]
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	6859      	ldr	r1, [r3, #4]
 800ae6e:	683b      	ldr	r3, [r7, #0]
 800ae70:	68db      	ldr	r3, [r3, #12]
 800ae72:	461a      	mov	r2, r3
 800ae74:	f000 f925 	bl	800b0c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	2160      	movs	r1, #96	; 0x60
 800ae7e:	4618      	mov	r0, r3
 800ae80:	f000 f94f 	bl	800b122 <TIM_ITRx_SetConfig>
      break;
 800ae84:	e019      	b.n	800aeba <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6818      	ldr	r0, [r3, #0]
 800ae8a:	683b      	ldr	r3, [r7, #0]
 800ae8c:	6859      	ldr	r1, [r3, #4]
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	68db      	ldr	r3, [r3, #12]
 800ae92:	461a      	mov	r2, r3
 800ae94:	f000 f8e6 	bl	800b064 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	2140      	movs	r1, #64	; 0x40
 800ae9e:	4618      	mov	r0, r3
 800aea0:	f000 f93f 	bl	800b122 <TIM_ITRx_SetConfig>
      break;
 800aea4:	e009      	b.n	800aeba <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681a      	ldr	r2, [r3, #0]
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	4619      	mov	r1, r3
 800aeb0:	4610      	mov	r0, r2
 800aeb2:	f000 f936 	bl	800b122 <TIM_ITRx_SetConfig>
      break;
 800aeb6:	e000      	b.n	800aeba <HAL_TIM_ConfigClockSource+0x154>
      break;
 800aeb8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	2201      	movs	r2, #1
 800aebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2200      	movs	r2, #0
 800aec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aeca:	2300      	movs	r3, #0
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3710      	adds	r7, #16
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}

0800aed4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aed4:	b480      	push	{r7}
 800aed6:	b083      	sub	sp, #12
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aedc:	bf00      	nop
 800aede:	370c      	adds	r7, #12
 800aee0:	46bd      	mov	sp, r7
 800aee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee6:	4770      	bx	lr

0800aee8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b083      	sub	sp, #12
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aef0:	bf00      	nop
 800aef2:	370c      	adds	r7, #12
 800aef4:	46bd      	mov	sp, r7
 800aef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefa:	4770      	bx	lr

0800aefc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aefc:	b480      	push	{r7}
 800aefe:	b083      	sub	sp, #12
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800af04:	bf00      	nop
 800af06:	370c      	adds	r7, #12
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr

0800af10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800af10:	b480      	push	{r7}
 800af12:	b083      	sub	sp, #12
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800af18:	bf00      	nop
 800af1a:	370c      	adds	r7, #12
 800af1c:	46bd      	mov	sp, r7
 800af1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af22:	4770      	bx	lr

0800af24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800af24:	b480      	push	{r7}
 800af26:	b085      	sub	sp, #20
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
 800af2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	4a40      	ldr	r2, [pc, #256]	; (800b038 <TIM_Base_SetConfig+0x114>)
 800af38:	4293      	cmp	r3, r2
 800af3a:	d013      	beq.n	800af64 <TIM_Base_SetConfig+0x40>
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af42:	d00f      	beq.n	800af64 <TIM_Base_SetConfig+0x40>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	4a3d      	ldr	r2, [pc, #244]	; (800b03c <TIM_Base_SetConfig+0x118>)
 800af48:	4293      	cmp	r3, r2
 800af4a:	d00b      	beq.n	800af64 <TIM_Base_SetConfig+0x40>
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	4a3c      	ldr	r2, [pc, #240]	; (800b040 <TIM_Base_SetConfig+0x11c>)
 800af50:	4293      	cmp	r3, r2
 800af52:	d007      	beq.n	800af64 <TIM_Base_SetConfig+0x40>
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	4a3b      	ldr	r2, [pc, #236]	; (800b044 <TIM_Base_SetConfig+0x120>)
 800af58:	4293      	cmp	r3, r2
 800af5a:	d003      	beq.n	800af64 <TIM_Base_SetConfig+0x40>
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	4a3a      	ldr	r2, [pc, #232]	; (800b048 <TIM_Base_SetConfig+0x124>)
 800af60:	4293      	cmp	r3, r2
 800af62:	d108      	bne.n	800af76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	685b      	ldr	r3, [r3, #4]
 800af70:	68fa      	ldr	r2, [r7, #12]
 800af72:	4313      	orrs	r3, r2
 800af74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	4a2f      	ldr	r2, [pc, #188]	; (800b038 <TIM_Base_SetConfig+0x114>)
 800af7a:	4293      	cmp	r3, r2
 800af7c:	d02b      	beq.n	800afd6 <TIM_Base_SetConfig+0xb2>
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af84:	d027      	beq.n	800afd6 <TIM_Base_SetConfig+0xb2>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	4a2c      	ldr	r2, [pc, #176]	; (800b03c <TIM_Base_SetConfig+0x118>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d023      	beq.n	800afd6 <TIM_Base_SetConfig+0xb2>
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	4a2b      	ldr	r2, [pc, #172]	; (800b040 <TIM_Base_SetConfig+0x11c>)
 800af92:	4293      	cmp	r3, r2
 800af94:	d01f      	beq.n	800afd6 <TIM_Base_SetConfig+0xb2>
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	4a2a      	ldr	r2, [pc, #168]	; (800b044 <TIM_Base_SetConfig+0x120>)
 800af9a:	4293      	cmp	r3, r2
 800af9c:	d01b      	beq.n	800afd6 <TIM_Base_SetConfig+0xb2>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	4a29      	ldr	r2, [pc, #164]	; (800b048 <TIM_Base_SetConfig+0x124>)
 800afa2:	4293      	cmp	r3, r2
 800afa4:	d017      	beq.n	800afd6 <TIM_Base_SetConfig+0xb2>
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	4a28      	ldr	r2, [pc, #160]	; (800b04c <TIM_Base_SetConfig+0x128>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d013      	beq.n	800afd6 <TIM_Base_SetConfig+0xb2>
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	4a27      	ldr	r2, [pc, #156]	; (800b050 <TIM_Base_SetConfig+0x12c>)
 800afb2:	4293      	cmp	r3, r2
 800afb4:	d00f      	beq.n	800afd6 <TIM_Base_SetConfig+0xb2>
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	4a26      	ldr	r2, [pc, #152]	; (800b054 <TIM_Base_SetConfig+0x130>)
 800afba:	4293      	cmp	r3, r2
 800afbc:	d00b      	beq.n	800afd6 <TIM_Base_SetConfig+0xb2>
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	4a25      	ldr	r2, [pc, #148]	; (800b058 <TIM_Base_SetConfig+0x134>)
 800afc2:	4293      	cmp	r3, r2
 800afc4:	d007      	beq.n	800afd6 <TIM_Base_SetConfig+0xb2>
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	4a24      	ldr	r2, [pc, #144]	; (800b05c <TIM_Base_SetConfig+0x138>)
 800afca:	4293      	cmp	r3, r2
 800afcc:	d003      	beq.n	800afd6 <TIM_Base_SetConfig+0xb2>
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	4a23      	ldr	r2, [pc, #140]	; (800b060 <TIM_Base_SetConfig+0x13c>)
 800afd2:	4293      	cmp	r3, r2
 800afd4:	d108      	bne.n	800afe8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800afdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	68db      	ldr	r3, [r3, #12]
 800afe2:	68fa      	ldr	r2, [r7, #12]
 800afe4:	4313      	orrs	r3, r2
 800afe6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	695b      	ldr	r3, [r3, #20]
 800aff2:	4313      	orrs	r3, r2
 800aff4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	68fa      	ldr	r2, [r7, #12]
 800affa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	689a      	ldr	r2, [r3, #8]
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	681a      	ldr	r2, [r3, #0]
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	4a0a      	ldr	r2, [pc, #40]	; (800b038 <TIM_Base_SetConfig+0x114>)
 800b010:	4293      	cmp	r3, r2
 800b012:	d003      	beq.n	800b01c <TIM_Base_SetConfig+0xf8>
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	4a0c      	ldr	r2, [pc, #48]	; (800b048 <TIM_Base_SetConfig+0x124>)
 800b018:	4293      	cmp	r3, r2
 800b01a:	d103      	bne.n	800b024 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	691a      	ldr	r2, [r3, #16]
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	2201      	movs	r2, #1
 800b028:	615a      	str	r2, [r3, #20]
}
 800b02a:	bf00      	nop
 800b02c:	3714      	adds	r7, #20
 800b02e:	46bd      	mov	sp, r7
 800b030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b034:	4770      	bx	lr
 800b036:	bf00      	nop
 800b038:	40010000 	.word	0x40010000
 800b03c:	40000400 	.word	0x40000400
 800b040:	40000800 	.word	0x40000800
 800b044:	40000c00 	.word	0x40000c00
 800b048:	40010400 	.word	0x40010400
 800b04c:	40014000 	.word	0x40014000
 800b050:	40014400 	.word	0x40014400
 800b054:	40014800 	.word	0x40014800
 800b058:	40001800 	.word	0x40001800
 800b05c:	40001c00 	.word	0x40001c00
 800b060:	40002000 	.word	0x40002000

0800b064 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b064:	b480      	push	{r7}
 800b066:	b087      	sub	sp, #28
 800b068:	af00      	add	r7, sp, #0
 800b06a:	60f8      	str	r0, [r7, #12]
 800b06c:	60b9      	str	r1, [r7, #8]
 800b06e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	6a1b      	ldr	r3, [r3, #32]
 800b074:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	6a1b      	ldr	r3, [r3, #32]
 800b07a:	f023 0201 	bic.w	r2, r3, #1
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	699b      	ldr	r3, [r3, #24]
 800b086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b088:	693b      	ldr	r3, [r7, #16]
 800b08a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b08e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	011b      	lsls	r3, r3, #4
 800b094:	693a      	ldr	r2, [r7, #16]
 800b096:	4313      	orrs	r3, r2
 800b098:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b09a:	697b      	ldr	r3, [r7, #20]
 800b09c:	f023 030a 	bic.w	r3, r3, #10
 800b0a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b0a2:	697a      	ldr	r2, [r7, #20]
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	4313      	orrs	r3, r2
 800b0a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	693a      	ldr	r2, [r7, #16]
 800b0ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	697a      	ldr	r2, [r7, #20]
 800b0b4:	621a      	str	r2, [r3, #32]
}
 800b0b6:	bf00      	nop
 800b0b8:	371c      	adds	r7, #28
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c0:	4770      	bx	lr

0800b0c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b0c2:	b480      	push	{r7}
 800b0c4:	b087      	sub	sp, #28
 800b0c6:	af00      	add	r7, sp, #0
 800b0c8:	60f8      	str	r0, [r7, #12]
 800b0ca:	60b9      	str	r1, [r7, #8]
 800b0cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	6a1b      	ldr	r3, [r3, #32]
 800b0d2:	f023 0210 	bic.w	r2, r3, #16
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	699b      	ldr	r3, [r3, #24]
 800b0de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	6a1b      	ldr	r3, [r3, #32]
 800b0e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b0e6:	697b      	ldr	r3, [r7, #20]
 800b0e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b0ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	031b      	lsls	r3, r3, #12
 800b0f2:	697a      	ldr	r2, [r7, #20]
 800b0f4:	4313      	orrs	r3, r2
 800b0f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b0f8:	693b      	ldr	r3, [r7, #16]
 800b0fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b0fe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	011b      	lsls	r3, r3, #4
 800b104:	693a      	ldr	r2, [r7, #16]
 800b106:	4313      	orrs	r3, r2
 800b108:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	697a      	ldr	r2, [r7, #20]
 800b10e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	693a      	ldr	r2, [r7, #16]
 800b114:	621a      	str	r2, [r3, #32]
}
 800b116:	bf00      	nop
 800b118:	371c      	adds	r7, #28
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr

0800b122 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b122:	b480      	push	{r7}
 800b124:	b085      	sub	sp, #20
 800b126:	af00      	add	r7, sp, #0
 800b128:	6078      	str	r0, [r7, #4]
 800b12a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	689b      	ldr	r3, [r3, #8]
 800b130:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b138:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b13a:	683a      	ldr	r2, [r7, #0]
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	4313      	orrs	r3, r2
 800b140:	f043 0307 	orr.w	r3, r3, #7
 800b144:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	68fa      	ldr	r2, [r7, #12]
 800b14a:	609a      	str	r2, [r3, #8]
}
 800b14c:	bf00      	nop
 800b14e:	3714      	adds	r7, #20
 800b150:	46bd      	mov	sp, r7
 800b152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b156:	4770      	bx	lr

0800b158 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b158:	b480      	push	{r7}
 800b15a:	b087      	sub	sp, #28
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	60f8      	str	r0, [r7, #12]
 800b160:	60b9      	str	r1, [r7, #8]
 800b162:	607a      	str	r2, [r7, #4]
 800b164:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	689b      	ldr	r3, [r3, #8]
 800b16a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b172:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	021a      	lsls	r2, r3, #8
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	431a      	orrs	r2, r3
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	4313      	orrs	r3, r2
 800b180:	697a      	ldr	r2, [r7, #20]
 800b182:	4313      	orrs	r3, r2
 800b184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	697a      	ldr	r2, [r7, #20]
 800b18a:	609a      	str	r2, [r3, #8]
}
 800b18c:	bf00      	nop
 800b18e:	371c      	adds	r7, #28
 800b190:	46bd      	mov	sp, r7
 800b192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b196:	4770      	bx	lr

0800b198 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b198:	b480      	push	{r7}
 800b19a:	b085      	sub	sp, #20
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
 800b1a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b1a8:	2b01      	cmp	r3, #1
 800b1aa:	d101      	bne.n	800b1b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b1ac:	2302      	movs	r3, #2
 800b1ae:	e05a      	b.n	800b266 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2201      	movs	r2, #1
 800b1b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2202      	movs	r2, #2
 800b1bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	685b      	ldr	r3, [r3, #4]
 800b1c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	689b      	ldr	r3, [r3, #8]
 800b1ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	68fa      	ldr	r2, [r7, #12]
 800b1de:	4313      	orrs	r3, r2
 800b1e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	68fa      	ldr	r2, [r7, #12]
 800b1e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	4a21      	ldr	r2, [pc, #132]	; (800b274 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b1f0:	4293      	cmp	r3, r2
 800b1f2:	d022      	beq.n	800b23a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b1fc:	d01d      	beq.n	800b23a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	4a1d      	ldr	r2, [pc, #116]	; (800b278 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b204:	4293      	cmp	r3, r2
 800b206:	d018      	beq.n	800b23a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	4a1b      	ldr	r2, [pc, #108]	; (800b27c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b20e:	4293      	cmp	r3, r2
 800b210:	d013      	beq.n	800b23a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	4a1a      	ldr	r2, [pc, #104]	; (800b280 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b218:	4293      	cmp	r3, r2
 800b21a:	d00e      	beq.n	800b23a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	4a18      	ldr	r2, [pc, #96]	; (800b284 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b222:	4293      	cmp	r3, r2
 800b224:	d009      	beq.n	800b23a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	4a17      	ldr	r2, [pc, #92]	; (800b288 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b22c:	4293      	cmp	r3, r2
 800b22e:	d004      	beq.n	800b23a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	4a15      	ldr	r2, [pc, #84]	; (800b28c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b236:	4293      	cmp	r3, r2
 800b238:	d10c      	bne.n	800b254 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b240:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b242:	683b      	ldr	r3, [r7, #0]
 800b244:	685b      	ldr	r3, [r3, #4]
 800b246:	68ba      	ldr	r2, [r7, #8]
 800b248:	4313      	orrs	r3, r2
 800b24a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	68ba      	ldr	r2, [r7, #8]
 800b252:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	2201      	movs	r2, #1
 800b258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2200      	movs	r2, #0
 800b260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b264:	2300      	movs	r3, #0
}
 800b266:	4618      	mov	r0, r3
 800b268:	3714      	adds	r7, #20
 800b26a:	46bd      	mov	sp, r7
 800b26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b270:	4770      	bx	lr
 800b272:	bf00      	nop
 800b274:	40010000 	.word	0x40010000
 800b278:	40000400 	.word	0x40000400
 800b27c:	40000800 	.word	0x40000800
 800b280:	40000c00 	.word	0x40000c00
 800b284:	40010400 	.word	0x40010400
 800b288:	40014000 	.word	0x40014000
 800b28c:	40001800 	.word	0x40001800

0800b290 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b290:	b480      	push	{r7}
 800b292:	b083      	sub	sp, #12
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b298:	bf00      	nop
 800b29a:	370c      	adds	r7, #12
 800b29c:	46bd      	mov	sp, r7
 800b29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a2:	4770      	bx	lr

0800b2a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b083      	sub	sp, #12
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b2ac:	bf00      	nop
 800b2ae:	370c      	adds	r7, #12
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b6:	4770      	bx	lr

0800b2b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b082      	sub	sp, #8
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d101      	bne.n	800b2ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	e03f      	b.n	800b34a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b2d0:	b2db      	uxtb	r3, r3
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d106      	bne.n	800b2e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2200      	movs	r2, #0
 800b2da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f7f9 fd02 	bl	8004ce8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2224      	movs	r2, #36	; 0x24
 800b2e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	68da      	ldr	r2, [r3, #12]
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b2fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b2fc:	6878      	ldr	r0, [r7, #4]
 800b2fe:	f000 fc6d 	bl	800bbdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	691a      	ldr	r2, [r3, #16]
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b310:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	695a      	ldr	r2, [r3, #20]
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b320:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	68da      	ldr	r2, [r3, #12]
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b330:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	2200      	movs	r2, #0
 800b336:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	2220      	movs	r2, #32
 800b33c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	2220      	movs	r2, #32
 800b344:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800b348:	2300      	movs	r3, #0
}
 800b34a:	4618      	mov	r0, r3
 800b34c:	3708      	adds	r7, #8
 800b34e:	46bd      	mov	sp, r7
 800b350:	bd80      	pop	{r7, pc}

0800b352 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b352:	b580      	push	{r7, lr}
 800b354:	b088      	sub	sp, #32
 800b356:	af02      	add	r7, sp, #8
 800b358:	60f8      	str	r0, [r7, #12]
 800b35a:	60b9      	str	r1, [r7, #8]
 800b35c:	603b      	str	r3, [r7, #0]
 800b35e:	4613      	mov	r3, r2
 800b360:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800b362:	2300      	movs	r3, #0
 800b364:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b36c:	b2db      	uxtb	r3, r3
 800b36e:	2b20      	cmp	r3, #32
 800b370:	f040 8083 	bne.w	800b47a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800b374:	68bb      	ldr	r3, [r7, #8]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d002      	beq.n	800b380 <HAL_UART_Transmit+0x2e>
 800b37a:	88fb      	ldrh	r3, [r7, #6]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d101      	bne.n	800b384 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800b380:	2301      	movs	r3, #1
 800b382:	e07b      	b.n	800b47c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b38a:	2b01      	cmp	r3, #1
 800b38c:	d101      	bne.n	800b392 <HAL_UART_Transmit+0x40>
 800b38e:	2302      	movs	r3, #2
 800b390:	e074      	b.n	800b47c <HAL_UART_Transmit+0x12a>
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	2201      	movs	r2, #1
 800b396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	2200      	movs	r2, #0
 800b39e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	2221      	movs	r2, #33	; 0x21
 800b3a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800b3a8:	f7fa fd38 	bl	8005e1c <HAL_GetTick>
 800b3ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	88fa      	ldrh	r2, [r7, #6]
 800b3b2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	88fa      	ldrh	r2, [r7, #6]
 800b3b8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	2200      	movs	r2, #0
 800b3be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800b3c2:	e042      	b.n	800b44a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b3c8:	b29b      	uxth	r3, r3
 800b3ca:	3b01      	subs	r3, #1
 800b3cc:	b29a      	uxth	r2, r3
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	689b      	ldr	r3, [r3, #8]
 800b3d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3da:	d122      	bne.n	800b422 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b3dc:	683b      	ldr	r3, [r7, #0]
 800b3de:	9300      	str	r3, [sp, #0]
 800b3e0:	697b      	ldr	r3, [r7, #20]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	2180      	movs	r1, #128	; 0x80
 800b3e6:	68f8      	ldr	r0, [r7, #12]
 800b3e8:	f000 fa76 	bl	800b8d8 <UART_WaitOnFlagUntilTimeout>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d001      	beq.n	800b3f6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800b3f2:	2303      	movs	r3, #3
 800b3f4:	e042      	b.n	800b47c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800b3f6:	68bb      	ldr	r3, [r7, #8]
 800b3f8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	881b      	ldrh	r3, [r3, #0]
 800b3fe:	461a      	mov	r2, r3
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b408:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	691b      	ldr	r3, [r3, #16]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d103      	bne.n	800b41a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800b412:	68bb      	ldr	r3, [r7, #8]
 800b414:	3302      	adds	r3, #2
 800b416:	60bb      	str	r3, [r7, #8]
 800b418:	e017      	b.n	800b44a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800b41a:	68bb      	ldr	r3, [r7, #8]
 800b41c:	3301      	adds	r3, #1
 800b41e:	60bb      	str	r3, [r7, #8]
 800b420:	e013      	b.n	800b44a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	9300      	str	r3, [sp, #0]
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	2200      	movs	r2, #0
 800b42a:	2180      	movs	r1, #128	; 0x80
 800b42c:	68f8      	ldr	r0, [r7, #12]
 800b42e:	f000 fa53 	bl	800b8d8 <UART_WaitOnFlagUntilTimeout>
 800b432:	4603      	mov	r3, r0
 800b434:	2b00      	cmp	r3, #0
 800b436:	d001      	beq.n	800b43c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800b438:	2303      	movs	r3, #3
 800b43a:	e01f      	b.n	800b47c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	1c5a      	adds	r2, r3, #1
 800b440:	60ba      	str	r2, [r7, #8]
 800b442:	781a      	ldrb	r2, [r3, #0]
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b44e:	b29b      	uxth	r3, r3
 800b450:	2b00      	cmp	r3, #0
 800b452:	d1b7      	bne.n	800b3c4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	9300      	str	r3, [sp, #0]
 800b458:	697b      	ldr	r3, [r7, #20]
 800b45a:	2200      	movs	r2, #0
 800b45c:	2140      	movs	r1, #64	; 0x40
 800b45e:	68f8      	ldr	r0, [r7, #12]
 800b460:	f000 fa3a 	bl	800b8d8 <UART_WaitOnFlagUntilTimeout>
 800b464:	4603      	mov	r3, r0
 800b466:	2b00      	cmp	r3, #0
 800b468:	d001      	beq.n	800b46e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800b46a:	2303      	movs	r3, #3
 800b46c:	e006      	b.n	800b47c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	2220      	movs	r2, #32
 800b472:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800b476:	2300      	movs	r3, #0
 800b478:	e000      	b.n	800b47c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800b47a:	2302      	movs	r3, #2
  }
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	3718      	adds	r7, #24
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}

0800b484 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b086      	sub	sp, #24
 800b488:	af00      	add	r7, sp, #0
 800b48a:	60f8      	str	r0, [r7, #12]
 800b48c:	60b9      	str	r1, [r7, #8]
 800b48e:	4613      	mov	r3, r2
 800b490:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b498:	b2db      	uxtb	r3, r3
 800b49a:	2b20      	cmp	r3, #32
 800b49c:	d166      	bne.n	800b56c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800b49e:	68bb      	ldr	r3, [r7, #8]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d002      	beq.n	800b4aa <HAL_UART_Receive_DMA+0x26>
 800b4a4:	88fb      	ldrh	r3, [r7, #6]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d101      	bne.n	800b4ae <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	e05f      	b.n	800b56e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b4b4:	2b01      	cmp	r3, #1
 800b4b6:	d101      	bne.n	800b4bc <HAL_UART_Receive_DMA+0x38>
 800b4b8:	2302      	movs	r3, #2
 800b4ba:	e058      	b.n	800b56e <HAL_UART_Receive_DMA+0xea>
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	2201      	movs	r2, #1
 800b4c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800b4c4:	68ba      	ldr	r2, [r7, #8]
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	88fa      	ldrh	r2, [r7, #6]
 800b4ce:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	2222      	movs	r2, #34	; 0x22
 800b4da:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4e2:	4a25      	ldr	r2, [pc, #148]	; (800b578 <HAL_UART_Receive_DMA+0xf4>)
 800b4e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4ea:	4a24      	ldr	r2, [pc, #144]	; (800b57c <HAL_UART_Receive_DMA+0xf8>)
 800b4ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4f2:	4a23      	ldr	r2, [pc, #140]	; (800b580 <HAL_UART_Receive_DMA+0xfc>)
 800b4f4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800b4fe:	f107 0308 	add.w	r3, r7, #8
 800b502:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	3304      	adds	r3, #4
 800b50e:	4619      	mov	r1, r3
 800b510:	697b      	ldr	r3, [r7, #20]
 800b512:	681a      	ldr	r2, [r3, #0]
 800b514:	88fb      	ldrh	r3, [r7, #6]
 800b516:	f7fa feb9 	bl	800628c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800b51a:	2300      	movs	r3, #0
 800b51c:	613b      	str	r3, [r7, #16]
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	613b      	str	r3, [r7, #16]
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	685b      	ldr	r3, [r3, #4]
 800b52c:	613b      	str	r3, [r7, #16]
 800b52e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	2200      	movs	r2, #0
 800b534:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	68da      	ldr	r2, [r3, #12]
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b546:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	695a      	ldr	r2, [r3, #20]
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	f042 0201 	orr.w	r2, r2, #1
 800b556:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	695a      	ldr	r2, [r3, #20]
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b566:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800b568:	2300      	movs	r3, #0
 800b56a:	e000      	b.n	800b56e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800b56c:	2302      	movs	r3, #2
  }
}
 800b56e:	4618      	mov	r0, r3
 800b570:	3718      	adds	r7, #24
 800b572:	46bd      	mov	sp, r7
 800b574:	bd80      	pop	{r7, pc}
 800b576:	bf00      	nop
 800b578:	0800b7c1 	.word	0x0800b7c1
 800b57c:	0800b829 	.word	0x0800b829
 800b580:	0800b845 	.word	0x0800b845

0800b584 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b088      	sub	sp, #32
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	68db      	ldr	r3, [r3, #12]
 800b59a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	695b      	ldr	r3, [r3, #20]
 800b5a2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800b5a8:	2300      	movs	r3, #0
 800b5aa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b5ac:	69fb      	ldr	r3, [r7, #28]
 800b5ae:	f003 030f 	and.w	r3, r3, #15
 800b5b2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800b5b4:	693b      	ldr	r3, [r7, #16]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d10d      	bne.n	800b5d6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b5ba:	69fb      	ldr	r3, [r7, #28]
 800b5bc:	f003 0320 	and.w	r3, r3, #32
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d008      	beq.n	800b5d6 <HAL_UART_IRQHandler+0x52>
 800b5c4:	69bb      	ldr	r3, [r7, #24]
 800b5c6:	f003 0320 	and.w	r3, r3, #32
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d003      	beq.n	800b5d6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800b5ce:	6878      	ldr	r0, [r7, #4]
 800b5d0:	f000 fa82 	bl	800bad8 <UART_Receive_IT>
      return;
 800b5d4:	e0d1      	b.n	800b77a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b5d6:	693b      	ldr	r3, [r7, #16]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	f000 80b0 	beq.w	800b73e <HAL_UART_IRQHandler+0x1ba>
 800b5de:	697b      	ldr	r3, [r7, #20]
 800b5e0:	f003 0301 	and.w	r3, r3, #1
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d105      	bne.n	800b5f4 <HAL_UART_IRQHandler+0x70>
 800b5e8:	69bb      	ldr	r3, [r7, #24]
 800b5ea:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	f000 80a5 	beq.w	800b73e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b5f4:	69fb      	ldr	r3, [r7, #28]
 800b5f6:	f003 0301 	and.w	r3, r3, #1
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d00a      	beq.n	800b614 <HAL_UART_IRQHandler+0x90>
 800b5fe:	69bb      	ldr	r3, [r7, #24]
 800b600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b604:	2b00      	cmp	r3, #0
 800b606:	d005      	beq.n	800b614 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b60c:	f043 0201 	orr.w	r2, r3, #1
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b614:	69fb      	ldr	r3, [r7, #28]
 800b616:	f003 0304 	and.w	r3, r3, #4
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d00a      	beq.n	800b634 <HAL_UART_IRQHandler+0xb0>
 800b61e:	697b      	ldr	r3, [r7, #20]
 800b620:	f003 0301 	and.w	r3, r3, #1
 800b624:	2b00      	cmp	r3, #0
 800b626:	d005      	beq.n	800b634 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b62c:	f043 0202 	orr.w	r2, r3, #2
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b634:	69fb      	ldr	r3, [r7, #28]
 800b636:	f003 0302 	and.w	r3, r3, #2
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d00a      	beq.n	800b654 <HAL_UART_IRQHandler+0xd0>
 800b63e:	697b      	ldr	r3, [r7, #20]
 800b640:	f003 0301 	and.w	r3, r3, #1
 800b644:	2b00      	cmp	r3, #0
 800b646:	d005      	beq.n	800b654 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b64c:	f043 0204 	orr.w	r2, r3, #4
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800b654:	69fb      	ldr	r3, [r7, #28]
 800b656:	f003 0308 	and.w	r3, r3, #8
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d00f      	beq.n	800b67e <HAL_UART_IRQHandler+0xfa>
 800b65e:	69bb      	ldr	r3, [r7, #24]
 800b660:	f003 0320 	and.w	r3, r3, #32
 800b664:	2b00      	cmp	r3, #0
 800b666:	d104      	bne.n	800b672 <HAL_UART_IRQHandler+0xee>
 800b668:	697b      	ldr	r3, [r7, #20]
 800b66a:	f003 0301 	and.w	r3, r3, #1
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d005      	beq.n	800b67e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b676:	f043 0208 	orr.w	r2, r3, #8
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b682:	2b00      	cmp	r3, #0
 800b684:	d078      	beq.n	800b778 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b686:	69fb      	ldr	r3, [r7, #28]
 800b688:	f003 0320 	and.w	r3, r3, #32
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d007      	beq.n	800b6a0 <HAL_UART_IRQHandler+0x11c>
 800b690:	69bb      	ldr	r3, [r7, #24]
 800b692:	f003 0320 	and.w	r3, r3, #32
 800b696:	2b00      	cmp	r3, #0
 800b698:	d002      	beq.n	800b6a0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800b69a:	6878      	ldr	r0, [r7, #4]
 800b69c:	f000 fa1c 	bl	800bad8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	695b      	ldr	r3, [r3, #20]
 800b6a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6aa:	2b40      	cmp	r3, #64	; 0x40
 800b6ac:	bf0c      	ite	eq
 800b6ae:	2301      	moveq	r3, #1
 800b6b0:	2300      	movne	r3, #0
 800b6b2:	b2db      	uxtb	r3, r3
 800b6b4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6ba:	f003 0308 	and.w	r3, r3, #8
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d102      	bne.n	800b6c8 <HAL_UART_IRQHandler+0x144>
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d031      	beq.n	800b72c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f000 f965 	bl	800b998 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	695b      	ldr	r3, [r3, #20]
 800b6d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6d8:	2b40      	cmp	r3, #64	; 0x40
 800b6da:	d123      	bne.n	800b724 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	695a      	ldr	r2, [r3, #20]
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b6ea:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d013      	beq.n	800b71c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6f8:	4a21      	ldr	r2, [pc, #132]	; (800b780 <HAL_UART_IRQHandler+0x1fc>)
 800b6fa:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b700:	4618      	mov	r0, r3
 800b702:	f7fa fe1b 	bl	800633c <HAL_DMA_Abort_IT>
 800b706:	4603      	mov	r3, r0
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d016      	beq.n	800b73a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b710:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b712:	687a      	ldr	r2, [r7, #4]
 800b714:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b716:	4610      	mov	r0, r2
 800b718:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b71a:	e00e      	b.n	800b73a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b71c:	6878      	ldr	r0, [r7, #4]
 800b71e:	f000 f845 	bl	800b7ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b722:	e00a      	b.n	800b73a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f000 f841 	bl	800b7ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b72a:	e006      	b.n	800b73a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b72c:	6878      	ldr	r0, [r7, #4]
 800b72e:	f000 f83d 	bl	800b7ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2200      	movs	r2, #0
 800b736:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800b738:	e01e      	b.n	800b778 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b73a:	bf00      	nop
    return;
 800b73c:	e01c      	b.n	800b778 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b73e:	69fb      	ldr	r3, [r7, #28]
 800b740:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b744:	2b00      	cmp	r3, #0
 800b746:	d008      	beq.n	800b75a <HAL_UART_IRQHandler+0x1d6>
 800b748:	69bb      	ldr	r3, [r7, #24]
 800b74a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d003      	beq.n	800b75a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800b752:	6878      	ldr	r0, [r7, #4]
 800b754:	f000 f952 	bl	800b9fc <UART_Transmit_IT>
    return;
 800b758:	e00f      	b.n	800b77a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b75a:	69fb      	ldr	r3, [r7, #28]
 800b75c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b760:	2b00      	cmp	r3, #0
 800b762:	d00a      	beq.n	800b77a <HAL_UART_IRQHandler+0x1f6>
 800b764:	69bb      	ldr	r3, [r7, #24]
 800b766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d005      	beq.n	800b77a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f000 f99a 	bl	800baa8 <UART_EndTransmit_IT>
    return;
 800b774:	bf00      	nop
 800b776:	e000      	b.n	800b77a <HAL_UART_IRQHandler+0x1f6>
    return;
 800b778:	bf00      	nop
  }
}
 800b77a:	3720      	adds	r7, #32
 800b77c:	46bd      	mov	sp, r7
 800b77e:	bd80      	pop	{r7, pc}
 800b780:	0800b9d5 	.word	0x0800b9d5

0800b784 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b784:	b480      	push	{r7}
 800b786:	b083      	sub	sp, #12
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b78c:	bf00      	nop
 800b78e:	370c      	adds	r7, #12
 800b790:	46bd      	mov	sp, r7
 800b792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b796:	4770      	bx	lr

0800b798 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b798:	b480      	push	{r7}
 800b79a:	b083      	sub	sp, #12
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b7a0:	bf00      	nop
 800b7a2:	370c      	adds	r7, #12
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7aa:	4770      	bx	lr

0800b7ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b7ac:	b480      	push	{r7}
 800b7ae:	b083      	sub	sp, #12
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b7b4:	bf00      	nop
 800b7b6:	370c      	adds	r7, #12
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7be:	4770      	bx	lr

0800b7c0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b084      	sub	sp, #16
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7cc:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d11e      	bne.n	800b81a <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	2200      	movs	r2, #0
 800b7e0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	68da      	ldr	r2, [r3, #12]
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b7f0:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	695a      	ldr	r2, [r3, #20]
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	f022 0201 	bic.w	r2, r2, #1
 800b800:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	695a      	ldr	r2, [r3, #20]
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b810:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	2220      	movs	r2, #32
 800b816:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800b81a:	68f8      	ldr	r0, [r7, #12]
 800b81c:	f7f8 fda2 	bl	8004364 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b820:	bf00      	nop
 800b822:	3710      	adds	r7, #16
 800b824:	46bd      	mov	sp, r7
 800b826:	bd80      	pop	{r7, pc}

0800b828 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b084      	sub	sp, #16
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b834:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800b836:	68f8      	ldr	r0, [r7, #12]
 800b838:	f7ff ffae 	bl	800b798 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b83c:	bf00      	nop
 800b83e:	3710      	adds	r7, #16
 800b840:	46bd      	mov	sp, r7
 800b842:	bd80      	pop	{r7, pc}

0800b844 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b084      	sub	sp, #16
 800b848:	af00      	add	r7, sp, #0
 800b84a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b84c:	2300      	movs	r3, #0
 800b84e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b854:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	695b      	ldr	r3, [r3, #20]
 800b85c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b860:	2b80      	cmp	r3, #128	; 0x80
 800b862:	bf0c      	ite	eq
 800b864:	2301      	moveq	r3, #1
 800b866:	2300      	movne	r3, #0
 800b868:	b2db      	uxtb	r3, r3
 800b86a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b872:	b2db      	uxtb	r3, r3
 800b874:	2b21      	cmp	r3, #33	; 0x21
 800b876:	d108      	bne.n	800b88a <UART_DMAError+0x46>
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d005      	beq.n	800b88a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	2200      	movs	r2, #0
 800b882:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b884:	68b8      	ldr	r0, [r7, #8]
 800b886:	f000 f871 	bl	800b96c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b88a:	68bb      	ldr	r3, [r7, #8]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	695b      	ldr	r3, [r3, #20]
 800b890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b894:	2b40      	cmp	r3, #64	; 0x40
 800b896:	bf0c      	ite	eq
 800b898:	2301      	moveq	r3, #1
 800b89a:	2300      	movne	r3, #0
 800b89c:	b2db      	uxtb	r3, r3
 800b89e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b8a0:	68bb      	ldr	r3, [r7, #8]
 800b8a2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b8a6:	b2db      	uxtb	r3, r3
 800b8a8:	2b22      	cmp	r3, #34	; 0x22
 800b8aa:	d108      	bne.n	800b8be <UART_DMAError+0x7a>
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d005      	beq.n	800b8be <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b8b2:	68bb      	ldr	r3, [r7, #8]
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b8b8:	68b8      	ldr	r0, [r7, #8]
 800b8ba:	f000 f86d 	bl	800b998 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8c2:	f043 0210 	orr.w	r2, r3, #16
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b8ca:	68b8      	ldr	r0, [r7, #8]
 800b8cc:	f7ff ff6e 	bl	800b7ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b8d0:	bf00      	nop
 800b8d2:	3710      	adds	r7, #16
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bd80      	pop	{r7, pc}

0800b8d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800b8d8:	b580      	push	{r7, lr}
 800b8da:	b084      	sub	sp, #16
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	60f8      	str	r0, [r7, #12]
 800b8e0:	60b9      	str	r1, [r7, #8]
 800b8e2:	603b      	str	r3, [r7, #0]
 800b8e4:	4613      	mov	r3, r2
 800b8e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b8e8:	e02c      	b.n	800b944 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b8ea:	69bb      	ldr	r3, [r7, #24]
 800b8ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8f0:	d028      	beq.n	800b944 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b8f2:	69bb      	ldr	r3, [r7, #24]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d007      	beq.n	800b908 <UART_WaitOnFlagUntilTimeout+0x30>
 800b8f8:	f7fa fa90 	bl	8005e1c <HAL_GetTick>
 800b8fc:	4602      	mov	r2, r0
 800b8fe:	683b      	ldr	r3, [r7, #0]
 800b900:	1ad3      	subs	r3, r2, r3
 800b902:	69ba      	ldr	r2, [r7, #24]
 800b904:	429a      	cmp	r2, r3
 800b906:	d21d      	bcs.n	800b944 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	68da      	ldr	r2, [r3, #12]
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b916:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	695a      	ldr	r2, [r3, #20]
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	f022 0201 	bic.w	r2, r2, #1
 800b926:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	2220      	movs	r2, #32
 800b92c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	2220      	movs	r2, #32
 800b934:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	2200      	movs	r2, #0
 800b93c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800b940:	2303      	movs	r3, #3
 800b942:	e00f      	b.n	800b964 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	681a      	ldr	r2, [r3, #0]
 800b94a:	68bb      	ldr	r3, [r7, #8]
 800b94c:	4013      	ands	r3, r2
 800b94e:	68ba      	ldr	r2, [r7, #8]
 800b950:	429a      	cmp	r2, r3
 800b952:	bf0c      	ite	eq
 800b954:	2301      	moveq	r3, #1
 800b956:	2300      	movne	r3, #0
 800b958:	b2db      	uxtb	r3, r3
 800b95a:	461a      	mov	r2, r3
 800b95c:	79fb      	ldrb	r3, [r7, #7]
 800b95e:	429a      	cmp	r2, r3
 800b960:	d0c3      	beq.n	800b8ea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b962:	2300      	movs	r3, #0
}
 800b964:	4618      	mov	r0, r3
 800b966:	3710      	adds	r7, #16
 800b968:	46bd      	mov	sp, r7
 800b96a:	bd80      	pop	{r7, pc}

0800b96c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b96c:	b480      	push	{r7}
 800b96e:	b083      	sub	sp, #12
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	68da      	ldr	r2, [r3, #12]
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b982:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2220      	movs	r2, #32
 800b988:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800b98c:	bf00      	nop
 800b98e:	370c      	adds	r7, #12
 800b990:	46bd      	mov	sp, r7
 800b992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b996:	4770      	bx	lr

0800b998 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b998:	b480      	push	{r7}
 800b99a:	b083      	sub	sp, #12
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	68da      	ldr	r2, [r3, #12]
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b9ae:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	695a      	ldr	r2, [r3, #20]
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	f022 0201 	bic.w	r2, r2, #1
 800b9be:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2220      	movs	r2, #32
 800b9c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b9c8:	bf00      	nop
 800b9ca:	370c      	adds	r7, #12
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d2:	4770      	bx	lr

0800b9d4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b9d4:	b580      	push	{r7, lr}
 800b9d6:	b084      	sub	sp, #16
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b9ee:	68f8      	ldr	r0, [r7, #12]
 800b9f0:	f7ff fedc 	bl	800b7ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b9f4:	bf00      	nop
 800b9f6:	3710      	adds	r7, #16
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	bd80      	pop	{r7, pc}

0800b9fc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b085      	sub	sp, #20
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ba0a:	b2db      	uxtb	r3, r3
 800ba0c:	2b21      	cmp	r3, #33	; 0x21
 800ba0e:	d144      	bne.n	800ba9a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	689b      	ldr	r3, [r3, #8]
 800ba14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba18:	d11a      	bne.n	800ba50 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	6a1b      	ldr	r3, [r3, #32]
 800ba1e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	881b      	ldrh	r3, [r3, #0]
 800ba24:	461a      	mov	r2, r3
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ba2e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	691b      	ldr	r3, [r3, #16]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d105      	bne.n	800ba44 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	6a1b      	ldr	r3, [r3, #32]
 800ba3c:	1c9a      	adds	r2, r3, #2
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	621a      	str	r2, [r3, #32]
 800ba42:	e00e      	b.n	800ba62 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	6a1b      	ldr	r3, [r3, #32]
 800ba48:	1c5a      	adds	r2, r3, #1
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	621a      	str	r2, [r3, #32]
 800ba4e:	e008      	b.n	800ba62 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	6a1b      	ldr	r3, [r3, #32]
 800ba54:	1c59      	adds	r1, r3, #1
 800ba56:	687a      	ldr	r2, [r7, #4]
 800ba58:	6211      	str	r1, [r2, #32]
 800ba5a:	781a      	ldrb	r2, [r3, #0]
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ba66:	b29b      	uxth	r3, r3
 800ba68:	3b01      	subs	r3, #1
 800ba6a:	b29b      	uxth	r3, r3
 800ba6c:	687a      	ldr	r2, [r7, #4]
 800ba6e:	4619      	mov	r1, r3
 800ba70:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d10f      	bne.n	800ba96 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	68da      	ldr	r2, [r3, #12]
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ba84:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	68da      	ldr	r2, [r3, #12]
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ba94:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ba96:	2300      	movs	r3, #0
 800ba98:	e000      	b.n	800ba9c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800ba9a:	2302      	movs	r3, #2
  }
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	3714      	adds	r7, #20
 800baa0:	46bd      	mov	sp, r7
 800baa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa6:	4770      	bx	lr

0800baa8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b082      	sub	sp, #8
 800baac:	af00      	add	r7, sp, #0
 800baae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	68da      	ldr	r2, [r3, #12]
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800babe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2220      	movs	r2, #32
 800bac4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bac8:	6878      	ldr	r0, [r7, #4]
 800baca:	f7ff fe5b 	bl	800b784 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800bace:	2300      	movs	r3, #0
}
 800bad0:	4618      	mov	r0, r3
 800bad2:	3708      	adds	r7, #8
 800bad4:	46bd      	mov	sp, r7
 800bad6:	bd80      	pop	{r7, pc}

0800bad8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800bad8:	b580      	push	{r7, lr}
 800bada:	b084      	sub	sp, #16
 800badc:	af00      	add	r7, sp, #0
 800bade:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800bae6:	b2db      	uxtb	r3, r3
 800bae8:	2b22      	cmp	r3, #34	; 0x22
 800baea:	d171      	bne.n	800bbd0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	689b      	ldr	r3, [r3, #8]
 800baf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800baf4:	d123      	bne.n	800bb3e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bafa:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	691b      	ldr	r3, [r3, #16]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d10e      	bne.n	800bb22 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	685b      	ldr	r3, [r3, #4]
 800bb0a:	b29b      	uxth	r3, r3
 800bb0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb10:	b29a      	uxth	r2, r3
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb1a:	1c9a      	adds	r2, r3, #2
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	629a      	str	r2, [r3, #40]	; 0x28
 800bb20:	e029      	b.n	800bb76 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	685b      	ldr	r3, [r3, #4]
 800bb28:	b29b      	uxth	r3, r3
 800bb2a:	b2db      	uxtb	r3, r3
 800bb2c:	b29a      	uxth	r2, r3
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb36:	1c5a      	adds	r2, r3, #1
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	629a      	str	r2, [r3, #40]	; 0x28
 800bb3c:	e01b      	b.n	800bb76 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	691b      	ldr	r3, [r3, #16]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d10a      	bne.n	800bb5c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	6858      	ldr	r0, [r3, #4]
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb50:	1c59      	adds	r1, r3, #1
 800bb52:	687a      	ldr	r2, [r7, #4]
 800bb54:	6291      	str	r1, [r2, #40]	; 0x28
 800bb56:	b2c2      	uxtb	r2, r0
 800bb58:	701a      	strb	r2, [r3, #0]
 800bb5a:	e00c      	b.n	800bb76 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	685b      	ldr	r3, [r3, #4]
 800bb62:	b2da      	uxtb	r2, r3
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb68:	1c58      	adds	r0, r3, #1
 800bb6a:	6879      	ldr	r1, [r7, #4]
 800bb6c:	6288      	str	r0, [r1, #40]	; 0x28
 800bb6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800bb72:	b2d2      	uxtb	r2, r2
 800bb74:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800bb7a:	b29b      	uxth	r3, r3
 800bb7c:	3b01      	subs	r3, #1
 800bb7e:	b29b      	uxth	r3, r3
 800bb80:	687a      	ldr	r2, [r7, #4]
 800bb82:	4619      	mov	r1, r3
 800bb84:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d120      	bne.n	800bbcc <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	68da      	ldr	r2, [r3, #12]
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	f022 0220 	bic.w	r2, r2, #32
 800bb98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	68da      	ldr	r2, [r3, #12]
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bba8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	695a      	ldr	r2, [r3, #20]
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	f022 0201 	bic.w	r2, r2, #1
 800bbb8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2220      	movs	r2, #32
 800bbbe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f7f8 fbce 	bl	8004364 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800bbc8:	2300      	movs	r3, #0
 800bbca:	e002      	b.n	800bbd2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800bbcc:	2300      	movs	r3, #0
 800bbce:	e000      	b.n	800bbd2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800bbd0:	2302      	movs	r3, #2
  }
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3710      	adds	r7, #16
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}
	...

0800bbdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bbdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbe0:	b085      	sub	sp, #20
 800bbe2:	af00      	add	r7, sp, #0
 800bbe4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	691b      	ldr	r3, [r3, #16]
 800bbec:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	68da      	ldr	r2, [r3, #12]
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	430a      	orrs	r2, r1
 800bbfa:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	689a      	ldr	r2, [r3, #8]
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	691b      	ldr	r3, [r3, #16]
 800bc04:	431a      	orrs	r2, r3
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	695b      	ldr	r3, [r3, #20]
 800bc0a:	431a      	orrs	r2, r3
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	69db      	ldr	r3, [r3, #28]
 800bc10:	4313      	orrs	r3, r2
 800bc12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	68db      	ldr	r3, [r3, #12]
 800bc1a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800bc1e:	f023 030c 	bic.w	r3, r3, #12
 800bc22:	687a      	ldr	r2, [r7, #4]
 800bc24:	6812      	ldr	r2, [r2, #0]
 800bc26:	68f9      	ldr	r1, [r7, #12]
 800bc28:	430b      	orrs	r3, r1
 800bc2a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	695b      	ldr	r3, [r3, #20]
 800bc32:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	699a      	ldr	r2, [r3, #24]
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	430a      	orrs	r2, r1
 800bc40:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	69db      	ldr	r3, [r3, #28]
 800bc46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc4a:	f040 818b 	bne.w	800bf64 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	4ac1      	ldr	r2, [pc, #772]	; (800bf58 <UART_SetConfig+0x37c>)
 800bc54:	4293      	cmp	r3, r2
 800bc56:	d005      	beq.n	800bc64 <UART_SetConfig+0x88>
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	4abf      	ldr	r2, [pc, #764]	; (800bf5c <UART_SetConfig+0x380>)
 800bc5e:	4293      	cmp	r3, r2
 800bc60:	f040 80bd 	bne.w	800bdde <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800bc64:	f7fd ff1a 	bl	8009a9c <HAL_RCC_GetPCLK2Freq>
 800bc68:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bc6a:	68bb      	ldr	r3, [r7, #8]
 800bc6c:	461d      	mov	r5, r3
 800bc6e:	f04f 0600 	mov.w	r6, #0
 800bc72:	46a8      	mov	r8, r5
 800bc74:	46b1      	mov	r9, r6
 800bc76:	eb18 0308 	adds.w	r3, r8, r8
 800bc7a:	eb49 0409 	adc.w	r4, r9, r9
 800bc7e:	4698      	mov	r8, r3
 800bc80:	46a1      	mov	r9, r4
 800bc82:	eb18 0805 	adds.w	r8, r8, r5
 800bc86:	eb49 0906 	adc.w	r9, r9, r6
 800bc8a:	f04f 0100 	mov.w	r1, #0
 800bc8e:	f04f 0200 	mov.w	r2, #0
 800bc92:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800bc96:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800bc9a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800bc9e:	4688      	mov	r8, r1
 800bca0:	4691      	mov	r9, r2
 800bca2:	eb18 0005 	adds.w	r0, r8, r5
 800bca6:	eb49 0106 	adc.w	r1, r9, r6
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	685b      	ldr	r3, [r3, #4]
 800bcae:	461d      	mov	r5, r3
 800bcb0:	f04f 0600 	mov.w	r6, #0
 800bcb4:	196b      	adds	r3, r5, r5
 800bcb6:	eb46 0406 	adc.w	r4, r6, r6
 800bcba:	461a      	mov	r2, r3
 800bcbc:	4623      	mov	r3, r4
 800bcbe:	f7f4 ff15 	bl	8000aec <__aeabi_uldivmod>
 800bcc2:	4603      	mov	r3, r0
 800bcc4:	460c      	mov	r4, r1
 800bcc6:	461a      	mov	r2, r3
 800bcc8:	4ba5      	ldr	r3, [pc, #660]	; (800bf60 <UART_SetConfig+0x384>)
 800bcca:	fba3 2302 	umull	r2, r3, r3, r2
 800bcce:	095b      	lsrs	r3, r3, #5
 800bcd0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800bcd4:	68bb      	ldr	r3, [r7, #8]
 800bcd6:	461d      	mov	r5, r3
 800bcd8:	f04f 0600 	mov.w	r6, #0
 800bcdc:	46a9      	mov	r9, r5
 800bcde:	46b2      	mov	sl, r6
 800bce0:	eb19 0309 	adds.w	r3, r9, r9
 800bce4:	eb4a 040a 	adc.w	r4, sl, sl
 800bce8:	4699      	mov	r9, r3
 800bcea:	46a2      	mov	sl, r4
 800bcec:	eb19 0905 	adds.w	r9, r9, r5
 800bcf0:	eb4a 0a06 	adc.w	sl, sl, r6
 800bcf4:	f04f 0100 	mov.w	r1, #0
 800bcf8:	f04f 0200 	mov.w	r2, #0
 800bcfc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bd00:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bd04:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bd08:	4689      	mov	r9, r1
 800bd0a:	4692      	mov	sl, r2
 800bd0c:	eb19 0005 	adds.w	r0, r9, r5
 800bd10:	eb4a 0106 	adc.w	r1, sl, r6
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	685b      	ldr	r3, [r3, #4]
 800bd18:	461d      	mov	r5, r3
 800bd1a:	f04f 0600 	mov.w	r6, #0
 800bd1e:	196b      	adds	r3, r5, r5
 800bd20:	eb46 0406 	adc.w	r4, r6, r6
 800bd24:	461a      	mov	r2, r3
 800bd26:	4623      	mov	r3, r4
 800bd28:	f7f4 fee0 	bl	8000aec <__aeabi_uldivmod>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	460c      	mov	r4, r1
 800bd30:	461a      	mov	r2, r3
 800bd32:	4b8b      	ldr	r3, [pc, #556]	; (800bf60 <UART_SetConfig+0x384>)
 800bd34:	fba3 1302 	umull	r1, r3, r3, r2
 800bd38:	095b      	lsrs	r3, r3, #5
 800bd3a:	2164      	movs	r1, #100	; 0x64
 800bd3c:	fb01 f303 	mul.w	r3, r1, r3
 800bd40:	1ad3      	subs	r3, r2, r3
 800bd42:	00db      	lsls	r3, r3, #3
 800bd44:	3332      	adds	r3, #50	; 0x32
 800bd46:	4a86      	ldr	r2, [pc, #536]	; (800bf60 <UART_SetConfig+0x384>)
 800bd48:	fba2 2303 	umull	r2, r3, r2, r3
 800bd4c:	095b      	lsrs	r3, r3, #5
 800bd4e:	005b      	lsls	r3, r3, #1
 800bd50:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800bd54:	4498      	add	r8, r3
 800bd56:	68bb      	ldr	r3, [r7, #8]
 800bd58:	461d      	mov	r5, r3
 800bd5a:	f04f 0600 	mov.w	r6, #0
 800bd5e:	46a9      	mov	r9, r5
 800bd60:	46b2      	mov	sl, r6
 800bd62:	eb19 0309 	adds.w	r3, r9, r9
 800bd66:	eb4a 040a 	adc.w	r4, sl, sl
 800bd6a:	4699      	mov	r9, r3
 800bd6c:	46a2      	mov	sl, r4
 800bd6e:	eb19 0905 	adds.w	r9, r9, r5
 800bd72:	eb4a 0a06 	adc.w	sl, sl, r6
 800bd76:	f04f 0100 	mov.w	r1, #0
 800bd7a:	f04f 0200 	mov.w	r2, #0
 800bd7e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bd82:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bd86:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bd8a:	4689      	mov	r9, r1
 800bd8c:	4692      	mov	sl, r2
 800bd8e:	eb19 0005 	adds.w	r0, r9, r5
 800bd92:	eb4a 0106 	adc.w	r1, sl, r6
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	685b      	ldr	r3, [r3, #4]
 800bd9a:	461d      	mov	r5, r3
 800bd9c:	f04f 0600 	mov.w	r6, #0
 800bda0:	196b      	adds	r3, r5, r5
 800bda2:	eb46 0406 	adc.w	r4, r6, r6
 800bda6:	461a      	mov	r2, r3
 800bda8:	4623      	mov	r3, r4
 800bdaa:	f7f4 fe9f 	bl	8000aec <__aeabi_uldivmod>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	460c      	mov	r4, r1
 800bdb2:	461a      	mov	r2, r3
 800bdb4:	4b6a      	ldr	r3, [pc, #424]	; (800bf60 <UART_SetConfig+0x384>)
 800bdb6:	fba3 1302 	umull	r1, r3, r3, r2
 800bdba:	095b      	lsrs	r3, r3, #5
 800bdbc:	2164      	movs	r1, #100	; 0x64
 800bdbe:	fb01 f303 	mul.w	r3, r1, r3
 800bdc2:	1ad3      	subs	r3, r2, r3
 800bdc4:	00db      	lsls	r3, r3, #3
 800bdc6:	3332      	adds	r3, #50	; 0x32
 800bdc8:	4a65      	ldr	r2, [pc, #404]	; (800bf60 <UART_SetConfig+0x384>)
 800bdca:	fba2 2303 	umull	r2, r3, r2, r3
 800bdce:	095b      	lsrs	r3, r3, #5
 800bdd0:	f003 0207 	and.w	r2, r3, #7
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	4442      	add	r2, r8
 800bdda:	609a      	str	r2, [r3, #8]
 800bddc:	e26f      	b.n	800c2be <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bdde:	f7fd fe49 	bl	8009a74 <HAL_RCC_GetPCLK1Freq>
 800bde2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bde4:	68bb      	ldr	r3, [r7, #8]
 800bde6:	461d      	mov	r5, r3
 800bde8:	f04f 0600 	mov.w	r6, #0
 800bdec:	46a8      	mov	r8, r5
 800bdee:	46b1      	mov	r9, r6
 800bdf0:	eb18 0308 	adds.w	r3, r8, r8
 800bdf4:	eb49 0409 	adc.w	r4, r9, r9
 800bdf8:	4698      	mov	r8, r3
 800bdfa:	46a1      	mov	r9, r4
 800bdfc:	eb18 0805 	adds.w	r8, r8, r5
 800be00:	eb49 0906 	adc.w	r9, r9, r6
 800be04:	f04f 0100 	mov.w	r1, #0
 800be08:	f04f 0200 	mov.w	r2, #0
 800be0c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800be10:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800be14:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800be18:	4688      	mov	r8, r1
 800be1a:	4691      	mov	r9, r2
 800be1c:	eb18 0005 	adds.w	r0, r8, r5
 800be20:	eb49 0106 	adc.w	r1, r9, r6
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	685b      	ldr	r3, [r3, #4]
 800be28:	461d      	mov	r5, r3
 800be2a:	f04f 0600 	mov.w	r6, #0
 800be2e:	196b      	adds	r3, r5, r5
 800be30:	eb46 0406 	adc.w	r4, r6, r6
 800be34:	461a      	mov	r2, r3
 800be36:	4623      	mov	r3, r4
 800be38:	f7f4 fe58 	bl	8000aec <__aeabi_uldivmod>
 800be3c:	4603      	mov	r3, r0
 800be3e:	460c      	mov	r4, r1
 800be40:	461a      	mov	r2, r3
 800be42:	4b47      	ldr	r3, [pc, #284]	; (800bf60 <UART_SetConfig+0x384>)
 800be44:	fba3 2302 	umull	r2, r3, r3, r2
 800be48:	095b      	lsrs	r3, r3, #5
 800be4a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	461d      	mov	r5, r3
 800be52:	f04f 0600 	mov.w	r6, #0
 800be56:	46a9      	mov	r9, r5
 800be58:	46b2      	mov	sl, r6
 800be5a:	eb19 0309 	adds.w	r3, r9, r9
 800be5e:	eb4a 040a 	adc.w	r4, sl, sl
 800be62:	4699      	mov	r9, r3
 800be64:	46a2      	mov	sl, r4
 800be66:	eb19 0905 	adds.w	r9, r9, r5
 800be6a:	eb4a 0a06 	adc.w	sl, sl, r6
 800be6e:	f04f 0100 	mov.w	r1, #0
 800be72:	f04f 0200 	mov.w	r2, #0
 800be76:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800be7a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800be7e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800be82:	4689      	mov	r9, r1
 800be84:	4692      	mov	sl, r2
 800be86:	eb19 0005 	adds.w	r0, r9, r5
 800be8a:	eb4a 0106 	adc.w	r1, sl, r6
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	685b      	ldr	r3, [r3, #4]
 800be92:	461d      	mov	r5, r3
 800be94:	f04f 0600 	mov.w	r6, #0
 800be98:	196b      	adds	r3, r5, r5
 800be9a:	eb46 0406 	adc.w	r4, r6, r6
 800be9e:	461a      	mov	r2, r3
 800bea0:	4623      	mov	r3, r4
 800bea2:	f7f4 fe23 	bl	8000aec <__aeabi_uldivmod>
 800bea6:	4603      	mov	r3, r0
 800bea8:	460c      	mov	r4, r1
 800beaa:	461a      	mov	r2, r3
 800beac:	4b2c      	ldr	r3, [pc, #176]	; (800bf60 <UART_SetConfig+0x384>)
 800beae:	fba3 1302 	umull	r1, r3, r3, r2
 800beb2:	095b      	lsrs	r3, r3, #5
 800beb4:	2164      	movs	r1, #100	; 0x64
 800beb6:	fb01 f303 	mul.w	r3, r1, r3
 800beba:	1ad3      	subs	r3, r2, r3
 800bebc:	00db      	lsls	r3, r3, #3
 800bebe:	3332      	adds	r3, #50	; 0x32
 800bec0:	4a27      	ldr	r2, [pc, #156]	; (800bf60 <UART_SetConfig+0x384>)
 800bec2:	fba2 2303 	umull	r2, r3, r2, r3
 800bec6:	095b      	lsrs	r3, r3, #5
 800bec8:	005b      	lsls	r3, r3, #1
 800beca:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800bece:	4498      	add	r8, r3
 800bed0:	68bb      	ldr	r3, [r7, #8]
 800bed2:	461d      	mov	r5, r3
 800bed4:	f04f 0600 	mov.w	r6, #0
 800bed8:	46a9      	mov	r9, r5
 800beda:	46b2      	mov	sl, r6
 800bedc:	eb19 0309 	adds.w	r3, r9, r9
 800bee0:	eb4a 040a 	adc.w	r4, sl, sl
 800bee4:	4699      	mov	r9, r3
 800bee6:	46a2      	mov	sl, r4
 800bee8:	eb19 0905 	adds.w	r9, r9, r5
 800beec:	eb4a 0a06 	adc.w	sl, sl, r6
 800bef0:	f04f 0100 	mov.w	r1, #0
 800bef4:	f04f 0200 	mov.w	r2, #0
 800bef8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800befc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800bf00:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800bf04:	4689      	mov	r9, r1
 800bf06:	4692      	mov	sl, r2
 800bf08:	eb19 0005 	adds.w	r0, r9, r5
 800bf0c:	eb4a 0106 	adc.w	r1, sl, r6
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	685b      	ldr	r3, [r3, #4]
 800bf14:	461d      	mov	r5, r3
 800bf16:	f04f 0600 	mov.w	r6, #0
 800bf1a:	196b      	adds	r3, r5, r5
 800bf1c:	eb46 0406 	adc.w	r4, r6, r6
 800bf20:	461a      	mov	r2, r3
 800bf22:	4623      	mov	r3, r4
 800bf24:	f7f4 fde2 	bl	8000aec <__aeabi_uldivmod>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	460c      	mov	r4, r1
 800bf2c:	461a      	mov	r2, r3
 800bf2e:	4b0c      	ldr	r3, [pc, #48]	; (800bf60 <UART_SetConfig+0x384>)
 800bf30:	fba3 1302 	umull	r1, r3, r3, r2
 800bf34:	095b      	lsrs	r3, r3, #5
 800bf36:	2164      	movs	r1, #100	; 0x64
 800bf38:	fb01 f303 	mul.w	r3, r1, r3
 800bf3c:	1ad3      	subs	r3, r2, r3
 800bf3e:	00db      	lsls	r3, r3, #3
 800bf40:	3332      	adds	r3, #50	; 0x32
 800bf42:	4a07      	ldr	r2, [pc, #28]	; (800bf60 <UART_SetConfig+0x384>)
 800bf44:	fba2 2303 	umull	r2, r3, r2, r3
 800bf48:	095b      	lsrs	r3, r3, #5
 800bf4a:	f003 0207 	and.w	r2, r3, #7
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	4442      	add	r2, r8
 800bf54:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800bf56:	e1b2      	b.n	800c2be <UART_SetConfig+0x6e2>
 800bf58:	40011000 	.word	0x40011000
 800bf5c:	40011400 	.word	0x40011400
 800bf60:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	4ad7      	ldr	r2, [pc, #860]	; (800c2c8 <UART_SetConfig+0x6ec>)
 800bf6a:	4293      	cmp	r3, r2
 800bf6c:	d005      	beq.n	800bf7a <UART_SetConfig+0x39e>
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	4ad6      	ldr	r2, [pc, #856]	; (800c2cc <UART_SetConfig+0x6f0>)
 800bf74:	4293      	cmp	r3, r2
 800bf76:	f040 80d1 	bne.w	800c11c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800bf7a:	f7fd fd8f 	bl	8009a9c <HAL_RCC_GetPCLK2Freq>
 800bf7e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bf80:	68bb      	ldr	r3, [r7, #8]
 800bf82:	469a      	mov	sl, r3
 800bf84:	f04f 0b00 	mov.w	fp, #0
 800bf88:	46d0      	mov	r8, sl
 800bf8a:	46d9      	mov	r9, fp
 800bf8c:	eb18 0308 	adds.w	r3, r8, r8
 800bf90:	eb49 0409 	adc.w	r4, r9, r9
 800bf94:	4698      	mov	r8, r3
 800bf96:	46a1      	mov	r9, r4
 800bf98:	eb18 080a 	adds.w	r8, r8, sl
 800bf9c:	eb49 090b 	adc.w	r9, r9, fp
 800bfa0:	f04f 0100 	mov.w	r1, #0
 800bfa4:	f04f 0200 	mov.w	r2, #0
 800bfa8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800bfac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800bfb0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800bfb4:	4688      	mov	r8, r1
 800bfb6:	4691      	mov	r9, r2
 800bfb8:	eb1a 0508 	adds.w	r5, sl, r8
 800bfbc:	eb4b 0609 	adc.w	r6, fp, r9
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	685b      	ldr	r3, [r3, #4]
 800bfc4:	4619      	mov	r1, r3
 800bfc6:	f04f 0200 	mov.w	r2, #0
 800bfca:	f04f 0300 	mov.w	r3, #0
 800bfce:	f04f 0400 	mov.w	r4, #0
 800bfd2:	0094      	lsls	r4, r2, #2
 800bfd4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800bfd8:	008b      	lsls	r3, r1, #2
 800bfda:	461a      	mov	r2, r3
 800bfdc:	4623      	mov	r3, r4
 800bfde:	4628      	mov	r0, r5
 800bfe0:	4631      	mov	r1, r6
 800bfe2:	f7f4 fd83 	bl	8000aec <__aeabi_uldivmod>
 800bfe6:	4603      	mov	r3, r0
 800bfe8:	460c      	mov	r4, r1
 800bfea:	461a      	mov	r2, r3
 800bfec:	4bb8      	ldr	r3, [pc, #736]	; (800c2d0 <UART_SetConfig+0x6f4>)
 800bfee:	fba3 2302 	umull	r2, r3, r3, r2
 800bff2:	095b      	lsrs	r3, r3, #5
 800bff4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800bff8:	68bb      	ldr	r3, [r7, #8]
 800bffa:	469b      	mov	fp, r3
 800bffc:	f04f 0c00 	mov.w	ip, #0
 800c000:	46d9      	mov	r9, fp
 800c002:	46e2      	mov	sl, ip
 800c004:	eb19 0309 	adds.w	r3, r9, r9
 800c008:	eb4a 040a 	adc.w	r4, sl, sl
 800c00c:	4699      	mov	r9, r3
 800c00e:	46a2      	mov	sl, r4
 800c010:	eb19 090b 	adds.w	r9, r9, fp
 800c014:	eb4a 0a0c 	adc.w	sl, sl, ip
 800c018:	f04f 0100 	mov.w	r1, #0
 800c01c:	f04f 0200 	mov.w	r2, #0
 800c020:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c024:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c028:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c02c:	4689      	mov	r9, r1
 800c02e:	4692      	mov	sl, r2
 800c030:	eb1b 0509 	adds.w	r5, fp, r9
 800c034:	eb4c 060a 	adc.w	r6, ip, sl
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	685b      	ldr	r3, [r3, #4]
 800c03c:	4619      	mov	r1, r3
 800c03e:	f04f 0200 	mov.w	r2, #0
 800c042:	f04f 0300 	mov.w	r3, #0
 800c046:	f04f 0400 	mov.w	r4, #0
 800c04a:	0094      	lsls	r4, r2, #2
 800c04c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c050:	008b      	lsls	r3, r1, #2
 800c052:	461a      	mov	r2, r3
 800c054:	4623      	mov	r3, r4
 800c056:	4628      	mov	r0, r5
 800c058:	4631      	mov	r1, r6
 800c05a:	f7f4 fd47 	bl	8000aec <__aeabi_uldivmod>
 800c05e:	4603      	mov	r3, r0
 800c060:	460c      	mov	r4, r1
 800c062:	461a      	mov	r2, r3
 800c064:	4b9a      	ldr	r3, [pc, #616]	; (800c2d0 <UART_SetConfig+0x6f4>)
 800c066:	fba3 1302 	umull	r1, r3, r3, r2
 800c06a:	095b      	lsrs	r3, r3, #5
 800c06c:	2164      	movs	r1, #100	; 0x64
 800c06e:	fb01 f303 	mul.w	r3, r1, r3
 800c072:	1ad3      	subs	r3, r2, r3
 800c074:	011b      	lsls	r3, r3, #4
 800c076:	3332      	adds	r3, #50	; 0x32
 800c078:	4a95      	ldr	r2, [pc, #596]	; (800c2d0 <UART_SetConfig+0x6f4>)
 800c07a:	fba2 2303 	umull	r2, r3, r2, r3
 800c07e:	095b      	lsrs	r3, r3, #5
 800c080:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c084:	4498      	add	r8, r3
 800c086:	68bb      	ldr	r3, [r7, #8]
 800c088:	469b      	mov	fp, r3
 800c08a:	f04f 0c00 	mov.w	ip, #0
 800c08e:	46d9      	mov	r9, fp
 800c090:	46e2      	mov	sl, ip
 800c092:	eb19 0309 	adds.w	r3, r9, r9
 800c096:	eb4a 040a 	adc.w	r4, sl, sl
 800c09a:	4699      	mov	r9, r3
 800c09c:	46a2      	mov	sl, r4
 800c09e:	eb19 090b 	adds.w	r9, r9, fp
 800c0a2:	eb4a 0a0c 	adc.w	sl, sl, ip
 800c0a6:	f04f 0100 	mov.w	r1, #0
 800c0aa:	f04f 0200 	mov.w	r2, #0
 800c0ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c0b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c0b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c0ba:	4689      	mov	r9, r1
 800c0bc:	4692      	mov	sl, r2
 800c0be:	eb1b 0509 	adds.w	r5, fp, r9
 800c0c2:	eb4c 060a 	adc.w	r6, ip, sl
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	685b      	ldr	r3, [r3, #4]
 800c0ca:	4619      	mov	r1, r3
 800c0cc:	f04f 0200 	mov.w	r2, #0
 800c0d0:	f04f 0300 	mov.w	r3, #0
 800c0d4:	f04f 0400 	mov.w	r4, #0
 800c0d8:	0094      	lsls	r4, r2, #2
 800c0da:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c0de:	008b      	lsls	r3, r1, #2
 800c0e0:	461a      	mov	r2, r3
 800c0e2:	4623      	mov	r3, r4
 800c0e4:	4628      	mov	r0, r5
 800c0e6:	4631      	mov	r1, r6
 800c0e8:	f7f4 fd00 	bl	8000aec <__aeabi_uldivmod>
 800c0ec:	4603      	mov	r3, r0
 800c0ee:	460c      	mov	r4, r1
 800c0f0:	461a      	mov	r2, r3
 800c0f2:	4b77      	ldr	r3, [pc, #476]	; (800c2d0 <UART_SetConfig+0x6f4>)
 800c0f4:	fba3 1302 	umull	r1, r3, r3, r2
 800c0f8:	095b      	lsrs	r3, r3, #5
 800c0fa:	2164      	movs	r1, #100	; 0x64
 800c0fc:	fb01 f303 	mul.w	r3, r1, r3
 800c100:	1ad3      	subs	r3, r2, r3
 800c102:	011b      	lsls	r3, r3, #4
 800c104:	3332      	adds	r3, #50	; 0x32
 800c106:	4a72      	ldr	r2, [pc, #456]	; (800c2d0 <UART_SetConfig+0x6f4>)
 800c108:	fba2 2303 	umull	r2, r3, r2, r3
 800c10c:	095b      	lsrs	r3, r3, #5
 800c10e:	f003 020f 	and.w	r2, r3, #15
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	4442      	add	r2, r8
 800c118:	609a      	str	r2, [r3, #8]
 800c11a:	e0d0      	b.n	800c2be <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800c11c:	f7fd fcaa 	bl	8009a74 <HAL_RCC_GetPCLK1Freq>
 800c120:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c122:	68bb      	ldr	r3, [r7, #8]
 800c124:	469a      	mov	sl, r3
 800c126:	f04f 0b00 	mov.w	fp, #0
 800c12a:	46d0      	mov	r8, sl
 800c12c:	46d9      	mov	r9, fp
 800c12e:	eb18 0308 	adds.w	r3, r8, r8
 800c132:	eb49 0409 	adc.w	r4, r9, r9
 800c136:	4698      	mov	r8, r3
 800c138:	46a1      	mov	r9, r4
 800c13a:	eb18 080a 	adds.w	r8, r8, sl
 800c13e:	eb49 090b 	adc.w	r9, r9, fp
 800c142:	f04f 0100 	mov.w	r1, #0
 800c146:	f04f 0200 	mov.w	r2, #0
 800c14a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800c14e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800c152:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800c156:	4688      	mov	r8, r1
 800c158:	4691      	mov	r9, r2
 800c15a:	eb1a 0508 	adds.w	r5, sl, r8
 800c15e:	eb4b 0609 	adc.w	r6, fp, r9
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	685b      	ldr	r3, [r3, #4]
 800c166:	4619      	mov	r1, r3
 800c168:	f04f 0200 	mov.w	r2, #0
 800c16c:	f04f 0300 	mov.w	r3, #0
 800c170:	f04f 0400 	mov.w	r4, #0
 800c174:	0094      	lsls	r4, r2, #2
 800c176:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c17a:	008b      	lsls	r3, r1, #2
 800c17c:	461a      	mov	r2, r3
 800c17e:	4623      	mov	r3, r4
 800c180:	4628      	mov	r0, r5
 800c182:	4631      	mov	r1, r6
 800c184:	f7f4 fcb2 	bl	8000aec <__aeabi_uldivmod>
 800c188:	4603      	mov	r3, r0
 800c18a:	460c      	mov	r4, r1
 800c18c:	461a      	mov	r2, r3
 800c18e:	4b50      	ldr	r3, [pc, #320]	; (800c2d0 <UART_SetConfig+0x6f4>)
 800c190:	fba3 2302 	umull	r2, r3, r3, r2
 800c194:	095b      	lsrs	r3, r3, #5
 800c196:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800c19a:	68bb      	ldr	r3, [r7, #8]
 800c19c:	469b      	mov	fp, r3
 800c19e:	f04f 0c00 	mov.w	ip, #0
 800c1a2:	46d9      	mov	r9, fp
 800c1a4:	46e2      	mov	sl, ip
 800c1a6:	eb19 0309 	adds.w	r3, r9, r9
 800c1aa:	eb4a 040a 	adc.w	r4, sl, sl
 800c1ae:	4699      	mov	r9, r3
 800c1b0:	46a2      	mov	sl, r4
 800c1b2:	eb19 090b 	adds.w	r9, r9, fp
 800c1b6:	eb4a 0a0c 	adc.w	sl, sl, ip
 800c1ba:	f04f 0100 	mov.w	r1, #0
 800c1be:	f04f 0200 	mov.w	r2, #0
 800c1c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c1c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c1ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c1ce:	4689      	mov	r9, r1
 800c1d0:	4692      	mov	sl, r2
 800c1d2:	eb1b 0509 	adds.w	r5, fp, r9
 800c1d6:	eb4c 060a 	adc.w	r6, ip, sl
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	685b      	ldr	r3, [r3, #4]
 800c1de:	4619      	mov	r1, r3
 800c1e0:	f04f 0200 	mov.w	r2, #0
 800c1e4:	f04f 0300 	mov.w	r3, #0
 800c1e8:	f04f 0400 	mov.w	r4, #0
 800c1ec:	0094      	lsls	r4, r2, #2
 800c1ee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c1f2:	008b      	lsls	r3, r1, #2
 800c1f4:	461a      	mov	r2, r3
 800c1f6:	4623      	mov	r3, r4
 800c1f8:	4628      	mov	r0, r5
 800c1fa:	4631      	mov	r1, r6
 800c1fc:	f7f4 fc76 	bl	8000aec <__aeabi_uldivmod>
 800c200:	4603      	mov	r3, r0
 800c202:	460c      	mov	r4, r1
 800c204:	461a      	mov	r2, r3
 800c206:	4b32      	ldr	r3, [pc, #200]	; (800c2d0 <UART_SetConfig+0x6f4>)
 800c208:	fba3 1302 	umull	r1, r3, r3, r2
 800c20c:	095b      	lsrs	r3, r3, #5
 800c20e:	2164      	movs	r1, #100	; 0x64
 800c210:	fb01 f303 	mul.w	r3, r1, r3
 800c214:	1ad3      	subs	r3, r2, r3
 800c216:	011b      	lsls	r3, r3, #4
 800c218:	3332      	adds	r3, #50	; 0x32
 800c21a:	4a2d      	ldr	r2, [pc, #180]	; (800c2d0 <UART_SetConfig+0x6f4>)
 800c21c:	fba2 2303 	umull	r2, r3, r2, r3
 800c220:	095b      	lsrs	r3, r3, #5
 800c222:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c226:	4498      	add	r8, r3
 800c228:	68bb      	ldr	r3, [r7, #8]
 800c22a:	469b      	mov	fp, r3
 800c22c:	f04f 0c00 	mov.w	ip, #0
 800c230:	46d9      	mov	r9, fp
 800c232:	46e2      	mov	sl, ip
 800c234:	eb19 0309 	adds.w	r3, r9, r9
 800c238:	eb4a 040a 	adc.w	r4, sl, sl
 800c23c:	4699      	mov	r9, r3
 800c23e:	46a2      	mov	sl, r4
 800c240:	eb19 090b 	adds.w	r9, r9, fp
 800c244:	eb4a 0a0c 	adc.w	sl, sl, ip
 800c248:	f04f 0100 	mov.w	r1, #0
 800c24c:	f04f 0200 	mov.w	r2, #0
 800c250:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c254:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800c258:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800c25c:	4689      	mov	r9, r1
 800c25e:	4692      	mov	sl, r2
 800c260:	eb1b 0509 	adds.w	r5, fp, r9
 800c264:	eb4c 060a 	adc.w	r6, ip, sl
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	685b      	ldr	r3, [r3, #4]
 800c26c:	4619      	mov	r1, r3
 800c26e:	f04f 0200 	mov.w	r2, #0
 800c272:	f04f 0300 	mov.w	r3, #0
 800c276:	f04f 0400 	mov.w	r4, #0
 800c27a:	0094      	lsls	r4, r2, #2
 800c27c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800c280:	008b      	lsls	r3, r1, #2
 800c282:	461a      	mov	r2, r3
 800c284:	4623      	mov	r3, r4
 800c286:	4628      	mov	r0, r5
 800c288:	4631      	mov	r1, r6
 800c28a:	f7f4 fc2f 	bl	8000aec <__aeabi_uldivmod>
 800c28e:	4603      	mov	r3, r0
 800c290:	460c      	mov	r4, r1
 800c292:	461a      	mov	r2, r3
 800c294:	4b0e      	ldr	r3, [pc, #56]	; (800c2d0 <UART_SetConfig+0x6f4>)
 800c296:	fba3 1302 	umull	r1, r3, r3, r2
 800c29a:	095b      	lsrs	r3, r3, #5
 800c29c:	2164      	movs	r1, #100	; 0x64
 800c29e:	fb01 f303 	mul.w	r3, r1, r3
 800c2a2:	1ad3      	subs	r3, r2, r3
 800c2a4:	011b      	lsls	r3, r3, #4
 800c2a6:	3332      	adds	r3, #50	; 0x32
 800c2a8:	4a09      	ldr	r2, [pc, #36]	; (800c2d0 <UART_SetConfig+0x6f4>)
 800c2aa:	fba2 2303 	umull	r2, r3, r2, r3
 800c2ae:	095b      	lsrs	r3, r3, #5
 800c2b0:	f003 020f 	and.w	r2, r3, #15
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	4442      	add	r2, r8
 800c2ba:	609a      	str	r2, [r3, #8]
}
 800c2bc:	e7ff      	b.n	800c2be <UART_SetConfig+0x6e2>
 800c2be:	bf00      	nop
 800c2c0:	3714      	adds	r7, #20
 800c2c2:	46bd      	mov	sp, r7
 800c2c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2c8:	40011000 	.word	0x40011000
 800c2cc:	40011400 	.word	0x40011400
 800c2d0:	51eb851f 	.word	0x51eb851f

0800c2d4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800c2d4:	b480      	push	{r7}
 800c2d6:	b085      	sub	sp, #20
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
 800c2dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 800c2de:	2300      	movs	r3, #0
 800c2e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	2b01      	cmp	r3, #1
 800c2ec:	d029      	beq.n	800c342 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800c2fa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c2fe:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c300:	683b      	ldr	r3, [r7, #0]
 800c302:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 800c304:	683b      	ldr	r3, [r7, #0]
 800c306:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c308:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 800c30a:	683b      	ldr	r3, [r7, #0]
 800c30c:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 800c30e:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 800c314:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 800c316:	683b      	ldr	r3, [r7, #0]
 800c318:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 800c31a:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 800c31c:	683b      	ldr	r3, [r7, #0]
 800c31e:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 800c320:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 800c326:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 800c328:	683b      	ldr	r3, [r7, #0]
 800c32a:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 800c32c:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 800c32e:	683b      	ldr	r3, [r7, #0]
 800c330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 800c332:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c334:	68fa      	ldr	r2, [r7, #12]
 800c336:	4313      	orrs	r3, r2
 800c338:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	68fa      	ldr	r2, [r7, #12]
 800c33e:	601a      	str	r2, [r3, #0]
 800c340:	e034      	b.n	800c3ac <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c34e:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800c354:	683b      	ldr	r3, [r7, #0]
 800c356:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800c358:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 800c35a:	683b      	ldr	r3, [r7, #0]
 800c35c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800c35e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800c360:	68fa      	ldr	r2, [r7, #12]
 800c362:	4313      	orrs	r3, r2
 800c364:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	685b      	ldr	r3, [r3, #4]
 800c36a:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800c372:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c376:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c378:	683b      	ldr	r3, [r7, #0]
 800c37a:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c380:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 800c386:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 800c38c:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 800c392:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 800c398:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800c39a:	68ba      	ldr	r2, [r7, #8]
 800c39c:	4313      	orrs	r3, r2
 800c39e:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	68fa      	ldr	r2, [r7, #12]
 800c3a4:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	68ba      	ldr	r2, [r7, #8]
 800c3aa:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 800c3ac:	2300      	movs	r3, #0
}
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	3714      	adds	r7, #20
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b8:	4770      	bx	lr

0800c3ba <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800c3ba:	b480      	push	{r7}
 800c3bc:	b087      	sub	sp, #28
 800c3be:	af00      	add	r7, sp, #0
 800c3c0:	60f8      	str	r0, [r7, #12]
 800c3c2:	60b9      	str	r1, [r7, #8]
 800c3c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	2b01      	cmp	r3, #1
 800c3d2:	d02e      	beq.n	800c432 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	689b      	ldr	r3, [r3, #8]
 800c3d8:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800c3da:	697b      	ldr	r3, [r7, #20]
 800c3dc:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c3e0:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800c3e2:	68bb      	ldr	r3, [r7, #8]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800c3e8:	68bb      	ldr	r3, [r7, #8]
 800c3ea:	685b      	ldr	r3, [r3, #4]
 800c3ec:	3b01      	subs	r3, #1
 800c3ee:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800c3f0:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	689b      	ldr	r3, [r3, #8]
 800c3f6:	3b01      	subs	r3, #1
 800c3f8:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 800c3fa:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800c3fc:	68bb      	ldr	r3, [r7, #8]
 800c3fe:	68db      	ldr	r3, [r3, #12]
 800c400:	3b01      	subs	r3, #1
 800c402:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 800c404:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800c406:	68bb      	ldr	r3, [r7, #8]
 800c408:	691b      	ldr	r3, [r3, #16]
 800c40a:	3b01      	subs	r3, #1
 800c40c:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 800c40e:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	695b      	ldr	r3, [r3, #20]
 800c414:	3b01      	subs	r3, #1
 800c416:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 800c418:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	699b      	ldr	r3, [r3, #24]
 800c41e:	3b01      	subs	r3, #1
 800c420:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800c422:	4313      	orrs	r3, r2
 800c424:	697a      	ldr	r2, [r7, #20]
 800c426:	4313      	orrs	r3, r2
 800c428:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	697a      	ldr	r2, [r7, #20]
 800c42e:	609a      	str	r2, [r3, #8]
 800c430:	e03b      	b.n	800c4aa <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	689b      	ldr	r3, [r3, #8]
 800c436:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800c438:	697b      	ldr	r3, [r7, #20]
 800c43a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c43e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c442:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	68db      	ldr	r3, [r3, #12]
 800c448:	3b01      	subs	r3, #1
 800c44a:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 800c44c:	68bb      	ldr	r3, [r7, #8]
 800c44e:	695b      	ldr	r3, [r3, #20]
 800c450:	3b01      	subs	r3, #1
 800c452:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 800c454:	4313      	orrs	r3, r2
 800c456:	697a      	ldr	r2, [r7, #20]
 800c458:	4313      	orrs	r3, r2
 800c45a:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	68db      	ldr	r3, [r3, #12]
 800c460:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800c462:	693b      	ldr	r3, [r7, #16]
 800c464:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c468:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800c46a:	68bb      	ldr	r3, [r7, #8]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	685b      	ldr	r3, [r3, #4]
 800c474:	3b01      	subs	r3, #1
 800c476:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800c478:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	689b      	ldr	r3, [r3, #8]
 800c47e:	3b01      	subs	r3, #1
 800c480:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 800c482:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 800c484:	68bb      	ldr	r3, [r7, #8]
 800c486:	691b      	ldr	r3, [r3, #16]
 800c488:	3b01      	subs	r3, #1
 800c48a:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 800c48c:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 800c48e:	68bb      	ldr	r3, [r7, #8]
 800c490:	699b      	ldr	r3, [r3, #24]
 800c492:	3b01      	subs	r3, #1
 800c494:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 800c496:	4313      	orrs	r3, r2
 800c498:	693a      	ldr	r2, [r7, #16]
 800c49a:	4313      	orrs	r3, r2
 800c49c:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	697a      	ldr	r2, [r7, #20]
 800c4a2:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	693a      	ldr	r2, [r7, #16]
 800c4a8:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 800c4aa:	2300      	movs	r3, #0
}
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	371c      	adds	r7, #28
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b6:	4770      	bx	lr

0800c4b8 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b086      	sub	sp, #24
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	60f8      	str	r0, [r7, #12]
 800c4c0:	60b9      	str	r1, [r7, #8]
 800c4c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 800c4d0:	68bb      	ldr	r3, [r7, #8]
 800c4d2:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c4d4:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 800c4d6:	68bb      	ldr	r3, [r7, #8]
 800c4d8:	689b      	ldr	r3, [r3, #8]
 800c4da:	3b01      	subs	r3, #1
 800c4dc:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800c4de:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 800c4e0:	68bb      	ldr	r3, [r7, #8]
 800c4e2:	68db      	ldr	r3, [r3, #12]
 800c4e4:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800c4e6:	4313      	orrs	r3, r2
 800c4e8:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 800c4ea:	693a      	ldr	r2, [r7, #16]
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800c4f0:	f7f9 fc94 	bl	8005e1c <HAL_GetTick>
 800c4f4:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800c4f6:	e010      	b.n	800c51a <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4fe:	d00c      	beq.n	800c51a <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d007      	beq.n	800c516 <FMC_SDRAM_SendCommand+0x5e>
 800c506:	f7f9 fc89 	bl	8005e1c <HAL_GetTick>
 800c50a:	4602      	mov	r2, r0
 800c50c:	697b      	ldr	r3, [r7, #20]
 800c50e:	1ad3      	subs	r3, r2, r3
 800c510:	687a      	ldr	r2, [r7, #4]
 800c512:	429a      	cmp	r2, r3
 800c514:	d201      	bcs.n	800c51a <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 800c516:	2303      	movs	r3, #3
 800c518:	e006      	b.n	800c528 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	699b      	ldr	r3, [r3, #24]
 800c51e:	f003 0320 	and.w	r3, r3, #32
 800c522:	2b20      	cmp	r3, #32
 800c524:	d0e8      	beq.n	800c4f8 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 800c526:	2300      	movs	r3, #0
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3718      	adds	r7, #24
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}

0800c530 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800c530:	b480      	push	{r7}
 800c532:	b083      	sub	sp, #12
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
 800c538:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	695a      	ldr	r2, [r3, #20]
 800c53e:	683b      	ldr	r3, [r7, #0]
 800c540:	005b      	lsls	r3, r3, #1
 800c542:	431a      	orrs	r2, r3
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 800c548:	2300      	movs	r3, #0
}
 800c54a:	4618      	mov	r0, r3
 800c54c:	370c      	adds	r7, #12
 800c54e:	46bd      	mov	sp, r7
 800c550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c554:	4770      	bx	lr

0800c556 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c556:	b480      	push	{r7}
 800c558:	b083      	sub	sp, #12
 800c55a:	af00      	add	r7, sp, #0
 800c55c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	689b      	ldr	r3, [r3, #8]
 800c562:	f043 0201 	orr.w	r2, r3, #1
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c56a:	2300      	movs	r3, #0
}
 800c56c:	4618      	mov	r0, r3
 800c56e:	370c      	adds	r7, #12
 800c570:	46bd      	mov	sp, r7
 800c572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c576:	4770      	bx	lr

0800c578 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c578:	b480      	push	{r7}
 800c57a:	b083      	sub	sp, #12
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	689b      	ldr	r3, [r3, #8]
 800c584:	f023 0201 	bic.w	r2, r3, #1
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c58c:	2300      	movs	r3, #0
}
 800c58e:	4618      	mov	r0, r3
 800c590:	370c      	adds	r7, #12
 800c592:	46bd      	mov	sp, r7
 800c594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c598:	4770      	bx	lr
	...

0800c59c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c59c:	b480      	push	{r7}
 800c59e:	b085      	sub	sp, #20
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
 800c5a4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c5aa:	683b      	ldr	r3, [r7, #0]
 800c5ac:	019b      	lsls	r3, r3, #6
 800c5ae:	f043 0220 	orr.w	r2, r3, #32
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	3301      	adds	r3, #1
 800c5ba:	60fb      	str	r3, [r7, #12]
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	4a09      	ldr	r2, [pc, #36]	; (800c5e4 <USB_FlushTxFifo+0x48>)
 800c5c0:	4293      	cmp	r3, r2
 800c5c2:	d901      	bls.n	800c5c8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800c5c4:	2303      	movs	r3, #3
 800c5c6:	e006      	b.n	800c5d6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	691b      	ldr	r3, [r3, #16]
 800c5cc:	f003 0320 	and.w	r3, r3, #32
 800c5d0:	2b20      	cmp	r3, #32
 800c5d2:	d0f0      	beq.n	800c5b6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800c5d4:	2300      	movs	r3, #0
}
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	3714      	adds	r7, #20
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e0:	4770      	bx	lr
 800c5e2:	bf00      	nop
 800c5e4:	00030d40 	.word	0x00030d40

0800c5e8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c5e8:	b480      	push	{r7}
 800c5ea:	b085      	sub	sp, #20
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	2210      	movs	r2, #16
 800c5f8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	3301      	adds	r3, #1
 800c5fe:	60fb      	str	r3, [r7, #12]
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	4a09      	ldr	r2, [pc, #36]	; (800c628 <USB_FlushRxFifo+0x40>)
 800c604:	4293      	cmp	r3, r2
 800c606:	d901      	bls.n	800c60c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800c608:	2303      	movs	r3, #3
 800c60a:	e006      	b.n	800c61a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	691b      	ldr	r3, [r3, #16]
 800c610:	f003 0310 	and.w	r3, r3, #16
 800c614:	2b10      	cmp	r3, #16
 800c616:	d0f0      	beq.n	800c5fa <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800c618:	2300      	movs	r3, #0
}
 800c61a:	4618      	mov	r0, r3
 800c61c:	3714      	adds	r7, #20
 800c61e:	46bd      	mov	sp, r7
 800c620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c624:	4770      	bx	lr
 800c626:	bf00      	nop
 800c628:	00030d40 	.word	0x00030d40

0800c62c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c62c:	b480      	push	{r7}
 800c62e:	b089      	sub	sp, #36	; 0x24
 800c630:	af00      	add	r7, sp, #0
 800c632:	60f8      	str	r0, [r7, #12]
 800c634:	60b9      	str	r1, [r7, #8]
 800c636:	4613      	mov	r3, r2
 800c638:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800c63e:	68bb      	ldr	r3, [r7, #8]
 800c640:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800c642:	88fb      	ldrh	r3, [r7, #6]
 800c644:	3303      	adds	r3, #3
 800c646:	089b      	lsrs	r3, r3, #2
 800c648:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800c64a:	2300      	movs	r3, #0
 800c64c:	61bb      	str	r3, [r7, #24]
 800c64e:	e00b      	b.n	800c668 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c650:	697b      	ldr	r3, [r7, #20]
 800c652:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c656:	681a      	ldr	r2, [r3, #0]
 800c658:	69fb      	ldr	r3, [r7, #28]
 800c65a:	601a      	str	r2, [r3, #0]
    pDest++;
 800c65c:	69fb      	ldr	r3, [r7, #28]
 800c65e:	3304      	adds	r3, #4
 800c660:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800c662:	69bb      	ldr	r3, [r7, #24]
 800c664:	3301      	adds	r3, #1
 800c666:	61bb      	str	r3, [r7, #24]
 800c668:	69ba      	ldr	r2, [r7, #24]
 800c66a:	693b      	ldr	r3, [r7, #16]
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d3ef      	bcc.n	800c650 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800c670:	69fb      	ldr	r3, [r7, #28]
}
 800c672:	4618      	mov	r0, r3
 800c674:	3724      	adds	r7, #36	; 0x24
 800c676:	46bd      	mov	sp, r7
 800c678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67c:	4770      	bx	lr

0800c67e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800c67e:	b480      	push	{r7}
 800c680:	b085      	sub	sp, #20
 800c682:	af00      	add	r7, sp, #0
 800c684:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	695b      	ldr	r3, [r3, #20]
 800c68a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	699b      	ldr	r3, [r3, #24]
 800c690:	68fa      	ldr	r2, [r7, #12]
 800c692:	4013      	ands	r3, r2
 800c694:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c696:	68fb      	ldr	r3, [r7, #12]
}
 800c698:	4618      	mov	r0, r3
 800c69a:	3714      	adds	r7, #20
 800c69c:	46bd      	mov	sp, r7
 800c69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a2:	4770      	bx	lr

0800c6a4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c6a4:	b480      	push	{r7}
 800c6a6:	b083      	sub	sp, #12
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	695b      	ldr	r3, [r3, #20]
 800c6b0:	f003 0301 	and.w	r3, r3, #1
}
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	370c      	adds	r7, #12
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6be:	4770      	bx	lr

0800c6c0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800c6c0:	b480      	push	{r7}
 800c6c2:	b085      	sub	sp, #20
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	6078      	str	r0, [r7, #4]
 800c6c8:	460b      	mov	r3, r1
 800c6ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	68fa      	ldr	r2, [r7, #12]
 800c6da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c6de:	f023 0303 	bic.w	r3, r3, #3
 800c6e2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c6ea:	681a      	ldr	r2, [r3, #0]
 800c6ec:	78fb      	ldrb	r3, [r7, #3]
 800c6ee:	f003 0303 	and.w	r3, r3, #3
 800c6f2:	68f9      	ldr	r1, [r7, #12]
 800c6f4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800c6fc:	78fb      	ldrb	r3, [r7, #3]
 800c6fe:	2b01      	cmp	r3, #1
 800c700:	d107      	bne.n	800c712 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c708:	461a      	mov	r2, r3
 800c70a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800c70e:	6053      	str	r3, [r2, #4]
 800c710:	e009      	b.n	800c726 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800c712:	78fb      	ldrb	r3, [r7, #3]
 800c714:	2b02      	cmp	r3, #2
 800c716:	d106      	bne.n	800c726 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c71e:	461a      	mov	r2, r3
 800c720:	f241 7370 	movw	r3, #6000	; 0x1770
 800c724:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800c726:	2300      	movs	r3, #0
}
 800c728:	4618      	mov	r0, r3
 800c72a:	3714      	adds	r7, #20
 800c72c:	46bd      	mov	sp, r7
 800c72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c732:	4770      	bx	lr

0800c734 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c734:	b480      	push	{r7}
 800c736:	b085      	sub	sp, #20
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c746:	695b      	ldr	r3, [r3, #20]
 800c748:	b29b      	uxth	r3, r3
}
 800c74a:	4618      	mov	r0, r3
 800c74c:	3714      	adds	r7, #20
 800c74e:	46bd      	mov	sp, r7
 800c750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c754:	4770      	bx	lr

0800c756 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800c756:	b480      	push	{r7}
 800c758:	b087      	sub	sp, #28
 800c75a:	af00      	add	r7, sp, #0
 800c75c:	6078      	str	r0, [r7, #4]
 800c75e:	460b      	mov	r3, r1
 800c760:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800c766:	78fb      	ldrb	r3, [r7, #3]
 800c768:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800c76a:	2300      	movs	r3, #0
 800c76c:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	015a      	lsls	r2, r3, #5
 800c772:	693b      	ldr	r3, [r7, #16]
 800c774:	4413      	add	r3, r2
 800c776:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	0c9b      	lsrs	r3, r3, #18
 800c77e:	f003 0303 	and.w	r3, r3, #3
 800c782:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800c784:	68bb      	ldr	r3, [r7, #8]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d002      	beq.n	800c790 <USB_HC_Halt+0x3a>
 800c78a:	68bb      	ldr	r3, [r7, #8]
 800c78c:	2b02      	cmp	r3, #2
 800c78e:	d16c      	bne.n	800c86a <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	015a      	lsls	r2, r3, #5
 800c794:	693b      	ldr	r3, [r7, #16]
 800c796:	4413      	add	r3, r2
 800c798:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	68fa      	ldr	r2, [r7, #12]
 800c7a0:	0151      	lsls	r1, r2, #5
 800c7a2:	693a      	ldr	r2, [r7, #16]
 800c7a4:	440a      	add	r2, r1
 800c7a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c7aa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c7ae:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7b4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d143      	bne.n	800c844 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	015a      	lsls	r2, r3, #5
 800c7c0:	693b      	ldr	r3, [r7, #16]
 800c7c2:	4413      	add	r3, r2
 800c7c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	68fa      	ldr	r2, [r7, #12]
 800c7cc:	0151      	lsls	r1, r2, #5
 800c7ce:	693a      	ldr	r2, [r7, #16]
 800c7d0:	440a      	add	r2, r1
 800c7d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c7d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c7da:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	015a      	lsls	r2, r3, #5
 800c7e0:	693b      	ldr	r3, [r7, #16]
 800c7e2:	4413      	add	r3, r2
 800c7e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	68fa      	ldr	r2, [r7, #12]
 800c7ec:	0151      	lsls	r1, r2, #5
 800c7ee:	693a      	ldr	r2, [r7, #16]
 800c7f0:	440a      	add	r2, r1
 800c7f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c7f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c7fa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	015a      	lsls	r2, r3, #5
 800c800:	693b      	ldr	r3, [r7, #16]
 800c802:	4413      	add	r3, r2
 800c804:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	68fa      	ldr	r2, [r7, #12]
 800c80c:	0151      	lsls	r1, r2, #5
 800c80e:	693a      	ldr	r2, [r7, #16]
 800c810:	440a      	add	r2, r1
 800c812:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c816:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c81a:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800c81c:	697b      	ldr	r3, [r7, #20]
 800c81e:	3301      	adds	r3, #1
 800c820:	617b      	str	r3, [r7, #20]
 800c822:	697b      	ldr	r3, [r7, #20]
 800c824:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c828:	d81d      	bhi.n	800c866 <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	015a      	lsls	r2, r3, #5
 800c82e:	693b      	ldr	r3, [r7, #16]
 800c830:	4413      	add	r3, r2
 800c832:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c83c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c840:	d0ec      	beq.n	800c81c <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800c842:	e080      	b.n	800c946 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	015a      	lsls	r2, r3, #5
 800c848:	693b      	ldr	r3, [r7, #16]
 800c84a:	4413      	add	r3, r2
 800c84c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	68fa      	ldr	r2, [r7, #12]
 800c854:	0151      	lsls	r1, r2, #5
 800c856:	693a      	ldr	r2, [r7, #16]
 800c858:	440a      	add	r2, r1
 800c85a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c85e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c862:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800c864:	e06f      	b.n	800c946 <USB_HC_Halt+0x1f0>
          break;
 800c866:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800c868:	e06d      	b.n	800c946 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	015a      	lsls	r2, r3, #5
 800c86e:	693b      	ldr	r3, [r7, #16]
 800c870:	4413      	add	r3, r2
 800c872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	68fa      	ldr	r2, [r7, #12]
 800c87a:	0151      	lsls	r1, r2, #5
 800c87c:	693a      	ldr	r2, [r7, #16]
 800c87e:	440a      	add	r2, r1
 800c880:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c884:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c888:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800c88a:	693b      	ldr	r3, [r7, #16]
 800c88c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c890:	691b      	ldr	r3, [r3, #16]
 800c892:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c896:	2b00      	cmp	r3, #0
 800c898:	d143      	bne.n	800c922 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	015a      	lsls	r2, r3, #5
 800c89e:	693b      	ldr	r3, [r7, #16]
 800c8a0:	4413      	add	r3, r2
 800c8a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	68fa      	ldr	r2, [r7, #12]
 800c8aa:	0151      	lsls	r1, r2, #5
 800c8ac:	693a      	ldr	r2, [r7, #16]
 800c8ae:	440a      	add	r2, r1
 800c8b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c8b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c8b8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	015a      	lsls	r2, r3, #5
 800c8be:	693b      	ldr	r3, [r7, #16]
 800c8c0:	4413      	add	r3, r2
 800c8c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	68fa      	ldr	r2, [r7, #12]
 800c8ca:	0151      	lsls	r1, r2, #5
 800c8cc:	693a      	ldr	r2, [r7, #16]
 800c8ce:	440a      	add	r2, r1
 800c8d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c8d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c8d8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	015a      	lsls	r2, r3, #5
 800c8de:	693b      	ldr	r3, [r7, #16]
 800c8e0:	4413      	add	r3, r2
 800c8e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	68fa      	ldr	r2, [r7, #12]
 800c8ea:	0151      	lsls	r1, r2, #5
 800c8ec:	693a      	ldr	r2, [r7, #16]
 800c8ee:	440a      	add	r2, r1
 800c8f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c8f4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c8f8:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800c8fa:	697b      	ldr	r3, [r7, #20]
 800c8fc:	3301      	adds	r3, #1
 800c8fe:	617b      	str	r3, [r7, #20]
 800c900:	697b      	ldr	r3, [r7, #20]
 800c902:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c906:	d81d      	bhi.n	800c944 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	015a      	lsls	r2, r3, #5
 800c90c:	693b      	ldr	r3, [r7, #16]
 800c90e:	4413      	add	r3, r2
 800c910:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c91a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c91e:	d0ec      	beq.n	800c8fa <USB_HC_Halt+0x1a4>
 800c920:	e011      	b.n	800c946 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	015a      	lsls	r2, r3, #5
 800c926:	693b      	ldr	r3, [r7, #16]
 800c928:	4413      	add	r3, r2
 800c92a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	68fa      	ldr	r2, [r7, #12]
 800c932:	0151      	lsls	r1, r2, #5
 800c934:	693a      	ldr	r2, [r7, #16]
 800c936:	440a      	add	r2, r1
 800c938:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c93c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c940:	6013      	str	r3, [r2, #0]
 800c942:	e000      	b.n	800c946 <USB_HC_Halt+0x1f0>
          break;
 800c944:	bf00      	nop
    }
  }

  return HAL_OK;
 800c946:	2300      	movs	r3, #0
}
 800c948:	4618      	mov	r0, r3
 800c94a:	371c      	adds	r7, #28
 800c94c:	46bd      	mov	sp, r7
 800c94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c952:	4770      	bx	lr

0800c954 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b086      	sub	sp, #24
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800c960:	2300      	movs	r3, #0
 800c962:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	f7ff fe07 	bl	800c578 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800c96a:	2110      	movs	r1, #16
 800c96c:	6878      	ldr	r0, [r7, #4]
 800c96e:	f7ff fe15 	bl	800c59c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800c972:	6878      	ldr	r0, [r7, #4]
 800c974:	f7ff fe38 	bl	800c5e8 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800c978:	2300      	movs	r3, #0
 800c97a:	613b      	str	r3, [r7, #16]
 800c97c:	e01f      	b.n	800c9be <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800c97e:	693b      	ldr	r3, [r7, #16]
 800c980:	015a      	lsls	r2, r3, #5
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	4413      	add	r3, r2
 800c986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800c98e:	68bb      	ldr	r3, [r7, #8]
 800c990:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c994:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800c996:	68bb      	ldr	r3, [r7, #8]
 800c998:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c99c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800c99e:	68bb      	ldr	r3, [r7, #8]
 800c9a0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c9a4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800c9a6:	693b      	ldr	r3, [r7, #16]
 800c9a8:	015a      	lsls	r2, r3, #5
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	4413      	add	r3, r2
 800c9ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c9b2:	461a      	mov	r2, r3
 800c9b4:	68bb      	ldr	r3, [r7, #8]
 800c9b6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800c9b8:	693b      	ldr	r3, [r7, #16]
 800c9ba:	3301      	adds	r3, #1
 800c9bc:	613b      	str	r3, [r7, #16]
 800c9be:	693b      	ldr	r3, [r7, #16]
 800c9c0:	2b0f      	cmp	r3, #15
 800c9c2:	d9dc      	bls.n	800c97e <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	613b      	str	r3, [r7, #16]
 800c9c8:	e034      	b.n	800ca34 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800c9ca:	693b      	ldr	r3, [r7, #16]
 800c9cc:	015a      	lsls	r2, r3, #5
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	4413      	add	r3, r2
 800c9d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800c9da:	68bb      	ldr	r3, [r7, #8]
 800c9dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c9e0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800c9e2:	68bb      	ldr	r3, [r7, #8]
 800c9e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c9e8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800c9ea:	68bb      	ldr	r3, [r7, #8]
 800c9ec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c9f0:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800c9f2:	693b      	ldr	r3, [r7, #16]
 800c9f4:	015a      	lsls	r2, r3, #5
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	4413      	add	r3, r2
 800c9fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c9fe:	461a      	mov	r2, r3
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800ca04:	697b      	ldr	r3, [r7, #20]
 800ca06:	3301      	adds	r3, #1
 800ca08:	617b      	str	r3, [r7, #20]
 800ca0a:	697b      	ldr	r3, [r7, #20]
 800ca0c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ca10:	d80c      	bhi.n	800ca2c <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ca12:	693b      	ldr	r3, [r7, #16]
 800ca14:	015a      	lsls	r2, r3, #5
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	4413      	add	r3, r2
 800ca1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ca24:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ca28:	d0ec      	beq.n	800ca04 <USB_StopHost+0xb0>
 800ca2a:	e000      	b.n	800ca2e <USB_StopHost+0xda>
        break;
 800ca2c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800ca2e:	693b      	ldr	r3, [r7, #16]
 800ca30:	3301      	adds	r3, #1
 800ca32:	613b      	str	r3, [r7, #16]
 800ca34:	693b      	ldr	r3, [r7, #16]
 800ca36:	2b0f      	cmp	r3, #15
 800ca38:	d9c7      	bls.n	800c9ca <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ca40:	461a      	mov	r2, r3
 800ca42:	f04f 33ff 	mov.w	r3, #4294967295
 800ca46:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	f04f 32ff 	mov.w	r2, #4294967295
 800ca4e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800ca50:	6878      	ldr	r0, [r7, #4]
 800ca52:	f7ff fd80 	bl	800c556 <USB_EnableGlobalInt>

  return HAL_OK;
 800ca56:	2300      	movs	r3, #0
}
 800ca58:	4618      	mov	r0, r3
 800ca5a:	3718      	adds	r7, #24
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	bd80      	pop	{r7, pc}

0800ca60 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800ca60:	b580      	push	{r7, lr}
 800ca62:	b082      	sub	sp, #8
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ca6e:	1c5a      	adds	r2, r3, #1
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f000 f804 	bl	800ca84 <USBH_HandleSof>
}
 800ca7c:	bf00      	nop
 800ca7e:	3708      	adds	r7, #8
 800ca80:	46bd      	mov	sp, r7
 800ca82:	bd80      	pop	{r7, pc}

0800ca84 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800ca84:	b580      	push	{r7, lr}
 800ca86:	b082      	sub	sp, #8
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	781b      	ldrb	r3, [r3, #0]
 800ca90:	b2db      	uxtb	r3, r3
 800ca92:	2b0b      	cmp	r3, #11
 800ca94:	d10a      	bne.n	800caac <USBH_HandleSof+0x28>
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d005      	beq.n	800caac <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800caa6:	699b      	ldr	r3, [r3, #24]
 800caa8:	6878      	ldr	r0, [r7, #4]
 800caaa:	4798      	blx	r3
  }
}
 800caac:	bf00      	nop
 800caae:	3708      	adds	r7, #8
 800cab0:	46bd      	mov	sp, r7
 800cab2:	bd80      	pop	{r7, pc}

0800cab4 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b082      	sub	sp, #8
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	2201      	movs	r2, #1
 800cac0:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	2201      	movs	r2, #1
 800cac8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800cad8:	2200      	movs	r2, #0
 800cada:	4619      	mov	r1, r3
 800cadc:	f000 f8ae 	bl	800cc3c <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800cae0:	bf00      	nop
}
 800cae2:	3708      	adds	r7, #8
 800cae4:	46bd      	mov	sp, r7
 800cae6:	bd80      	pop	{r7, pc}

0800cae8 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800cae8:	b480      	push	{r7}
 800caea:	b083      	sub	sp, #12
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2200      	movs	r2, #0
 800caf4:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800caf8:	bf00      	nop
}
 800cafa:	370c      	adds	r7, #12
 800cafc:	46bd      	mov	sp, r7
 800cafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb02:	4770      	bx	lr

0800cb04 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b082      	sub	sp, #8
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	2201      	movs	r2, #1
 800cb10:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	2200      	movs	r2, #0
 800cb18:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2200      	movs	r2, #0
 800cb20:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	2201      	movs	r2, #1
 800cb28:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800cb38:	2200      	movs	r2, #0
 800cb3a:	4619      	mov	r1, r3
 800cb3c:	f000 f87e 	bl	800cc3c <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800cb40:	2300      	movs	r3, #0
}
 800cb42:	4618      	mov	r0, r3
 800cb44:	3708      	adds	r7, #8
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bd80      	pop	{r7, pc}

0800cb4a <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800cb4a:	b580      	push	{r7, lr}
 800cb4c:	b082      	sub	sp, #8
 800cb4e:	af00      	add	r7, sp, #0
 800cb50:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	2201      	movs	r2, #1
 800cb56:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	2200      	movs	r2, #0
 800cb66:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800cb6a:	6878      	ldr	r0, [r7, #4]
 800cb6c:	f001 f902 	bl	800dd74 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	791b      	ldrb	r3, [r3, #4]
 800cb74:	4619      	mov	r1, r3
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f000 f830 	bl	800cbdc <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	795b      	ldrb	r3, [r3, #5]
 800cb80:	4619      	mov	r1, r3
 800cb82:	6878      	ldr	r0, [r7, #4]
 800cb84:	f000 f82a 	bl	800cbdc <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2201      	movs	r2, #1
 800cb8c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	4619      	mov	r1, r3
 800cba0:	f000 f84c 	bl	800cc3c <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800cba4:	2300      	movs	r3, #0
}
 800cba6:	4618      	mov	r0, r3
 800cba8:	3708      	adds	r7, #8
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	bd80      	pop	{r7, pc}

0800cbae <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800cbae:	b580      	push	{r7, lr}
 800cbb0:	b082      	sub	sp, #8
 800cbb2:	af00      	add	r7, sp, #0
 800cbb4:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	2201      	movs	r2, #1
 800cbba:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800cbca:	2200      	movs	r2, #0
 800cbcc:	4619      	mov	r1, r3
 800cbce:	f000 f835 	bl	800cc3c <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif

  return USBH_OK;
 800cbd2:	2300      	movs	r3, #0
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	3708      	adds	r7, #8
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd80      	pop	{r7, pc}

0800cbdc <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800cbdc:	b480      	push	{r7}
 800cbde:	b083      	sub	sp, #12
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
 800cbe4:	460b      	mov	r3, r1
 800cbe6:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800cbe8:	78fb      	ldrb	r3, [r7, #3]
 800cbea:	2b0a      	cmp	r3, #10
 800cbec:	d80d      	bhi.n	800cc0a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800cbee:	78fb      	ldrb	r3, [r7, #3]
 800cbf0:	687a      	ldr	r2, [r7, #4]
 800cbf2:	33e0      	adds	r3, #224	; 0xe0
 800cbf4:	009b      	lsls	r3, r3, #2
 800cbf6:	4413      	add	r3, r2
 800cbf8:	685a      	ldr	r2, [r3, #4]
 800cbfa:	78fb      	ldrb	r3, [r7, #3]
 800cbfc:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800cc00:	6879      	ldr	r1, [r7, #4]
 800cc02:	33e0      	adds	r3, #224	; 0xe0
 800cc04:	009b      	lsls	r3, r3, #2
 800cc06:	440b      	add	r3, r1
 800cc08:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800cc0a:	2300      	movs	r3, #0
}
 800cc0c:	4618      	mov	r0, r3
 800cc0e:	370c      	adds	r7, #12
 800cc10:	46bd      	mov	sp, r7
 800cc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc16:	4770      	bx	lr

0800cc18 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800cc18:	b480      	push	{r7}
 800cc1a:	b083      	sub	sp, #12
 800cc1c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cc1e:	f3ef 8305 	mrs	r3, IPSR
 800cc22:	607b      	str	r3, [r7, #4]
  return(result);
 800cc24:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	bf14      	ite	ne
 800cc2a:	2301      	movne	r3, #1
 800cc2c:	2300      	moveq	r3, #0
 800cc2e:	b2db      	uxtb	r3, r3
}
 800cc30:	4618      	mov	r0, r3
 800cc32:	370c      	adds	r7, #12
 800cc34:	46bd      	mov	sp, r7
 800cc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3a:	4770      	bx	lr

0800cc3c <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b086      	sub	sp, #24
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	60f8      	str	r0, [r7, #12]
 800cc44:	60b9      	str	r1, [r7, #8]
 800cc46:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800cc48:	2300      	movs	r3, #0
 800cc4a:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800cc50:	697b      	ldr	r3, [r7, #20]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d101      	bne.n	800cc5a <osMessagePut+0x1e>
    ticks = 1;
 800cc56:	2301      	movs	r3, #1
 800cc58:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800cc5a:	f7ff ffdd 	bl	800cc18 <inHandlerMode>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d018      	beq.n	800cc96 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800cc64:	f107 0210 	add.w	r2, r7, #16
 800cc68:	f107 0108 	add.w	r1, r7, #8
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	68f8      	ldr	r0, [r7, #12]
 800cc70:	f000 f9a6 	bl	800cfc0 <xQueueGenericSendFromISR>
 800cc74:	4603      	mov	r3, r0
 800cc76:	2b01      	cmp	r3, #1
 800cc78:	d001      	beq.n	800cc7e <osMessagePut+0x42>
      return osErrorOS;
 800cc7a:	23ff      	movs	r3, #255	; 0xff
 800cc7c:	e018      	b.n	800ccb0 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800cc7e:	693b      	ldr	r3, [r7, #16]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d014      	beq.n	800ccae <osMessagePut+0x72>
 800cc84:	4b0c      	ldr	r3, [pc, #48]	; (800ccb8 <osMessagePut+0x7c>)
 800cc86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc8a:	601a      	str	r2, [r3, #0]
 800cc8c:	f3bf 8f4f 	dsb	sy
 800cc90:	f3bf 8f6f 	isb	sy
 800cc94:	e00b      	b.n	800ccae <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800cc96:	f107 0108 	add.w	r1, r7, #8
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	697a      	ldr	r2, [r7, #20]
 800cc9e:	68f8      	ldr	r0, [r7, #12]
 800cca0:	f000 f894 	bl	800cdcc <xQueueGenericSend>
 800cca4:	4603      	mov	r3, r0
 800cca6:	2b01      	cmp	r3, #1
 800cca8:	d001      	beq.n	800ccae <osMessagePut+0x72>
      return osErrorOS;
 800ccaa:	23ff      	movs	r3, #255	; 0xff
 800ccac:	e000      	b.n	800ccb0 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800ccae:	2300      	movs	r3, #0
}
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	3718      	adds	r7, #24
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	bd80      	pop	{r7, pc}
 800ccb8:	e000ed04 	.word	0xe000ed04

0800ccbc <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ccbc:	b480      	push	{r7}
 800ccbe:	b085      	sub	sp, #20
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	6078      	str	r0, [r7, #4]
 800ccc4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	685b      	ldr	r3, [r3, #4]
 800ccca:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cccc:	683b      	ldr	r3, [r7, #0]
 800ccce:	68fa      	ldr	r2, [r7, #12]
 800ccd0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	689a      	ldr	r2, [r3, #8]
 800ccd6:	683b      	ldr	r3, [r7, #0]
 800ccd8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	689b      	ldr	r3, [r3, #8]
 800ccde:	683a      	ldr	r2, [r7, #0]
 800cce0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	683a      	ldr	r2, [r7, #0]
 800cce6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cce8:	683b      	ldr	r3, [r7, #0]
 800ccea:	687a      	ldr	r2, [r7, #4]
 800ccec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	1c5a      	adds	r2, r3, #1
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	601a      	str	r2, [r3, #0]
}
 800ccf8:	bf00      	nop
 800ccfa:	3714      	adds	r7, #20
 800ccfc:	46bd      	mov	sp, r7
 800ccfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd02:	4770      	bx	lr

0800cd04 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cd04:	b480      	push	{r7}
 800cd06:	b085      	sub	sp, #20
 800cd08:	af00      	add	r7, sp, #0
 800cd0a:	6078      	str	r0, [r7, #4]
 800cd0c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cd0e:	683b      	ldr	r3, [r7, #0]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cd14:	68bb      	ldr	r3, [r7, #8]
 800cd16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd1a:	d103      	bne.n	800cd24 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	691b      	ldr	r3, [r3, #16]
 800cd20:	60fb      	str	r3, [r7, #12]
 800cd22:	e00c      	b.n	800cd3e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	3308      	adds	r3, #8
 800cd28:	60fb      	str	r3, [r7, #12]
 800cd2a:	e002      	b.n	800cd32 <vListInsert+0x2e>
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	685b      	ldr	r3, [r3, #4]
 800cd30:	60fb      	str	r3, [r7, #12]
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	685b      	ldr	r3, [r3, #4]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	68ba      	ldr	r2, [r7, #8]
 800cd3a:	429a      	cmp	r2, r3
 800cd3c:	d2f6      	bcs.n	800cd2c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	685a      	ldr	r2, [r3, #4]
 800cd42:	683b      	ldr	r3, [r7, #0]
 800cd44:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800cd46:	683b      	ldr	r3, [r7, #0]
 800cd48:	685b      	ldr	r3, [r3, #4]
 800cd4a:	683a      	ldr	r2, [r7, #0]
 800cd4c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	68fa      	ldr	r2, [r7, #12]
 800cd52:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	683a      	ldr	r2, [r7, #0]
 800cd58:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800cd5a:	683b      	ldr	r3, [r7, #0]
 800cd5c:	687a      	ldr	r2, [r7, #4]
 800cd5e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	1c5a      	adds	r2, r3, #1
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	601a      	str	r2, [r3, #0]
}
 800cd6a:	bf00      	nop
 800cd6c:	3714      	adds	r7, #20
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd74:	4770      	bx	lr

0800cd76 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800cd76:	b480      	push	{r7}
 800cd78:	b085      	sub	sp, #20
 800cd7a:	af00      	add	r7, sp, #0
 800cd7c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	691b      	ldr	r3, [r3, #16]
 800cd82:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	685b      	ldr	r3, [r3, #4]
 800cd88:	687a      	ldr	r2, [r7, #4]
 800cd8a:	6892      	ldr	r2, [r2, #8]
 800cd8c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	689b      	ldr	r3, [r3, #8]
 800cd92:	687a      	ldr	r2, [r7, #4]
 800cd94:	6852      	ldr	r2, [r2, #4]
 800cd96:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	685b      	ldr	r3, [r3, #4]
 800cd9c:	687a      	ldr	r2, [r7, #4]
 800cd9e:	429a      	cmp	r2, r3
 800cda0:	d103      	bne.n	800cdaa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	689a      	ldr	r2, [r3, #8]
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	2200      	movs	r2, #0
 800cdae:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	1e5a      	subs	r2, r3, #1
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	681b      	ldr	r3, [r3, #0]
}
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	3714      	adds	r7, #20
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc8:	4770      	bx	lr
	...

0800cdcc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b08e      	sub	sp, #56	; 0x38
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	60f8      	str	r0, [r7, #12]
 800cdd4:	60b9      	str	r1, [r7, #8]
 800cdd6:	607a      	str	r2, [r7, #4]
 800cdd8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cdda:	2300      	movs	r3, #0
 800cddc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800cde2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d109      	bne.n	800cdfc <xQueueGenericSend+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800cde8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdec:	f383 8811 	msr	BASEPRI, r3
 800cdf0:	f3bf 8f6f 	isb	sy
 800cdf4:	f3bf 8f4f 	dsb	sy
 800cdf8:	62bb      	str	r3, [r7, #40]	; 0x28
 800cdfa:	e7fe      	b.n	800cdfa <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cdfc:	68bb      	ldr	r3, [r7, #8]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d103      	bne.n	800ce0a <xQueueGenericSend+0x3e>
 800ce02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d101      	bne.n	800ce0e <xQueueGenericSend+0x42>
 800ce0a:	2301      	movs	r3, #1
 800ce0c:	e000      	b.n	800ce10 <xQueueGenericSend+0x44>
 800ce0e:	2300      	movs	r3, #0
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d109      	bne.n	800ce28 <xQueueGenericSend+0x5c>
 800ce14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce18:	f383 8811 	msr	BASEPRI, r3
 800ce1c:	f3bf 8f6f 	isb	sy
 800ce20:	f3bf 8f4f 	dsb	sy
 800ce24:	627b      	str	r3, [r7, #36]	; 0x24
 800ce26:	e7fe      	b.n	800ce26 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	2b02      	cmp	r3, #2
 800ce2c:	d103      	bne.n	800ce36 <xQueueGenericSend+0x6a>
 800ce2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce32:	2b01      	cmp	r3, #1
 800ce34:	d101      	bne.n	800ce3a <xQueueGenericSend+0x6e>
 800ce36:	2301      	movs	r3, #1
 800ce38:	e000      	b.n	800ce3c <xQueueGenericSend+0x70>
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d109      	bne.n	800ce54 <xQueueGenericSend+0x88>
 800ce40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce44:	f383 8811 	msr	BASEPRI, r3
 800ce48:	f3bf 8f6f 	isb	sy
 800ce4c:	f3bf 8f4f 	dsb	sy
 800ce50:	623b      	str	r3, [r7, #32]
 800ce52:	e7fe      	b.n	800ce52 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ce54:	f000 fd26 	bl	800d8a4 <xTaskGetSchedulerState>
 800ce58:	4603      	mov	r3, r0
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d102      	bne.n	800ce64 <xQueueGenericSend+0x98>
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d101      	bne.n	800ce68 <xQueueGenericSend+0x9c>
 800ce64:	2301      	movs	r3, #1
 800ce66:	e000      	b.n	800ce6a <xQueueGenericSend+0x9e>
 800ce68:	2300      	movs	r3, #0
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d109      	bne.n	800ce82 <xQueueGenericSend+0xb6>
 800ce6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce72:	f383 8811 	msr	BASEPRI, r3
 800ce76:	f3bf 8f6f 	isb	sy
 800ce7a:	f3bf 8f4f 	dsb	sy
 800ce7e:	61fb      	str	r3, [r7, #28]
 800ce80:	e7fe      	b.n	800ce80 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ce82:	f000 fe31 	bl	800dae8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ce86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce8e:	429a      	cmp	r2, r3
 800ce90:	d302      	bcc.n	800ce98 <xQueueGenericSend+0xcc>
 800ce92:	683b      	ldr	r3, [r7, #0]
 800ce94:	2b02      	cmp	r3, #2
 800ce96:	d129      	bne.n	800ceec <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ce98:	683a      	ldr	r2, [r7, #0]
 800ce9a:	68b9      	ldr	r1, [r7, #8]
 800ce9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ce9e:	f000 f923 	bl	800d0e8 <prvCopyDataToQueue>
 800cea2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d010      	beq.n	800cece <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ceac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceae:	3324      	adds	r3, #36	; 0x24
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	f000 fbf3 	bl	800d69c <xTaskRemoveFromEventList>
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d013      	beq.n	800cee4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cebc:	4b3f      	ldr	r3, [pc, #252]	; (800cfbc <xQueueGenericSend+0x1f0>)
 800cebe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cec2:	601a      	str	r2, [r3, #0]
 800cec4:	f3bf 8f4f 	dsb	sy
 800cec8:	f3bf 8f6f 	isb	sy
 800cecc:	e00a      	b.n	800cee4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800cece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d007      	beq.n	800cee4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ced4:	4b39      	ldr	r3, [pc, #228]	; (800cfbc <xQueueGenericSend+0x1f0>)
 800ced6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ceda:	601a      	str	r2, [r3, #0]
 800cedc:	f3bf 8f4f 	dsb	sy
 800cee0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800cee4:	f000 fe2e 	bl	800db44 <vPortExitCritical>
				return pdPASS;
 800cee8:	2301      	movs	r3, #1
 800ceea:	e063      	b.n	800cfb4 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d103      	bne.n	800cefa <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cef2:	f000 fe27 	bl	800db44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cef6:	2300      	movs	r3, #0
 800cef8:	e05c      	b.n	800cfb4 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cefa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d106      	bne.n	800cf0e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cf00:	f107 0314 	add.w	r3, r7, #20
 800cf04:	4618      	mov	r0, r3
 800cf06:	f000 fc2b 	bl	800d760 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cf0a:	2301      	movs	r3, #1
 800cf0c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cf0e:	f000 fe19 	bl	800db44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cf12:	f000 f9bd 	bl	800d290 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cf16:	f000 fde7 	bl	800dae8 <vPortEnterCritical>
 800cf1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cf20:	b25b      	sxtb	r3, r3
 800cf22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf26:	d103      	bne.n	800cf30 <xQueueGenericSend+0x164>
 800cf28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf2a:	2200      	movs	r2, #0
 800cf2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cf30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cf36:	b25b      	sxtb	r3, r3
 800cf38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf3c:	d103      	bne.n	800cf46 <xQueueGenericSend+0x17a>
 800cf3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf40:	2200      	movs	r2, #0
 800cf42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cf46:	f000 fdfd 	bl	800db44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cf4a:	1d3a      	adds	r2, r7, #4
 800cf4c:	f107 0314 	add.w	r3, r7, #20
 800cf50:	4611      	mov	r1, r2
 800cf52:	4618      	mov	r0, r3
 800cf54:	f000 fc1a 	bl	800d78c <xTaskCheckForTimeOut>
 800cf58:	4603      	mov	r3, r0
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d124      	bne.n	800cfa8 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800cf5e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cf60:	f000 f97e 	bl	800d260 <prvIsQueueFull>
 800cf64:	4603      	mov	r3, r0
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d018      	beq.n	800cf9c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800cf6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf6c:	3310      	adds	r3, #16
 800cf6e:	687a      	ldr	r2, [r7, #4]
 800cf70:	4611      	mov	r1, r2
 800cf72:	4618      	mov	r0, r3
 800cf74:	f000 fb6e 	bl	800d654 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800cf78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cf7a:	f000 f91f 	bl	800d1bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800cf7e:	f000 f995 	bl	800d2ac <xTaskResumeAll>
 800cf82:	4603      	mov	r3, r0
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	f47f af7c 	bne.w	800ce82 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800cf8a:	4b0c      	ldr	r3, [pc, #48]	; (800cfbc <xQueueGenericSend+0x1f0>)
 800cf8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf90:	601a      	str	r2, [r3, #0]
 800cf92:	f3bf 8f4f 	dsb	sy
 800cf96:	f3bf 8f6f 	isb	sy
 800cf9a:	e772      	b.n	800ce82 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cf9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cf9e:	f000 f90d 	bl	800d1bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cfa2:	f000 f983 	bl	800d2ac <xTaskResumeAll>
 800cfa6:	e76c      	b.n	800ce82 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800cfa8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cfaa:	f000 f907 	bl	800d1bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cfae:	f000 f97d 	bl	800d2ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800cfb2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	3738      	adds	r7, #56	; 0x38
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	bd80      	pop	{r7, pc}
 800cfbc:	e000ed04 	.word	0xe000ed04

0800cfc0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b08e      	sub	sp, #56	; 0x38
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	60f8      	str	r0, [r7, #12]
 800cfc8:	60b9      	str	r1, [r7, #8]
 800cfca:	607a      	str	r2, [r7, #4]
 800cfcc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800cfd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d109      	bne.n	800cfec <xQueueGenericSendFromISR+0x2c>
 800cfd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfdc:	f383 8811 	msr	BASEPRI, r3
 800cfe0:	f3bf 8f6f 	isb	sy
 800cfe4:	f3bf 8f4f 	dsb	sy
 800cfe8:	627b      	str	r3, [r7, #36]	; 0x24
 800cfea:	e7fe      	b.n	800cfea <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cfec:	68bb      	ldr	r3, [r7, #8]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d103      	bne.n	800cffa <xQueueGenericSendFromISR+0x3a>
 800cff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d101      	bne.n	800cffe <xQueueGenericSendFromISR+0x3e>
 800cffa:	2301      	movs	r3, #1
 800cffc:	e000      	b.n	800d000 <xQueueGenericSendFromISR+0x40>
 800cffe:	2300      	movs	r3, #0
 800d000:	2b00      	cmp	r3, #0
 800d002:	d109      	bne.n	800d018 <xQueueGenericSendFromISR+0x58>
 800d004:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d008:	f383 8811 	msr	BASEPRI, r3
 800d00c:	f3bf 8f6f 	isb	sy
 800d010:	f3bf 8f4f 	dsb	sy
 800d014:	623b      	str	r3, [r7, #32]
 800d016:	e7fe      	b.n	800d016 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d018:	683b      	ldr	r3, [r7, #0]
 800d01a:	2b02      	cmp	r3, #2
 800d01c:	d103      	bne.n	800d026 <xQueueGenericSendFromISR+0x66>
 800d01e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d022:	2b01      	cmp	r3, #1
 800d024:	d101      	bne.n	800d02a <xQueueGenericSendFromISR+0x6a>
 800d026:	2301      	movs	r3, #1
 800d028:	e000      	b.n	800d02c <xQueueGenericSendFromISR+0x6c>
 800d02a:	2300      	movs	r3, #0
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d109      	bne.n	800d044 <xQueueGenericSendFromISR+0x84>
 800d030:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d034:	f383 8811 	msr	BASEPRI, r3
 800d038:	f3bf 8f6f 	isb	sy
 800d03c:	f3bf 8f4f 	dsb	sy
 800d040:	61fb      	str	r3, [r7, #28]
 800d042:	e7fe      	b.n	800d042 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d044:	f000 fe00 	bl	800dc48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d048:	f3ef 8211 	mrs	r2, BASEPRI
 800d04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d050:	f383 8811 	msr	BASEPRI, r3
 800d054:	f3bf 8f6f 	isb	sy
 800d058:	f3bf 8f4f 	dsb	sy
 800d05c:	61ba      	str	r2, [r7, #24]
 800d05e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d060:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d062:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d066:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d06a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d06c:	429a      	cmp	r2, r3
 800d06e:	d302      	bcc.n	800d076 <xQueueGenericSendFromISR+0xb6>
 800d070:	683b      	ldr	r3, [r7, #0]
 800d072:	2b02      	cmp	r3, #2
 800d074:	d12c      	bne.n	800d0d0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d078:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d07c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d080:	683a      	ldr	r2, [r7, #0]
 800d082:	68b9      	ldr	r1, [r7, #8]
 800d084:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d086:	f000 f82f 	bl	800d0e8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d08a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800d08e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d092:	d112      	bne.n	800d0ba <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d016      	beq.n	800d0ca <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d09c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d09e:	3324      	adds	r3, #36	; 0x24
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	f000 fafb 	bl	800d69c <xTaskRemoveFromEventList>
 800d0a6:	4603      	mov	r3, r0
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d00e      	beq.n	800d0ca <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d00b      	beq.n	800d0ca <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	2201      	movs	r2, #1
 800d0b6:	601a      	str	r2, [r3, #0]
 800d0b8:	e007      	b.n	800d0ca <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d0ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d0be:	3301      	adds	r3, #1
 800d0c0:	b2db      	uxtb	r3, r3
 800d0c2:	b25a      	sxtb	r2, r3
 800d0c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d0ca:	2301      	movs	r3, #1
 800d0cc:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800d0ce:	e001      	b.n	800d0d4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d0d0:	2300      	movs	r3, #0
 800d0d2:	637b      	str	r3, [r7, #52]	; 0x34
 800d0d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0d6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d0d8:	693b      	ldr	r3, [r7, #16]
 800d0da:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d0de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	3738      	adds	r7, #56	; 0x38
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	bd80      	pop	{r7, pc}

0800d0e8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d0e8:	b580      	push	{r7, lr}
 800d0ea:	b086      	sub	sp, #24
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	60f8      	str	r0, [r7, #12]
 800d0f0:	60b9      	str	r1, [r7, #8]
 800d0f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0fc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d102:	2b00      	cmp	r3, #0
 800d104:	d10d      	bne.n	800d122 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d14d      	bne.n	800d1aa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	689b      	ldr	r3, [r3, #8]
 800d112:	4618      	mov	r0, r3
 800d114:	f000 fbe4 	bl	800d8e0 <xTaskPriorityDisinherit>
 800d118:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	2200      	movs	r2, #0
 800d11e:	609a      	str	r2, [r3, #8]
 800d120:	e043      	b.n	800d1aa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	2b00      	cmp	r3, #0
 800d126:	d119      	bne.n	800d15c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	6858      	ldr	r0, [r3, #4]
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d130:	461a      	mov	r2, r3
 800d132:	68b9      	ldr	r1, [r7, #8]
 800d134:	f000 fe90 	bl	800de58 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	685a      	ldr	r2, [r3, #4]
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d140:	441a      	add	r2, r3
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	685a      	ldr	r2, [r3, #4]
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	689b      	ldr	r3, [r3, #8]
 800d14e:	429a      	cmp	r2, r3
 800d150:	d32b      	bcc.n	800d1aa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	681a      	ldr	r2, [r3, #0]
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	605a      	str	r2, [r3, #4]
 800d15a:	e026      	b.n	800d1aa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	68d8      	ldr	r0, [r3, #12]
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d164:	461a      	mov	r2, r3
 800d166:	68b9      	ldr	r1, [r7, #8]
 800d168:	f000 fe76 	bl	800de58 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	68da      	ldr	r2, [r3, #12]
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d174:	425b      	negs	r3, r3
 800d176:	441a      	add	r2, r3
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	68da      	ldr	r2, [r3, #12]
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	429a      	cmp	r2, r3
 800d186:	d207      	bcs.n	800d198 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	689a      	ldr	r2, [r3, #8]
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d190:	425b      	negs	r3, r3
 800d192:	441a      	add	r2, r3
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	2b02      	cmp	r3, #2
 800d19c:	d105      	bne.n	800d1aa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d19e:	693b      	ldr	r3, [r7, #16]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d002      	beq.n	800d1aa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d1a4:	693b      	ldr	r3, [r7, #16]
 800d1a6:	3b01      	subs	r3, #1
 800d1a8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	1c5a      	adds	r2, r3, #1
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d1b2:	697b      	ldr	r3, [r7, #20]
}
 800d1b4:	4618      	mov	r0, r3
 800d1b6:	3718      	adds	r7, #24
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	bd80      	pop	{r7, pc}

0800d1bc <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b084      	sub	sp, #16
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d1c4:	f000 fc90 	bl	800dae8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d1ce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d1d0:	e011      	b.n	800d1f6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d012      	beq.n	800d200 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	3324      	adds	r3, #36	; 0x24
 800d1de:	4618      	mov	r0, r3
 800d1e0:	f000 fa5c 	bl	800d69c <xTaskRemoveFromEventList>
 800d1e4:	4603      	mov	r3, r0
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d001      	beq.n	800d1ee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d1ea:	f000 fb2f 	bl	800d84c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d1ee:	7bfb      	ldrb	r3, [r7, #15]
 800d1f0:	3b01      	subs	r3, #1
 800d1f2:	b2db      	uxtb	r3, r3
 800d1f4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d1f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	dce9      	bgt.n	800d1d2 <prvUnlockQueue+0x16>
 800d1fe:	e000      	b.n	800d202 <prvUnlockQueue+0x46>
					break;
 800d200:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	22ff      	movs	r2, #255	; 0xff
 800d206:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d20a:	f000 fc9b 	bl	800db44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d20e:	f000 fc6b 	bl	800dae8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d218:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d21a:	e011      	b.n	800d240 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	691b      	ldr	r3, [r3, #16]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d012      	beq.n	800d24a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	3310      	adds	r3, #16
 800d228:	4618      	mov	r0, r3
 800d22a:	f000 fa37 	bl	800d69c <xTaskRemoveFromEventList>
 800d22e:	4603      	mov	r3, r0
 800d230:	2b00      	cmp	r3, #0
 800d232:	d001      	beq.n	800d238 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d234:	f000 fb0a 	bl	800d84c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d238:	7bbb      	ldrb	r3, [r7, #14]
 800d23a:	3b01      	subs	r3, #1
 800d23c:	b2db      	uxtb	r3, r3
 800d23e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d240:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d244:	2b00      	cmp	r3, #0
 800d246:	dce9      	bgt.n	800d21c <prvUnlockQueue+0x60>
 800d248:	e000      	b.n	800d24c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d24a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	22ff      	movs	r2, #255	; 0xff
 800d250:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d254:	f000 fc76 	bl	800db44 <vPortExitCritical>
}
 800d258:	bf00      	nop
 800d25a:	3710      	adds	r7, #16
 800d25c:	46bd      	mov	sp, r7
 800d25e:	bd80      	pop	{r7, pc}

0800d260 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d260:	b580      	push	{r7, lr}
 800d262:	b084      	sub	sp, #16
 800d264:	af00      	add	r7, sp, #0
 800d266:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d268:	f000 fc3e 	bl	800dae8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d274:	429a      	cmp	r2, r3
 800d276:	d102      	bne.n	800d27e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d278:	2301      	movs	r3, #1
 800d27a:	60fb      	str	r3, [r7, #12]
 800d27c:	e001      	b.n	800d282 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d27e:	2300      	movs	r3, #0
 800d280:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d282:	f000 fc5f 	bl	800db44 <vPortExitCritical>

	return xReturn;
 800d286:	68fb      	ldr	r3, [r7, #12]
}
 800d288:	4618      	mov	r0, r3
 800d28a:	3710      	adds	r7, #16
 800d28c:	46bd      	mov	sp, r7
 800d28e:	bd80      	pop	{r7, pc}

0800d290 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d290:	b480      	push	{r7}
 800d292:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d294:	4b04      	ldr	r3, [pc, #16]	; (800d2a8 <vTaskSuspendAll+0x18>)
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	3301      	adds	r3, #1
 800d29a:	4a03      	ldr	r2, [pc, #12]	; (800d2a8 <vTaskSuspendAll+0x18>)
 800d29c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800d29e:	bf00      	nop
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a6:	4770      	bx	lr
 800d2a8:	20000374 	.word	0x20000374

0800d2ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	b084      	sub	sp, #16
 800d2b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d2b2:	2300      	movs	r3, #0
 800d2b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d2ba:	4b41      	ldr	r3, [pc, #260]	; (800d3c0 <xTaskResumeAll+0x114>)
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d109      	bne.n	800d2d6 <xTaskResumeAll+0x2a>
	__asm volatile
 800d2c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2c6:	f383 8811 	msr	BASEPRI, r3
 800d2ca:	f3bf 8f6f 	isb	sy
 800d2ce:	f3bf 8f4f 	dsb	sy
 800d2d2:	603b      	str	r3, [r7, #0]
 800d2d4:	e7fe      	b.n	800d2d4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d2d6:	f000 fc07 	bl	800dae8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d2da:	4b39      	ldr	r3, [pc, #228]	; (800d3c0 <xTaskResumeAll+0x114>)
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	3b01      	subs	r3, #1
 800d2e0:	4a37      	ldr	r2, [pc, #220]	; (800d3c0 <xTaskResumeAll+0x114>)
 800d2e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d2e4:	4b36      	ldr	r3, [pc, #216]	; (800d3c0 <xTaskResumeAll+0x114>)
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d161      	bne.n	800d3b0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d2ec:	4b35      	ldr	r3, [pc, #212]	; (800d3c4 <xTaskResumeAll+0x118>)
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d05d      	beq.n	800d3b0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d2f4:	e02e      	b.n	800d354 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2f6:	4b34      	ldr	r3, [pc, #208]	; (800d3c8 <xTaskResumeAll+0x11c>)
 800d2f8:	68db      	ldr	r3, [r3, #12]
 800d2fa:	68db      	ldr	r3, [r3, #12]
 800d2fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	3318      	adds	r3, #24
 800d302:	4618      	mov	r0, r3
 800d304:	f7ff fd37 	bl	800cd76 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	3304      	adds	r3, #4
 800d30c:	4618      	mov	r0, r3
 800d30e:	f7ff fd32 	bl	800cd76 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d316:	2201      	movs	r2, #1
 800d318:	409a      	lsls	r2, r3
 800d31a:	4b2c      	ldr	r3, [pc, #176]	; (800d3cc <xTaskResumeAll+0x120>)
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	4313      	orrs	r3, r2
 800d320:	4a2a      	ldr	r2, [pc, #168]	; (800d3cc <xTaskResumeAll+0x120>)
 800d322:	6013      	str	r3, [r2, #0]
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d328:	4613      	mov	r3, r2
 800d32a:	009b      	lsls	r3, r3, #2
 800d32c:	4413      	add	r3, r2
 800d32e:	009b      	lsls	r3, r3, #2
 800d330:	4a27      	ldr	r2, [pc, #156]	; (800d3d0 <xTaskResumeAll+0x124>)
 800d332:	441a      	add	r2, r3
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	3304      	adds	r3, #4
 800d338:	4619      	mov	r1, r3
 800d33a:	4610      	mov	r0, r2
 800d33c:	f7ff fcbe 	bl	800ccbc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d344:	4b23      	ldr	r3, [pc, #140]	; (800d3d4 <xTaskResumeAll+0x128>)
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d302      	bcc.n	800d354 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800d34e:	4b22      	ldr	r3, [pc, #136]	; (800d3d8 <xTaskResumeAll+0x12c>)
 800d350:	2201      	movs	r2, #1
 800d352:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d354:	4b1c      	ldr	r3, [pc, #112]	; (800d3c8 <xTaskResumeAll+0x11c>)
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d1cc      	bne.n	800d2f6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d001      	beq.n	800d366 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d362:	f000 fa7f 	bl	800d864 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d366:	4b1d      	ldr	r3, [pc, #116]	; (800d3dc <xTaskResumeAll+0x130>)
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d010      	beq.n	800d394 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d372:	f000 f837 	bl	800d3e4 <xTaskIncrementTick>
 800d376:	4603      	mov	r3, r0
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d002      	beq.n	800d382 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800d37c:	4b16      	ldr	r3, [pc, #88]	; (800d3d8 <xTaskResumeAll+0x12c>)
 800d37e:	2201      	movs	r2, #1
 800d380:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d382:	687b      	ldr	r3, [r7, #4]
 800d384:	3b01      	subs	r3, #1
 800d386:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d1f1      	bne.n	800d372 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800d38e:	4b13      	ldr	r3, [pc, #76]	; (800d3dc <xTaskResumeAll+0x130>)
 800d390:	2200      	movs	r2, #0
 800d392:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d394:	4b10      	ldr	r3, [pc, #64]	; (800d3d8 <xTaskResumeAll+0x12c>)
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d009      	beq.n	800d3b0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d39c:	2301      	movs	r3, #1
 800d39e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d3a0:	4b0f      	ldr	r3, [pc, #60]	; (800d3e0 <xTaskResumeAll+0x134>)
 800d3a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d3a6:	601a      	str	r2, [r3, #0]
 800d3a8:	f3bf 8f4f 	dsb	sy
 800d3ac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d3b0:	f000 fbc8 	bl	800db44 <vPortExitCritical>

	return xAlreadyYielded;
 800d3b4:	68bb      	ldr	r3, [r7, #8]
}
 800d3b6:	4618      	mov	r0, r3
 800d3b8:	3710      	adds	r7, #16
 800d3ba:	46bd      	mov	sp, r7
 800d3bc:	bd80      	pop	{r7, pc}
 800d3be:	bf00      	nop
 800d3c0:	20000374 	.word	0x20000374
 800d3c4:	20000354 	.word	0x20000354
 800d3c8:	2000032c 	.word	0x2000032c
 800d3cc:	2000035c 	.word	0x2000035c
 800d3d0:	20000298 	.word	0x20000298
 800d3d4:	20000294 	.word	0x20000294
 800d3d8:	20000368 	.word	0x20000368
 800d3dc:	20000364 	.word	0x20000364
 800d3e0:	e000ed04 	.word	0xe000ed04

0800d3e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b086      	sub	sp, #24
 800d3e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d3ee:	4b4e      	ldr	r3, [pc, #312]	; (800d528 <xTaskIncrementTick+0x144>)
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	f040 8087 	bne.w	800d506 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d3f8:	4b4c      	ldr	r3, [pc, #304]	; (800d52c <xTaskIncrementTick+0x148>)
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	3301      	adds	r3, #1
 800d3fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d400:	4a4a      	ldr	r2, [pc, #296]	; (800d52c <xTaskIncrementTick+0x148>)
 800d402:	693b      	ldr	r3, [r7, #16]
 800d404:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d406:	693b      	ldr	r3, [r7, #16]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d11f      	bne.n	800d44c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800d40c:	4b48      	ldr	r3, [pc, #288]	; (800d530 <xTaskIncrementTick+0x14c>)
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	2b00      	cmp	r3, #0
 800d414:	d009      	beq.n	800d42a <xTaskIncrementTick+0x46>
 800d416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d41a:	f383 8811 	msr	BASEPRI, r3
 800d41e:	f3bf 8f6f 	isb	sy
 800d422:	f3bf 8f4f 	dsb	sy
 800d426:	603b      	str	r3, [r7, #0]
 800d428:	e7fe      	b.n	800d428 <xTaskIncrementTick+0x44>
 800d42a:	4b41      	ldr	r3, [pc, #260]	; (800d530 <xTaskIncrementTick+0x14c>)
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	60fb      	str	r3, [r7, #12]
 800d430:	4b40      	ldr	r3, [pc, #256]	; (800d534 <xTaskIncrementTick+0x150>)
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	4a3e      	ldr	r2, [pc, #248]	; (800d530 <xTaskIncrementTick+0x14c>)
 800d436:	6013      	str	r3, [r2, #0]
 800d438:	4a3e      	ldr	r2, [pc, #248]	; (800d534 <xTaskIncrementTick+0x150>)
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	6013      	str	r3, [r2, #0]
 800d43e:	4b3e      	ldr	r3, [pc, #248]	; (800d538 <xTaskIncrementTick+0x154>)
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	3301      	adds	r3, #1
 800d444:	4a3c      	ldr	r2, [pc, #240]	; (800d538 <xTaskIncrementTick+0x154>)
 800d446:	6013      	str	r3, [r2, #0]
 800d448:	f000 fa0c 	bl	800d864 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d44c:	4b3b      	ldr	r3, [pc, #236]	; (800d53c <xTaskIncrementTick+0x158>)
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	693a      	ldr	r2, [r7, #16]
 800d452:	429a      	cmp	r2, r3
 800d454:	d348      	bcc.n	800d4e8 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d456:	4b36      	ldr	r3, [pc, #216]	; (800d530 <xTaskIncrementTick+0x14c>)
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d104      	bne.n	800d46a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d460:	4b36      	ldr	r3, [pc, #216]	; (800d53c <xTaskIncrementTick+0x158>)
 800d462:	f04f 32ff 	mov.w	r2, #4294967295
 800d466:	601a      	str	r2, [r3, #0]
					break;
 800d468:	e03e      	b.n	800d4e8 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d46a:	4b31      	ldr	r3, [pc, #196]	; (800d530 <xTaskIncrementTick+0x14c>)
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	68db      	ldr	r3, [r3, #12]
 800d470:	68db      	ldr	r3, [r3, #12]
 800d472:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d474:	68bb      	ldr	r3, [r7, #8]
 800d476:	685b      	ldr	r3, [r3, #4]
 800d478:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d47a:	693a      	ldr	r2, [r7, #16]
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	429a      	cmp	r2, r3
 800d480:	d203      	bcs.n	800d48a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d482:	4a2e      	ldr	r2, [pc, #184]	; (800d53c <xTaskIncrementTick+0x158>)
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d488:	e02e      	b.n	800d4e8 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	3304      	adds	r3, #4
 800d48e:	4618      	mov	r0, r3
 800d490:	f7ff fc71 	bl	800cd76 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d004      	beq.n	800d4a6 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d49c:	68bb      	ldr	r3, [r7, #8]
 800d49e:	3318      	adds	r3, #24
 800d4a0:	4618      	mov	r0, r3
 800d4a2:	f7ff fc68 	bl	800cd76 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d4a6:	68bb      	ldr	r3, [r7, #8]
 800d4a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4aa:	2201      	movs	r2, #1
 800d4ac:	409a      	lsls	r2, r3
 800d4ae:	4b24      	ldr	r3, [pc, #144]	; (800d540 <xTaskIncrementTick+0x15c>)
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	4313      	orrs	r3, r2
 800d4b4:	4a22      	ldr	r2, [pc, #136]	; (800d540 <xTaskIncrementTick+0x15c>)
 800d4b6:	6013      	str	r3, [r2, #0]
 800d4b8:	68bb      	ldr	r3, [r7, #8]
 800d4ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4bc:	4613      	mov	r3, r2
 800d4be:	009b      	lsls	r3, r3, #2
 800d4c0:	4413      	add	r3, r2
 800d4c2:	009b      	lsls	r3, r3, #2
 800d4c4:	4a1f      	ldr	r2, [pc, #124]	; (800d544 <xTaskIncrementTick+0x160>)
 800d4c6:	441a      	add	r2, r3
 800d4c8:	68bb      	ldr	r3, [r7, #8]
 800d4ca:	3304      	adds	r3, #4
 800d4cc:	4619      	mov	r1, r3
 800d4ce:	4610      	mov	r0, r2
 800d4d0:	f7ff fbf4 	bl	800ccbc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d4d4:	68bb      	ldr	r3, [r7, #8]
 800d4d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4d8:	4b1b      	ldr	r3, [pc, #108]	; (800d548 <xTaskIncrementTick+0x164>)
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4de:	429a      	cmp	r2, r3
 800d4e0:	d3b9      	bcc.n	800d456 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800d4e2:	2301      	movs	r3, #1
 800d4e4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d4e6:	e7b6      	b.n	800d456 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d4e8:	4b17      	ldr	r3, [pc, #92]	; (800d548 <xTaskIncrementTick+0x164>)
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4ee:	4915      	ldr	r1, [pc, #84]	; (800d544 <xTaskIncrementTick+0x160>)
 800d4f0:	4613      	mov	r3, r2
 800d4f2:	009b      	lsls	r3, r3, #2
 800d4f4:	4413      	add	r3, r2
 800d4f6:	009b      	lsls	r3, r3, #2
 800d4f8:	440b      	add	r3, r1
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	2b01      	cmp	r3, #1
 800d4fe:	d907      	bls.n	800d510 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800d500:	2301      	movs	r3, #1
 800d502:	617b      	str	r3, [r7, #20]
 800d504:	e004      	b.n	800d510 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d506:	4b11      	ldr	r3, [pc, #68]	; (800d54c <xTaskIncrementTick+0x168>)
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	3301      	adds	r3, #1
 800d50c:	4a0f      	ldr	r2, [pc, #60]	; (800d54c <xTaskIncrementTick+0x168>)
 800d50e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d510:	4b0f      	ldr	r3, [pc, #60]	; (800d550 <xTaskIncrementTick+0x16c>)
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d001      	beq.n	800d51c <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800d518:	2301      	movs	r3, #1
 800d51a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d51c:	697b      	ldr	r3, [r7, #20]
}
 800d51e:	4618      	mov	r0, r3
 800d520:	3718      	adds	r7, #24
 800d522:	46bd      	mov	sp, r7
 800d524:	bd80      	pop	{r7, pc}
 800d526:	bf00      	nop
 800d528:	20000374 	.word	0x20000374
 800d52c:	20000358 	.word	0x20000358
 800d530:	20000324 	.word	0x20000324
 800d534:	20000328 	.word	0x20000328
 800d538:	2000036c 	.word	0x2000036c
 800d53c:	20000370 	.word	0x20000370
 800d540:	2000035c 	.word	0x2000035c
 800d544:	20000298 	.word	0x20000298
 800d548:	20000294 	.word	0x20000294
 800d54c:	20000364 	.word	0x20000364
 800d550:	20000368 	.word	0x20000368

0800d554 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d554:	b580      	push	{r7, lr}
 800d556:	b088      	sub	sp, #32
 800d558:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d55a:	4b39      	ldr	r3, [pc, #228]	; (800d640 <vTaskSwitchContext+0xec>)
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d003      	beq.n	800d56a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d562:	4b38      	ldr	r3, [pc, #224]	; (800d644 <vTaskSwitchContext+0xf0>)
 800d564:	2201      	movs	r2, #1
 800d566:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d568:	e065      	b.n	800d636 <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
 800d56a:	4b36      	ldr	r3, [pc, #216]	; (800d644 <vTaskSwitchContext+0xf0>)
 800d56c:	2200      	movs	r2, #0
 800d56e:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800d570:	4b35      	ldr	r3, [pc, #212]	; (800d648 <vTaskSwitchContext+0xf4>)
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d576:	61fb      	str	r3, [r7, #28]
 800d578:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800d57c:	61bb      	str	r3, [r7, #24]
 800d57e:	69fb      	ldr	r3, [r7, #28]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	69ba      	ldr	r2, [r7, #24]
 800d584:	429a      	cmp	r2, r3
 800d586:	d111      	bne.n	800d5ac <vTaskSwitchContext+0x58>
 800d588:	69fb      	ldr	r3, [r7, #28]
 800d58a:	3304      	adds	r3, #4
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	69ba      	ldr	r2, [r7, #24]
 800d590:	429a      	cmp	r2, r3
 800d592:	d10b      	bne.n	800d5ac <vTaskSwitchContext+0x58>
 800d594:	69fb      	ldr	r3, [r7, #28]
 800d596:	3308      	adds	r3, #8
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	69ba      	ldr	r2, [r7, #24]
 800d59c:	429a      	cmp	r2, r3
 800d59e:	d105      	bne.n	800d5ac <vTaskSwitchContext+0x58>
 800d5a0:	69fb      	ldr	r3, [r7, #28]
 800d5a2:	330c      	adds	r3, #12
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	69ba      	ldr	r2, [r7, #24]
 800d5a8:	429a      	cmp	r2, r3
 800d5aa:	d008      	beq.n	800d5be <vTaskSwitchContext+0x6a>
 800d5ac:	4b26      	ldr	r3, [pc, #152]	; (800d648 <vTaskSwitchContext+0xf4>)
 800d5ae:	681a      	ldr	r2, [r3, #0]
 800d5b0:	4b25      	ldr	r3, [pc, #148]	; (800d648 <vTaskSwitchContext+0xf4>)
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	3334      	adds	r3, #52	; 0x34
 800d5b6:	4619      	mov	r1, r3
 800d5b8:	4610      	mov	r0, r2
 800d5ba:	f7f6 fb4d 	bl	8003c58 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d5be:	4b23      	ldr	r3, [pc, #140]	; (800d64c <vTaskSwitchContext+0xf8>)
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	fab3 f383 	clz	r3, r3
 800d5ca:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d5cc:	7afb      	ldrb	r3, [r7, #11]
 800d5ce:	f1c3 031f 	rsb	r3, r3, #31
 800d5d2:	617b      	str	r3, [r7, #20]
 800d5d4:	491e      	ldr	r1, [pc, #120]	; (800d650 <vTaskSwitchContext+0xfc>)
 800d5d6:	697a      	ldr	r2, [r7, #20]
 800d5d8:	4613      	mov	r3, r2
 800d5da:	009b      	lsls	r3, r3, #2
 800d5dc:	4413      	add	r3, r2
 800d5de:	009b      	lsls	r3, r3, #2
 800d5e0:	440b      	add	r3, r1
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d109      	bne.n	800d5fc <vTaskSwitchContext+0xa8>
	__asm volatile
 800d5e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5ec:	f383 8811 	msr	BASEPRI, r3
 800d5f0:	f3bf 8f6f 	isb	sy
 800d5f4:	f3bf 8f4f 	dsb	sy
 800d5f8:	607b      	str	r3, [r7, #4]
 800d5fa:	e7fe      	b.n	800d5fa <vTaskSwitchContext+0xa6>
 800d5fc:	697a      	ldr	r2, [r7, #20]
 800d5fe:	4613      	mov	r3, r2
 800d600:	009b      	lsls	r3, r3, #2
 800d602:	4413      	add	r3, r2
 800d604:	009b      	lsls	r3, r3, #2
 800d606:	4a12      	ldr	r2, [pc, #72]	; (800d650 <vTaskSwitchContext+0xfc>)
 800d608:	4413      	add	r3, r2
 800d60a:	613b      	str	r3, [r7, #16]
 800d60c:	693b      	ldr	r3, [r7, #16]
 800d60e:	685b      	ldr	r3, [r3, #4]
 800d610:	685a      	ldr	r2, [r3, #4]
 800d612:	693b      	ldr	r3, [r7, #16]
 800d614:	605a      	str	r2, [r3, #4]
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	685a      	ldr	r2, [r3, #4]
 800d61a:	693b      	ldr	r3, [r7, #16]
 800d61c:	3308      	adds	r3, #8
 800d61e:	429a      	cmp	r2, r3
 800d620:	d104      	bne.n	800d62c <vTaskSwitchContext+0xd8>
 800d622:	693b      	ldr	r3, [r7, #16]
 800d624:	685b      	ldr	r3, [r3, #4]
 800d626:	685a      	ldr	r2, [r3, #4]
 800d628:	693b      	ldr	r3, [r7, #16]
 800d62a:	605a      	str	r2, [r3, #4]
 800d62c:	693b      	ldr	r3, [r7, #16]
 800d62e:	685b      	ldr	r3, [r3, #4]
 800d630:	68db      	ldr	r3, [r3, #12]
 800d632:	4a05      	ldr	r2, [pc, #20]	; (800d648 <vTaskSwitchContext+0xf4>)
 800d634:	6013      	str	r3, [r2, #0]
}
 800d636:	bf00      	nop
 800d638:	3720      	adds	r7, #32
 800d63a:	46bd      	mov	sp, r7
 800d63c:	bd80      	pop	{r7, pc}
 800d63e:	bf00      	nop
 800d640:	20000374 	.word	0x20000374
 800d644:	20000368 	.word	0x20000368
 800d648:	20000294 	.word	0x20000294
 800d64c:	2000035c 	.word	0x2000035c
 800d650:	20000298 	.word	0x20000298

0800d654 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b084      	sub	sp, #16
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
 800d65c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d109      	bne.n	800d678 <vTaskPlaceOnEventList+0x24>
 800d664:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d668:	f383 8811 	msr	BASEPRI, r3
 800d66c:	f3bf 8f6f 	isb	sy
 800d670:	f3bf 8f4f 	dsb	sy
 800d674:	60fb      	str	r3, [r7, #12]
 800d676:	e7fe      	b.n	800d676 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d678:	4b07      	ldr	r3, [pc, #28]	; (800d698 <vTaskPlaceOnEventList+0x44>)
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	3318      	adds	r3, #24
 800d67e:	4619      	mov	r1, r3
 800d680:	6878      	ldr	r0, [r7, #4]
 800d682:	f7ff fb3f 	bl	800cd04 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d686:	2101      	movs	r1, #1
 800d688:	6838      	ldr	r0, [r7, #0]
 800d68a:	f000 f9ad 	bl	800d9e8 <prvAddCurrentTaskToDelayedList>
}
 800d68e:	bf00      	nop
 800d690:	3710      	adds	r7, #16
 800d692:	46bd      	mov	sp, r7
 800d694:	bd80      	pop	{r7, pc}
 800d696:	bf00      	nop
 800d698:	20000294 	.word	0x20000294

0800d69c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	b086      	sub	sp, #24
 800d6a0:	af00      	add	r7, sp, #0
 800d6a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	68db      	ldr	r3, [r3, #12]
 800d6a8:	68db      	ldr	r3, [r3, #12]
 800d6aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d6ac:	693b      	ldr	r3, [r7, #16]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d109      	bne.n	800d6c6 <xTaskRemoveFromEventList+0x2a>
 800d6b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6b6:	f383 8811 	msr	BASEPRI, r3
 800d6ba:	f3bf 8f6f 	isb	sy
 800d6be:	f3bf 8f4f 	dsb	sy
 800d6c2:	60fb      	str	r3, [r7, #12]
 800d6c4:	e7fe      	b.n	800d6c4 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d6c6:	693b      	ldr	r3, [r7, #16]
 800d6c8:	3318      	adds	r3, #24
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	f7ff fb53 	bl	800cd76 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d6d0:	4b1d      	ldr	r3, [pc, #116]	; (800d748 <xTaskRemoveFromEventList+0xac>)
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d11c      	bne.n	800d712 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d6d8:	693b      	ldr	r3, [r7, #16]
 800d6da:	3304      	adds	r3, #4
 800d6dc:	4618      	mov	r0, r3
 800d6de:	f7ff fb4a 	bl	800cd76 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d6e2:	693b      	ldr	r3, [r7, #16]
 800d6e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6e6:	2201      	movs	r2, #1
 800d6e8:	409a      	lsls	r2, r3
 800d6ea:	4b18      	ldr	r3, [pc, #96]	; (800d74c <xTaskRemoveFromEventList+0xb0>)
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	4313      	orrs	r3, r2
 800d6f0:	4a16      	ldr	r2, [pc, #88]	; (800d74c <xTaskRemoveFromEventList+0xb0>)
 800d6f2:	6013      	str	r3, [r2, #0]
 800d6f4:	693b      	ldr	r3, [r7, #16]
 800d6f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6f8:	4613      	mov	r3, r2
 800d6fa:	009b      	lsls	r3, r3, #2
 800d6fc:	4413      	add	r3, r2
 800d6fe:	009b      	lsls	r3, r3, #2
 800d700:	4a13      	ldr	r2, [pc, #76]	; (800d750 <xTaskRemoveFromEventList+0xb4>)
 800d702:	441a      	add	r2, r3
 800d704:	693b      	ldr	r3, [r7, #16]
 800d706:	3304      	adds	r3, #4
 800d708:	4619      	mov	r1, r3
 800d70a:	4610      	mov	r0, r2
 800d70c:	f7ff fad6 	bl	800ccbc <vListInsertEnd>
 800d710:	e005      	b.n	800d71e <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d712:	693b      	ldr	r3, [r7, #16]
 800d714:	3318      	adds	r3, #24
 800d716:	4619      	mov	r1, r3
 800d718:	480e      	ldr	r0, [pc, #56]	; (800d754 <xTaskRemoveFromEventList+0xb8>)
 800d71a:	f7ff facf 	bl	800ccbc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d71e:	693b      	ldr	r3, [r7, #16]
 800d720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d722:	4b0d      	ldr	r3, [pc, #52]	; (800d758 <xTaskRemoveFromEventList+0xbc>)
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d728:	429a      	cmp	r2, r3
 800d72a:	d905      	bls.n	800d738 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d72c:	2301      	movs	r3, #1
 800d72e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d730:	4b0a      	ldr	r3, [pc, #40]	; (800d75c <xTaskRemoveFromEventList+0xc0>)
 800d732:	2201      	movs	r2, #1
 800d734:	601a      	str	r2, [r3, #0]
 800d736:	e001      	b.n	800d73c <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800d738:	2300      	movs	r3, #0
 800d73a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d73c:	697b      	ldr	r3, [r7, #20]
}
 800d73e:	4618      	mov	r0, r3
 800d740:	3718      	adds	r7, #24
 800d742:	46bd      	mov	sp, r7
 800d744:	bd80      	pop	{r7, pc}
 800d746:	bf00      	nop
 800d748:	20000374 	.word	0x20000374
 800d74c:	2000035c 	.word	0x2000035c
 800d750:	20000298 	.word	0x20000298
 800d754:	2000032c 	.word	0x2000032c
 800d758:	20000294 	.word	0x20000294
 800d75c:	20000368 	.word	0x20000368

0800d760 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d760:	b480      	push	{r7}
 800d762:	b083      	sub	sp, #12
 800d764:	af00      	add	r7, sp, #0
 800d766:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d768:	4b06      	ldr	r3, [pc, #24]	; (800d784 <vTaskInternalSetTimeOutState+0x24>)
 800d76a:	681a      	ldr	r2, [r3, #0]
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d770:	4b05      	ldr	r3, [pc, #20]	; (800d788 <vTaskInternalSetTimeOutState+0x28>)
 800d772:	681a      	ldr	r2, [r3, #0]
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	605a      	str	r2, [r3, #4]
}
 800d778:	bf00      	nop
 800d77a:	370c      	adds	r7, #12
 800d77c:	46bd      	mov	sp, r7
 800d77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d782:	4770      	bx	lr
 800d784:	2000036c 	.word	0x2000036c
 800d788:	20000358 	.word	0x20000358

0800d78c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b088      	sub	sp, #32
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
 800d794:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d109      	bne.n	800d7b0 <xTaskCheckForTimeOut+0x24>
 800d79c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7a0:	f383 8811 	msr	BASEPRI, r3
 800d7a4:	f3bf 8f6f 	isb	sy
 800d7a8:	f3bf 8f4f 	dsb	sy
 800d7ac:	613b      	str	r3, [r7, #16]
 800d7ae:	e7fe      	b.n	800d7ae <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800d7b0:	683b      	ldr	r3, [r7, #0]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d109      	bne.n	800d7ca <xTaskCheckForTimeOut+0x3e>
 800d7b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7ba:	f383 8811 	msr	BASEPRI, r3
 800d7be:	f3bf 8f6f 	isb	sy
 800d7c2:	f3bf 8f4f 	dsb	sy
 800d7c6:	60fb      	str	r3, [r7, #12]
 800d7c8:	e7fe      	b.n	800d7c8 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800d7ca:	f000 f98d 	bl	800dae8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d7ce:	4b1d      	ldr	r3, [pc, #116]	; (800d844 <xTaskCheckForTimeOut+0xb8>)
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	685b      	ldr	r3, [r3, #4]
 800d7d8:	69ba      	ldr	r2, [r7, #24]
 800d7da:	1ad3      	subs	r3, r2, r3
 800d7dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d7de:	683b      	ldr	r3, [r7, #0]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7e6:	d102      	bne.n	800d7ee <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	61fb      	str	r3, [r7, #28]
 800d7ec:	e023      	b.n	800d836 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681a      	ldr	r2, [r3, #0]
 800d7f2:	4b15      	ldr	r3, [pc, #84]	; (800d848 <xTaskCheckForTimeOut+0xbc>)
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	429a      	cmp	r2, r3
 800d7f8:	d007      	beq.n	800d80a <xTaskCheckForTimeOut+0x7e>
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	685b      	ldr	r3, [r3, #4]
 800d7fe:	69ba      	ldr	r2, [r7, #24]
 800d800:	429a      	cmp	r2, r3
 800d802:	d302      	bcc.n	800d80a <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d804:	2301      	movs	r3, #1
 800d806:	61fb      	str	r3, [r7, #28]
 800d808:	e015      	b.n	800d836 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d80a:	683b      	ldr	r3, [r7, #0]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	697a      	ldr	r2, [r7, #20]
 800d810:	429a      	cmp	r2, r3
 800d812:	d20b      	bcs.n	800d82c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	681a      	ldr	r2, [r3, #0]
 800d818:	697b      	ldr	r3, [r7, #20]
 800d81a:	1ad2      	subs	r2, r2, r3
 800d81c:	683b      	ldr	r3, [r7, #0]
 800d81e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d820:	6878      	ldr	r0, [r7, #4]
 800d822:	f7ff ff9d 	bl	800d760 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d826:	2300      	movs	r3, #0
 800d828:	61fb      	str	r3, [r7, #28]
 800d82a:	e004      	b.n	800d836 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	2200      	movs	r2, #0
 800d830:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d832:	2301      	movs	r3, #1
 800d834:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d836:	f000 f985 	bl	800db44 <vPortExitCritical>

	return xReturn;
 800d83a:	69fb      	ldr	r3, [r7, #28]
}
 800d83c:	4618      	mov	r0, r3
 800d83e:	3720      	adds	r7, #32
 800d840:	46bd      	mov	sp, r7
 800d842:	bd80      	pop	{r7, pc}
 800d844:	20000358 	.word	0x20000358
 800d848:	2000036c 	.word	0x2000036c

0800d84c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d84c:	b480      	push	{r7}
 800d84e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d850:	4b03      	ldr	r3, [pc, #12]	; (800d860 <vTaskMissedYield+0x14>)
 800d852:	2201      	movs	r2, #1
 800d854:	601a      	str	r2, [r3, #0]
}
 800d856:	bf00      	nop
 800d858:	46bd      	mov	sp, r7
 800d85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85e:	4770      	bx	lr
 800d860:	20000368 	.word	0x20000368

0800d864 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d864:	b480      	push	{r7}
 800d866:	b083      	sub	sp, #12
 800d868:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d86a:	4b0c      	ldr	r3, [pc, #48]	; (800d89c <prvResetNextTaskUnblockTime+0x38>)
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	2b00      	cmp	r3, #0
 800d872:	d104      	bne.n	800d87e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d874:	4b0a      	ldr	r3, [pc, #40]	; (800d8a0 <prvResetNextTaskUnblockTime+0x3c>)
 800d876:	f04f 32ff 	mov.w	r2, #4294967295
 800d87a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d87c:	e008      	b.n	800d890 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d87e:	4b07      	ldr	r3, [pc, #28]	; (800d89c <prvResetNextTaskUnblockTime+0x38>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	68db      	ldr	r3, [r3, #12]
 800d884:	68db      	ldr	r3, [r3, #12]
 800d886:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	685b      	ldr	r3, [r3, #4]
 800d88c:	4a04      	ldr	r2, [pc, #16]	; (800d8a0 <prvResetNextTaskUnblockTime+0x3c>)
 800d88e:	6013      	str	r3, [r2, #0]
}
 800d890:	bf00      	nop
 800d892:	370c      	adds	r7, #12
 800d894:	46bd      	mov	sp, r7
 800d896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89a:	4770      	bx	lr
 800d89c:	20000324 	.word	0x20000324
 800d8a0:	20000370 	.word	0x20000370

0800d8a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b083      	sub	sp, #12
 800d8a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d8aa:	4b0b      	ldr	r3, [pc, #44]	; (800d8d8 <xTaskGetSchedulerState+0x34>)
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d102      	bne.n	800d8b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d8b2:	2301      	movs	r3, #1
 800d8b4:	607b      	str	r3, [r7, #4]
 800d8b6:	e008      	b.n	800d8ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d8b8:	4b08      	ldr	r3, [pc, #32]	; (800d8dc <xTaskGetSchedulerState+0x38>)
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d102      	bne.n	800d8c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d8c0:	2302      	movs	r3, #2
 800d8c2:	607b      	str	r3, [r7, #4]
 800d8c4:	e001      	b.n	800d8ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d8c6:	2300      	movs	r3, #0
 800d8c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d8ca:	687b      	ldr	r3, [r7, #4]
	}
 800d8cc:	4618      	mov	r0, r3
 800d8ce:	370c      	adds	r7, #12
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d6:	4770      	bx	lr
 800d8d8:	20000360 	.word	0x20000360
 800d8dc:	20000374 	.word	0x20000374

0800d8e0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	b086      	sub	sp, #24
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d06c      	beq.n	800d9d0 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d8f6:	4b39      	ldr	r3, [pc, #228]	; (800d9dc <xTaskPriorityDisinherit+0xfc>)
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	693a      	ldr	r2, [r7, #16]
 800d8fc:	429a      	cmp	r2, r3
 800d8fe:	d009      	beq.n	800d914 <xTaskPriorityDisinherit+0x34>
 800d900:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d904:	f383 8811 	msr	BASEPRI, r3
 800d908:	f3bf 8f6f 	isb	sy
 800d90c:	f3bf 8f4f 	dsb	sy
 800d910:	60fb      	str	r3, [r7, #12]
 800d912:	e7fe      	b.n	800d912 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800d914:	693b      	ldr	r3, [r7, #16]
 800d916:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d109      	bne.n	800d930 <xTaskPriorityDisinherit+0x50>
 800d91c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d920:	f383 8811 	msr	BASEPRI, r3
 800d924:	f3bf 8f6f 	isb	sy
 800d928:	f3bf 8f4f 	dsb	sy
 800d92c:	60bb      	str	r3, [r7, #8]
 800d92e:	e7fe      	b.n	800d92e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800d930:	693b      	ldr	r3, [r7, #16]
 800d932:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d934:	1e5a      	subs	r2, r3, #1
 800d936:	693b      	ldr	r3, [r7, #16]
 800d938:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d93a:	693b      	ldr	r3, [r7, #16]
 800d93c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d93e:	693b      	ldr	r3, [r7, #16]
 800d940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d942:	429a      	cmp	r2, r3
 800d944:	d044      	beq.n	800d9d0 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d946:	693b      	ldr	r3, [r7, #16]
 800d948:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d140      	bne.n	800d9d0 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d94e:	693b      	ldr	r3, [r7, #16]
 800d950:	3304      	adds	r3, #4
 800d952:	4618      	mov	r0, r3
 800d954:	f7ff fa0f 	bl	800cd76 <uxListRemove>
 800d958:	4603      	mov	r3, r0
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d115      	bne.n	800d98a <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d95e:	693b      	ldr	r3, [r7, #16]
 800d960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d962:	491f      	ldr	r1, [pc, #124]	; (800d9e0 <xTaskPriorityDisinherit+0x100>)
 800d964:	4613      	mov	r3, r2
 800d966:	009b      	lsls	r3, r3, #2
 800d968:	4413      	add	r3, r2
 800d96a:	009b      	lsls	r3, r3, #2
 800d96c:	440b      	add	r3, r1
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d10a      	bne.n	800d98a <xTaskPriorityDisinherit+0xaa>
 800d974:	693b      	ldr	r3, [r7, #16]
 800d976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d978:	2201      	movs	r2, #1
 800d97a:	fa02 f303 	lsl.w	r3, r2, r3
 800d97e:	43da      	mvns	r2, r3
 800d980:	4b18      	ldr	r3, [pc, #96]	; (800d9e4 <xTaskPriorityDisinherit+0x104>)
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	4013      	ands	r3, r2
 800d986:	4a17      	ldr	r2, [pc, #92]	; (800d9e4 <xTaskPriorityDisinherit+0x104>)
 800d988:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d98a:	693b      	ldr	r3, [r7, #16]
 800d98c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d98e:	693b      	ldr	r3, [r7, #16]
 800d990:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d992:	693b      	ldr	r3, [r7, #16]
 800d994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d996:	f1c3 0207 	rsb	r2, r3, #7
 800d99a:	693b      	ldr	r3, [r7, #16]
 800d99c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d99e:	693b      	ldr	r3, [r7, #16]
 800d9a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9a2:	2201      	movs	r2, #1
 800d9a4:	409a      	lsls	r2, r3
 800d9a6:	4b0f      	ldr	r3, [pc, #60]	; (800d9e4 <xTaskPriorityDisinherit+0x104>)
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	4313      	orrs	r3, r2
 800d9ac:	4a0d      	ldr	r2, [pc, #52]	; (800d9e4 <xTaskPriorityDisinherit+0x104>)
 800d9ae:	6013      	str	r3, [r2, #0]
 800d9b0:	693b      	ldr	r3, [r7, #16]
 800d9b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d9b4:	4613      	mov	r3, r2
 800d9b6:	009b      	lsls	r3, r3, #2
 800d9b8:	4413      	add	r3, r2
 800d9ba:	009b      	lsls	r3, r3, #2
 800d9bc:	4a08      	ldr	r2, [pc, #32]	; (800d9e0 <xTaskPriorityDisinherit+0x100>)
 800d9be:	441a      	add	r2, r3
 800d9c0:	693b      	ldr	r3, [r7, #16]
 800d9c2:	3304      	adds	r3, #4
 800d9c4:	4619      	mov	r1, r3
 800d9c6:	4610      	mov	r0, r2
 800d9c8:	f7ff f978 	bl	800ccbc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d9cc:	2301      	movs	r3, #1
 800d9ce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d9d0:	697b      	ldr	r3, [r7, #20]
	}
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	3718      	adds	r7, #24
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	bd80      	pop	{r7, pc}
 800d9da:	bf00      	nop
 800d9dc:	20000294 	.word	0x20000294
 800d9e0:	20000298 	.word	0x20000298
 800d9e4:	2000035c 	.word	0x2000035c

0800d9e8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	b084      	sub	sp, #16
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
 800d9f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d9f2:	4b29      	ldr	r3, [pc, #164]	; (800da98 <prvAddCurrentTaskToDelayedList+0xb0>)
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d9f8:	4b28      	ldr	r3, [pc, #160]	; (800da9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	3304      	adds	r3, #4
 800d9fe:	4618      	mov	r0, r3
 800da00:	f7ff f9b9 	bl	800cd76 <uxListRemove>
 800da04:	4603      	mov	r3, r0
 800da06:	2b00      	cmp	r3, #0
 800da08:	d10b      	bne.n	800da22 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800da0a:	4b24      	ldr	r3, [pc, #144]	; (800da9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da10:	2201      	movs	r2, #1
 800da12:	fa02 f303 	lsl.w	r3, r2, r3
 800da16:	43da      	mvns	r2, r3
 800da18:	4b21      	ldr	r3, [pc, #132]	; (800daa0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	4013      	ands	r3, r2
 800da1e:	4a20      	ldr	r2, [pc, #128]	; (800daa0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800da20:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da28:	d10a      	bne.n	800da40 <prvAddCurrentTaskToDelayedList+0x58>
 800da2a:	683b      	ldr	r3, [r7, #0]
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d007      	beq.n	800da40 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800da30:	4b1a      	ldr	r3, [pc, #104]	; (800da9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	3304      	adds	r3, #4
 800da36:	4619      	mov	r1, r3
 800da38:	481a      	ldr	r0, [pc, #104]	; (800daa4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800da3a:	f7ff f93f 	bl	800ccbc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800da3e:	e026      	b.n	800da8e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800da40:	68fa      	ldr	r2, [r7, #12]
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	4413      	add	r3, r2
 800da46:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800da48:	4b14      	ldr	r3, [pc, #80]	; (800da9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	68ba      	ldr	r2, [r7, #8]
 800da4e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800da50:	68ba      	ldr	r2, [r7, #8]
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	429a      	cmp	r2, r3
 800da56:	d209      	bcs.n	800da6c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800da58:	4b13      	ldr	r3, [pc, #76]	; (800daa8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800da5a:	681a      	ldr	r2, [r3, #0]
 800da5c:	4b0f      	ldr	r3, [pc, #60]	; (800da9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800da5e:	681b      	ldr	r3, [r3, #0]
 800da60:	3304      	adds	r3, #4
 800da62:	4619      	mov	r1, r3
 800da64:	4610      	mov	r0, r2
 800da66:	f7ff f94d 	bl	800cd04 <vListInsert>
}
 800da6a:	e010      	b.n	800da8e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800da6c:	4b0f      	ldr	r3, [pc, #60]	; (800daac <prvAddCurrentTaskToDelayedList+0xc4>)
 800da6e:	681a      	ldr	r2, [r3, #0]
 800da70:	4b0a      	ldr	r3, [pc, #40]	; (800da9c <prvAddCurrentTaskToDelayedList+0xb4>)
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	3304      	adds	r3, #4
 800da76:	4619      	mov	r1, r3
 800da78:	4610      	mov	r0, r2
 800da7a:	f7ff f943 	bl	800cd04 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800da7e:	4b0c      	ldr	r3, [pc, #48]	; (800dab0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	68ba      	ldr	r2, [r7, #8]
 800da84:	429a      	cmp	r2, r3
 800da86:	d202      	bcs.n	800da8e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800da88:	4a09      	ldr	r2, [pc, #36]	; (800dab0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800da8a:	68bb      	ldr	r3, [r7, #8]
 800da8c:	6013      	str	r3, [r2, #0]
}
 800da8e:	bf00      	nop
 800da90:	3710      	adds	r7, #16
 800da92:	46bd      	mov	sp, r7
 800da94:	bd80      	pop	{r7, pc}
 800da96:	bf00      	nop
 800da98:	20000358 	.word	0x20000358
 800da9c:	20000294 	.word	0x20000294
 800daa0:	2000035c 	.word	0x2000035c
 800daa4:	20000340 	.word	0x20000340
 800daa8:	20000328 	.word	0x20000328
 800daac:	20000324 	.word	0x20000324
 800dab0:	20000370 	.word	0x20000370
	...

0800dac0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800dac0:	4b07      	ldr	r3, [pc, #28]	; (800dae0 <pxCurrentTCBConst2>)
 800dac2:	6819      	ldr	r1, [r3, #0]
 800dac4:	6808      	ldr	r0, [r1, #0]
 800dac6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800daca:	f380 8809 	msr	PSP, r0
 800dace:	f3bf 8f6f 	isb	sy
 800dad2:	f04f 0000 	mov.w	r0, #0
 800dad6:	f380 8811 	msr	BASEPRI, r0
 800dada:	4770      	bx	lr
 800dadc:	f3af 8000 	nop.w

0800dae0 <pxCurrentTCBConst2>:
 800dae0:	20000294 	.word	0x20000294
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dae4:	bf00      	nop
 800dae6:	bf00      	nop

0800dae8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800dae8:	b480      	push	{r7}
 800daea:	b083      	sub	sp, #12
 800daec:	af00      	add	r7, sp, #0
 800daee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daf2:	f383 8811 	msr	BASEPRI, r3
 800daf6:	f3bf 8f6f 	isb	sy
 800dafa:	f3bf 8f4f 	dsb	sy
 800dafe:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800db00:	4b0e      	ldr	r3, [pc, #56]	; (800db3c <vPortEnterCritical+0x54>)
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	3301      	adds	r3, #1
 800db06:	4a0d      	ldr	r2, [pc, #52]	; (800db3c <vPortEnterCritical+0x54>)
 800db08:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800db0a:	4b0c      	ldr	r3, [pc, #48]	; (800db3c <vPortEnterCritical+0x54>)
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	2b01      	cmp	r3, #1
 800db10:	d10e      	bne.n	800db30 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800db12:	4b0b      	ldr	r3, [pc, #44]	; (800db40 <vPortEnterCritical+0x58>)
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	b2db      	uxtb	r3, r3
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d009      	beq.n	800db30 <vPortEnterCritical+0x48>
 800db1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db20:	f383 8811 	msr	BASEPRI, r3
 800db24:	f3bf 8f6f 	isb	sy
 800db28:	f3bf 8f4f 	dsb	sy
 800db2c:	603b      	str	r3, [r7, #0]
 800db2e:	e7fe      	b.n	800db2e <vPortEnterCritical+0x46>
	}
}
 800db30:	bf00      	nop
 800db32:	370c      	adds	r7, #12
 800db34:	46bd      	mov	sp, r7
 800db36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db3a:	4770      	bx	lr
 800db3c:	2000005c 	.word	0x2000005c
 800db40:	e000ed04 	.word	0xe000ed04

0800db44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800db44:	b480      	push	{r7}
 800db46:	b083      	sub	sp, #12
 800db48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800db4a:	4b11      	ldr	r3, [pc, #68]	; (800db90 <vPortExitCritical+0x4c>)
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d109      	bne.n	800db66 <vPortExitCritical+0x22>
 800db52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db56:	f383 8811 	msr	BASEPRI, r3
 800db5a:	f3bf 8f6f 	isb	sy
 800db5e:	f3bf 8f4f 	dsb	sy
 800db62:	607b      	str	r3, [r7, #4]
 800db64:	e7fe      	b.n	800db64 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800db66:	4b0a      	ldr	r3, [pc, #40]	; (800db90 <vPortExitCritical+0x4c>)
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	3b01      	subs	r3, #1
 800db6c:	4a08      	ldr	r2, [pc, #32]	; (800db90 <vPortExitCritical+0x4c>)
 800db6e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800db70:	4b07      	ldr	r3, [pc, #28]	; (800db90 <vPortExitCritical+0x4c>)
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	2b00      	cmp	r3, #0
 800db76:	d104      	bne.n	800db82 <vPortExitCritical+0x3e>
 800db78:	2300      	movs	r3, #0
 800db7a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800db7c:	683b      	ldr	r3, [r7, #0]
 800db7e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800db82:	bf00      	nop
 800db84:	370c      	adds	r7, #12
 800db86:	46bd      	mov	sp, r7
 800db88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db8c:	4770      	bx	lr
 800db8e:	bf00      	nop
 800db90:	2000005c 	.word	0x2000005c
	...

0800dba0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800dba0:	f3ef 8009 	mrs	r0, PSP
 800dba4:	f3bf 8f6f 	isb	sy
 800dba8:	4b15      	ldr	r3, [pc, #84]	; (800dc00 <pxCurrentTCBConst>)
 800dbaa:	681a      	ldr	r2, [r3, #0]
 800dbac:	f01e 0f10 	tst.w	lr, #16
 800dbb0:	bf08      	it	eq
 800dbb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dbb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbba:	6010      	str	r0, [r2, #0]
 800dbbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dbc0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800dbc4:	f380 8811 	msr	BASEPRI, r0
 800dbc8:	f3bf 8f4f 	dsb	sy
 800dbcc:	f3bf 8f6f 	isb	sy
 800dbd0:	f7ff fcc0 	bl	800d554 <vTaskSwitchContext>
 800dbd4:	f04f 0000 	mov.w	r0, #0
 800dbd8:	f380 8811 	msr	BASEPRI, r0
 800dbdc:	bc09      	pop	{r0, r3}
 800dbde:	6819      	ldr	r1, [r3, #0]
 800dbe0:	6808      	ldr	r0, [r1, #0]
 800dbe2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbe6:	f01e 0f10 	tst.w	lr, #16
 800dbea:	bf08      	it	eq
 800dbec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dbf0:	f380 8809 	msr	PSP, r0
 800dbf4:	f3bf 8f6f 	isb	sy
 800dbf8:	4770      	bx	lr
 800dbfa:	bf00      	nop
 800dbfc:	f3af 8000 	nop.w

0800dc00 <pxCurrentTCBConst>:
 800dc00:	20000294 	.word	0x20000294
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dc04:	bf00      	nop
 800dc06:	bf00      	nop

0800dc08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b082      	sub	sp, #8
 800dc0c:	af00      	add	r7, sp, #0
	__asm volatile
 800dc0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc12:	f383 8811 	msr	BASEPRI, r3
 800dc16:	f3bf 8f6f 	isb	sy
 800dc1a:	f3bf 8f4f 	dsb	sy
 800dc1e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dc20:	f7ff fbe0 	bl	800d3e4 <xTaskIncrementTick>
 800dc24:	4603      	mov	r3, r0
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d003      	beq.n	800dc32 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800dc2a:	4b06      	ldr	r3, [pc, #24]	; (800dc44 <SysTick_Handler+0x3c>)
 800dc2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dc30:	601a      	str	r2, [r3, #0]
 800dc32:	2300      	movs	r3, #0
 800dc34:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dc36:	683b      	ldr	r3, [r7, #0]
 800dc38:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800dc3c:	bf00      	nop
 800dc3e:	3708      	adds	r7, #8
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd80      	pop	{r7, pc}
 800dc44:	e000ed04 	.word	0xe000ed04

0800dc48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dc48:	b480      	push	{r7}
 800dc4a:	b085      	sub	sp, #20
 800dc4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800dc4e:	f3ef 8305 	mrs	r3, IPSR
 800dc52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	2b0f      	cmp	r3, #15
 800dc58:	d913      	bls.n	800dc82 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dc5a:	4a16      	ldr	r2, [pc, #88]	; (800dcb4 <vPortValidateInterruptPriority+0x6c>)
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	4413      	add	r3, r2
 800dc60:	781b      	ldrb	r3, [r3, #0]
 800dc62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dc64:	4b14      	ldr	r3, [pc, #80]	; (800dcb8 <vPortValidateInterruptPriority+0x70>)
 800dc66:	781b      	ldrb	r3, [r3, #0]
 800dc68:	7afa      	ldrb	r2, [r7, #11]
 800dc6a:	429a      	cmp	r2, r3
 800dc6c:	d209      	bcs.n	800dc82 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800dc6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc72:	f383 8811 	msr	BASEPRI, r3
 800dc76:	f3bf 8f6f 	isb	sy
 800dc7a:	f3bf 8f4f 	dsb	sy
 800dc7e:	607b      	str	r3, [r7, #4]
 800dc80:	e7fe      	b.n	800dc80 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800dc82:	4b0e      	ldr	r3, [pc, #56]	; (800dcbc <vPortValidateInterruptPriority+0x74>)
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800dc8a:	4b0d      	ldr	r3, [pc, #52]	; (800dcc0 <vPortValidateInterruptPriority+0x78>)
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	429a      	cmp	r2, r3
 800dc90:	d909      	bls.n	800dca6 <vPortValidateInterruptPriority+0x5e>
 800dc92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc96:	f383 8811 	msr	BASEPRI, r3
 800dc9a:	f3bf 8f6f 	isb	sy
 800dc9e:	f3bf 8f4f 	dsb	sy
 800dca2:	603b      	str	r3, [r7, #0]
 800dca4:	e7fe      	b.n	800dca4 <vPortValidateInterruptPriority+0x5c>
	}
 800dca6:	bf00      	nop
 800dca8:	3714      	adds	r7, #20
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb0:	4770      	bx	lr
 800dcb2:	bf00      	nop
 800dcb4:	e000e3f0 	.word	0xe000e3f0
 800dcb8:	20000378 	.word	0x20000378
 800dcbc:	e000ed0c 	.word	0xe000ed0c
 800dcc0:	2000037c 	.word	0x2000037c

0800dcc4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	b082      	sub	sp, #8
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	f7fe fec4 	bl	800ca60 <USBH_LL_IncTimer>
}
 800dcd8:	bf00      	nop
 800dcda:	3708      	adds	r7, #8
 800dcdc:	46bd      	mov	sp, r7
 800dcde:	bd80      	pop	{r7, pc}

0800dce0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800dce0:	b580      	push	{r7, lr}
 800dce2:	b082      	sub	sp, #8
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800dcee:	4618      	mov	r0, r3
 800dcf0:	f7fe ff08 	bl	800cb04 <USBH_LL_Connect>
}
 800dcf4:	bf00      	nop
 800dcf6:	3708      	adds	r7, #8
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	bd80      	pop	{r7, pc}

0800dcfc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b082      	sub	sp, #8
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	f7fe ff1d 	bl	800cb4a <USBH_LL_Disconnect>
}
 800dd10:	bf00      	nop
 800dd12:	3708      	adds	r7, #8
 800dd14:	46bd      	mov	sp, r7
 800dd16:	bd80      	pop	{r7, pc}

0800dd18 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b082      	sub	sp, #8
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
 800dd20:	460b      	mov	r3, r1
 800dd22:	70fb      	strb	r3, [r7, #3]
 800dd24:	4613      	mov	r3, r2
 800dd26:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800dd2e:	4618      	mov	r0, r3
 800dd30:	f7fe ff3d 	bl	800cbae <USBH_LL_NotifyURBChange>
#endif
}
 800dd34:	bf00      	nop
 800dd36:	3708      	adds	r7, #8
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	bd80      	pop	{r7, pc}

0800dd3c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800dd3c:	b580      	push	{r7, lr}
 800dd3e:	b082      	sub	sp, #8
 800dd40:	af00      	add	r7, sp, #0
 800dd42:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	f7fe feb2 	bl	800cab4 <USBH_LL_PortEnabled>
}
 800dd50:	bf00      	nop
 800dd52:	3708      	adds	r7, #8
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}

0800dd58 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b082      	sub	sp, #8
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800dd66:	4618      	mov	r0, r3
 800dd68:	f7fe febe 	bl	800cae8 <USBH_LL_PortDisabled>
}
 800dd6c:	bf00      	nop
 800dd6e:	3708      	adds	r7, #8
 800dd70:	46bd      	mov	sp, r7
 800dd72:	bd80      	pop	{r7, pc}

0800dd74 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800dd74:	b580      	push	{r7, lr}
 800dd76:	b084      	sub	sp, #16
 800dd78:	af00      	add	r7, sp, #0
 800dd7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800dd80:	2300      	movs	r3, #0
 800dd82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	f7f9 fccd 	bl	800772a <HAL_HCD_Stop>
 800dd90:	4603      	mov	r3, r0
 800dd92:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800dd94:	7bfb      	ldrb	r3, [r7, #15]
 800dd96:	4618      	mov	r0, r3
 800dd98:	f000 f808 	bl	800ddac <USBH_Get_USB_Status>
 800dd9c:	4603      	mov	r3, r0
 800dd9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dda0:	7bbb      	ldrb	r3, [r7, #14]
}
 800dda2:	4618      	mov	r0, r3
 800dda4:	3710      	adds	r7, #16
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}
	...

0800ddac <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ddac:	b480      	push	{r7}
 800ddae:	b085      	sub	sp, #20
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ddba:	79fb      	ldrb	r3, [r7, #7]
 800ddbc:	2b03      	cmp	r3, #3
 800ddbe:	d817      	bhi.n	800ddf0 <USBH_Get_USB_Status+0x44>
 800ddc0:	a201      	add	r2, pc, #4	; (adr r2, 800ddc8 <USBH_Get_USB_Status+0x1c>)
 800ddc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddc6:	bf00      	nop
 800ddc8:	0800ddd9 	.word	0x0800ddd9
 800ddcc:	0800dddf 	.word	0x0800dddf
 800ddd0:	0800dde5 	.word	0x0800dde5
 800ddd4:	0800ddeb 	.word	0x0800ddeb
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800ddd8:	2300      	movs	r3, #0
 800ddda:	73fb      	strb	r3, [r7, #15]
    break;
 800dddc:	e00b      	b.n	800ddf6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ddde:	2302      	movs	r3, #2
 800dde0:	73fb      	strb	r3, [r7, #15]
    break;
 800dde2:	e008      	b.n	800ddf6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800dde4:	2301      	movs	r3, #1
 800dde6:	73fb      	strb	r3, [r7, #15]
    break;
 800dde8:	e005      	b.n	800ddf6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ddea:	2302      	movs	r3, #2
 800ddec:	73fb      	strb	r3, [r7, #15]
    break;
 800ddee:	e002      	b.n	800ddf6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800ddf0:	2302      	movs	r3, #2
 800ddf2:	73fb      	strb	r3, [r7, #15]
    break;
 800ddf4:	bf00      	nop
  }
  return usb_status;
 800ddf6:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddf8:	4618      	mov	r0, r3
 800ddfa:	3714      	adds	r7, #20
 800ddfc:	46bd      	mov	sp, r7
 800ddfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de02:	4770      	bx	lr

0800de04 <__errno>:
 800de04:	4b01      	ldr	r3, [pc, #4]	; (800de0c <__errno+0x8>)
 800de06:	6818      	ldr	r0, [r3, #0]
 800de08:	4770      	bx	lr
 800de0a:	bf00      	nop
 800de0c:	20000060 	.word	0x20000060

0800de10 <__libc_init_array>:
 800de10:	b570      	push	{r4, r5, r6, lr}
 800de12:	4e0d      	ldr	r6, [pc, #52]	; (800de48 <__libc_init_array+0x38>)
 800de14:	4c0d      	ldr	r4, [pc, #52]	; (800de4c <__libc_init_array+0x3c>)
 800de16:	1ba4      	subs	r4, r4, r6
 800de18:	10a4      	asrs	r4, r4, #2
 800de1a:	2500      	movs	r5, #0
 800de1c:	42a5      	cmp	r5, r4
 800de1e:	d109      	bne.n	800de34 <__libc_init_array+0x24>
 800de20:	4e0b      	ldr	r6, [pc, #44]	; (800de50 <__libc_init_array+0x40>)
 800de22:	4c0c      	ldr	r4, [pc, #48]	; (800de54 <__libc_init_array+0x44>)
 800de24:	f001 fcea 	bl	800f7fc <_init>
 800de28:	1ba4      	subs	r4, r4, r6
 800de2a:	10a4      	asrs	r4, r4, #2
 800de2c:	2500      	movs	r5, #0
 800de2e:	42a5      	cmp	r5, r4
 800de30:	d105      	bne.n	800de3e <__libc_init_array+0x2e>
 800de32:	bd70      	pop	{r4, r5, r6, pc}
 800de34:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800de38:	4798      	blx	r3
 800de3a:	3501      	adds	r5, #1
 800de3c:	e7ee      	b.n	800de1c <__libc_init_array+0xc>
 800de3e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800de42:	4798      	blx	r3
 800de44:	3501      	adds	r5, #1
 800de46:	e7f2      	b.n	800de2e <__libc_init_array+0x1e>
 800de48:	08011758 	.word	0x08011758
 800de4c:	08011758 	.word	0x08011758
 800de50:	08011758 	.word	0x08011758
 800de54:	0801175c 	.word	0x0801175c

0800de58 <memcpy>:
 800de58:	b510      	push	{r4, lr}
 800de5a:	1e43      	subs	r3, r0, #1
 800de5c:	440a      	add	r2, r1
 800de5e:	4291      	cmp	r1, r2
 800de60:	d100      	bne.n	800de64 <memcpy+0xc>
 800de62:	bd10      	pop	{r4, pc}
 800de64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de6c:	e7f7      	b.n	800de5e <memcpy+0x6>

0800de6e <memset>:
 800de6e:	4402      	add	r2, r0
 800de70:	4603      	mov	r3, r0
 800de72:	4293      	cmp	r3, r2
 800de74:	d100      	bne.n	800de78 <memset+0xa>
 800de76:	4770      	bx	lr
 800de78:	f803 1b01 	strb.w	r1, [r3], #1
 800de7c:	e7f9      	b.n	800de72 <memset+0x4>
	...

0800de80 <_free_r>:
 800de80:	b538      	push	{r3, r4, r5, lr}
 800de82:	4605      	mov	r5, r0
 800de84:	2900      	cmp	r1, #0
 800de86:	d045      	beq.n	800df14 <_free_r+0x94>
 800de88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de8c:	1f0c      	subs	r4, r1, #4
 800de8e:	2b00      	cmp	r3, #0
 800de90:	bfb8      	it	lt
 800de92:	18e4      	addlt	r4, r4, r3
 800de94:	f000 fbae 	bl	800e5f4 <__malloc_lock>
 800de98:	4a1f      	ldr	r2, [pc, #124]	; (800df18 <_free_r+0x98>)
 800de9a:	6813      	ldr	r3, [r2, #0]
 800de9c:	4610      	mov	r0, r2
 800de9e:	b933      	cbnz	r3, 800deae <_free_r+0x2e>
 800dea0:	6063      	str	r3, [r4, #4]
 800dea2:	6014      	str	r4, [r2, #0]
 800dea4:	4628      	mov	r0, r5
 800dea6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800deaa:	f000 bba4 	b.w	800e5f6 <__malloc_unlock>
 800deae:	42a3      	cmp	r3, r4
 800deb0:	d90c      	bls.n	800decc <_free_r+0x4c>
 800deb2:	6821      	ldr	r1, [r4, #0]
 800deb4:	1862      	adds	r2, r4, r1
 800deb6:	4293      	cmp	r3, r2
 800deb8:	bf04      	itt	eq
 800deba:	681a      	ldreq	r2, [r3, #0]
 800debc:	685b      	ldreq	r3, [r3, #4]
 800debe:	6063      	str	r3, [r4, #4]
 800dec0:	bf04      	itt	eq
 800dec2:	1852      	addeq	r2, r2, r1
 800dec4:	6022      	streq	r2, [r4, #0]
 800dec6:	6004      	str	r4, [r0, #0]
 800dec8:	e7ec      	b.n	800dea4 <_free_r+0x24>
 800deca:	4613      	mov	r3, r2
 800decc:	685a      	ldr	r2, [r3, #4]
 800dece:	b10a      	cbz	r2, 800ded4 <_free_r+0x54>
 800ded0:	42a2      	cmp	r2, r4
 800ded2:	d9fa      	bls.n	800deca <_free_r+0x4a>
 800ded4:	6819      	ldr	r1, [r3, #0]
 800ded6:	1858      	adds	r0, r3, r1
 800ded8:	42a0      	cmp	r0, r4
 800deda:	d10b      	bne.n	800def4 <_free_r+0x74>
 800dedc:	6820      	ldr	r0, [r4, #0]
 800dede:	4401      	add	r1, r0
 800dee0:	1858      	adds	r0, r3, r1
 800dee2:	4282      	cmp	r2, r0
 800dee4:	6019      	str	r1, [r3, #0]
 800dee6:	d1dd      	bne.n	800dea4 <_free_r+0x24>
 800dee8:	6810      	ldr	r0, [r2, #0]
 800deea:	6852      	ldr	r2, [r2, #4]
 800deec:	605a      	str	r2, [r3, #4]
 800deee:	4401      	add	r1, r0
 800def0:	6019      	str	r1, [r3, #0]
 800def2:	e7d7      	b.n	800dea4 <_free_r+0x24>
 800def4:	d902      	bls.n	800defc <_free_r+0x7c>
 800def6:	230c      	movs	r3, #12
 800def8:	602b      	str	r3, [r5, #0]
 800defa:	e7d3      	b.n	800dea4 <_free_r+0x24>
 800defc:	6820      	ldr	r0, [r4, #0]
 800defe:	1821      	adds	r1, r4, r0
 800df00:	428a      	cmp	r2, r1
 800df02:	bf04      	itt	eq
 800df04:	6811      	ldreq	r1, [r2, #0]
 800df06:	6852      	ldreq	r2, [r2, #4]
 800df08:	6062      	str	r2, [r4, #4]
 800df0a:	bf04      	itt	eq
 800df0c:	1809      	addeq	r1, r1, r0
 800df0e:	6021      	streq	r1, [r4, #0]
 800df10:	605c      	str	r4, [r3, #4]
 800df12:	e7c7      	b.n	800dea4 <_free_r+0x24>
 800df14:	bd38      	pop	{r3, r4, r5, pc}
 800df16:	bf00      	nop
 800df18:	20000380 	.word	0x20000380

0800df1c <_malloc_r>:
 800df1c:	b570      	push	{r4, r5, r6, lr}
 800df1e:	1ccd      	adds	r5, r1, #3
 800df20:	f025 0503 	bic.w	r5, r5, #3
 800df24:	3508      	adds	r5, #8
 800df26:	2d0c      	cmp	r5, #12
 800df28:	bf38      	it	cc
 800df2a:	250c      	movcc	r5, #12
 800df2c:	2d00      	cmp	r5, #0
 800df2e:	4606      	mov	r6, r0
 800df30:	db01      	blt.n	800df36 <_malloc_r+0x1a>
 800df32:	42a9      	cmp	r1, r5
 800df34:	d903      	bls.n	800df3e <_malloc_r+0x22>
 800df36:	230c      	movs	r3, #12
 800df38:	6033      	str	r3, [r6, #0]
 800df3a:	2000      	movs	r0, #0
 800df3c:	bd70      	pop	{r4, r5, r6, pc}
 800df3e:	f000 fb59 	bl	800e5f4 <__malloc_lock>
 800df42:	4a21      	ldr	r2, [pc, #132]	; (800dfc8 <_malloc_r+0xac>)
 800df44:	6814      	ldr	r4, [r2, #0]
 800df46:	4621      	mov	r1, r4
 800df48:	b991      	cbnz	r1, 800df70 <_malloc_r+0x54>
 800df4a:	4c20      	ldr	r4, [pc, #128]	; (800dfcc <_malloc_r+0xb0>)
 800df4c:	6823      	ldr	r3, [r4, #0]
 800df4e:	b91b      	cbnz	r3, 800df58 <_malloc_r+0x3c>
 800df50:	4630      	mov	r0, r6
 800df52:	f000 f8a1 	bl	800e098 <_sbrk_r>
 800df56:	6020      	str	r0, [r4, #0]
 800df58:	4629      	mov	r1, r5
 800df5a:	4630      	mov	r0, r6
 800df5c:	f000 f89c 	bl	800e098 <_sbrk_r>
 800df60:	1c43      	adds	r3, r0, #1
 800df62:	d124      	bne.n	800dfae <_malloc_r+0x92>
 800df64:	230c      	movs	r3, #12
 800df66:	6033      	str	r3, [r6, #0]
 800df68:	4630      	mov	r0, r6
 800df6a:	f000 fb44 	bl	800e5f6 <__malloc_unlock>
 800df6e:	e7e4      	b.n	800df3a <_malloc_r+0x1e>
 800df70:	680b      	ldr	r3, [r1, #0]
 800df72:	1b5b      	subs	r3, r3, r5
 800df74:	d418      	bmi.n	800dfa8 <_malloc_r+0x8c>
 800df76:	2b0b      	cmp	r3, #11
 800df78:	d90f      	bls.n	800df9a <_malloc_r+0x7e>
 800df7a:	600b      	str	r3, [r1, #0]
 800df7c:	50cd      	str	r5, [r1, r3]
 800df7e:	18cc      	adds	r4, r1, r3
 800df80:	4630      	mov	r0, r6
 800df82:	f000 fb38 	bl	800e5f6 <__malloc_unlock>
 800df86:	f104 000b 	add.w	r0, r4, #11
 800df8a:	1d23      	adds	r3, r4, #4
 800df8c:	f020 0007 	bic.w	r0, r0, #7
 800df90:	1ac3      	subs	r3, r0, r3
 800df92:	d0d3      	beq.n	800df3c <_malloc_r+0x20>
 800df94:	425a      	negs	r2, r3
 800df96:	50e2      	str	r2, [r4, r3]
 800df98:	e7d0      	b.n	800df3c <_malloc_r+0x20>
 800df9a:	428c      	cmp	r4, r1
 800df9c:	684b      	ldr	r3, [r1, #4]
 800df9e:	bf16      	itet	ne
 800dfa0:	6063      	strne	r3, [r4, #4]
 800dfa2:	6013      	streq	r3, [r2, #0]
 800dfa4:	460c      	movne	r4, r1
 800dfa6:	e7eb      	b.n	800df80 <_malloc_r+0x64>
 800dfa8:	460c      	mov	r4, r1
 800dfaa:	6849      	ldr	r1, [r1, #4]
 800dfac:	e7cc      	b.n	800df48 <_malloc_r+0x2c>
 800dfae:	1cc4      	adds	r4, r0, #3
 800dfb0:	f024 0403 	bic.w	r4, r4, #3
 800dfb4:	42a0      	cmp	r0, r4
 800dfb6:	d005      	beq.n	800dfc4 <_malloc_r+0xa8>
 800dfb8:	1a21      	subs	r1, r4, r0
 800dfba:	4630      	mov	r0, r6
 800dfbc:	f000 f86c 	bl	800e098 <_sbrk_r>
 800dfc0:	3001      	adds	r0, #1
 800dfc2:	d0cf      	beq.n	800df64 <_malloc_r+0x48>
 800dfc4:	6025      	str	r5, [r4, #0]
 800dfc6:	e7db      	b.n	800df80 <_malloc_r+0x64>
 800dfc8:	20000380 	.word	0x20000380
 800dfcc:	20000384 	.word	0x20000384

0800dfd0 <_puts_r>:
 800dfd0:	b570      	push	{r4, r5, r6, lr}
 800dfd2:	460e      	mov	r6, r1
 800dfd4:	4605      	mov	r5, r0
 800dfd6:	b118      	cbz	r0, 800dfe0 <_puts_r+0x10>
 800dfd8:	6983      	ldr	r3, [r0, #24]
 800dfda:	b90b      	cbnz	r3, 800dfe0 <_puts_r+0x10>
 800dfdc:	f000 fa1c 	bl	800e418 <__sinit>
 800dfe0:	69ab      	ldr	r3, [r5, #24]
 800dfe2:	68ac      	ldr	r4, [r5, #8]
 800dfe4:	b913      	cbnz	r3, 800dfec <_puts_r+0x1c>
 800dfe6:	4628      	mov	r0, r5
 800dfe8:	f000 fa16 	bl	800e418 <__sinit>
 800dfec:	4b23      	ldr	r3, [pc, #140]	; (800e07c <_puts_r+0xac>)
 800dfee:	429c      	cmp	r4, r3
 800dff0:	d117      	bne.n	800e022 <_puts_r+0x52>
 800dff2:	686c      	ldr	r4, [r5, #4]
 800dff4:	89a3      	ldrh	r3, [r4, #12]
 800dff6:	071b      	lsls	r3, r3, #28
 800dff8:	d51d      	bpl.n	800e036 <_puts_r+0x66>
 800dffa:	6923      	ldr	r3, [r4, #16]
 800dffc:	b1db      	cbz	r3, 800e036 <_puts_r+0x66>
 800dffe:	3e01      	subs	r6, #1
 800e000:	68a3      	ldr	r3, [r4, #8]
 800e002:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e006:	3b01      	subs	r3, #1
 800e008:	60a3      	str	r3, [r4, #8]
 800e00a:	b9e9      	cbnz	r1, 800e048 <_puts_r+0x78>
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	da2e      	bge.n	800e06e <_puts_r+0x9e>
 800e010:	4622      	mov	r2, r4
 800e012:	210a      	movs	r1, #10
 800e014:	4628      	mov	r0, r5
 800e016:	f000 f84f 	bl	800e0b8 <__swbuf_r>
 800e01a:	3001      	adds	r0, #1
 800e01c:	d011      	beq.n	800e042 <_puts_r+0x72>
 800e01e:	200a      	movs	r0, #10
 800e020:	e011      	b.n	800e046 <_puts_r+0x76>
 800e022:	4b17      	ldr	r3, [pc, #92]	; (800e080 <_puts_r+0xb0>)
 800e024:	429c      	cmp	r4, r3
 800e026:	d101      	bne.n	800e02c <_puts_r+0x5c>
 800e028:	68ac      	ldr	r4, [r5, #8]
 800e02a:	e7e3      	b.n	800dff4 <_puts_r+0x24>
 800e02c:	4b15      	ldr	r3, [pc, #84]	; (800e084 <_puts_r+0xb4>)
 800e02e:	429c      	cmp	r4, r3
 800e030:	bf08      	it	eq
 800e032:	68ec      	ldreq	r4, [r5, #12]
 800e034:	e7de      	b.n	800dff4 <_puts_r+0x24>
 800e036:	4621      	mov	r1, r4
 800e038:	4628      	mov	r0, r5
 800e03a:	f000 f88f 	bl	800e15c <__swsetup_r>
 800e03e:	2800      	cmp	r0, #0
 800e040:	d0dd      	beq.n	800dffe <_puts_r+0x2e>
 800e042:	f04f 30ff 	mov.w	r0, #4294967295
 800e046:	bd70      	pop	{r4, r5, r6, pc}
 800e048:	2b00      	cmp	r3, #0
 800e04a:	da04      	bge.n	800e056 <_puts_r+0x86>
 800e04c:	69a2      	ldr	r2, [r4, #24]
 800e04e:	429a      	cmp	r2, r3
 800e050:	dc06      	bgt.n	800e060 <_puts_r+0x90>
 800e052:	290a      	cmp	r1, #10
 800e054:	d004      	beq.n	800e060 <_puts_r+0x90>
 800e056:	6823      	ldr	r3, [r4, #0]
 800e058:	1c5a      	adds	r2, r3, #1
 800e05a:	6022      	str	r2, [r4, #0]
 800e05c:	7019      	strb	r1, [r3, #0]
 800e05e:	e7cf      	b.n	800e000 <_puts_r+0x30>
 800e060:	4622      	mov	r2, r4
 800e062:	4628      	mov	r0, r5
 800e064:	f000 f828 	bl	800e0b8 <__swbuf_r>
 800e068:	3001      	adds	r0, #1
 800e06a:	d1c9      	bne.n	800e000 <_puts_r+0x30>
 800e06c:	e7e9      	b.n	800e042 <_puts_r+0x72>
 800e06e:	6823      	ldr	r3, [r4, #0]
 800e070:	200a      	movs	r0, #10
 800e072:	1c5a      	adds	r2, r3, #1
 800e074:	6022      	str	r2, [r4, #0]
 800e076:	7018      	strb	r0, [r3, #0]
 800e078:	e7e5      	b.n	800e046 <_puts_r+0x76>
 800e07a:	bf00      	nop
 800e07c:	08011538 	.word	0x08011538
 800e080:	08011558 	.word	0x08011558
 800e084:	08011518 	.word	0x08011518

0800e088 <puts>:
 800e088:	4b02      	ldr	r3, [pc, #8]	; (800e094 <puts+0xc>)
 800e08a:	4601      	mov	r1, r0
 800e08c:	6818      	ldr	r0, [r3, #0]
 800e08e:	f7ff bf9f 	b.w	800dfd0 <_puts_r>
 800e092:	bf00      	nop
 800e094:	20000060 	.word	0x20000060

0800e098 <_sbrk_r>:
 800e098:	b538      	push	{r3, r4, r5, lr}
 800e09a:	4c06      	ldr	r4, [pc, #24]	; (800e0b4 <_sbrk_r+0x1c>)
 800e09c:	2300      	movs	r3, #0
 800e09e:	4605      	mov	r5, r0
 800e0a0:	4608      	mov	r0, r1
 800e0a2:	6023      	str	r3, [r4, #0]
 800e0a4:	f7f6 fd38 	bl	8004b18 <_sbrk>
 800e0a8:	1c43      	adds	r3, r0, #1
 800e0aa:	d102      	bne.n	800e0b2 <_sbrk_r+0x1a>
 800e0ac:	6823      	ldr	r3, [r4, #0]
 800e0ae:	b103      	cbz	r3, 800e0b2 <_sbrk_r+0x1a>
 800e0b0:	602b      	str	r3, [r5, #0]
 800e0b2:	bd38      	pop	{r3, r4, r5, pc}
 800e0b4:	200009f0 	.word	0x200009f0

0800e0b8 <__swbuf_r>:
 800e0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0ba:	460e      	mov	r6, r1
 800e0bc:	4614      	mov	r4, r2
 800e0be:	4605      	mov	r5, r0
 800e0c0:	b118      	cbz	r0, 800e0ca <__swbuf_r+0x12>
 800e0c2:	6983      	ldr	r3, [r0, #24]
 800e0c4:	b90b      	cbnz	r3, 800e0ca <__swbuf_r+0x12>
 800e0c6:	f000 f9a7 	bl	800e418 <__sinit>
 800e0ca:	4b21      	ldr	r3, [pc, #132]	; (800e150 <__swbuf_r+0x98>)
 800e0cc:	429c      	cmp	r4, r3
 800e0ce:	d12a      	bne.n	800e126 <__swbuf_r+0x6e>
 800e0d0:	686c      	ldr	r4, [r5, #4]
 800e0d2:	69a3      	ldr	r3, [r4, #24]
 800e0d4:	60a3      	str	r3, [r4, #8]
 800e0d6:	89a3      	ldrh	r3, [r4, #12]
 800e0d8:	071a      	lsls	r2, r3, #28
 800e0da:	d52e      	bpl.n	800e13a <__swbuf_r+0x82>
 800e0dc:	6923      	ldr	r3, [r4, #16]
 800e0de:	b363      	cbz	r3, 800e13a <__swbuf_r+0x82>
 800e0e0:	6923      	ldr	r3, [r4, #16]
 800e0e2:	6820      	ldr	r0, [r4, #0]
 800e0e4:	1ac0      	subs	r0, r0, r3
 800e0e6:	6963      	ldr	r3, [r4, #20]
 800e0e8:	b2f6      	uxtb	r6, r6
 800e0ea:	4283      	cmp	r3, r0
 800e0ec:	4637      	mov	r7, r6
 800e0ee:	dc04      	bgt.n	800e0fa <__swbuf_r+0x42>
 800e0f0:	4621      	mov	r1, r4
 800e0f2:	4628      	mov	r0, r5
 800e0f4:	f000 f926 	bl	800e344 <_fflush_r>
 800e0f8:	bb28      	cbnz	r0, 800e146 <__swbuf_r+0x8e>
 800e0fa:	68a3      	ldr	r3, [r4, #8]
 800e0fc:	3b01      	subs	r3, #1
 800e0fe:	60a3      	str	r3, [r4, #8]
 800e100:	6823      	ldr	r3, [r4, #0]
 800e102:	1c5a      	adds	r2, r3, #1
 800e104:	6022      	str	r2, [r4, #0]
 800e106:	701e      	strb	r6, [r3, #0]
 800e108:	6963      	ldr	r3, [r4, #20]
 800e10a:	3001      	adds	r0, #1
 800e10c:	4283      	cmp	r3, r0
 800e10e:	d004      	beq.n	800e11a <__swbuf_r+0x62>
 800e110:	89a3      	ldrh	r3, [r4, #12]
 800e112:	07db      	lsls	r3, r3, #31
 800e114:	d519      	bpl.n	800e14a <__swbuf_r+0x92>
 800e116:	2e0a      	cmp	r6, #10
 800e118:	d117      	bne.n	800e14a <__swbuf_r+0x92>
 800e11a:	4621      	mov	r1, r4
 800e11c:	4628      	mov	r0, r5
 800e11e:	f000 f911 	bl	800e344 <_fflush_r>
 800e122:	b190      	cbz	r0, 800e14a <__swbuf_r+0x92>
 800e124:	e00f      	b.n	800e146 <__swbuf_r+0x8e>
 800e126:	4b0b      	ldr	r3, [pc, #44]	; (800e154 <__swbuf_r+0x9c>)
 800e128:	429c      	cmp	r4, r3
 800e12a:	d101      	bne.n	800e130 <__swbuf_r+0x78>
 800e12c:	68ac      	ldr	r4, [r5, #8]
 800e12e:	e7d0      	b.n	800e0d2 <__swbuf_r+0x1a>
 800e130:	4b09      	ldr	r3, [pc, #36]	; (800e158 <__swbuf_r+0xa0>)
 800e132:	429c      	cmp	r4, r3
 800e134:	bf08      	it	eq
 800e136:	68ec      	ldreq	r4, [r5, #12]
 800e138:	e7cb      	b.n	800e0d2 <__swbuf_r+0x1a>
 800e13a:	4621      	mov	r1, r4
 800e13c:	4628      	mov	r0, r5
 800e13e:	f000 f80d 	bl	800e15c <__swsetup_r>
 800e142:	2800      	cmp	r0, #0
 800e144:	d0cc      	beq.n	800e0e0 <__swbuf_r+0x28>
 800e146:	f04f 37ff 	mov.w	r7, #4294967295
 800e14a:	4638      	mov	r0, r7
 800e14c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e14e:	bf00      	nop
 800e150:	08011538 	.word	0x08011538
 800e154:	08011558 	.word	0x08011558
 800e158:	08011518 	.word	0x08011518

0800e15c <__swsetup_r>:
 800e15c:	4b32      	ldr	r3, [pc, #200]	; (800e228 <__swsetup_r+0xcc>)
 800e15e:	b570      	push	{r4, r5, r6, lr}
 800e160:	681d      	ldr	r5, [r3, #0]
 800e162:	4606      	mov	r6, r0
 800e164:	460c      	mov	r4, r1
 800e166:	b125      	cbz	r5, 800e172 <__swsetup_r+0x16>
 800e168:	69ab      	ldr	r3, [r5, #24]
 800e16a:	b913      	cbnz	r3, 800e172 <__swsetup_r+0x16>
 800e16c:	4628      	mov	r0, r5
 800e16e:	f000 f953 	bl	800e418 <__sinit>
 800e172:	4b2e      	ldr	r3, [pc, #184]	; (800e22c <__swsetup_r+0xd0>)
 800e174:	429c      	cmp	r4, r3
 800e176:	d10f      	bne.n	800e198 <__swsetup_r+0x3c>
 800e178:	686c      	ldr	r4, [r5, #4]
 800e17a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e17e:	b29a      	uxth	r2, r3
 800e180:	0715      	lsls	r5, r2, #28
 800e182:	d42c      	bmi.n	800e1de <__swsetup_r+0x82>
 800e184:	06d0      	lsls	r0, r2, #27
 800e186:	d411      	bmi.n	800e1ac <__swsetup_r+0x50>
 800e188:	2209      	movs	r2, #9
 800e18a:	6032      	str	r2, [r6, #0]
 800e18c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e190:	81a3      	strh	r3, [r4, #12]
 800e192:	f04f 30ff 	mov.w	r0, #4294967295
 800e196:	e03e      	b.n	800e216 <__swsetup_r+0xba>
 800e198:	4b25      	ldr	r3, [pc, #148]	; (800e230 <__swsetup_r+0xd4>)
 800e19a:	429c      	cmp	r4, r3
 800e19c:	d101      	bne.n	800e1a2 <__swsetup_r+0x46>
 800e19e:	68ac      	ldr	r4, [r5, #8]
 800e1a0:	e7eb      	b.n	800e17a <__swsetup_r+0x1e>
 800e1a2:	4b24      	ldr	r3, [pc, #144]	; (800e234 <__swsetup_r+0xd8>)
 800e1a4:	429c      	cmp	r4, r3
 800e1a6:	bf08      	it	eq
 800e1a8:	68ec      	ldreq	r4, [r5, #12]
 800e1aa:	e7e6      	b.n	800e17a <__swsetup_r+0x1e>
 800e1ac:	0751      	lsls	r1, r2, #29
 800e1ae:	d512      	bpl.n	800e1d6 <__swsetup_r+0x7a>
 800e1b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e1b2:	b141      	cbz	r1, 800e1c6 <__swsetup_r+0x6a>
 800e1b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e1b8:	4299      	cmp	r1, r3
 800e1ba:	d002      	beq.n	800e1c2 <__swsetup_r+0x66>
 800e1bc:	4630      	mov	r0, r6
 800e1be:	f7ff fe5f 	bl	800de80 <_free_r>
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	6363      	str	r3, [r4, #52]	; 0x34
 800e1c6:	89a3      	ldrh	r3, [r4, #12]
 800e1c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e1cc:	81a3      	strh	r3, [r4, #12]
 800e1ce:	2300      	movs	r3, #0
 800e1d0:	6063      	str	r3, [r4, #4]
 800e1d2:	6923      	ldr	r3, [r4, #16]
 800e1d4:	6023      	str	r3, [r4, #0]
 800e1d6:	89a3      	ldrh	r3, [r4, #12]
 800e1d8:	f043 0308 	orr.w	r3, r3, #8
 800e1dc:	81a3      	strh	r3, [r4, #12]
 800e1de:	6923      	ldr	r3, [r4, #16]
 800e1e0:	b94b      	cbnz	r3, 800e1f6 <__swsetup_r+0x9a>
 800e1e2:	89a3      	ldrh	r3, [r4, #12]
 800e1e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e1e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e1ec:	d003      	beq.n	800e1f6 <__swsetup_r+0x9a>
 800e1ee:	4621      	mov	r1, r4
 800e1f0:	4630      	mov	r0, r6
 800e1f2:	f000 f9bf 	bl	800e574 <__smakebuf_r>
 800e1f6:	89a2      	ldrh	r2, [r4, #12]
 800e1f8:	f012 0301 	ands.w	r3, r2, #1
 800e1fc:	d00c      	beq.n	800e218 <__swsetup_r+0xbc>
 800e1fe:	2300      	movs	r3, #0
 800e200:	60a3      	str	r3, [r4, #8]
 800e202:	6963      	ldr	r3, [r4, #20]
 800e204:	425b      	negs	r3, r3
 800e206:	61a3      	str	r3, [r4, #24]
 800e208:	6923      	ldr	r3, [r4, #16]
 800e20a:	b953      	cbnz	r3, 800e222 <__swsetup_r+0xc6>
 800e20c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e210:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800e214:	d1ba      	bne.n	800e18c <__swsetup_r+0x30>
 800e216:	bd70      	pop	{r4, r5, r6, pc}
 800e218:	0792      	lsls	r2, r2, #30
 800e21a:	bf58      	it	pl
 800e21c:	6963      	ldrpl	r3, [r4, #20]
 800e21e:	60a3      	str	r3, [r4, #8]
 800e220:	e7f2      	b.n	800e208 <__swsetup_r+0xac>
 800e222:	2000      	movs	r0, #0
 800e224:	e7f7      	b.n	800e216 <__swsetup_r+0xba>
 800e226:	bf00      	nop
 800e228:	20000060 	.word	0x20000060
 800e22c:	08011538 	.word	0x08011538
 800e230:	08011558 	.word	0x08011558
 800e234:	08011518 	.word	0x08011518

0800e238 <__sflush_r>:
 800e238:	898a      	ldrh	r2, [r1, #12]
 800e23a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e23e:	4605      	mov	r5, r0
 800e240:	0710      	lsls	r0, r2, #28
 800e242:	460c      	mov	r4, r1
 800e244:	d458      	bmi.n	800e2f8 <__sflush_r+0xc0>
 800e246:	684b      	ldr	r3, [r1, #4]
 800e248:	2b00      	cmp	r3, #0
 800e24a:	dc05      	bgt.n	800e258 <__sflush_r+0x20>
 800e24c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e24e:	2b00      	cmp	r3, #0
 800e250:	dc02      	bgt.n	800e258 <__sflush_r+0x20>
 800e252:	2000      	movs	r0, #0
 800e254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e258:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e25a:	2e00      	cmp	r6, #0
 800e25c:	d0f9      	beq.n	800e252 <__sflush_r+0x1a>
 800e25e:	2300      	movs	r3, #0
 800e260:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e264:	682f      	ldr	r7, [r5, #0]
 800e266:	6a21      	ldr	r1, [r4, #32]
 800e268:	602b      	str	r3, [r5, #0]
 800e26a:	d032      	beq.n	800e2d2 <__sflush_r+0x9a>
 800e26c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e26e:	89a3      	ldrh	r3, [r4, #12]
 800e270:	075a      	lsls	r2, r3, #29
 800e272:	d505      	bpl.n	800e280 <__sflush_r+0x48>
 800e274:	6863      	ldr	r3, [r4, #4]
 800e276:	1ac0      	subs	r0, r0, r3
 800e278:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e27a:	b10b      	cbz	r3, 800e280 <__sflush_r+0x48>
 800e27c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e27e:	1ac0      	subs	r0, r0, r3
 800e280:	2300      	movs	r3, #0
 800e282:	4602      	mov	r2, r0
 800e284:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e286:	6a21      	ldr	r1, [r4, #32]
 800e288:	4628      	mov	r0, r5
 800e28a:	47b0      	blx	r6
 800e28c:	1c43      	adds	r3, r0, #1
 800e28e:	89a3      	ldrh	r3, [r4, #12]
 800e290:	d106      	bne.n	800e2a0 <__sflush_r+0x68>
 800e292:	6829      	ldr	r1, [r5, #0]
 800e294:	291d      	cmp	r1, #29
 800e296:	d848      	bhi.n	800e32a <__sflush_r+0xf2>
 800e298:	4a29      	ldr	r2, [pc, #164]	; (800e340 <__sflush_r+0x108>)
 800e29a:	40ca      	lsrs	r2, r1
 800e29c:	07d6      	lsls	r6, r2, #31
 800e29e:	d544      	bpl.n	800e32a <__sflush_r+0xf2>
 800e2a0:	2200      	movs	r2, #0
 800e2a2:	6062      	str	r2, [r4, #4]
 800e2a4:	04d9      	lsls	r1, r3, #19
 800e2a6:	6922      	ldr	r2, [r4, #16]
 800e2a8:	6022      	str	r2, [r4, #0]
 800e2aa:	d504      	bpl.n	800e2b6 <__sflush_r+0x7e>
 800e2ac:	1c42      	adds	r2, r0, #1
 800e2ae:	d101      	bne.n	800e2b4 <__sflush_r+0x7c>
 800e2b0:	682b      	ldr	r3, [r5, #0]
 800e2b2:	b903      	cbnz	r3, 800e2b6 <__sflush_r+0x7e>
 800e2b4:	6560      	str	r0, [r4, #84]	; 0x54
 800e2b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e2b8:	602f      	str	r7, [r5, #0]
 800e2ba:	2900      	cmp	r1, #0
 800e2bc:	d0c9      	beq.n	800e252 <__sflush_r+0x1a>
 800e2be:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e2c2:	4299      	cmp	r1, r3
 800e2c4:	d002      	beq.n	800e2cc <__sflush_r+0x94>
 800e2c6:	4628      	mov	r0, r5
 800e2c8:	f7ff fdda 	bl	800de80 <_free_r>
 800e2cc:	2000      	movs	r0, #0
 800e2ce:	6360      	str	r0, [r4, #52]	; 0x34
 800e2d0:	e7c0      	b.n	800e254 <__sflush_r+0x1c>
 800e2d2:	2301      	movs	r3, #1
 800e2d4:	4628      	mov	r0, r5
 800e2d6:	47b0      	blx	r6
 800e2d8:	1c41      	adds	r1, r0, #1
 800e2da:	d1c8      	bne.n	800e26e <__sflush_r+0x36>
 800e2dc:	682b      	ldr	r3, [r5, #0]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d0c5      	beq.n	800e26e <__sflush_r+0x36>
 800e2e2:	2b1d      	cmp	r3, #29
 800e2e4:	d001      	beq.n	800e2ea <__sflush_r+0xb2>
 800e2e6:	2b16      	cmp	r3, #22
 800e2e8:	d101      	bne.n	800e2ee <__sflush_r+0xb6>
 800e2ea:	602f      	str	r7, [r5, #0]
 800e2ec:	e7b1      	b.n	800e252 <__sflush_r+0x1a>
 800e2ee:	89a3      	ldrh	r3, [r4, #12]
 800e2f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e2f4:	81a3      	strh	r3, [r4, #12]
 800e2f6:	e7ad      	b.n	800e254 <__sflush_r+0x1c>
 800e2f8:	690f      	ldr	r7, [r1, #16]
 800e2fa:	2f00      	cmp	r7, #0
 800e2fc:	d0a9      	beq.n	800e252 <__sflush_r+0x1a>
 800e2fe:	0793      	lsls	r3, r2, #30
 800e300:	680e      	ldr	r6, [r1, #0]
 800e302:	bf08      	it	eq
 800e304:	694b      	ldreq	r3, [r1, #20]
 800e306:	600f      	str	r7, [r1, #0]
 800e308:	bf18      	it	ne
 800e30a:	2300      	movne	r3, #0
 800e30c:	eba6 0807 	sub.w	r8, r6, r7
 800e310:	608b      	str	r3, [r1, #8]
 800e312:	f1b8 0f00 	cmp.w	r8, #0
 800e316:	dd9c      	ble.n	800e252 <__sflush_r+0x1a>
 800e318:	4643      	mov	r3, r8
 800e31a:	463a      	mov	r2, r7
 800e31c:	6a21      	ldr	r1, [r4, #32]
 800e31e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e320:	4628      	mov	r0, r5
 800e322:	47b0      	blx	r6
 800e324:	2800      	cmp	r0, #0
 800e326:	dc06      	bgt.n	800e336 <__sflush_r+0xfe>
 800e328:	89a3      	ldrh	r3, [r4, #12]
 800e32a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e32e:	81a3      	strh	r3, [r4, #12]
 800e330:	f04f 30ff 	mov.w	r0, #4294967295
 800e334:	e78e      	b.n	800e254 <__sflush_r+0x1c>
 800e336:	4407      	add	r7, r0
 800e338:	eba8 0800 	sub.w	r8, r8, r0
 800e33c:	e7e9      	b.n	800e312 <__sflush_r+0xda>
 800e33e:	bf00      	nop
 800e340:	20400001 	.word	0x20400001

0800e344 <_fflush_r>:
 800e344:	b538      	push	{r3, r4, r5, lr}
 800e346:	690b      	ldr	r3, [r1, #16]
 800e348:	4605      	mov	r5, r0
 800e34a:	460c      	mov	r4, r1
 800e34c:	b1db      	cbz	r3, 800e386 <_fflush_r+0x42>
 800e34e:	b118      	cbz	r0, 800e358 <_fflush_r+0x14>
 800e350:	6983      	ldr	r3, [r0, #24]
 800e352:	b90b      	cbnz	r3, 800e358 <_fflush_r+0x14>
 800e354:	f000 f860 	bl	800e418 <__sinit>
 800e358:	4b0c      	ldr	r3, [pc, #48]	; (800e38c <_fflush_r+0x48>)
 800e35a:	429c      	cmp	r4, r3
 800e35c:	d109      	bne.n	800e372 <_fflush_r+0x2e>
 800e35e:	686c      	ldr	r4, [r5, #4]
 800e360:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e364:	b17b      	cbz	r3, 800e386 <_fflush_r+0x42>
 800e366:	4621      	mov	r1, r4
 800e368:	4628      	mov	r0, r5
 800e36a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e36e:	f7ff bf63 	b.w	800e238 <__sflush_r>
 800e372:	4b07      	ldr	r3, [pc, #28]	; (800e390 <_fflush_r+0x4c>)
 800e374:	429c      	cmp	r4, r3
 800e376:	d101      	bne.n	800e37c <_fflush_r+0x38>
 800e378:	68ac      	ldr	r4, [r5, #8]
 800e37a:	e7f1      	b.n	800e360 <_fflush_r+0x1c>
 800e37c:	4b05      	ldr	r3, [pc, #20]	; (800e394 <_fflush_r+0x50>)
 800e37e:	429c      	cmp	r4, r3
 800e380:	bf08      	it	eq
 800e382:	68ec      	ldreq	r4, [r5, #12]
 800e384:	e7ec      	b.n	800e360 <_fflush_r+0x1c>
 800e386:	2000      	movs	r0, #0
 800e388:	bd38      	pop	{r3, r4, r5, pc}
 800e38a:	bf00      	nop
 800e38c:	08011538 	.word	0x08011538
 800e390:	08011558 	.word	0x08011558
 800e394:	08011518 	.word	0x08011518

0800e398 <std>:
 800e398:	2300      	movs	r3, #0
 800e39a:	b510      	push	{r4, lr}
 800e39c:	4604      	mov	r4, r0
 800e39e:	e9c0 3300 	strd	r3, r3, [r0]
 800e3a2:	6083      	str	r3, [r0, #8]
 800e3a4:	8181      	strh	r1, [r0, #12]
 800e3a6:	6643      	str	r3, [r0, #100]	; 0x64
 800e3a8:	81c2      	strh	r2, [r0, #14]
 800e3aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e3ae:	6183      	str	r3, [r0, #24]
 800e3b0:	4619      	mov	r1, r3
 800e3b2:	2208      	movs	r2, #8
 800e3b4:	305c      	adds	r0, #92	; 0x5c
 800e3b6:	f7ff fd5a 	bl	800de6e <memset>
 800e3ba:	4b05      	ldr	r3, [pc, #20]	; (800e3d0 <std+0x38>)
 800e3bc:	6263      	str	r3, [r4, #36]	; 0x24
 800e3be:	4b05      	ldr	r3, [pc, #20]	; (800e3d4 <std+0x3c>)
 800e3c0:	62a3      	str	r3, [r4, #40]	; 0x28
 800e3c2:	4b05      	ldr	r3, [pc, #20]	; (800e3d8 <std+0x40>)
 800e3c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e3c6:	4b05      	ldr	r3, [pc, #20]	; (800e3dc <std+0x44>)
 800e3c8:	6224      	str	r4, [r4, #32]
 800e3ca:	6323      	str	r3, [r4, #48]	; 0x30
 800e3cc:	bd10      	pop	{r4, pc}
 800e3ce:	bf00      	nop
 800e3d0:	0800e5f9 	.word	0x0800e5f9
 800e3d4:	0800e61b 	.word	0x0800e61b
 800e3d8:	0800e653 	.word	0x0800e653
 800e3dc:	0800e677 	.word	0x0800e677

0800e3e0 <_cleanup_r>:
 800e3e0:	4901      	ldr	r1, [pc, #4]	; (800e3e8 <_cleanup_r+0x8>)
 800e3e2:	f000 b885 	b.w	800e4f0 <_fwalk_reent>
 800e3e6:	bf00      	nop
 800e3e8:	0800e345 	.word	0x0800e345

0800e3ec <__sfmoreglue>:
 800e3ec:	b570      	push	{r4, r5, r6, lr}
 800e3ee:	1e4a      	subs	r2, r1, #1
 800e3f0:	2568      	movs	r5, #104	; 0x68
 800e3f2:	4355      	muls	r5, r2
 800e3f4:	460e      	mov	r6, r1
 800e3f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e3fa:	f7ff fd8f 	bl	800df1c <_malloc_r>
 800e3fe:	4604      	mov	r4, r0
 800e400:	b140      	cbz	r0, 800e414 <__sfmoreglue+0x28>
 800e402:	2100      	movs	r1, #0
 800e404:	e9c0 1600 	strd	r1, r6, [r0]
 800e408:	300c      	adds	r0, #12
 800e40a:	60a0      	str	r0, [r4, #8]
 800e40c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e410:	f7ff fd2d 	bl	800de6e <memset>
 800e414:	4620      	mov	r0, r4
 800e416:	bd70      	pop	{r4, r5, r6, pc}

0800e418 <__sinit>:
 800e418:	6983      	ldr	r3, [r0, #24]
 800e41a:	b510      	push	{r4, lr}
 800e41c:	4604      	mov	r4, r0
 800e41e:	bb33      	cbnz	r3, 800e46e <__sinit+0x56>
 800e420:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800e424:	6503      	str	r3, [r0, #80]	; 0x50
 800e426:	4b12      	ldr	r3, [pc, #72]	; (800e470 <__sinit+0x58>)
 800e428:	4a12      	ldr	r2, [pc, #72]	; (800e474 <__sinit+0x5c>)
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	6282      	str	r2, [r0, #40]	; 0x28
 800e42e:	4298      	cmp	r0, r3
 800e430:	bf04      	itt	eq
 800e432:	2301      	moveq	r3, #1
 800e434:	6183      	streq	r3, [r0, #24]
 800e436:	f000 f81f 	bl	800e478 <__sfp>
 800e43a:	6060      	str	r0, [r4, #4]
 800e43c:	4620      	mov	r0, r4
 800e43e:	f000 f81b 	bl	800e478 <__sfp>
 800e442:	60a0      	str	r0, [r4, #8]
 800e444:	4620      	mov	r0, r4
 800e446:	f000 f817 	bl	800e478 <__sfp>
 800e44a:	2200      	movs	r2, #0
 800e44c:	60e0      	str	r0, [r4, #12]
 800e44e:	2104      	movs	r1, #4
 800e450:	6860      	ldr	r0, [r4, #4]
 800e452:	f7ff ffa1 	bl	800e398 <std>
 800e456:	2201      	movs	r2, #1
 800e458:	2109      	movs	r1, #9
 800e45a:	68a0      	ldr	r0, [r4, #8]
 800e45c:	f7ff ff9c 	bl	800e398 <std>
 800e460:	2202      	movs	r2, #2
 800e462:	2112      	movs	r1, #18
 800e464:	68e0      	ldr	r0, [r4, #12]
 800e466:	f7ff ff97 	bl	800e398 <std>
 800e46a:	2301      	movs	r3, #1
 800e46c:	61a3      	str	r3, [r4, #24]
 800e46e:	bd10      	pop	{r4, pc}
 800e470:	08011514 	.word	0x08011514
 800e474:	0800e3e1 	.word	0x0800e3e1

0800e478 <__sfp>:
 800e478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e47a:	4b1b      	ldr	r3, [pc, #108]	; (800e4e8 <__sfp+0x70>)
 800e47c:	681e      	ldr	r6, [r3, #0]
 800e47e:	69b3      	ldr	r3, [r6, #24]
 800e480:	4607      	mov	r7, r0
 800e482:	b913      	cbnz	r3, 800e48a <__sfp+0x12>
 800e484:	4630      	mov	r0, r6
 800e486:	f7ff ffc7 	bl	800e418 <__sinit>
 800e48a:	3648      	adds	r6, #72	; 0x48
 800e48c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e490:	3b01      	subs	r3, #1
 800e492:	d503      	bpl.n	800e49c <__sfp+0x24>
 800e494:	6833      	ldr	r3, [r6, #0]
 800e496:	b133      	cbz	r3, 800e4a6 <__sfp+0x2e>
 800e498:	6836      	ldr	r6, [r6, #0]
 800e49a:	e7f7      	b.n	800e48c <__sfp+0x14>
 800e49c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e4a0:	b16d      	cbz	r5, 800e4be <__sfp+0x46>
 800e4a2:	3468      	adds	r4, #104	; 0x68
 800e4a4:	e7f4      	b.n	800e490 <__sfp+0x18>
 800e4a6:	2104      	movs	r1, #4
 800e4a8:	4638      	mov	r0, r7
 800e4aa:	f7ff ff9f 	bl	800e3ec <__sfmoreglue>
 800e4ae:	6030      	str	r0, [r6, #0]
 800e4b0:	2800      	cmp	r0, #0
 800e4b2:	d1f1      	bne.n	800e498 <__sfp+0x20>
 800e4b4:	230c      	movs	r3, #12
 800e4b6:	603b      	str	r3, [r7, #0]
 800e4b8:	4604      	mov	r4, r0
 800e4ba:	4620      	mov	r0, r4
 800e4bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e4be:	4b0b      	ldr	r3, [pc, #44]	; (800e4ec <__sfp+0x74>)
 800e4c0:	6665      	str	r5, [r4, #100]	; 0x64
 800e4c2:	e9c4 5500 	strd	r5, r5, [r4]
 800e4c6:	60a5      	str	r5, [r4, #8]
 800e4c8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800e4cc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800e4d0:	2208      	movs	r2, #8
 800e4d2:	4629      	mov	r1, r5
 800e4d4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e4d8:	f7ff fcc9 	bl	800de6e <memset>
 800e4dc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e4e0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e4e4:	e7e9      	b.n	800e4ba <__sfp+0x42>
 800e4e6:	bf00      	nop
 800e4e8:	08011514 	.word	0x08011514
 800e4ec:	ffff0001 	.word	0xffff0001

0800e4f0 <_fwalk_reent>:
 800e4f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e4f4:	4680      	mov	r8, r0
 800e4f6:	4689      	mov	r9, r1
 800e4f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e4fc:	2600      	movs	r6, #0
 800e4fe:	b914      	cbnz	r4, 800e506 <_fwalk_reent+0x16>
 800e500:	4630      	mov	r0, r6
 800e502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e506:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800e50a:	3f01      	subs	r7, #1
 800e50c:	d501      	bpl.n	800e512 <_fwalk_reent+0x22>
 800e50e:	6824      	ldr	r4, [r4, #0]
 800e510:	e7f5      	b.n	800e4fe <_fwalk_reent+0xe>
 800e512:	89ab      	ldrh	r3, [r5, #12]
 800e514:	2b01      	cmp	r3, #1
 800e516:	d907      	bls.n	800e528 <_fwalk_reent+0x38>
 800e518:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e51c:	3301      	adds	r3, #1
 800e51e:	d003      	beq.n	800e528 <_fwalk_reent+0x38>
 800e520:	4629      	mov	r1, r5
 800e522:	4640      	mov	r0, r8
 800e524:	47c8      	blx	r9
 800e526:	4306      	orrs	r6, r0
 800e528:	3568      	adds	r5, #104	; 0x68
 800e52a:	e7ee      	b.n	800e50a <_fwalk_reent+0x1a>

0800e52c <__swhatbuf_r>:
 800e52c:	b570      	push	{r4, r5, r6, lr}
 800e52e:	460e      	mov	r6, r1
 800e530:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e534:	2900      	cmp	r1, #0
 800e536:	b096      	sub	sp, #88	; 0x58
 800e538:	4614      	mov	r4, r2
 800e53a:	461d      	mov	r5, r3
 800e53c:	da07      	bge.n	800e54e <__swhatbuf_r+0x22>
 800e53e:	2300      	movs	r3, #0
 800e540:	602b      	str	r3, [r5, #0]
 800e542:	89b3      	ldrh	r3, [r6, #12]
 800e544:	061a      	lsls	r2, r3, #24
 800e546:	d410      	bmi.n	800e56a <__swhatbuf_r+0x3e>
 800e548:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e54c:	e00e      	b.n	800e56c <__swhatbuf_r+0x40>
 800e54e:	466a      	mov	r2, sp
 800e550:	f000 f8b8 	bl	800e6c4 <_fstat_r>
 800e554:	2800      	cmp	r0, #0
 800e556:	dbf2      	blt.n	800e53e <__swhatbuf_r+0x12>
 800e558:	9a01      	ldr	r2, [sp, #4]
 800e55a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e55e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e562:	425a      	negs	r2, r3
 800e564:	415a      	adcs	r2, r3
 800e566:	602a      	str	r2, [r5, #0]
 800e568:	e7ee      	b.n	800e548 <__swhatbuf_r+0x1c>
 800e56a:	2340      	movs	r3, #64	; 0x40
 800e56c:	2000      	movs	r0, #0
 800e56e:	6023      	str	r3, [r4, #0]
 800e570:	b016      	add	sp, #88	; 0x58
 800e572:	bd70      	pop	{r4, r5, r6, pc}

0800e574 <__smakebuf_r>:
 800e574:	898b      	ldrh	r3, [r1, #12]
 800e576:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e578:	079d      	lsls	r5, r3, #30
 800e57a:	4606      	mov	r6, r0
 800e57c:	460c      	mov	r4, r1
 800e57e:	d507      	bpl.n	800e590 <__smakebuf_r+0x1c>
 800e580:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e584:	6023      	str	r3, [r4, #0]
 800e586:	6123      	str	r3, [r4, #16]
 800e588:	2301      	movs	r3, #1
 800e58a:	6163      	str	r3, [r4, #20]
 800e58c:	b002      	add	sp, #8
 800e58e:	bd70      	pop	{r4, r5, r6, pc}
 800e590:	ab01      	add	r3, sp, #4
 800e592:	466a      	mov	r2, sp
 800e594:	f7ff ffca 	bl	800e52c <__swhatbuf_r>
 800e598:	9900      	ldr	r1, [sp, #0]
 800e59a:	4605      	mov	r5, r0
 800e59c:	4630      	mov	r0, r6
 800e59e:	f7ff fcbd 	bl	800df1c <_malloc_r>
 800e5a2:	b948      	cbnz	r0, 800e5b8 <__smakebuf_r+0x44>
 800e5a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5a8:	059a      	lsls	r2, r3, #22
 800e5aa:	d4ef      	bmi.n	800e58c <__smakebuf_r+0x18>
 800e5ac:	f023 0303 	bic.w	r3, r3, #3
 800e5b0:	f043 0302 	orr.w	r3, r3, #2
 800e5b4:	81a3      	strh	r3, [r4, #12]
 800e5b6:	e7e3      	b.n	800e580 <__smakebuf_r+0xc>
 800e5b8:	4b0d      	ldr	r3, [pc, #52]	; (800e5f0 <__smakebuf_r+0x7c>)
 800e5ba:	62b3      	str	r3, [r6, #40]	; 0x28
 800e5bc:	89a3      	ldrh	r3, [r4, #12]
 800e5be:	6020      	str	r0, [r4, #0]
 800e5c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e5c4:	81a3      	strh	r3, [r4, #12]
 800e5c6:	9b00      	ldr	r3, [sp, #0]
 800e5c8:	6163      	str	r3, [r4, #20]
 800e5ca:	9b01      	ldr	r3, [sp, #4]
 800e5cc:	6120      	str	r0, [r4, #16]
 800e5ce:	b15b      	cbz	r3, 800e5e8 <__smakebuf_r+0x74>
 800e5d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e5d4:	4630      	mov	r0, r6
 800e5d6:	f000 f887 	bl	800e6e8 <_isatty_r>
 800e5da:	b128      	cbz	r0, 800e5e8 <__smakebuf_r+0x74>
 800e5dc:	89a3      	ldrh	r3, [r4, #12]
 800e5de:	f023 0303 	bic.w	r3, r3, #3
 800e5e2:	f043 0301 	orr.w	r3, r3, #1
 800e5e6:	81a3      	strh	r3, [r4, #12]
 800e5e8:	89a3      	ldrh	r3, [r4, #12]
 800e5ea:	431d      	orrs	r5, r3
 800e5ec:	81a5      	strh	r5, [r4, #12]
 800e5ee:	e7cd      	b.n	800e58c <__smakebuf_r+0x18>
 800e5f0:	0800e3e1 	.word	0x0800e3e1

0800e5f4 <__malloc_lock>:
 800e5f4:	4770      	bx	lr

0800e5f6 <__malloc_unlock>:
 800e5f6:	4770      	bx	lr

0800e5f8 <__sread>:
 800e5f8:	b510      	push	{r4, lr}
 800e5fa:	460c      	mov	r4, r1
 800e5fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e600:	f000 f894 	bl	800e72c <_read_r>
 800e604:	2800      	cmp	r0, #0
 800e606:	bfab      	itete	ge
 800e608:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e60a:	89a3      	ldrhlt	r3, [r4, #12]
 800e60c:	181b      	addge	r3, r3, r0
 800e60e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e612:	bfac      	ite	ge
 800e614:	6563      	strge	r3, [r4, #84]	; 0x54
 800e616:	81a3      	strhlt	r3, [r4, #12]
 800e618:	bd10      	pop	{r4, pc}

0800e61a <__swrite>:
 800e61a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e61e:	461f      	mov	r7, r3
 800e620:	898b      	ldrh	r3, [r1, #12]
 800e622:	05db      	lsls	r3, r3, #23
 800e624:	4605      	mov	r5, r0
 800e626:	460c      	mov	r4, r1
 800e628:	4616      	mov	r6, r2
 800e62a:	d505      	bpl.n	800e638 <__swrite+0x1e>
 800e62c:	2302      	movs	r3, #2
 800e62e:	2200      	movs	r2, #0
 800e630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e634:	f000 f868 	bl	800e708 <_lseek_r>
 800e638:	89a3      	ldrh	r3, [r4, #12]
 800e63a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e63e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e642:	81a3      	strh	r3, [r4, #12]
 800e644:	4632      	mov	r2, r6
 800e646:	463b      	mov	r3, r7
 800e648:	4628      	mov	r0, r5
 800e64a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e64e:	f000 b817 	b.w	800e680 <_write_r>

0800e652 <__sseek>:
 800e652:	b510      	push	{r4, lr}
 800e654:	460c      	mov	r4, r1
 800e656:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e65a:	f000 f855 	bl	800e708 <_lseek_r>
 800e65e:	1c43      	adds	r3, r0, #1
 800e660:	89a3      	ldrh	r3, [r4, #12]
 800e662:	bf15      	itete	ne
 800e664:	6560      	strne	r0, [r4, #84]	; 0x54
 800e666:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e66a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e66e:	81a3      	strheq	r3, [r4, #12]
 800e670:	bf18      	it	ne
 800e672:	81a3      	strhne	r3, [r4, #12]
 800e674:	bd10      	pop	{r4, pc}

0800e676 <__sclose>:
 800e676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e67a:	f000 b813 	b.w	800e6a4 <_close_r>
	...

0800e680 <_write_r>:
 800e680:	b538      	push	{r3, r4, r5, lr}
 800e682:	4c07      	ldr	r4, [pc, #28]	; (800e6a0 <_write_r+0x20>)
 800e684:	4605      	mov	r5, r0
 800e686:	4608      	mov	r0, r1
 800e688:	4611      	mov	r1, r2
 800e68a:	2200      	movs	r2, #0
 800e68c:	6022      	str	r2, [r4, #0]
 800e68e:	461a      	mov	r2, r3
 800e690:	f7f5 fe8c 	bl	80043ac <_write>
 800e694:	1c43      	adds	r3, r0, #1
 800e696:	d102      	bne.n	800e69e <_write_r+0x1e>
 800e698:	6823      	ldr	r3, [r4, #0]
 800e69a:	b103      	cbz	r3, 800e69e <_write_r+0x1e>
 800e69c:	602b      	str	r3, [r5, #0]
 800e69e:	bd38      	pop	{r3, r4, r5, pc}
 800e6a0:	200009f0 	.word	0x200009f0

0800e6a4 <_close_r>:
 800e6a4:	b538      	push	{r3, r4, r5, lr}
 800e6a6:	4c06      	ldr	r4, [pc, #24]	; (800e6c0 <_close_r+0x1c>)
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	4605      	mov	r5, r0
 800e6ac:	4608      	mov	r0, r1
 800e6ae:	6023      	str	r3, [r4, #0]
 800e6b0:	f7f6 f9fd 	bl	8004aae <_close>
 800e6b4:	1c43      	adds	r3, r0, #1
 800e6b6:	d102      	bne.n	800e6be <_close_r+0x1a>
 800e6b8:	6823      	ldr	r3, [r4, #0]
 800e6ba:	b103      	cbz	r3, 800e6be <_close_r+0x1a>
 800e6bc:	602b      	str	r3, [r5, #0]
 800e6be:	bd38      	pop	{r3, r4, r5, pc}
 800e6c0:	200009f0 	.word	0x200009f0

0800e6c4 <_fstat_r>:
 800e6c4:	b538      	push	{r3, r4, r5, lr}
 800e6c6:	4c07      	ldr	r4, [pc, #28]	; (800e6e4 <_fstat_r+0x20>)
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	4605      	mov	r5, r0
 800e6cc:	4608      	mov	r0, r1
 800e6ce:	4611      	mov	r1, r2
 800e6d0:	6023      	str	r3, [r4, #0]
 800e6d2:	f7f6 f9f8 	bl	8004ac6 <_fstat>
 800e6d6:	1c43      	adds	r3, r0, #1
 800e6d8:	d102      	bne.n	800e6e0 <_fstat_r+0x1c>
 800e6da:	6823      	ldr	r3, [r4, #0]
 800e6dc:	b103      	cbz	r3, 800e6e0 <_fstat_r+0x1c>
 800e6de:	602b      	str	r3, [r5, #0]
 800e6e0:	bd38      	pop	{r3, r4, r5, pc}
 800e6e2:	bf00      	nop
 800e6e4:	200009f0 	.word	0x200009f0

0800e6e8 <_isatty_r>:
 800e6e8:	b538      	push	{r3, r4, r5, lr}
 800e6ea:	4c06      	ldr	r4, [pc, #24]	; (800e704 <_isatty_r+0x1c>)
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	4605      	mov	r5, r0
 800e6f0:	4608      	mov	r0, r1
 800e6f2:	6023      	str	r3, [r4, #0]
 800e6f4:	f7f6 f9f7 	bl	8004ae6 <_isatty>
 800e6f8:	1c43      	adds	r3, r0, #1
 800e6fa:	d102      	bne.n	800e702 <_isatty_r+0x1a>
 800e6fc:	6823      	ldr	r3, [r4, #0]
 800e6fe:	b103      	cbz	r3, 800e702 <_isatty_r+0x1a>
 800e700:	602b      	str	r3, [r5, #0]
 800e702:	bd38      	pop	{r3, r4, r5, pc}
 800e704:	200009f0 	.word	0x200009f0

0800e708 <_lseek_r>:
 800e708:	b538      	push	{r3, r4, r5, lr}
 800e70a:	4c07      	ldr	r4, [pc, #28]	; (800e728 <_lseek_r+0x20>)
 800e70c:	4605      	mov	r5, r0
 800e70e:	4608      	mov	r0, r1
 800e710:	4611      	mov	r1, r2
 800e712:	2200      	movs	r2, #0
 800e714:	6022      	str	r2, [r4, #0]
 800e716:	461a      	mov	r2, r3
 800e718:	f7f6 f9f0 	bl	8004afc <_lseek>
 800e71c:	1c43      	adds	r3, r0, #1
 800e71e:	d102      	bne.n	800e726 <_lseek_r+0x1e>
 800e720:	6823      	ldr	r3, [r4, #0]
 800e722:	b103      	cbz	r3, 800e726 <_lseek_r+0x1e>
 800e724:	602b      	str	r3, [r5, #0]
 800e726:	bd38      	pop	{r3, r4, r5, pc}
 800e728:	200009f0 	.word	0x200009f0

0800e72c <_read_r>:
 800e72c:	b538      	push	{r3, r4, r5, lr}
 800e72e:	4c07      	ldr	r4, [pc, #28]	; (800e74c <_read_r+0x20>)
 800e730:	4605      	mov	r5, r0
 800e732:	4608      	mov	r0, r1
 800e734:	4611      	mov	r1, r2
 800e736:	2200      	movs	r2, #0
 800e738:	6022      	str	r2, [r4, #0]
 800e73a:	461a      	mov	r2, r3
 800e73c:	f7f6 f99a 	bl	8004a74 <_read>
 800e740:	1c43      	adds	r3, r0, #1
 800e742:	d102      	bne.n	800e74a <_read_r+0x1e>
 800e744:	6823      	ldr	r3, [r4, #0]
 800e746:	b103      	cbz	r3, 800e74a <_read_r+0x1e>
 800e748:	602b      	str	r3, [r5, #0]
 800e74a:	bd38      	pop	{r3, r4, r5, pc}
 800e74c:	200009f0 	.word	0x200009f0

0800e750 <cos>:
 800e750:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e752:	ec51 0b10 	vmov	r0, r1, d0
 800e756:	4a1e      	ldr	r2, [pc, #120]	; (800e7d0 <cos+0x80>)
 800e758:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e75c:	4293      	cmp	r3, r2
 800e75e:	dc06      	bgt.n	800e76e <cos+0x1e>
 800e760:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800e7c8 <cos+0x78>
 800e764:	f000 fa74 	bl	800ec50 <__kernel_cos>
 800e768:	ec51 0b10 	vmov	r0, r1, d0
 800e76c:	e007      	b.n	800e77e <cos+0x2e>
 800e76e:	4a19      	ldr	r2, [pc, #100]	; (800e7d4 <cos+0x84>)
 800e770:	4293      	cmp	r3, r2
 800e772:	dd09      	ble.n	800e788 <cos+0x38>
 800e774:	ee10 2a10 	vmov	r2, s0
 800e778:	460b      	mov	r3, r1
 800e77a:	f7f1 fd3d 	bl	80001f8 <__aeabi_dsub>
 800e77e:	ec41 0b10 	vmov	d0, r0, r1
 800e782:	b005      	add	sp, #20
 800e784:	f85d fb04 	ldr.w	pc, [sp], #4
 800e788:	4668      	mov	r0, sp
 800e78a:	f000 f86d 	bl	800e868 <__ieee754_rem_pio2>
 800e78e:	f000 0003 	and.w	r0, r0, #3
 800e792:	2801      	cmp	r0, #1
 800e794:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e798:	ed9d 0b00 	vldr	d0, [sp]
 800e79c:	d007      	beq.n	800e7ae <cos+0x5e>
 800e79e:	2802      	cmp	r0, #2
 800e7a0:	d00e      	beq.n	800e7c0 <cos+0x70>
 800e7a2:	2800      	cmp	r0, #0
 800e7a4:	d0de      	beq.n	800e764 <cos+0x14>
 800e7a6:	2001      	movs	r0, #1
 800e7a8:	f000 fe5a 	bl	800f460 <__kernel_sin>
 800e7ac:	e7dc      	b.n	800e768 <cos+0x18>
 800e7ae:	f000 fe57 	bl	800f460 <__kernel_sin>
 800e7b2:	ec53 2b10 	vmov	r2, r3, d0
 800e7b6:	ee10 0a10 	vmov	r0, s0
 800e7ba:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e7be:	e7de      	b.n	800e77e <cos+0x2e>
 800e7c0:	f000 fa46 	bl	800ec50 <__kernel_cos>
 800e7c4:	e7f5      	b.n	800e7b2 <cos+0x62>
 800e7c6:	bf00      	nop
	...
 800e7d0:	3fe921fb 	.word	0x3fe921fb
 800e7d4:	7fefffff 	.word	0x7fefffff

0800e7d8 <sin>:
 800e7d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e7da:	ec51 0b10 	vmov	r0, r1, d0
 800e7de:	4a20      	ldr	r2, [pc, #128]	; (800e860 <sin+0x88>)
 800e7e0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e7e4:	4293      	cmp	r3, r2
 800e7e6:	dc07      	bgt.n	800e7f8 <sin+0x20>
 800e7e8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800e858 <sin+0x80>
 800e7ec:	2000      	movs	r0, #0
 800e7ee:	f000 fe37 	bl	800f460 <__kernel_sin>
 800e7f2:	ec51 0b10 	vmov	r0, r1, d0
 800e7f6:	e007      	b.n	800e808 <sin+0x30>
 800e7f8:	4a1a      	ldr	r2, [pc, #104]	; (800e864 <sin+0x8c>)
 800e7fa:	4293      	cmp	r3, r2
 800e7fc:	dd09      	ble.n	800e812 <sin+0x3a>
 800e7fe:	ee10 2a10 	vmov	r2, s0
 800e802:	460b      	mov	r3, r1
 800e804:	f7f1 fcf8 	bl	80001f8 <__aeabi_dsub>
 800e808:	ec41 0b10 	vmov	d0, r0, r1
 800e80c:	b005      	add	sp, #20
 800e80e:	f85d fb04 	ldr.w	pc, [sp], #4
 800e812:	4668      	mov	r0, sp
 800e814:	f000 f828 	bl	800e868 <__ieee754_rem_pio2>
 800e818:	f000 0003 	and.w	r0, r0, #3
 800e81c:	2801      	cmp	r0, #1
 800e81e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e822:	ed9d 0b00 	vldr	d0, [sp]
 800e826:	d004      	beq.n	800e832 <sin+0x5a>
 800e828:	2802      	cmp	r0, #2
 800e82a:	d005      	beq.n	800e838 <sin+0x60>
 800e82c:	b970      	cbnz	r0, 800e84c <sin+0x74>
 800e82e:	2001      	movs	r0, #1
 800e830:	e7dd      	b.n	800e7ee <sin+0x16>
 800e832:	f000 fa0d 	bl	800ec50 <__kernel_cos>
 800e836:	e7dc      	b.n	800e7f2 <sin+0x1a>
 800e838:	2001      	movs	r0, #1
 800e83a:	f000 fe11 	bl	800f460 <__kernel_sin>
 800e83e:	ec53 2b10 	vmov	r2, r3, d0
 800e842:	ee10 0a10 	vmov	r0, s0
 800e846:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800e84a:	e7dd      	b.n	800e808 <sin+0x30>
 800e84c:	f000 fa00 	bl	800ec50 <__kernel_cos>
 800e850:	e7f5      	b.n	800e83e <sin+0x66>
 800e852:	bf00      	nop
 800e854:	f3af 8000 	nop.w
	...
 800e860:	3fe921fb 	.word	0x3fe921fb
 800e864:	7fefffff 	.word	0x7fefffff

0800e868 <__ieee754_rem_pio2>:
 800e868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e86c:	ec57 6b10 	vmov	r6, r7, d0
 800e870:	4bc3      	ldr	r3, [pc, #780]	; (800eb80 <__ieee754_rem_pio2+0x318>)
 800e872:	b08d      	sub	sp, #52	; 0x34
 800e874:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800e878:	4598      	cmp	r8, r3
 800e87a:	4604      	mov	r4, r0
 800e87c:	9704      	str	r7, [sp, #16]
 800e87e:	dc07      	bgt.n	800e890 <__ieee754_rem_pio2+0x28>
 800e880:	2200      	movs	r2, #0
 800e882:	2300      	movs	r3, #0
 800e884:	ed84 0b00 	vstr	d0, [r4]
 800e888:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e88c:	2500      	movs	r5, #0
 800e88e:	e027      	b.n	800e8e0 <__ieee754_rem_pio2+0x78>
 800e890:	4bbc      	ldr	r3, [pc, #752]	; (800eb84 <__ieee754_rem_pio2+0x31c>)
 800e892:	4598      	cmp	r8, r3
 800e894:	dc75      	bgt.n	800e982 <__ieee754_rem_pio2+0x11a>
 800e896:	9b04      	ldr	r3, [sp, #16]
 800e898:	4dbb      	ldr	r5, [pc, #748]	; (800eb88 <__ieee754_rem_pio2+0x320>)
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	ee10 0a10 	vmov	r0, s0
 800e8a0:	a3a9      	add	r3, pc, #676	; (adr r3, 800eb48 <__ieee754_rem_pio2+0x2e0>)
 800e8a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8a6:	4639      	mov	r1, r7
 800e8a8:	dd36      	ble.n	800e918 <__ieee754_rem_pio2+0xb0>
 800e8aa:	f7f1 fca5 	bl	80001f8 <__aeabi_dsub>
 800e8ae:	45a8      	cmp	r8, r5
 800e8b0:	4606      	mov	r6, r0
 800e8b2:	460f      	mov	r7, r1
 800e8b4:	d018      	beq.n	800e8e8 <__ieee754_rem_pio2+0x80>
 800e8b6:	a3a6      	add	r3, pc, #664	; (adr r3, 800eb50 <__ieee754_rem_pio2+0x2e8>)
 800e8b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8bc:	f7f1 fc9c 	bl	80001f8 <__aeabi_dsub>
 800e8c0:	4602      	mov	r2, r0
 800e8c2:	460b      	mov	r3, r1
 800e8c4:	e9c4 2300 	strd	r2, r3, [r4]
 800e8c8:	4630      	mov	r0, r6
 800e8ca:	4639      	mov	r1, r7
 800e8cc:	f7f1 fc94 	bl	80001f8 <__aeabi_dsub>
 800e8d0:	a39f      	add	r3, pc, #636	; (adr r3, 800eb50 <__ieee754_rem_pio2+0x2e8>)
 800e8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8d6:	f7f1 fc8f 	bl	80001f8 <__aeabi_dsub>
 800e8da:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e8de:	2501      	movs	r5, #1
 800e8e0:	4628      	mov	r0, r5
 800e8e2:	b00d      	add	sp, #52	; 0x34
 800e8e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8e8:	a39b      	add	r3, pc, #620	; (adr r3, 800eb58 <__ieee754_rem_pio2+0x2f0>)
 800e8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8ee:	f7f1 fc83 	bl	80001f8 <__aeabi_dsub>
 800e8f2:	a39b      	add	r3, pc, #620	; (adr r3, 800eb60 <__ieee754_rem_pio2+0x2f8>)
 800e8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8f8:	4606      	mov	r6, r0
 800e8fa:	460f      	mov	r7, r1
 800e8fc:	f7f1 fc7c 	bl	80001f8 <__aeabi_dsub>
 800e900:	4602      	mov	r2, r0
 800e902:	460b      	mov	r3, r1
 800e904:	e9c4 2300 	strd	r2, r3, [r4]
 800e908:	4630      	mov	r0, r6
 800e90a:	4639      	mov	r1, r7
 800e90c:	f7f1 fc74 	bl	80001f8 <__aeabi_dsub>
 800e910:	a393      	add	r3, pc, #588	; (adr r3, 800eb60 <__ieee754_rem_pio2+0x2f8>)
 800e912:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e916:	e7de      	b.n	800e8d6 <__ieee754_rem_pio2+0x6e>
 800e918:	f7f1 fc70 	bl	80001fc <__adddf3>
 800e91c:	45a8      	cmp	r8, r5
 800e91e:	4606      	mov	r6, r0
 800e920:	460f      	mov	r7, r1
 800e922:	d016      	beq.n	800e952 <__ieee754_rem_pio2+0xea>
 800e924:	a38a      	add	r3, pc, #552	; (adr r3, 800eb50 <__ieee754_rem_pio2+0x2e8>)
 800e926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e92a:	f7f1 fc67 	bl	80001fc <__adddf3>
 800e92e:	4602      	mov	r2, r0
 800e930:	460b      	mov	r3, r1
 800e932:	e9c4 2300 	strd	r2, r3, [r4]
 800e936:	4630      	mov	r0, r6
 800e938:	4639      	mov	r1, r7
 800e93a:	f7f1 fc5d 	bl	80001f8 <__aeabi_dsub>
 800e93e:	a384      	add	r3, pc, #528	; (adr r3, 800eb50 <__ieee754_rem_pio2+0x2e8>)
 800e940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e944:	f7f1 fc5a 	bl	80001fc <__adddf3>
 800e948:	f04f 35ff 	mov.w	r5, #4294967295
 800e94c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e950:	e7c6      	b.n	800e8e0 <__ieee754_rem_pio2+0x78>
 800e952:	a381      	add	r3, pc, #516	; (adr r3, 800eb58 <__ieee754_rem_pio2+0x2f0>)
 800e954:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e958:	f7f1 fc50 	bl	80001fc <__adddf3>
 800e95c:	a380      	add	r3, pc, #512	; (adr r3, 800eb60 <__ieee754_rem_pio2+0x2f8>)
 800e95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e962:	4606      	mov	r6, r0
 800e964:	460f      	mov	r7, r1
 800e966:	f7f1 fc49 	bl	80001fc <__adddf3>
 800e96a:	4602      	mov	r2, r0
 800e96c:	460b      	mov	r3, r1
 800e96e:	e9c4 2300 	strd	r2, r3, [r4]
 800e972:	4630      	mov	r0, r6
 800e974:	4639      	mov	r1, r7
 800e976:	f7f1 fc3f 	bl	80001f8 <__aeabi_dsub>
 800e97a:	a379      	add	r3, pc, #484	; (adr r3, 800eb60 <__ieee754_rem_pio2+0x2f8>)
 800e97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e980:	e7e0      	b.n	800e944 <__ieee754_rem_pio2+0xdc>
 800e982:	4b82      	ldr	r3, [pc, #520]	; (800eb8c <__ieee754_rem_pio2+0x324>)
 800e984:	4598      	cmp	r8, r3
 800e986:	f300 80d0 	bgt.w	800eb2a <__ieee754_rem_pio2+0x2c2>
 800e98a:	f000 fe23 	bl	800f5d4 <fabs>
 800e98e:	ec57 6b10 	vmov	r6, r7, d0
 800e992:	ee10 0a10 	vmov	r0, s0
 800e996:	a374      	add	r3, pc, #464	; (adr r3, 800eb68 <__ieee754_rem_pio2+0x300>)
 800e998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e99c:	4639      	mov	r1, r7
 800e99e:	f7f1 fde3 	bl	8000568 <__aeabi_dmul>
 800e9a2:	2200      	movs	r2, #0
 800e9a4:	4b7a      	ldr	r3, [pc, #488]	; (800eb90 <__ieee754_rem_pio2+0x328>)
 800e9a6:	f7f1 fc29 	bl	80001fc <__adddf3>
 800e9aa:	f7f2 f877 	bl	8000a9c <__aeabi_d2iz>
 800e9ae:	4605      	mov	r5, r0
 800e9b0:	f7f1 fd70 	bl	8000494 <__aeabi_i2d>
 800e9b4:	a364      	add	r3, pc, #400	; (adr r3, 800eb48 <__ieee754_rem_pio2+0x2e0>)
 800e9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e9be:	f7f1 fdd3 	bl	8000568 <__aeabi_dmul>
 800e9c2:	4602      	mov	r2, r0
 800e9c4:	460b      	mov	r3, r1
 800e9c6:	4630      	mov	r0, r6
 800e9c8:	4639      	mov	r1, r7
 800e9ca:	f7f1 fc15 	bl	80001f8 <__aeabi_dsub>
 800e9ce:	a360      	add	r3, pc, #384	; (adr r3, 800eb50 <__ieee754_rem_pio2+0x2e8>)
 800e9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9d4:	4682      	mov	sl, r0
 800e9d6:	468b      	mov	fp, r1
 800e9d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9dc:	f7f1 fdc4 	bl	8000568 <__aeabi_dmul>
 800e9e0:	2d1f      	cmp	r5, #31
 800e9e2:	4606      	mov	r6, r0
 800e9e4:	460f      	mov	r7, r1
 800e9e6:	dc0c      	bgt.n	800ea02 <__ieee754_rem_pio2+0x19a>
 800e9e8:	1e6a      	subs	r2, r5, #1
 800e9ea:	4b6a      	ldr	r3, [pc, #424]	; (800eb94 <__ieee754_rem_pio2+0x32c>)
 800e9ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e9f0:	4543      	cmp	r3, r8
 800e9f2:	d006      	beq.n	800ea02 <__ieee754_rem_pio2+0x19a>
 800e9f4:	4632      	mov	r2, r6
 800e9f6:	463b      	mov	r3, r7
 800e9f8:	4650      	mov	r0, sl
 800e9fa:	4659      	mov	r1, fp
 800e9fc:	f7f1 fbfc 	bl	80001f8 <__aeabi_dsub>
 800ea00:	e00e      	b.n	800ea20 <__ieee754_rem_pio2+0x1b8>
 800ea02:	4632      	mov	r2, r6
 800ea04:	463b      	mov	r3, r7
 800ea06:	4650      	mov	r0, sl
 800ea08:	4659      	mov	r1, fp
 800ea0a:	f7f1 fbf5 	bl	80001f8 <__aeabi_dsub>
 800ea0e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ea12:	9305      	str	r3, [sp, #20]
 800ea14:	9a05      	ldr	r2, [sp, #20]
 800ea16:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ea1a:	1ad3      	subs	r3, r2, r3
 800ea1c:	2b10      	cmp	r3, #16
 800ea1e:	dc02      	bgt.n	800ea26 <__ieee754_rem_pio2+0x1be>
 800ea20:	e9c4 0100 	strd	r0, r1, [r4]
 800ea24:	e039      	b.n	800ea9a <__ieee754_rem_pio2+0x232>
 800ea26:	a34c      	add	r3, pc, #304	; (adr r3, 800eb58 <__ieee754_rem_pio2+0x2f0>)
 800ea28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea30:	f7f1 fd9a 	bl	8000568 <__aeabi_dmul>
 800ea34:	4606      	mov	r6, r0
 800ea36:	460f      	mov	r7, r1
 800ea38:	4602      	mov	r2, r0
 800ea3a:	460b      	mov	r3, r1
 800ea3c:	4650      	mov	r0, sl
 800ea3e:	4659      	mov	r1, fp
 800ea40:	f7f1 fbda 	bl	80001f8 <__aeabi_dsub>
 800ea44:	4602      	mov	r2, r0
 800ea46:	460b      	mov	r3, r1
 800ea48:	4680      	mov	r8, r0
 800ea4a:	4689      	mov	r9, r1
 800ea4c:	4650      	mov	r0, sl
 800ea4e:	4659      	mov	r1, fp
 800ea50:	f7f1 fbd2 	bl	80001f8 <__aeabi_dsub>
 800ea54:	4632      	mov	r2, r6
 800ea56:	463b      	mov	r3, r7
 800ea58:	f7f1 fbce 	bl	80001f8 <__aeabi_dsub>
 800ea5c:	a340      	add	r3, pc, #256	; (adr r3, 800eb60 <__ieee754_rem_pio2+0x2f8>)
 800ea5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea62:	4606      	mov	r6, r0
 800ea64:	460f      	mov	r7, r1
 800ea66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea6a:	f7f1 fd7d 	bl	8000568 <__aeabi_dmul>
 800ea6e:	4632      	mov	r2, r6
 800ea70:	463b      	mov	r3, r7
 800ea72:	f7f1 fbc1 	bl	80001f8 <__aeabi_dsub>
 800ea76:	4602      	mov	r2, r0
 800ea78:	460b      	mov	r3, r1
 800ea7a:	4606      	mov	r6, r0
 800ea7c:	460f      	mov	r7, r1
 800ea7e:	4640      	mov	r0, r8
 800ea80:	4649      	mov	r1, r9
 800ea82:	f7f1 fbb9 	bl	80001f8 <__aeabi_dsub>
 800ea86:	9a05      	ldr	r2, [sp, #20]
 800ea88:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ea8c:	1ad3      	subs	r3, r2, r3
 800ea8e:	2b31      	cmp	r3, #49	; 0x31
 800ea90:	dc20      	bgt.n	800ead4 <__ieee754_rem_pio2+0x26c>
 800ea92:	e9c4 0100 	strd	r0, r1, [r4]
 800ea96:	46c2      	mov	sl, r8
 800ea98:	46cb      	mov	fp, r9
 800ea9a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ea9e:	4650      	mov	r0, sl
 800eaa0:	4642      	mov	r2, r8
 800eaa2:	464b      	mov	r3, r9
 800eaa4:	4659      	mov	r1, fp
 800eaa6:	f7f1 fba7 	bl	80001f8 <__aeabi_dsub>
 800eaaa:	463b      	mov	r3, r7
 800eaac:	4632      	mov	r2, r6
 800eaae:	f7f1 fba3 	bl	80001f8 <__aeabi_dsub>
 800eab2:	9b04      	ldr	r3, [sp, #16]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800eaba:	f6bf af11 	bge.w	800e8e0 <__ieee754_rem_pio2+0x78>
 800eabe:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800eac2:	6063      	str	r3, [r4, #4]
 800eac4:	f8c4 8000 	str.w	r8, [r4]
 800eac8:	60a0      	str	r0, [r4, #8]
 800eaca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eace:	60e3      	str	r3, [r4, #12]
 800ead0:	426d      	negs	r5, r5
 800ead2:	e705      	b.n	800e8e0 <__ieee754_rem_pio2+0x78>
 800ead4:	a326      	add	r3, pc, #152	; (adr r3, 800eb70 <__ieee754_rem_pio2+0x308>)
 800ead6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eada:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eade:	f7f1 fd43 	bl	8000568 <__aeabi_dmul>
 800eae2:	4606      	mov	r6, r0
 800eae4:	460f      	mov	r7, r1
 800eae6:	4602      	mov	r2, r0
 800eae8:	460b      	mov	r3, r1
 800eaea:	4640      	mov	r0, r8
 800eaec:	4649      	mov	r1, r9
 800eaee:	f7f1 fb83 	bl	80001f8 <__aeabi_dsub>
 800eaf2:	4602      	mov	r2, r0
 800eaf4:	460b      	mov	r3, r1
 800eaf6:	4682      	mov	sl, r0
 800eaf8:	468b      	mov	fp, r1
 800eafa:	4640      	mov	r0, r8
 800eafc:	4649      	mov	r1, r9
 800eafe:	f7f1 fb7b 	bl	80001f8 <__aeabi_dsub>
 800eb02:	4632      	mov	r2, r6
 800eb04:	463b      	mov	r3, r7
 800eb06:	f7f1 fb77 	bl	80001f8 <__aeabi_dsub>
 800eb0a:	a31b      	add	r3, pc, #108	; (adr r3, 800eb78 <__ieee754_rem_pio2+0x310>)
 800eb0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb10:	4606      	mov	r6, r0
 800eb12:	460f      	mov	r7, r1
 800eb14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb18:	f7f1 fd26 	bl	8000568 <__aeabi_dmul>
 800eb1c:	4632      	mov	r2, r6
 800eb1e:	463b      	mov	r3, r7
 800eb20:	f7f1 fb6a 	bl	80001f8 <__aeabi_dsub>
 800eb24:	4606      	mov	r6, r0
 800eb26:	460f      	mov	r7, r1
 800eb28:	e764      	b.n	800e9f4 <__ieee754_rem_pio2+0x18c>
 800eb2a:	4b1b      	ldr	r3, [pc, #108]	; (800eb98 <__ieee754_rem_pio2+0x330>)
 800eb2c:	4598      	cmp	r8, r3
 800eb2e:	dd35      	ble.n	800eb9c <__ieee754_rem_pio2+0x334>
 800eb30:	ee10 2a10 	vmov	r2, s0
 800eb34:	463b      	mov	r3, r7
 800eb36:	4630      	mov	r0, r6
 800eb38:	4639      	mov	r1, r7
 800eb3a:	f7f1 fb5d 	bl	80001f8 <__aeabi_dsub>
 800eb3e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800eb42:	e9c4 0100 	strd	r0, r1, [r4]
 800eb46:	e6a1      	b.n	800e88c <__ieee754_rem_pio2+0x24>
 800eb48:	54400000 	.word	0x54400000
 800eb4c:	3ff921fb 	.word	0x3ff921fb
 800eb50:	1a626331 	.word	0x1a626331
 800eb54:	3dd0b461 	.word	0x3dd0b461
 800eb58:	1a600000 	.word	0x1a600000
 800eb5c:	3dd0b461 	.word	0x3dd0b461
 800eb60:	2e037073 	.word	0x2e037073
 800eb64:	3ba3198a 	.word	0x3ba3198a
 800eb68:	6dc9c883 	.word	0x6dc9c883
 800eb6c:	3fe45f30 	.word	0x3fe45f30
 800eb70:	2e000000 	.word	0x2e000000
 800eb74:	3ba3198a 	.word	0x3ba3198a
 800eb78:	252049c1 	.word	0x252049c1
 800eb7c:	397b839a 	.word	0x397b839a
 800eb80:	3fe921fb 	.word	0x3fe921fb
 800eb84:	4002d97b 	.word	0x4002d97b
 800eb88:	3ff921fb 	.word	0x3ff921fb
 800eb8c:	413921fb 	.word	0x413921fb
 800eb90:	3fe00000 	.word	0x3fe00000
 800eb94:	08011578 	.word	0x08011578
 800eb98:	7fefffff 	.word	0x7fefffff
 800eb9c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800eba0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800eba4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800eba8:	4630      	mov	r0, r6
 800ebaa:	460f      	mov	r7, r1
 800ebac:	f7f1 ff76 	bl	8000a9c <__aeabi_d2iz>
 800ebb0:	f7f1 fc70 	bl	8000494 <__aeabi_i2d>
 800ebb4:	4602      	mov	r2, r0
 800ebb6:	460b      	mov	r3, r1
 800ebb8:	4630      	mov	r0, r6
 800ebba:	4639      	mov	r1, r7
 800ebbc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ebc0:	f7f1 fb1a 	bl	80001f8 <__aeabi_dsub>
 800ebc4:	2200      	movs	r2, #0
 800ebc6:	4b1f      	ldr	r3, [pc, #124]	; (800ec44 <__ieee754_rem_pio2+0x3dc>)
 800ebc8:	f7f1 fcce 	bl	8000568 <__aeabi_dmul>
 800ebcc:	460f      	mov	r7, r1
 800ebce:	4606      	mov	r6, r0
 800ebd0:	f7f1 ff64 	bl	8000a9c <__aeabi_d2iz>
 800ebd4:	f7f1 fc5e 	bl	8000494 <__aeabi_i2d>
 800ebd8:	4602      	mov	r2, r0
 800ebda:	460b      	mov	r3, r1
 800ebdc:	4630      	mov	r0, r6
 800ebde:	4639      	mov	r1, r7
 800ebe0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ebe4:	f7f1 fb08 	bl	80001f8 <__aeabi_dsub>
 800ebe8:	2200      	movs	r2, #0
 800ebea:	4b16      	ldr	r3, [pc, #88]	; (800ec44 <__ieee754_rem_pio2+0x3dc>)
 800ebec:	f7f1 fcbc 	bl	8000568 <__aeabi_dmul>
 800ebf0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ebf4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800ebf8:	f04f 0803 	mov.w	r8, #3
 800ebfc:	2600      	movs	r6, #0
 800ebfe:	2700      	movs	r7, #0
 800ec00:	4632      	mov	r2, r6
 800ec02:	463b      	mov	r3, r7
 800ec04:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800ec08:	f108 3aff 	add.w	sl, r8, #4294967295
 800ec0c:	f7f1 ff14 	bl	8000a38 <__aeabi_dcmpeq>
 800ec10:	b9b0      	cbnz	r0, 800ec40 <__ieee754_rem_pio2+0x3d8>
 800ec12:	4b0d      	ldr	r3, [pc, #52]	; (800ec48 <__ieee754_rem_pio2+0x3e0>)
 800ec14:	9301      	str	r3, [sp, #4]
 800ec16:	2302      	movs	r3, #2
 800ec18:	9300      	str	r3, [sp, #0]
 800ec1a:	462a      	mov	r2, r5
 800ec1c:	4643      	mov	r3, r8
 800ec1e:	4621      	mov	r1, r4
 800ec20:	a806      	add	r0, sp, #24
 800ec22:	f000 f8dd 	bl	800ede0 <__kernel_rem_pio2>
 800ec26:	9b04      	ldr	r3, [sp, #16]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	4605      	mov	r5, r0
 800ec2c:	f6bf ae58 	bge.w	800e8e0 <__ieee754_rem_pio2+0x78>
 800ec30:	6863      	ldr	r3, [r4, #4]
 800ec32:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ec36:	6063      	str	r3, [r4, #4]
 800ec38:	68e3      	ldr	r3, [r4, #12]
 800ec3a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ec3e:	e746      	b.n	800eace <__ieee754_rem_pio2+0x266>
 800ec40:	46d0      	mov	r8, sl
 800ec42:	e7dd      	b.n	800ec00 <__ieee754_rem_pio2+0x398>
 800ec44:	41700000 	.word	0x41700000
 800ec48:	080115f8 	.word	0x080115f8
 800ec4c:	00000000 	.word	0x00000000

0800ec50 <__kernel_cos>:
 800ec50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec54:	ec59 8b10 	vmov	r8, r9, d0
 800ec58:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800ec5c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800ec60:	ed2d 8b02 	vpush	{d8}
 800ec64:	eeb0 8a41 	vmov.f32	s16, s2
 800ec68:	eef0 8a61 	vmov.f32	s17, s3
 800ec6c:	da07      	bge.n	800ec7e <__kernel_cos+0x2e>
 800ec6e:	ee10 0a10 	vmov	r0, s0
 800ec72:	4649      	mov	r1, r9
 800ec74:	f7f1 ff12 	bl	8000a9c <__aeabi_d2iz>
 800ec78:	2800      	cmp	r0, #0
 800ec7a:	f000 8089 	beq.w	800ed90 <__kernel_cos+0x140>
 800ec7e:	4642      	mov	r2, r8
 800ec80:	464b      	mov	r3, r9
 800ec82:	4640      	mov	r0, r8
 800ec84:	4649      	mov	r1, r9
 800ec86:	f7f1 fc6f 	bl	8000568 <__aeabi_dmul>
 800ec8a:	2200      	movs	r2, #0
 800ec8c:	4b4e      	ldr	r3, [pc, #312]	; (800edc8 <__kernel_cos+0x178>)
 800ec8e:	4604      	mov	r4, r0
 800ec90:	460d      	mov	r5, r1
 800ec92:	f7f1 fc69 	bl	8000568 <__aeabi_dmul>
 800ec96:	a340      	add	r3, pc, #256	; (adr r3, 800ed98 <__kernel_cos+0x148>)
 800ec98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec9c:	4682      	mov	sl, r0
 800ec9e:	468b      	mov	fp, r1
 800eca0:	4620      	mov	r0, r4
 800eca2:	4629      	mov	r1, r5
 800eca4:	f7f1 fc60 	bl	8000568 <__aeabi_dmul>
 800eca8:	a33d      	add	r3, pc, #244	; (adr r3, 800eda0 <__kernel_cos+0x150>)
 800ecaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecae:	f7f1 faa5 	bl	80001fc <__adddf3>
 800ecb2:	4622      	mov	r2, r4
 800ecb4:	462b      	mov	r3, r5
 800ecb6:	f7f1 fc57 	bl	8000568 <__aeabi_dmul>
 800ecba:	a33b      	add	r3, pc, #236	; (adr r3, 800eda8 <__kernel_cos+0x158>)
 800ecbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecc0:	f7f1 fa9a 	bl	80001f8 <__aeabi_dsub>
 800ecc4:	4622      	mov	r2, r4
 800ecc6:	462b      	mov	r3, r5
 800ecc8:	f7f1 fc4e 	bl	8000568 <__aeabi_dmul>
 800eccc:	a338      	add	r3, pc, #224	; (adr r3, 800edb0 <__kernel_cos+0x160>)
 800ecce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecd2:	f7f1 fa93 	bl	80001fc <__adddf3>
 800ecd6:	4622      	mov	r2, r4
 800ecd8:	462b      	mov	r3, r5
 800ecda:	f7f1 fc45 	bl	8000568 <__aeabi_dmul>
 800ecde:	a336      	add	r3, pc, #216	; (adr r3, 800edb8 <__kernel_cos+0x168>)
 800ece0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ece4:	f7f1 fa88 	bl	80001f8 <__aeabi_dsub>
 800ece8:	4622      	mov	r2, r4
 800ecea:	462b      	mov	r3, r5
 800ecec:	f7f1 fc3c 	bl	8000568 <__aeabi_dmul>
 800ecf0:	a333      	add	r3, pc, #204	; (adr r3, 800edc0 <__kernel_cos+0x170>)
 800ecf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecf6:	f7f1 fa81 	bl	80001fc <__adddf3>
 800ecfa:	4622      	mov	r2, r4
 800ecfc:	462b      	mov	r3, r5
 800ecfe:	f7f1 fc33 	bl	8000568 <__aeabi_dmul>
 800ed02:	4622      	mov	r2, r4
 800ed04:	462b      	mov	r3, r5
 800ed06:	f7f1 fc2f 	bl	8000568 <__aeabi_dmul>
 800ed0a:	ec53 2b18 	vmov	r2, r3, d8
 800ed0e:	4604      	mov	r4, r0
 800ed10:	460d      	mov	r5, r1
 800ed12:	4640      	mov	r0, r8
 800ed14:	4649      	mov	r1, r9
 800ed16:	f7f1 fc27 	bl	8000568 <__aeabi_dmul>
 800ed1a:	460b      	mov	r3, r1
 800ed1c:	4602      	mov	r2, r0
 800ed1e:	4629      	mov	r1, r5
 800ed20:	4620      	mov	r0, r4
 800ed22:	f7f1 fa69 	bl	80001f8 <__aeabi_dsub>
 800ed26:	4b29      	ldr	r3, [pc, #164]	; (800edcc <__kernel_cos+0x17c>)
 800ed28:	429e      	cmp	r6, r3
 800ed2a:	4680      	mov	r8, r0
 800ed2c:	4689      	mov	r9, r1
 800ed2e:	dc11      	bgt.n	800ed54 <__kernel_cos+0x104>
 800ed30:	4602      	mov	r2, r0
 800ed32:	460b      	mov	r3, r1
 800ed34:	4650      	mov	r0, sl
 800ed36:	4659      	mov	r1, fp
 800ed38:	f7f1 fa5e 	bl	80001f8 <__aeabi_dsub>
 800ed3c:	460b      	mov	r3, r1
 800ed3e:	4924      	ldr	r1, [pc, #144]	; (800edd0 <__kernel_cos+0x180>)
 800ed40:	4602      	mov	r2, r0
 800ed42:	2000      	movs	r0, #0
 800ed44:	f7f1 fa58 	bl	80001f8 <__aeabi_dsub>
 800ed48:	ecbd 8b02 	vpop	{d8}
 800ed4c:	ec41 0b10 	vmov	d0, r0, r1
 800ed50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed54:	4b1f      	ldr	r3, [pc, #124]	; (800edd4 <__kernel_cos+0x184>)
 800ed56:	491e      	ldr	r1, [pc, #120]	; (800edd0 <__kernel_cos+0x180>)
 800ed58:	429e      	cmp	r6, r3
 800ed5a:	bfcc      	ite	gt
 800ed5c:	4d1e      	ldrgt	r5, [pc, #120]	; (800edd8 <__kernel_cos+0x188>)
 800ed5e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800ed62:	2400      	movs	r4, #0
 800ed64:	4622      	mov	r2, r4
 800ed66:	462b      	mov	r3, r5
 800ed68:	2000      	movs	r0, #0
 800ed6a:	f7f1 fa45 	bl	80001f8 <__aeabi_dsub>
 800ed6e:	4622      	mov	r2, r4
 800ed70:	4606      	mov	r6, r0
 800ed72:	460f      	mov	r7, r1
 800ed74:	462b      	mov	r3, r5
 800ed76:	4650      	mov	r0, sl
 800ed78:	4659      	mov	r1, fp
 800ed7a:	f7f1 fa3d 	bl	80001f8 <__aeabi_dsub>
 800ed7e:	4642      	mov	r2, r8
 800ed80:	464b      	mov	r3, r9
 800ed82:	f7f1 fa39 	bl	80001f8 <__aeabi_dsub>
 800ed86:	4602      	mov	r2, r0
 800ed88:	460b      	mov	r3, r1
 800ed8a:	4630      	mov	r0, r6
 800ed8c:	4639      	mov	r1, r7
 800ed8e:	e7d9      	b.n	800ed44 <__kernel_cos+0xf4>
 800ed90:	2000      	movs	r0, #0
 800ed92:	490f      	ldr	r1, [pc, #60]	; (800edd0 <__kernel_cos+0x180>)
 800ed94:	e7d8      	b.n	800ed48 <__kernel_cos+0xf8>
 800ed96:	bf00      	nop
 800ed98:	be8838d4 	.word	0xbe8838d4
 800ed9c:	bda8fae9 	.word	0xbda8fae9
 800eda0:	bdb4b1c4 	.word	0xbdb4b1c4
 800eda4:	3e21ee9e 	.word	0x3e21ee9e
 800eda8:	809c52ad 	.word	0x809c52ad
 800edac:	3e927e4f 	.word	0x3e927e4f
 800edb0:	19cb1590 	.word	0x19cb1590
 800edb4:	3efa01a0 	.word	0x3efa01a0
 800edb8:	16c15177 	.word	0x16c15177
 800edbc:	3f56c16c 	.word	0x3f56c16c
 800edc0:	5555554c 	.word	0x5555554c
 800edc4:	3fa55555 	.word	0x3fa55555
 800edc8:	3fe00000 	.word	0x3fe00000
 800edcc:	3fd33332 	.word	0x3fd33332
 800edd0:	3ff00000 	.word	0x3ff00000
 800edd4:	3fe90000 	.word	0x3fe90000
 800edd8:	3fd20000 	.word	0x3fd20000
 800eddc:	00000000 	.word	0x00000000

0800ede0 <__kernel_rem_pio2>:
 800ede0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ede4:	ed2d 8b02 	vpush	{d8}
 800ede8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800edec:	1ed4      	subs	r4, r2, #3
 800edee:	9308      	str	r3, [sp, #32]
 800edf0:	9101      	str	r1, [sp, #4]
 800edf2:	4bc5      	ldr	r3, [pc, #788]	; (800f108 <__kernel_rem_pio2+0x328>)
 800edf4:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800edf6:	9009      	str	r0, [sp, #36]	; 0x24
 800edf8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800edfc:	9304      	str	r3, [sp, #16]
 800edfe:	9b08      	ldr	r3, [sp, #32]
 800ee00:	3b01      	subs	r3, #1
 800ee02:	9307      	str	r3, [sp, #28]
 800ee04:	2318      	movs	r3, #24
 800ee06:	fb94 f4f3 	sdiv	r4, r4, r3
 800ee0a:	f06f 0317 	mvn.w	r3, #23
 800ee0e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800ee12:	fb04 3303 	mla	r3, r4, r3, r3
 800ee16:	eb03 0a02 	add.w	sl, r3, r2
 800ee1a:	9b04      	ldr	r3, [sp, #16]
 800ee1c:	9a07      	ldr	r2, [sp, #28]
 800ee1e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800f0f8 <__kernel_rem_pio2+0x318>
 800ee22:	eb03 0802 	add.w	r8, r3, r2
 800ee26:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800ee28:	1aa7      	subs	r7, r4, r2
 800ee2a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ee2e:	ae22      	add	r6, sp, #136	; 0x88
 800ee30:	2500      	movs	r5, #0
 800ee32:	4545      	cmp	r5, r8
 800ee34:	dd13      	ble.n	800ee5e <__kernel_rem_pio2+0x7e>
 800ee36:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800f0f8 <__kernel_rem_pio2+0x318>
 800ee3a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800ee3e:	2600      	movs	r6, #0
 800ee40:	9b04      	ldr	r3, [sp, #16]
 800ee42:	429e      	cmp	r6, r3
 800ee44:	dc32      	bgt.n	800eeac <__kernel_rem_pio2+0xcc>
 800ee46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee48:	9302      	str	r3, [sp, #8]
 800ee4a:	9b08      	ldr	r3, [sp, #32]
 800ee4c:	199d      	adds	r5, r3, r6
 800ee4e:	ab22      	add	r3, sp, #136	; 0x88
 800ee50:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800ee54:	9306      	str	r3, [sp, #24]
 800ee56:	ec59 8b18 	vmov	r8, r9, d8
 800ee5a:	2700      	movs	r7, #0
 800ee5c:	e01f      	b.n	800ee9e <__kernel_rem_pio2+0xbe>
 800ee5e:	42ef      	cmn	r7, r5
 800ee60:	d407      	bmi.n	800ee72 <__kernel_rem_pio2+0x92>
 800ee62:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800ee66:	f7f1 fb15 	bl	8000494 <__aeabi_i2d>
 800ee6a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ee6e:	3501      	adds	r5, #1
 800ee70:	e7df      	b.n	800ee32 <__kernel_rem_pio2+0x52>
 800ee72:	ec51 0b18 	vmov	r0, r1, d8
 800ee76:	e7f8      	b.n	800ee6a <__kernel_rem_pio2+0x8a>
 800ee78:	9906      	ldr	r1, [sp, #24]
 800ee7a:	9d02      	ldr	r5, [sp, #8]
 800ee7c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800ee80:	9106      	str	r1, [sp, #24]
 800ee82:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800ee86:	9502      	str	r5, [sp, #8]
 800ee88:	f7f1 fb6e 	bl	8000568 <__aeabi_dmul>
 800ee8c:	4602      	mov	r2, r0
 800ee8e:	460b      	mov	r3, r1
 800ee90:	4640      	mov	r0, r8
 800ee92:	4649      	mov	r1, r9
 800ee94:	f7f1 f9b2 	bl	80001fc <__adddf3>
 800ee98:	3701      	adds	r7, #1
 800ee9a:	4680      	mov	r8, r0
 800ee9c:	4689      	mov	r9, r1
 800ee9e:	9b07      	ldr	r3, [sp, #28]
 800eea0:	429f      	cmp	r7, r3
 800eea2:	dde9      	ble.n	800ee78 <__kernel_rem_pio2+0x98>
 800eea4:	e8eb 8902 	strd	r8, r9, [fp], #8
 800eea8:	3601      	adds	r6, #1
 800eeaa:	e7c9      	b.n	800ee40 <__kernel_rem_pio2+0x60>
 800eeac:	9b04      	ldr	r3, [sp, #16]
 800eeae:	aa0e      	add	r2, sp, #56	; 0x38
 800eeb0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800eeb4:	930c      	str	r3, [sp, #48]	; 0x30
 800eeb6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800eeb8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800eebc:	9c04      	ldr	r4, [sp, #16]
 800eebe:	930b      	str	r3, [sp, #44]	; 0x2c
 800eec0:	ab9a      	add	r3, sp, #616	; 0x268
 800eec2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800eec6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800eeca:	f10b 3bff 	add.w	fp, fp, #4294967295
 800eece:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800eed2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800eed6:	ab9a      	add	r3, sp, #616	; 0x268
 800eed8:	445b      	add	r3, fp
 800eeda:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800eede:	2500      	movs	r5, #0
 800eee0:	1b63      	subs	r3, r4, r5
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	dc78      	bgt.n	800efd8 <__kernel_rem_pio2+0x1f8>
 800eee6:	4650      	mov	r0, sl
 800eee8:	ec49 8b10 	vmov	d0, r8, r9
 800eeec:	f000 fc00 	bl	800f6f0 <scalbn>
 800eef0:	ec57 6b10 	vmov	r6, r7, d0
 800eef4:	2200      	movs	r2, #0
 800eef6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800eefa:	ee10 0a10 	vmov	r0, s0
 800eefe:	4639      	mov	r1, r7
 800ef00:	f7f1 fb32 	bl	8000568 <__aeabi_dmul>
 800ef04:	ec41 0b10 	vmov	d0, r0, r1
 800ef08:	f000 fb6e 	bl	800f5e8 <floor>
 800ef0c:	2200      	movs	r2, #0
 800ef0e:	ec51 0b10 	vmov	r0, r1, d0
 800ef12:	4b7e      	ldr	r3, [pc, #504]	; (800f10c <__kernel_rem_pio2+0x32c>)
 800ef14:	f7f1 fb28 	bl	8000568 <__aeabi_dmul>
 800ef18:	4602      	mov	r2, r0
 800ef1a:	460b      	mov	r3, r1
 800ef1c:	4630      	mov	r0, r6
 800ef1e:	4639      	mov	r1, r7
 800ef20:	f7f1 f96a 	bl	80001f8 <__aeabi_dsub>
 800ef24:	460f      	mov	r7, r1
 800ef26:	4606      	mov	r6, r0
 800ef28:	f7f1 fdb8 	bl	8000a9c <__aeabi_d2iz>
 800ef2c:	9006      	str	r0, [sp, #24]
 800ef2e:	f7f1 fab1 	bl	8000494 <__aeabi_i2d>
 800ef32:	4602      	mov	r2, r0
 800ef34:	460b      	mov	r3, r1
 800ef36:	4630      	mov	r0, r6
 800ef38:	4639      	mov	r1, r7
 800ef3a:	f7f1 f95d 	bl	80001f8 <__aeabi_dsub>
 800ef3e:	f1ba 0f00 	cmp.w	sl, #0
 800ef42:	4606      	mov	r6, r0
 800ef44:	460f      	mov	r7, r1
 800ef46:	dd6c      	ble.n	800f022 <__kernel_rem_pio2+0x242>
 800ef48:	1e62      	subs	r2, r4, #1
 800ef4a:	ab0e      	add	r3, sp, #56	; 0x38
 800ef4c:	f1ca 0118 	rsb	r1, sl, #24
 800ef50:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800ef54:	9d06      	ldr	r5, [sp, #24]
 800ef56:	fa40 f301 	asr.w	r3, r0, r1
 800ef5a:	441d      	add	r5, r3
 800ef5c:	408b      	lsls	r3, r1
 800ef5e:	1ac0      	subs	r0, r0, r3
 800ef60:	ab0e      	add	r3, sp, #56	; 0x38
 800ef62:	9506      	str	r5, [sp, #24]
 800ef64:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800ef68:	f1ca 0317 	rsb	r3, sl, #23
 800ef6c:	fa40 f303 	asr.w	r3, r0, r3
 800ef70:	9302      	str	r3, [sp, #8]
 800ef72:	9b02      	ldr	r3, [sp, #8]
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	dd62      	ble.n	800f03e <__kernel_rem_pio2+0x25e>
 800ef78:	9b06      	ldr	r3, [sp, #24]
 800ef7a:	2200      	movs	r2, #0
 800ef7c:	3301      	adds	r3, #1
 800ef7e:	9306      	str	r3, [sp, #24]
 800ef80:	4615      	mov	r5, r2
 800ef82:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ef86:	4294      	cmp	r4, r2
 800ef88:	f300 8095 	bgt.w	800f0b6 <__kernel_rem_pio2+0x2d6>
 800ef8c:	f1ba 0f00 	cmp.w	sl, #0
 800ef90:	dd07      	ble.n	800efa2 <__kernel_rem_pio2+0x1c2>
 800ef92:	f1ba 0f01 	cmp.w	sl, #1
 800ef96:	f000 80a2 	beq.w	800f0de <__kernel_rem_pio2+0x2fe>
 800ef9a:	f1ba 0f02 	cmp.w	sl, #2
 800ef9e:	f000 80c1 	beq.w	800f124 <__kernel_rem_pio2+0x344>
 800efa2:	9b02      	ldr	r3, [sp, #8]
 800efa4:	2b02      	cmp	r3, #2
 800efa6:	d14a      	bne.n	800f03e <__kernel_rem_pio2+0x25e>
 800efa8:	4632      	mov	r2, r6
 800efaa:	463b      	mov	r3, r7
 800efac:	2000      	movs	r0, #0
 800efae:	4958      	ldr	r1, [pc, #352]	; (800f110 <__kernel_rem_pio2+0x330>)
 800efb0:	f7f1 f922 	bl	80001f8 <__aeabi_dsub>
 800efb4:	4606      	mov	r6, r0
 800efb6:	460f      	mov	r7, r1
 800efb8:	2d00      	cmp	r5, #0
 800efba:	d040      	beq.n	800f03e <__kernel_rem_pio2+0x25e>
 800efbc:	4650      	mov	r0, sl
 800efbe:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800f100 <__kernel_rem_pio2+0x320>
 800efc2:	f000 fb95 	bl	800f6f0 <scalbn>
 800efc6:	4630      	mov	r0, r6
 800efc8:	4639      	mov	r1, r7
 800efca:	ec53 2b10 	vmov	r2, r3, d0
 800efce:	f7f1 f913 	bl	80001f8 <__aeabi_dsub>
 800efd2:	4606      	mov	r6, r0
 800efd4:	460f      	mov	r7, r1
 800efd6:	e032      	b.n	800f03e <__kernel_rem_pio2+0x25e>
 800efd8:	2200      	movs	r2, #0
 800efda:	4b4e      	ldr	r3, [pc, #312]	; (800f114 <__kernel_rem_pio2+0x334>)
 800efdc:	4640      	mov	r0, r8
 800efde:	4649      	mov	r1, r9
 800efe0:	f7f1 fac2 	bl	8000568 <__aeabi_dmul>
 800efe4:	f7f1 fd5a 	bl	8000a9c <__aeabi_d2iz>
 800efe8:	f7f1 fa54 	bl	8000494 <__aeabi_i2d>
 800efec:	2200      	movs	r2, #0
 800efee:	4b4a      	ldr	r3, [pc, #296]	; (800f118 <__kernel_rem_pio2+0x338>)
 800eff0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eff4:	f7f1 fab8 	bl	8000568 <__aeabi_dmul>
 800eff8:	4602      	mov	r2, r0
 800effa:	460b      	mov	r3, r1
 800effc:	4640      	mov	r0, r8
 800effe:	4649      	mov	r1, r9
 800f000:	f7f1 f8fa 	bl	80001f8 <__aeabi_dsub>
 800f004:	f7f1 fd4a 	bl	8000a9c <__aeabi_d2iz>
 800f008:	ab0e      	add	r3, sp, #56	; 0x38
 800f00a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800f00e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800f012:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f016:	f7f1 f8f1 	bl	80001fc <__adddf3>
 800f01a:	3501      	adds	r5, #1
 800f01c:	4680      	mov	r8, r0
 800f01e:	4689      	mov	r9, r1
 800f020:	e75e      	b.n	800eee0 <__kernel_rem_pio2+0x100>
 800f022:	d105      	bne.n	800f030 <__kernel_rem_pio2+0x250>
 800f024:	1e63      	subs	r3, r4, #1
 800f026:	aa0e      	add	r2, sp, #56	; 0x38
 800f028:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f02c:	15c3      	asrs	r3, r0, #23
 800f02e:	e79f      	b.n	800ef70 <__kernel_rem_pio2+0x190>
 800f030:	2200      	movs	r2, #0
 800f032:	4b3a      	ldr	r3, [pc, #232]	; (800f11c <__kernel_rem_pio2+0x33c>)
 800f034:	f7f1 fd1e 	bl	8000a74 <__aeabi_dcmpge>
 800f038:	2800      	cmp	r0, #0
 800f03a:	d139      	bne.n	800f0b0 <__kernel_rem_pio2+0x2d0>
 800f03c:	9002      	str	r0, [sp, #8]
 800f03e:	2200      	movs	r2, #0
 800f040:	2300      	movs	r3, #0
 800f042:	4630      	mov	r0, r6
 800f044:	4639      	mov	r1, r7
 800f046:	f7f1 fcf7 	bl	8000a38 <__aeabi_dcmpeq>
 800f04a:	2800      	cmp	r0, #0
 800f04c:	f000 80c7 	beq.w	800f1de <__kernel_rem_pio2+0x3fe>
 800f050:	1e65      	subs	r5, r4, #1
 800f052:	462b      	mov	r3, r5
 800f054:	2200      	movs	r2, #0
 800f056:	9904      	ldr	r1, [sp, #16]
 800f058:	428b      	cmp	r3, r1
 800f05a:	da6a      	bge.n	800f132 <__kernel_rem_pio2+0x352>
 800f05c:	2a00      	cmp	r2, #0
 800f05e:	f000 8088 	beq.w	800f172 <__kernel_rem_pio2+0x392>
 800f062:	ab0e      	add	r3, sp, #56	; 0x38
 800f064:	f1aa 0a18 	sub.w	sl, sl, #24
 800f068:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	f000 80b4 	beq.w	800f1da <__kernel_rem_pio2+0x3fa>
 800f072:	4650      	mov	r0, sl
 800f074:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800f100 <__kernel_rem_pio2+0x320>
 800f078:	f000 fb3a 	bl	800f6f0 <scalbn>
 800f07c:	00ec      	lsls	r4, r5, #3
 800f07e:	ab72      	add	r3, sp, #456	; 0x1c8
 800f080:	191e      	adds	r6, r3, r4
 800f082:	ec59 8b10 	vmov	r8, r9, d0
 800f086:	f106 0a08 	add.w	sl, r6, #8
 800f08a:	462f      	mov	r7, r5
 800f08c:	2f00      	cmp	r7, #0
 800f08e:	f280 80df 	bge.w	800f250 <__kernel_rem_pio2+0x470>
 800f092:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800f0f8 <__kernel_rem_pio2+0x318>
 800f096:	f04f 0a00 	mov.w	sl, #0
 800f09a:	eba5 030a 	sub.w	r3, r5, sl
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	f2c0 810a 	blt.w	800f2b8 <__kernel_rem_pio2+0x4d8>
 800f0a4:	f8df b078 	ldr.w	fp, [pc, #120]	; 800f120 <__kernel_rem_pio2+0x340>
 800f0a8:	ec59 8b18 	vmov	r8, r9, d8
 800f0ac:	2700      	movs	r7, #0
 800f0ae:	e0f5      	b.n	800f29c <__kernel_rem_pio2+0x4bc>
 800f0b0:	2302      	movs	r3, #2
 800f0b2:	9302      	str	r3, [sp, #8]
 800f0b4:	e760      	b.n	800ef78 <__kernel_rem_pio2+0x198>
 800f0b6:	ab0e      	add	r3, sp, #56	; 0x38
 800f0b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f0bc:	b94d      	cbnz	r5, 800f0d2 <__kernel_rem_pio2+0x2f2>
 800f0be:	b12b      	cbz	r3, 800f0cc <__kernel_rem_pio2+0x2ec>
 800f0c0:	a80e      	add	r0, sp, #56	; 0x38
 800f0c2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800f0c6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800f0ca:	2301      	movs	r3, #1
 800f0cc:	3201      	adds	r2, #1
 800f0ce:	461d      	mov	r5, r3
 800f0d0:	e759      	b.n	800ef86 <__kernel_rem_pio2+0x1a6>
 800f0d2:	a80e      	add	r0, sp, #56	; 0x38
 800f0d4:	1acb      	subs	r3, r1, r3
 800f0d6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800f0da:	462b      	mov	r3, r5
 800f0dc:	e7f6      	b.n	800f0cc <__kernel_rem_pio2+0x2ec>
 800f0de:	1e62      	subs	r2, r4, #1
 800f0e0:	ab0e      	add	r3, sp, #56	; 0x38
 800f0e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f0e6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f0ea:	a90e      	add	r1, sp, #56	; 0x38
 800f0ec:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f0f0:	e757      	b.n	800efa2 <__kernel_rem_pio2+0x1c2>
 800f0f2:	bf00      	nop
 800f0f4:	f3af 8000 	nop.w
	...
 800f104:	3ff00000 	.word	0x3ff00000
 800f108:	08011740 	.word	0x08011740
 800f10c:	40200000 	.word	0x40200000
 800f110:	3ff00000 	.word	0x3ff00000
 800f114:	3e700000 	.word	0x3e700000
 800f118:	41700000 	.word	0x41700000
 800f11c:	3fe00000 	.word	0x3fe00000
 800f120:	08011700 	.word	0x08011700
 800f124:	1e62      	subs	r2, r4, #1
 800f126:	ab0e      	add	r3, sp, #56	; 0x38
 800f128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f12c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f130:	e7db      	b.n	800f0ea <__kernel_rem_pio2+0x30a>
 800f132:	a90e      	add	r1, sp, #56	; 0x38
 800f134:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800f138:	3b01      	subs	r3, #1
 800f13a:	430a      	orrs	r2, r1
 800f13c:	e78b      	b.n	800f056 <__kernel_rem_pio2+0x276>
 800f13e:	3301      	adds	r3, #1
 800f140:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800f144:	2900      	cmp	r1, #0
 800f146:	d0fa      	beq.n	800f13e <__kernel_rem_pio2+0x35e>
 800f148:	9a08      	ldr	r2, [sp, #32]
 800f14a:	4422      	add	r2, r4
 800f14c:	00d2      	lsls	r2, r2, #3
 800f14e:	a922      	add	r1, sp, #136	; 0x88
 800f150:	18e3      	adds	r3, r4, r3
 800f152:	9206      	str	r2, [sp, #24]
 800f154:	440a      	add	r2, r1
 800f156:	9302      	str	r3, [sp, #8]
 800f158:	f10b 0108 	add.w	r1, fp, #8
 800f15c:	f102 0308 	add.w	r3, r2, #8
 800f160:	1c66      	adds	r6, r4, #1
 800f162:	910a      	str	r1, [sp, #40]	; 0x28
 800f164:	2500      	movs	r5, #0
 800f166:	930d      	str	r3, [sp, #52]	; 0x34
 800f168:	9b02      	ldr	r3, [sp, #8]
 800f16a:	42b3      	cmp	r3, r6
 800f16c:	da04      	bge.n	800f178 <__kernel_rem_pio2+0x398>
 800f16e:	461c      	mov	r4, r3
 800f170:	e6a6      	b.n	800eec0 <__kernel_rem_pio2+0xe0>
 800f172:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f174:	2301      	movs	r3, #1
 800f176:	e7e3      	b.n	800f140 <__kernel_rem_pio2+0x360>
 800f178:	9b06      	ldr	r3, [sp, #24]
 800f17a:	18ef      	adds	r7, r5, r3
 800f17c:	ab22      	add	r3, sp, #136	; 0x88
 800f17e:	441f      	add	r7, r3
 800f180:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f182:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f186:	f7f1 f985 	bl	8000494 <__aeabi_i2d>
 800f18a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f18c:	461c      	mov	r4, r3
 800f18e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f190:	e9c7 0100 	strd	r0, r1, [r7]
 800f194:	eb03 0b05 	add.w	fp, r3, r5
 800f198:	2700      	movs	r7, #0
 800f19a:	f04f 0800 	mov.w	r8, #0
 800f19e:	f04f 0900 	mov.w	r9, #0
 800f1a2:	9b07      	ldr	r3, [sp, #28]
 800f1a4:	429f      	cmp	r7, r3
 800f1a6:	dd08      	ble.n	800f1ba <__kernel_rem_pio2+0x3da>
 800f1a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1aa:	aa72      	add	r2, sp, #456	; 0x1c8
 800f1ac:	18eb      	adds	r3, r5, r3
 800f1ae:	4413      	add	r3, r2
 800f1b0:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800f1b4:	3601      	adds	r6, #1
 800f1b6:	3508      	adds	r5, #8
 800f1b8:	e7d6      	b.n	800f168 <__kernel_rem_pio2+0x388>
 800f1ba:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800f1be:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800f1c2:	f7f1 f9d1 	bl	8000568 <__aeabi_dmul>
 800f1c6:	4602      	mov	r2, r0
 800f1c8:	460b      	mov	r3, r1
 800f1ca:	4640      	mov	r0, r8
 800f1cc:	4649      	mov	r1, r9
 800f1ce:	f7f1 f815 	bl	80001fc <__adddf3>
 800f1d2:	3701      	adds	r7, #1
 800f1d4:	4680      	mov	r8, r0
 800f1d6:	4689      	mov	r9, r1
 800f1d8:	e7e3      	b.n	800f1a2 <__kernel_rem_pio2+0x3c2>
 800f1da:	3d01      	subs	r5, #1
 800f1dc:	e741      	b.n	800f062 <__kernel_rem_pio2+0x282>
 800f1de:	f1ca 0000 	rsb	r0, sl, #0
 800f1e2:	ec47 6b10 	vmov	d0, r6, r7
 800f1e6:	f000 fa83 	bl	800f6f0 <scalbn>
 800f1ea:	ec57 6b10 	vmov	r6, r7, d0
 800f1ee:	2200      	movs	r2, #0
 800f1f0:	4b99      	ldr	r3, [pc, #612]	; (800f458 <__kernel_rem_pio2+0x678>)
 800f1f2:	ee10 0a10 	vmov	r0, s0
 800f1f6:	4639      	mov	r1, r7
 800f1f8:	f7f1 fc3c 	bl	8000a74 <__aeabi_dcmpge>
 800f1fc:	b1f8      	cbz	r0, 800f23e <__kernel_rem_pio2+0x45e>
 800f1fe:	2200      	movs	r2, #0
 800f200:	4b96      	ldr	r3, [pc, #600]	; (800f45c <__kernel_rem_pio2+0x67c>)
 800f202:	4630      	mov	r0, r6
 800f204:	4639      	mov	r1, r7
 800f206:	f7f1 f9af 	bl	8000568 <__aeabi_dmul>
 800f20a:	f7f1 fc47 	bl	8000a9c <__aeabi_d2iz>
 800f20e:	4680      	mov	r8, r0
 800f210:	f7f1 f940 	bl	8000494 <__aeabi_i2d>
 800f214:	2200      	movs	r2, #0
 800f216:	4b90      	ldr	r3, [pc, #576]	; (800f458 <__kernel_rem_pio2+0x678>)
 800f218:	f7f1 f9a6 	bl	8000568 <__aeabi_dmul>
 800f21c:	460b      	mov	r3, r1
 800f21e:	4602      	mov	r2, r0
 800f220:	4639      	mov	r1, r7
 800f222:	4630      	mov	r0, r6
 800f224:	f7f0 ffe8 	bl	80001f8 <__aeabi_dsub>
 800f228:	f7f1 fc38 	bl	8000a9c <__aeabi_d2iz>
 800f22c:	1c65      	adds	r5, r4, #1
 800f22e:	ab0e      	add	r3, sp, #56	; 0x38
 800f230:	f10a 0a18 	add.w	sl, sl, #24
 800f234:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f238:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800f23c:	e719      	b.n	800f072 <__kernel_rem_pio2+0x292>
 800f23e:	4630      	mov	r0, r6
 800f240:	4639      	mov	r1, r7
 800f242:	f7f1 fc2b 	bl	8000a9c <__aeabi_d2iz>
 800f246:	ab0e      	add	r3, sp, #56	; 0x38
 800f248:	4625      	mov	r5, r4
 800f24a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f24e:	e710      	b.n	800f072 <__kernel_rem_pio2+0x292>
 800f250:	ab0e      	add	r3, sp, #56	; 0x38
 800f252:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800f256:	f7f1 f91d 	bl	8000494 <__aeabi_i2d>
 800f25a:	4642      	mov	r2, r8
 800f25c:	464b      	mov	r3, r9
 800f25e:	f7f1 f983 	bl	8000568 <__aeabi_dmul>
 800f262:	2200      	movs	r2, #0
 800f264:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800f268:	4b7c      	ldr	r3, [pc, #496]	; (800f45c <__kernel_rem_pio2+0x67c>)
 800f26a:	4640      	mov	r0, r8
 800f26c:	4649      	mov	r1, r9
 800f26e:	f7f1 f97b 	bl	8000568 <__aeabi_dmul>
 800f272:	3f01      	subs	r7, #1
 800f274:	4680      	mov	r8, r0
 800f276:	4689      	mov	r9, r1
 800f278:	e708      	b.n	800f08c <__kernel_rem_pio2+0x2ac>
 800f27a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800f27e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f282:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800f286:	f7f1 f96f 	bl	8000568 <__aeabi_dmul>
 800f28a:	4602      	mov	r2, r0
 800f28c:	460b      	mov	r3, r1
 800f28e:	4640      	mov	r0, r8
 800f290:	4649      	mov	r1, r9
 800f292:	f7f0 ffb3 	bl	80001fc <__adddf3>
 800f296:	3701      	adds	r7, #1
 800f298:	4680      	mov	r8, r0
 800f29a:	4689      	mov	r9, r1
 800f29c:	9b04      	ldr	r3, [sp, #16]
 800f29e:	429f      	cmp	r7, r3
 800f2a0:	dc01      	bgt.n	800f2a6 <__kernel_rem_pio2+0x4c6>
 800f2a2:	45ba      	cmp	sl, r7
 800f2a4:	dae9      	bge.n	800f27a <__kernel_rem_pio2+0x49a>
 800f2a6:	ab4a      	add	r3, sp, #296	; 0x128
 800f2a8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f2ac:	e9c3 8900 	strd	r8, r9, [r3]
 800f2b0:	f10a 0a01 	add.w	sl, sl, #1
 800f2b4:	3e08      	subs	r6, #8
 800f2b6:	e6f0      	b.n	800f09a <__kernel_rem_pio2+0x2ba>
 800f2b8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800f2ba:	2b03      	cmp	r3, #3
 800f2bc:	d85b      	bhi.n	800f376 <__kernel_rem_pio2+0x596>
 800f2be:	e8df f003 	tbb	[pc, r3]
 800f2c2:	264a      	.short	0x264a
 800f2c4:	0226      	.short	0x0226
 800f2c6:	ab9a      	add	r3, sp, #616	; 0x268
 800f2c8:	441c      	add	r4, r3
 800f2ca:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800f2ce:	46a2      	mov	sl, r4
 800f2d0:	46ab      	mov	fp, r5
 800f2d2:	f1bb 0f00 	cmp.w	fp, #0
 800f2d6:	dc6c      	bgt.n	800f3b2 <__kernel_rem_pio2+0x5d2>
 800f2d8:	46a2      	mov	sl, r4
 800f2da:	46ab      	mov	fp, r5
 800f2dc:	f1bb 0f01 	cmp.w	fp, #1
 800f2e0:	f300 8086 	bgt.w	800f3f0 <__kernel_rem_pio2+0x610>
 800f2e4:	2000      	movs	r0, #0
 800f2e6:	2100      	movs	r1, #0
 800f2e8:	2d01      	cmp	r5, #1
 800f2ea:	f300 80a0 	bgt.w	800f42e <__kernel_rem_pio2+0x64e>
 800f2ee:	9b02      	ldr	r3, [sp, #8]
 800f2f0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800f2f4:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	f040 809e 	bne.w	800f43a <__kernel_rem_pio2+0x65a>
 800f2fe:	9b01      	ldr	r3, [sp, #4]
 800f300:	e9c3 7800 	strd	r7, r8, [r3]
 800f304:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800f308:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800f30c:	e033      	b.n	800f376 <__kernel_rem_pio2+0x596>
 800f30e:	3408      	adds	r4, #8
 800f310:	ab4a      	add	r3, sp, #296	; 0x128
 800f312:	441c      	add	r4, r3
 800f314:	462e      	mov	r6, r5
 800f316:	2000      	movs	r0, #0
 800f318:	2100      	movs	r1, #0
 800f31a:	2e00      	cmp	r6, #0
 800f31c:	da3a      	bge.n	800f394 <__kernel_rem_pio2+0x5b4>
 800f31e:	9b02      	ldr	r3, [sp, #8]
 800f320:	2b00      	cmp	r3, #0
 800f322:	d03d      	beq.n	800f3a0 <__kernel_rem_pio2+0x5c0>
 800f324:	4602      	mov	r2, r0
 800f326:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f32a:	9c01      	ldr	r4, [sp, #4]
 800f32c:	e9c4 2300 	strd	r2, r3, [r4]
 800f330:	4602      	mov	r2, r0
 800f332:	460b      	mov	r3, r1
 800f334:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800f338:	f7f0 ff5e 	bl	80001f8 <__aeabi_dsub>
 800f33c:	ae4c      	add	r6, sp, #304	; 0x130
 800f33e:	2401      	movs	r4, #1
 800f340:	42a5      	cmp	r5, r4
 800f342:	da30      	bge.n	800f3a6 <__kernel_rem_pio2+0x5c6>
 800f344:	9b02      	ldr	r3, [sp, #8]
 800f346:	b113      	cbz	r3, 800f34e <__kernel_rem_pio2+0x56e>
 800f348:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f34c:	4619      	mov	r1, r3
 800f34e:	9b01      	ldr	r3, [sp, #4]
 800f350:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800f354:	e00f      	b.n	800f376 <__kernel_rem_pio2+0x596>
 800f356:	ab9a      	add	r3, sp, #616	; 0x268
 800f358:	441c      	add	r4, r3
 800f35a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800f35e:	2000      	movs	r0, #0
 800f360:	2100      	movs	r1, #0
 800f362:	2d00      	cmp	r5, #0
 800f364:	da10      	bge.n	800f388 <__kernel_rem_pio2+0x5a8>
 800f366:	9b02      	ldr	r3, [sp, #8]
 800f368:	b113      	cbz	r3, 800f370 <__kernel_rem_pio2+0x590>
 800f36a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f36e:	4619      	mov	r1, r3
 800f370:	9b01      	ldr	r3, [sp, #4]
 800f372:	e9c3 0100 	strd	r0, r1, [r3]
 800f376:	9b06      	ldr	r3, [sp, #24]
 800f378:	f003 0007 	and.w	r0, r3, #7
 800f37c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800f380:	ecbd 8b02 	vpop	{d8}
 800f384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f388:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f38c:	f7f0 ff36 	bl	80001fc <__adddf3>
 800f390:	3d01      	subs	r5, #1
 800f392:	e7e6      	b.n	800f362 <__kernel_rem_pio2+0x582>
 800f394:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f398:	f7f0 ff30 	bl	80001fc <__adddf3>
 800f39c:	3e01      	subs	r6, #1
 800f39e:	e7bc      	b.n	800f31a <__kernel_rem_pio2+0x53a>
 800f3a0:	4602      	mov	r2, r0
 800f3a2:	460b      	mov	r3, r1
 800f3a4:	e7c1      	b.n	800f32a <__kernel_rem_pio2+0x54a>
 800f3a6:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800f3aa:	f7f0 ff27 	bl	80001fc <__adddf3>
 800f3ae:	3401      	adds	r4, #1
 800f3b0:	e7c6      	b.n	800f340 <__kernel_rem_pio2+0x560>
 800f3b2:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800f3b6:	ed3a 7b02 	vldmdb	sl!, {d7}
 800f3ba:	4640      	mov	r0, r8
 800f3bc:	ec53 2b17 	vmov	r2, r3, d7
 800f3c0:	4649      	mov	r1, r9
 800f3c2:	ed8d 7b04 	vstr	d7, [sp, #16]
 800f3c6:	f7f0 ff19 	bl	80001fc <__adddf3>
 800f3ca:	4602      	mov	r2, r0
 800f3cc:	460b      	mov	r3, r1
 800f3ce:	4606      	mov	r6, r0
 800f3d0:	460f      	mov	r7, r1
 800f3d2:	4640      	mov	r0, r8
 800f3d4:	4649      	mov	r1, r9
 800f3d6:	f7f0 ff0f 	bl	80001f8 <__aeabi_dsub>
 800f3da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f3de:	f7f0 ff0d 	bl	80001fc <__adddf3>
 800f3e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f3e6:	e9ca 0100 	strd	r0, r1, [sl]
 800f3ea:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800f3ee:	e770      	b.n	800f2d2 <__kernel_rem_pio2+0x4f2>
 800f3f0:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800f3f4:	ed3a 7b02 	vldmdb	sl!, {d7}
 800f3f8:	4630      	mov	r0, r6
 800f3fa:	ec53 2b17 	vmov	r2, r3, d7
 800f3fe:	4639      	mov	r1, r7
 800f400:	ed8d 7b04 	vstr	d7, [sp, #16]
 800f404:	f7f0 fefa 	bl	80001fc <__adddf3>
 800f408:	4602      	mov	r2, r0
 800f40a:	460b      	mov	r3, r1
 800f40c:	4680      	mov	r8, r0
 800f40e:	4689      	mov	r9, r1
 800f410:	4630      	mov	r0, r6
 800f412:	4639      	mov	r1, r7
 800f414:	f7f0 fef0 	bl	80001f8 <__aeabi_dsub>
 800f418:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f41c:	f7f0 feee 	bl	80001fc <__adddf3>
 800f420:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f424:	e9ca 0100 	strd	r0, r1, [sl]
 800f428:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800f42c:	e756      	b.n	800f2dc <__kernel_rem_pio2+0x4fc>
 800f42e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f432:	f7f0 fee3 	bl	80001fc <__adddf3>
 800f436:	3d01      	subs	r5, #1
 800f438:	e756      	b.n	800f2e8 <__kernel_rem_pio2+0x508>
 800f43a:	9b01      	ldr	r3, [sp, #4]
 800f43c:	9a01      	ldr	r2, [sp, #4]
 800f43e:	601f      	str	r7, [r3, #0]
 800f440:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800f444:	605c      	str	r4, [r3, #4]
 800f446:	609d      	str	r5, [r3, #8]
 800f448:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800f44c:	60d3      	str	r3, [r2, #12]
 800f44e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f452:	6110      	str	r0, [r2, #16]
 800f454:	6153      	str	r3, [r2, #20]
 800f456:	e78e      	b.n	800f376 <__kernel_rem_pio2+0x596>
 800f458:	41700000 	.word	0x41700000
 800f45c:	3e700000 	.word	0x3e700000

0800f460 <__kernel_sin>:
 800f460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f464:	ec55 4b10 	vmov	r4, r5, d0
 800f468:	b085      	sub	sp, #20
 800f46a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f46e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800f472:	ed8d 1b00 	vstr	d1, [sp]
 800f476:	9002      	str	r0, [sp, #8]
 800f478:	da06      	bge.n	800f488 <__kernel_sin+0x28>
 800f47a:	ee10 0a10 	vmov	r0, s0
 800f47e:	4629      	mov	r1, r5
 800f480:	f7f1 fb0c 	bl	8000a9c <__aeabi_d2iz>
 800f484:	2800      	cmp	r0, #0
 800f486:	d051      	beq.n	800f52c <__kernel_sin+0xcc>
 800f488:	4622      	mov	r2, r4
 800f48a:	462b      	mov	r3, r5
 800f48c:	4620      	mov	r0, r4
 800f48e:	4629      	mov	r1, r5
 800f490:	f7f1 f86a 	bl	8000568 <__aeabi_dmul>
 800f494:	4682      	mov	sl, r0
 800f496:	468b      	mov	fp, r1
 800f498:	4602      	mov	r2, r0
 800f49a:	460b      	mov	r3, r1
 800f49c:	4620      	mov	r0, r4
 800f49e:	4629      	mov	r1, r5
 800f4a0:	f7f1 f862 	bl	8000568 <__aeabi_dmul>
 800f4a4:	a341      	add	r3, pc, #260	; (adr r3, 800f5ac <__kernel_sin+0x14c>)
 800f4a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4aa:	4680      	mov	r8, r0
 800f4ac:	4689      	mov	r9, r1
 800f4ae:	4650      	mov	r0, sl
 800f4b0:	4659      	mov	r1, fp
 800f4b2:	f7f1 f859 	bl	8000568 <__aeabi_dmul>
 800f4b6:	a33f      	add	r3, pc, #252	; (adr r3, 800f5b4 <__kernel_sin+0x154>)
 800f4b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4bc:	f7f0 fe9c 	bl	80001f8 <__aeabi_dsub>
 800f4c0:	4652      	mov	r2, sl
 800f4c2:	465b      	mov	r3, fp
 800f4c4:	f7f1 f850 	bl	8000568 <__aeabi_dmul>
 800f4c8:	a33c      	add	r3, pc, #240	; (adr r3, 800f5bc <__kernel_sin+0x15c>)
 800f4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ce:	f7f0 fe95 	bl	80001fc <__adddf3>
 800f4d2:	4652      	mov	r2, sl
 800f4d4:	465b      	mov	r3, fp
 800f4d6:	f7f1 f847 	bl	8000568 <__aeabi_dmul>
 800f4da:	a33a      	add	r3, pc, #232	; (adr r3, 800f5c4 <__kernel_sin+0x164>)
 800f4dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4e0:	f7f0 fe8a 	bl	80001f8 <__aeabi_dsub>
 800f4e4:	4652      	mov	r2, sl
 800f4e6:	465b      	mov	r3, fp
 800f4e8:	f7f1 f83e 	bl	8000568 <__aeabi_dmul>
 800f4ec:	a337      	add	r3, pc, #220	; (adr r3, 800f5cc <__kernel_sin+0x16c>)
 800f4ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4f2:	f7f0 fe83 	bl	80001fc <__adddf3>
 800f4f6:	9b02      	ldr	r3, [sp, #8]
 800f4f8:	4606      	mov	r6, r0
 800f4fa:	460f      	mov	r7, r1
 800f4fc:	b9db      	cbnz	r3, 800f536 <__kernel_sin+0xd6>
 800f4fe:	4602      	mov	r2, r0
 800f500:	460b      	mov	r3, r1
 800f502:	4650      	mov	r0, sl
 800f504:	4659      	mov	r1, fp
 800f506:	f7f1 f82f 	bl	8000568 <__aeabi_dmul>
 800f50a:	a325      	add	r3, pc, #148	; (adr r3, 800f5a0 <__kernel_sin+0x140>)
 800f50c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f510:	f7f0 fe72 	bl	80001f8 <__aeabi_dsub>
 800f514:	4642      	mov	r2, r8
 800f516:	464b      	mov	r3, r9
 800f518:	f7f1 f826 	bl	8000568 <__aeabi_dmul>
 800f51c:	4602      	mov	r2, r0
 800f51e:	460b      	mov	r3, r1
 800f520:	4620      	mov	r0, r4
 800f522:	4629      	mov	r1, r5
 800f524:	f7f0 fe6a 	bl	80001fc <__adddf3>
 800f528:	4604      	mov	r4, r0
 800f52a:	460d      	mov	r5, r1
 800f52c:	ec45 4b10 	vmov	d0, r4, r5
 800f530:	b005      	add	sp, #20
 800f532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f536:	2200      	movs	r2, #0
 800f538:	4b1b      	ldr	r3, [pc, #108]	; (800f5a8 <__kernel_sin+0x148>)
 800f53a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f53e:	f7f1 f813 	bl	8000568 <__aeabi_dmul>
 800f542:	4632      	mov	r2, r6
 800f544:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f548:	463b      	mov	r3, r7
 800f54a:	4640      	mov	r0, r8
 800f54c:	4649      	mov	r1, r9
 800f54e:	f7f1 f80b 	bl	8000568 <__aeabi_dmul>
 800f552:	4602      	mov	r2, r0
 800f554:	460b      	mov	r3, r1
 800f556:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f55a:	f7f0 fe4d 	bl	80001f8 <__aeabi_dsub>
 800f55e:	4652      	mov	r2, sl
 800f560:	465b      	mov	r3, fp
 800f562:	f7f1 f801 	bl	8000568 <__aeabi_dmul>
 800f566:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f56a:	f7f0 fe45 	bl	80001f8 <__aeabi_dsub>
 800f56e:	a30c      	add	r3, pc, #48	; (adr r3, 800f5a0 <__kernel_sin+0x140>)
 800f570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f574:	4606      	mov	r6, r0
 800f576:	460f      	mov	r7, r1
 800f578:	4640      	mov	r0, r8
 800f57a:	4649      	mov	r1, r9
 800f57c:	f7f0 fff4 	bl	8000568 <__aeabi_dmul>
 800f580:	4602      	mov	r2, r0
 800f582:	460b      	mov	r3, r1
 800f584:	4630      	mov	r0, r6
 800f586:	4639      	mov	r1, r7
 800f588:	f7f0 fe38 	bl	80001fc <__adddf3>
 800f58c:	4602      	mov	r2, r0
 800f58e:	460b      	mov	r3, r1
 800f590:	4620      	mov	r0, r4
 800f592:	4629      	mov	r1, r5
 800f594:	f7f0 fe30 	bl	80001f8 <__aeabi_dsub>
 800f598:	e7c6      	b.n	800f528 <__kernel_sin+0xc8>
 800f59a:	bf00      	nop
 800f59c:	f3af 8000 	nop.w
 800f5a0:	55555549 	.word	0x55555549
 800f5a4:	3fc55555 	.word	0x3fc55555
 800f5a8:	3fe00000 	.word	0x3fe00000
 800f5ac:	5acfd57c 	.word	0x5acfd57c
 800f5b0:	3de5d93a 	.word	0x3de5d93a
 800f5b4:	8a2b9ceb 	.word	0x8a2b9ceb
 800f5b8:	3e5ae5e6 	.word	0x3e5ae5e6
 800f5bc:	57b1fe7d 	.word	0x57b1fe7d
 800f5c0:	3ec71de3 	.word	0x3ec71de3
 800f5c4:	19c161d5 	.word	0x19c161d5
 800f5c8:	3f2a01a0 	.word	0x3f2a01a0
 800f5cc:	1110f8a6 	.word	0x1110f8a6
 800f5d0:	3f811111 	.word	0x3f811111

0800f5d4 <fabs>:
 800f5d4:	ec51 0b10 	vmov	r0, r1, d0
 800f5d8:	ee10 2a10 	vmov	r2, s0
 800f5dc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f5e0:	ec43 2b10 	vmov	d0, r2, r3
 800f5e4:	4770      	bx	lr
	...

0800f5e8 <floor>:
 800f5e8:	ec51 0b10 	vmov	r0, r1, d0
 800f5ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5f0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800f5f4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800f5f8:	2e13      	cmp	r6, #19
 800f5fa:	460c      	mov	r4, r1
 800f5fc:	ee10 5a10 	vmov	r5, s0
 800f600:	4680      	mov	r8, r0
 800f602:	dc34      	bgt.n	800f66e <floor+0x86>
 800f604:	2e00      	cmp	r6, #0
 800f606:	da16      	bge.n	800f636 <floor+0x4e>
 800f608:	a335      	add	r3, pc, #212	; (adr r3, 800f6e0 <floor+0xf8>)
 800f60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f60e:	f7f0 fdf5 	bl	80001fc <__adddf3>
 800f612:	2200      	movs	r2, #0
 800f614:	2300      	movs	r3, #0
 800f616:	f7f1 fa37 	bl	8000a88 <__aeabi_dcmpgt>
 800f61a:	b148      	cbz	r0, 800f630 <floor+0x48>
 800f61c:	2c00      	cmp	r4, #0
 800f61e:	da59      	bge.n	800f6d4 <floor+0xec>
 800f620:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800f624:	4a30      	ldr	r2, [pc, #192]	; (800f6e8 <floor+0x100>)
 800f626:	432b      	orrs	r3, r5
 800f628:	2500      	movs	r5, #0
 800f62a:	42ab      	cmp	r3, r5
 800f62c:	bf18      	it	ne
 800f62e:	4614      	movne	r4, r2
 800f630:	4621      	mov	r1, r4
 800f632:	4628      	mov	r0, r5
 800f634:	e025      	b.n	800f682 <floor+0x9a>
 800f636:	4f2d      	ldr	r7, [pc, #180]	; (800f6ec <floor+0x104>)
 800f638:	4137      	asrs	r7, r6
 800f63a:	ea01 0307 	and.w	r3, r1, r7
 800f63e:	4303      	orrs	r3, r0
 800f640:	d01f      	beq.n	800f682 <floor+0x9a>
 800f642:	a327      	add	r3, pc, #156	; (adr r3, 800f6e0 <floor+0xf8>)
 800f644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f648:	f7f0 fdd8 	bl	80001fc <__adddf3>
 800f64c:	2200      	movs	r2, #0
 800f64e:	2300      	movs	r3, #0
 800f650:	f7f1 fa1a 	bl	8000a88 <__aeabi_dcmpgt>
 800f654:	2800      	cmp	r0, #0
 800f656:	d0eb      	beq.n	800f630 <floor+0x48>
 800f658:	2c00      	cmp	r4, #0
 800f65a:	bfbe      	ittt	lt
 800f65c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800f660:	fa43 f606 	asrlt.w	r6, r3, r6
 800f664:	19a4      	addlt	r4, r4, r6
 800f666:	ea24 0407 	bic.w	r4, r4, r7
 800f66a:	2500      	movs	r5, #0
 800f66c:	e7e0      	b.n	800f630 <floor+0x48>
 800f66e:	2e33      	cmp	r6, #51	; 0x33
 800f670:	dd0b      	ble.n	800f68a <floor+0xa2>
 800f672:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800f676:	d104      	bne.n	800f682 <floor+0x9a>
 800f678:	ee10 2a10 	vmov	r2, s0
 800f67c:	460b      	mov	r3, r1
 800f67e:	f7f0 fdbd 	bl	80001fc <__adddf3>
 800f682:	ec41 0b10 	vmov	d0, r0, r1
 800f686:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f68a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800f68e:	f04f 33ff 	mov.w	r3, #4294967295
 800f692:	fa23 f707 	lsr.w	r7, r3, r7
 800f696:	4207      	tst	r7, r0
 800f698:	d0f3      	beq.n	800f682 <floor+0x9a>
 800f69a:	a311      	add	r3, pc, #68	; (adr r3, 800f6e0 <floor+0xf8>)
 800f69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6a0:	f7f0 fdac 	bl	80001fc <__adddf3>
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	f7f1 f9ee 	bl	8000a88 <__aeabi_dcmpgt>
 800f6ac:	2800      	cmp	r0, #0
 800f6ae:	d0bf      	beq.n	800f630 <floor+0x48>
 800f6b0:	2c00      	cmp	r4, #0
 800f6b2:	da02      	bge.n	800f6ba <floor+0xd2>
 800f6b4:	2e14      	cmp	r6, #20
 800f6b6:	d103      	bne.n	800f6c0 <floor+0xd8>
 800f6b8:	3401      	adds	r4, #1
 800f6ba:	ea25 0507 	bic.w	r5, r5, r7
 800f6be:	e7b7      	b.n	800f630 <floor+0x48>
 800f6c0:	2301      	movs	r3, #1
 800f6c2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800f6c6:	fa03 f606 	lsl.w	r6, r3, r6
 800f6ca:	4435      	add	r5, r6
 800f6cc:	4545      	cmp	r5, r8
 800f6ce:	bf38      	it	cc
 800f6d0:	18e4      	addcc	r4, r4, r3
 800f6d2:	e7f2      	b.n	800f6ba <floor+0xd2>
 800f6d4:	2500      	movs	r5, #0
 800f6d6:	462c      	mov	r4, r5
 800f6d8:	e7aa      	b.n	800f630 <floor+0x48>
 800f6da:	bf00      	nop
 800f6dc:	f3af 8000 	nop.w
 800f6e0:	8800759c 	.word	0x8800759c
 800f6e4:	7e37e43c 	.word	0x7e37e43c
 800f6e8:	bff00000 	.word	0xbff00000
 800f6ec:	000fffff 	.word	0x000fffff

0800f6f0 <scalbn>:
 800f6f0:	b570      	push	{r4, r5, r6, lr}
 800f6f2:	ec55 4b10 	vmov	r4, r5, d0
 800f6f6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800f6fa:	4606      	mov	r6, r0
 800f6fc:	462b      	mov	r3, r5
 800f6fe:	b9aa      	cbnz	r2, 800f72c <scalbn+0x3c>
 800f700:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f704:	4323      	orrs	r3, r4
 800f706:	d03b      	beq.n	800f780 <scalbn+0x90>
 800f708:	4b31      	ldr	r3, [pc, #196]	; (800f7d0 <scalbn+0xe0>)
 800f70a:	4629      	mov	r1, r5
 800f70c:	2200      	movs	r2, #0
 800f70e:	ee10 0a10 	vmov	r0, s0
 800f712:	f7f0 ff29 	bl	8000568 <__aeabi_dmul>
 800f716:	4b2f      	ldr	r3, [pc, #188]	; (800f7d4 <scalbn+0xe4>)
 800f718:	429e      	cmp	r6, r3
 800f71a:	4604      	mov	r4, r0
 800f71c:	460d      	mov	r5, r1
 800f71e:	da12      	bge.n	800f746 <scalbn+0x56>
 800f720:	a327      	add	r3, pc, #156	; (adr r3, 800f7c0 <scalbn+0xd0>)
 800f722:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f726:	f7f0 ff1f 	bl	8000568 <__aeabi_dmul>
 800f72a:	e009      	b.n	800f740 <scalbn+0x50>
 800f72c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800f730:	428a      	cmp	r2, r1
 800f732:	d10c      	bne.n	800f74e <scalbn+0x5e>
 800f734:	ee10 2a10 	vmov	r2, s0
 800f738:	4620      	mov	r0, r4
 800f73a:	4629      	mov	r1, r5
 800f73c:	f7f0 fd5e 	bl	80001fc <__adddf3>
 800f740:	4604      	mov	r4, r0
 800f742:	460d      	mov	r5, r1
 800f744:	e01c      	b.n	800f780 <scalbn+0x90>
 800f746:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f74a:	460b      	mov	r3, r1
 800f74c:	3a36      	subs	r2, #54	; 0x36
 800f74e:	4432      	add	r2, r6
 800f750:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800f754:	428a      	cmp	r2, r1
 800f756:	dd0b      	ble.n	800f770 <scalbn+0x80>
 800f758:	ec45 4b11 	vmov	d1, r4, r5
 800f75c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800f7c8 <scalbn+0xd8>
 800f760:	f000 f83c 	bl	800f7dc <copysign>
 800f764:	a318      	add	r3, pc, #96	; (adr r3, 800f7c8 <scalbn+0xd8>)
 800f766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f76a:	ec51 0b10 	vmov	r0, r1, d0
 800f76e:	e7da      	b.n	800f726 <scalbn+0x36>
 800f770:	2a00      	cmp	r2, #0
 800f772:	dd08      	ble.n	800f786 <scalbn+0x96>
 800f774:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f778:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f77c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f780:	ec45 4b10 	vmov	d0, r4, r5
 800f784:	bd70      	pop	{r4, r5, r6, pc}
 800f786:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800f78a:	da0d      	bge.n	800f7a8 <scalbn+0xb8>
 800f78c:	f24c 3350 	movw	r3, #50000	; 0xc350
 800f790:	429e      	cmp	r6, r3
 800f792:	ec45 4b11 	vmov	d1, r4, r5
 800f796:	dce1      	bgt.n	800f75c <scalbn+0x6c>
 800f798:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800f7c0 <scalbn+0xd0>
 800f79c:	f000 f81e 	bl	800f7dc <copysign>
 800f7a0:	a307      	add	r3, pc, #28	; (adr r3, 800f7c0 <scalbn+0xd0>)
 800f7a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7a6:	e7e0      	b.n	800f76a <scalbn+0x7a>
 800f7a8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f7ac:	3236      	adds	r2, #54	; 0x36
 800f7ae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f7b2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f7b6:	4620      	mov	r0, r4
 800f7b8:	4629      	mov	r1, r5
 800f7ba:	2200      	movs	r2, #0
 800f7bc:	4b06      	ldr	r3, [pc, #24]	; (800f7d8 <scalbn+0xe8>)
 800f7be:	e7b2      	b.n	800f726 <scalbn+0x36>
 800f7c0:	c2f8f359 	.word	0xc2f8f359
 800f7c4:	01a56e1f 	.word	0x01a56e1f
 800f7c8:	8800759c 	.word	0x8800759c
 800f7cc:	7e37e43c 	.word	0x7e37e43c
 800f7d0:	43500000 	.word	0x43500000
 800f7d4:	ffff3cb0 	.word	0xffff3cb0
 800f7d8:	3c900000 	.word	0x3c900000

0800f7dc <copysign>:
 800f7dc:	ec51 0b10 	vmov	r0, r1, d0
 800f7e0:	ee11 0a90 	vmov	r0, s3
 800f7e4:	ee10 2a10 	vmov	r2, s0
 800f7e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f7ec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800f7f0:	ea41 0300 	orr.w	r3, r1, r0
 800f7f4:	ec43 2b10 	vmov	d0, r2, r3
 800f7f8:	4770      	bx	lr
	...

0800f7fc <_init>:
 800f7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7fe:	bf00      	nop
 800f800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f802:	bc08      	pop	{r3}
 800f804:	469e      	mov	lr, r3
 800f806:	4770      	bx	lr

0800f808 <_fini>:
 800f808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f80a:	bf00      	nop
 800f80c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f80e:	bc08      	pop	{r3}
 800f810:	469e      	mov	lr, r3
 800f812:	4770      	bx	lr
