Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc3s1000ft256-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '2100@delta.tecnico.ulisboa.pt'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/FPGA_leet/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\FPGA_leet\pcores\VGA_interface_v1_00_a\data\VGA_interface_v2_1_0.mpd line
   21  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   C:\FPGA_leet\pcores\camera_interface_v1_00_a\data\camera_interface_v2_1_0.mpd
   line 21  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 147 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA_leet\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 148 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_BASEADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 147 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.
WARNING:EDK:4107 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - base address
   C_BASEADDR (0b1111111111) is greater than high address C_HIGHADDR
   (0b0000000000) - C:\FPGA_leet\system.mhs line 147 
WARNING:EDK:4094 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0 - ADDRESS PARAMETER
   C_HIGHADDR has 10-bit value. Mpd specifies 32-bit value -
   C:\FPGA_leet\system.mhs line 148 
INFO:EDK:4186 - Please make sure that addresses specified in binary format have
   '0b' as prefix, and adresses specified in hexadecimal format have '0x' as
   prefix. An address value with no prefix is assumed to be a decimal number.

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'camera_interface_0_c12_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   camera2mb:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb2vga:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) running_leds	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb


WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in
   the system. Check Bus Interface connections and address parameters. 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v2_10_a\data\mdm
   _v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:running_leds - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: camera2mb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb2vga - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: VGA_interface_0_v06_pin, CONNECTOR:
   net_VGA_interface_0_v06_pin - floating connection - C:\FPGA_leet\system.mhs
   line 33 
WARNING:EDK:4181 - PORT: camera_interface_0_c14_pin, CONNECTOR:
   net_camera_interface_0_c14_pin - floating connection -
   C:\FPGA_leet\system.mhs line 34 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: camera2mb_FSL_S_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 698 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: mb2vga_FSL_M_Clk - floating
   connection -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 703 
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection - C:\FPGA_leet\system.mhs line 141 
WARNING:EDK:4181 - PORT: FSL_S_Clk, CONNECTOR: mb2vga_FSL_S_Clk - floating
   connection -
   C:\FPGA_leet\pcores\VGA_interface_v1_00_a\data\VGA_interface_v2_1_0.mpd line
   38 
WARNING:EDK:4181 - PORT: FSL_M_Clk, CONNECTOR: camera2mb_FSL_M_Clk - floating
   connection -
   C:\FPGA_leet\pcores\camera_interface_v1_00_a\data\camera_interface_v2_1_0.mpd
   line 47 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: camera2mb, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: mb2vga, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x00400000 -
   d:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The camera2mb core has constraints automatically generated by XPS in
implementation/camera2mb_wrapper/camera2mb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb2vga core has constraints automatically generated by XPS in
implementation/mb2vga_wrapper/mb2vga_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\FPGA_leet\system.mhs line 97 -
elaborating IP
IPNAME:clock_generator INSTANCE:sclk - C:\FPGA_leet\system.mhs line 104 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - C:\FPGA_leet\system.mhs line 40 - Running XST synthesis
INSTANCE:mb_plb - C:\FPGA_leet\system.mhs line 58 - Running XST synthesis
INSTANCE:ilmb - C:\FPGA_leet\system.mhs line 65 - Running XST synthesis
INSTANCE:dlmb - C:\FPGA_leet\system.mhs line 72 - Running XST synthesis
INSTANCE:dlmb_cntlr - C:\FPGA_leet\system.mhs line 79 - Running XST synthesis
INSTANCE:ilmb_cntlr - C:\FPGA_leet\system.mhs line 88 - Running XST synthesis
INSTANCE:lmb_bram - C:\FPGA_leet\system.mhs line 97 - Running XST synthesis
INSTANCE:sclk - C:\FPGA_leet\system.mhs line 104 - Running XST synthesis
INSTANCE:mdm_0 - C:\FPGA_leet\system.mhs line 119 - Running XST synthesis
INSTANCE:proc_sys_reset_0 - C:\FPGA_leet\system.mhs line 131 - Running XST
synthesis
INSTANCE:xps_gpio_0 - C:\FPGA_leet\system.mhs line 144 - Running XST synthesis
INSTANCE:running_leds - C:\FPGA_leet\system.mhs line 151 - Running XST synthesis
INSTANCE:vga_interface_0 - C:\FPGA_leet\system.mhs line 161 - Running XST
synthesis
INSTANCE:camera_interface_0 - C:\FPGA_leet\system.mhs line 175 - Running XST
synthesis
INSTANCE:camera2mb - C:\FPGA_leet\system.mhs line 197 - Running XST synthesis
INSTANCE:mb2vga - C:\FPGA_leet\system.mhs line 204 - Running XST synthesis

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\FPGA_leet\system.mhs line 40 - Running NGCBUILD
IPNAME:system_ilmb_wrapper INSTANCE:ilmb - C:\FPGA_leet\system.mhs line 65 -
Running NGCBUILD
IPNAME:system_dlmb_wrapper INSTANCE:dlmb - C:\FPGA_leet\system.mhs line 72 -
Running NGCBUILD
IPNAME:system_sclk_wrapper INSTANCE:sclk - C:\FPGA_leet\system.mhs line 104 -
Running NGCBUILD
IPNAME:system_camera2mb_wrapper INSTANCE:camera2mb - C:\FPGA_leet\system.mhs
line 197 - Running NGCBUILD
IPNAME:system_mb2vga_wrapper INSTANCE:mb2vga - C:\FPGA_leet\system.mhs line 204
- Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 291.00 seconds
