# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../testchallv1.srcs/sources_1/new/controller_ctf.vhd" \
"../../../../testchallv1.srcs/sources_1/new/ram.vhd" \
"../../../../testchallv1.srcs/sources_1/new/datapath_ctf.vhd" \
"../../../../testchallv1.srcs/sources_1/new/ctf.vhd" \
"../../../../testchallv1.srcs/sim_1/new/ctf_testbench.vhd" \

# Do not sort compile order
nosort
