tests:
- name: test_ldrh_1
  bytes: [0xe1, 0xff, 0xdf, 0x48]
  directives: |
      check: entry(v0: i64, v1: i64, v2: i64, v3: i64, v4: i64, v5: i64, v6: i64, v7: i64, v8: i64, v9: i64, v10: i64, v11: i64, v12: i64, v13: i64, v14: i64, v15: i64, v16: i64, v17: i64, v18: i64, v19: i64, v20: i64, v21: i64, v22: i64, v23: i64, v24: i64, v25: i64, v26: i64, v27: i64, v28: i64, v29: i64, v30: i64, v31: i64, v32: i64, v33: i1, v34: i1, v35: i1, v36: i1): // entry block
      nextln:   v37 = i64.read_reg "sp"
      nextln:   v38 = i64.add v37, 0x0
      nextln:   v39 = i16.load v38
      nextln:   v40 = i32.zext_i16 v39
      nextln:   i32.write_reg v40, "x1"
- name: test_ldrh_2
  bytes: [0x21, 0xfc, 0xdf, 0x48]
  directives: |
      check: entry(v0: i64, v1: i64, v2: i64, v3: i64, v4: i64, v5: i64, v6: i64, v7: i64, v8: i64, v9: i64, v10: i64, v11: i64, v12: i64, v13: i64, v14: i64, v15: i64, v16: i64, v17: i64, v18: i64, v19: i64, v20: i64, v21: i64, v22: i64, v23: i64, v24: i64, v25: i64, v26: i64, v27: i64, v28: i64, v29: i64, v30: i64, v31: i64, v32: i64, v33: i1, v34: i1, v35: i1, v36: i1): // entry block
      nextln:   v37 = i64.read_reg "x1"
      nextln:   v38 = i64.add v37, 0x0
      nextln:   v39 = i16.load v38
      nextln:   v40 = i32.zext_i16 v39
      nextln:   i32.write_reg v40, "x1"
