#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x617838fe35c0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x617839008be0_0 .var "CLK", 0 0;
v0x617839008ca0_0 .var "Reset_L", 0 0;
v0x617839008d60_0 .net "currentPC", 63 0, v0x6178390077f0_0;  1 drivers
v0x617839008e00_0 .net "dMemOut", 63 0, L_0x617838fe1a90;  1 drivers
v0x617839008ea0_0 .var "passed", 7 0;
v0x617839008f90_0 .var "startPC", 63 0;
v0x617839009050_0 .var "watchdog", 15 0;
E_0x617838fbacb0 .event edge, v0x617839009050_0;
S_0x617838f72fa0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x617838fe35c0;
 .timescale -9 -12;
v0x617838f98b90_0 .var "numTests", 7 0;
v0x617838f98d20_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x617838f98d20_0;
    %load/vec4 v0x617838f98b90_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x617838f98d20_0, v0x617838f98b90_0 {0 0 0};
T_0.1 ;
    %end;
S_0x617839001b60 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x617838fe35c0;
 .timescale -9 -12;
v0x617838f86380_0 .var "actualOut", 63 0;
v0x617838fe1bb0_0 .var "expectedOut", 63 0;
v0x617838fddc60_0 .var "passed", 7 0;
v0x617839001e00_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x617838f86380_0;
    %load/vec4 v0x617838fe1bb0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x617839001e00_0 {0 0 0};
    %load/vec4 v0x617838fddc60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x617838fddc60_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x617839001e00_0, v0x617838f86380_0, v0x617838fe1bb0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x617839001ee0 .scope module, "uut" "singlecycle" 2 46, 3 1 0, S_0x617838fe35c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "dmemout";
    .port_info 4 /INPUT 1 "CLK";
L_0x617838fe1a90 .functor BUFZ 64, v0x617839003470_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x6178390070c0_0 .net "CLK", 0 0, v0x617839008be0_0;  1 drivers
v0x6178390071b0_0 .net *"_ivl_5", 4 0, L_0x617839009360;  1 drivers
v0x617839007290_0 .net *"_ivl_7", 4 0, L_0x617839009400;  1 drivers
v0x617839007350_0 .net "aluctrl", 3 0, v0x617839006110_0;  1 drivers
v0x617839007460_0 .net "aluin", 63 0, L_0x61783901a370;  1 drivers
v0x617839007570_0 .net "aluout", 63 0, v0x617839002750_0;  1 drivers
v0x617839007660_0 .net "alusrc", 0 0, v0x6178390061f0_0;  1 drivers
v0x617839007700_0 .net "branch", 0 0, v0x617839006290_0;  1 drivers
v0x6178390077f0_0 .var "currentpc", 63 0;
v0x617839007890_0 .net "dmemout", 63 0, L_0x617838fe1a90;  alias, 1 drivers
v0x617839007970_0 .net "extimm", 63 0, v0x617839005a00_0;  1 drivers
v0x617839007a80_0 .net "instruction", 31 0, v0x617839006fa0_0;  1 drivers
v0x617839007b40_0 .net "mem2reg", 0 0, v0x617839006390_0;  1 drivers
v0x617839007be0_0 .net "memout", 63 0, v0x617839003470_0;  1 drivers
v0x617839007c80_0 .net "memread", 0 0, v0x617839006430_0;  1 drivers
v0x617839007d70_0 .net "memwrite", 0 0, v0x617839006520_0;  1 drivers
v0x617839007e60_0 .net "nextpc", 63 0, v0x617839003d30_0;  1 drivers
v0x617839008010_0 .net "opcode", 10 0, L_0x617839009660;  1 drivers
v0x6178390080b0_0 .net "rd", 4 0, L_0x617839009110;  1 drivers
v0x617839008150_0 .net "reg2loc", 0 0, v0x617839006690_0;  1 drivers
v0x617839008220_0 .net "regoutA", 63 0, L_0x617839019a70;  1 drivers
v0x617839008310_0 .net "regoutB", 63 0, L_0x61783901a0f0;  1 drivers
v0x617839008400_0 .net "regwrite", 0 0, v0x617839006730_0;  1 drivers
v0x6178390084f0_0 .net "resetl", 0 0, v0x617839008ca0_0;  1 drivers
v0x617839008590_0 .net "rm", 4 0, L_0x617839009270;  1 drivers
v0x617839008650_0 .net "rn", 4 0, L_0x6178390094d0;  1 drivers
v0x6178390086f0_0 .net "signop", 2 0, v0x617839006800_0;  1 drivers
v0x6178390087e0_0 .net "startpc", 63 0, v0x617839008f90_0;  1 drivers
v0x6178390088c0_0 .net "uncond_branch", 0 0, v0x6178390068d0_0;  1 drivers
v0x6178390089b0_0 .net "writedata", 63 0, L_0x61783901a5a0;  1 drivers
v0x617839008a70_0 .net "zero", 0 0, v0x617839002830_0;  1 drivers
L_0x617839009110 .part v0x617839006fa0_0, 0, 5;
L_0x617839009270 .part v0x617839006fa0_0, 5, 5;
L_0x617839009360 .part v0x617839006fa0_0, 0, 5;
L_0x617839009400 .part v0x617839006fa0_0, 16, 5;
L_0x6178390094d0 .functor MUXZ 5, L_0x617839009400, L_0x617839009360, v0x617839006690_0, C4<>;
L_0x617839009660 .part v0x617839006fa0_0, 21, 11;
L_0x61783901a370 .functor MUXZ 64, L_0x61783901a0f0, v0x617839005a00_0, v0x6178390061f0_0, C4<>;
L_0x61783901a4b0 .part v0x617839006fa0_0, 0, 26;
L_0x61783901a5a0 .functor MUXZ 64, v0x617839002750_0, v0x617839003470_0, v0x617839006390_0, C4<>;
S_0x617839002140 .scope module, "ALU" "ALU" 3 101, 4 7 0, S_0x617839001ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /OUTPUT 1 "Zero";
    .port_info 2 /INPUT 64 "BusA";
    .port_info 3 /INPUT 64 "BusB";
    .port_info 4 /INPUT 4 "ALUCtrl";
P_0x617839002320 .param/l "n" 0 4 9, +C4<00000000000000000000000001000000>;
v0x617839002480_0 .net "ALUCtrl", 3 0, v0x617839006110_0;  alias, 1 drivers
v0x617839002580_0 .net "BusA", 63 0, L_0x617839019a70;  alias, 1 drivers
v0x617839002660_0 .net "BusB", 63 0, L_0x61783901a370;  alias, 1 drivers
v0x617839002750_0 .var "BusW", 63 0;
v0x617839002830_0 .var "Zero", 0 0;
o0x7dd0d42af228 .functor BUFZ 2, C4<zz>; HiZ drive
v0x617839002940_0 .net "amt", 1 0, o0x7dd0d42af228;  0 drivers
E_0x617838fba6f0 .event edge, v0x617839002660_0, v0x617839002580_0, v0x617839002480_0;
S_0x617839002ac0 .scope module, "DataMemory" "DataMemory" 3 130, 5 5 0, S_0x617839001ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x617839003160_0 .net "Address", 63 0, v0x617839002750_0;  alias, 1 drivers
v0x617839003240_0 .net "Clock", 0 0, v0x617839008be0_0;  alias, 1 drivers
v0x6178390032e0_0 .net "MemoryRead", 0 0, v0x617839006430_0;  alias, 1 drivers
v0x6178390033b0_0 .net "MemoryWrite", 0 0, v0x617839006520_0;  alias, 1 drivers
v0x617839003470_0 .var "ReadData", 63 0;
v0x6178390035a0_0 .net "WriteData", 63 0, L_0x61783901a0f0;  alias, 1 drivers
v0x617839003680 .array "memBank", 0 1023, 7 0;
E_0x617838fbb370 .event posedge, v0x617839003240_0;
S_0x617839002d80 .scope task, "initset" "initset" 5 16, 5 16 0, S_0x617839002ac0;
 .timescale -9 -12;
v0x617839002f80_0 .var "addr", 63 0;
v0x617839003080_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x617839003080_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x617839002f80_0;
    %store/vec4a v0x617839003680, 4, 0;
    %load/vec4 v0x617839003080_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x617839002f80_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x617839003680, 4, 0;
    %load/vec4 v0x617839003080_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x617839002f80_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x617839003680, 4, 0;
    %load/vec4 v0x617839003080_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x617839002f80_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x617839003680, 4, 0;
    %load/vec4 v0x617839003080_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x617839002f80_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x617839003680, 4, 0;
    %load/vec4 v0x617839003080_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x617839002f80_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x617839003680, 4, 0;
    %load/vec4 v0x617839003080_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x617839002f80_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x617839003680, 4, 0;
    %load/vec4 v0x617839003080_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x617839002f80_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x617839003680, 4, 0;
    %end;
S_0x617839003800 .scope module, "NextPClogic" "NextPClogic" 3 120, 6 2 0, S_0x617839001ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v0x617839003ab0_0 .net "ALUZero", 0 0, v0x617839002830_0;  alias, 1 drivers
v0x617839003ba0_0 .net "Branch", 0 0, v0x617839006290_0;  alias, 1 drivers
v0x617839003c40_0 .net "CurrentPC", 63 0, v0x6178390077f0_0;  alias, 1 drivers
v0x617839003d30_0 .var "NextPC", 63 0;
v0x617839003e10_0 .net "SignExtImm64", 63 0, v0x617839005a00_0;  alias, 1 drivers
v0x617839003f40_0 .net "Uncondbranch", 0 0, v0x6178390068d0_0;  alias, 1 drivers
E_0x617838fe6ad0/0 .event edge, v0x617839003f40_0, v0x617839003ba0_0, v0x617839002830_0, v0x617839003c40_0;
E_0x617838fe6ad0/1 .event edge, v0x617839003e10_0;
E_0x617838fe6ad0 .event/or E_0x617838fe6ad0/0, E_0x617838fe6ad0/1;
S_0x617839004100 .scope module, "RegisterFile" "RegisterFile" 3 89, 7 1 0, S_0x617839001ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
v0x617839004440_0 .net "BusA", 63 0, L_0x617839019a70;  alias, 1 drivers
v0x617839004520_0 .net "BusB", 63 0, L_0x61783901a0f0;  alias, 1 drivers
v0x6178390045f0_0 .net "BusW", 63 0, L_0x61783901a5a0;  alias, 1 drivers
v0x6178390046c0_0 .net "Clk", 0 0, v0x617839008be0_0;  alias, 1 drivers
v0x617839004790_0 .net "RA", 4 0, L_0x617839009270;  alias, 1 drivers
v0x6178390048a0_0 .net "RB", 4 0, L_0x6178390094d0;  alias, 1 drivers
v0x617839004980_0 .net "RW", 4 0, L_0x617839009110;  alias, 1 drivers
v0x617839004a60_0 .net "RegWr", 0 0, v0x617839006730_0;  alias, 1 drivers
L_0x7dd0d4266018 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x617839004b20_0 .net/2u *"_ivl_0", 4 0, L_0x7dd0d4266018;  1 drivers
L_0x7dd0d42660a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x617839004c00_0 .net *"_ivl_11", 1 0, L_0x7dd0d42660a8;  1 drivers
L_0x7dd0d42660f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x617839004ce0_0 .net/2u *"_ivl_14", 4 0, L_0x7dd0d42660f0;  1 drivers
v0x617839004dc0_0 .net *"_ivl_16", 0 0, L_0x617839019de0;  1 drivers
L_0x7dd0d4266138 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x617839004e80_0 .net/2u *"_ivl_18", 63 0, L_0x7dd0d4266138;  1 drivers
v0x617839004f60_0 .net *"_ivl_2", 0 0, L_0x617839009790;  1 drivers
v0x617839005020_0 .net *"_ivl_20", 63 0, L_0x617839019f20;  1 drivers
v0x617839005100_0 .net *"_ivl_22", 6 0, L_0x61783901a000;  1 drivers
L_0x7dd0d4266180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6178390051e0_0 .net *"_ivl_25", 1 0, L_0x7dd0d4266180;  1 drivers
L_0x7dd0d4266060 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6178390052c0_0 .net/2u *"_ivl_4", 63 0, L_0x7dd0d4266060;  1 drivers
v0x6178390053a0_0 .net *"_ivl_6", 63 0, L_0x6178390198e0;  1 drivers
v0x617839005480_0 .net *"_ivl_8", 6 0, L_0x617839019980;  1 drivers
v0x617839005560 .array "registers", 0 31, 63 0;
E_0x617838fbb0a0 .event negedge, v0x617839003240_0;
L_0x617839009790 .cmp/eq 5, L_0x617839009270, L_0x7dd0d4266018;
L_0x6178390198e0 .array/port v0x617839005560, L_0x617839019980;
L_0x617839019980 .concat [ 5 2 0 0], L_0x617839009270, L_0x7dd0d42660a8;
L_0x617839019a70 .delay 64 (2000,2000,2000) L_0x617839019a70/d;
L_0x617839019a70/d .functor MUXZ 64, L_0x6178390198e0, L_0x7dd0d4266060, L_0x617839009790, C4<>;
L_0x617839019de0 .cmp/eq 5, L_0x6178390094d0, L_0x7dd0d42660f0;
L_0x617839019f20 .array/port v0x617839005560, L_0x61783901a000;
L_0x61783901a000 .concat [ 5 2 0 0], L_0x6178390094d0, L_0x7dd0d4266180;
L_0x61783901a0f0 .delay 64 (2000,2000,2000) L_0x61783901a0f0/d;
L_0x61783901a0f0/d .functor MUXZ 64, L_0x617839019f20, L_0x7dd0d4266138, L_0x617839019de0, C4<>;
S_0x617839005720 .scope module, "SignExtender" "SignExtender" 3 112, 8 1 0, S_0x617839001ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm26";
    .port_info 2 /INPUT 3 "Ctrl";
v0x617839005a00_0 .var "BusImm", 63 0;
v0x617839005ae0_0 .net "Ctrl", 2 0, v0x617839006800_0;  alias, 1 drivers
v0x617839005ba0_0 .net "Imm26", 25 0, L_0x61783901a4b0;  1 drivers
v0x617839005c60_0 .var "extBit", 0 0;
v0x617839005d20_0 .var "extended", 63 0;
E_0x617839005970 .event edge, v0x617839005ae0_0, v0x617839005c60_0, v0x617839005ba0_0, v0x617839005d20_0;
S_0x617839005ed0 .scope module, "control" "control" 3 69, 9 17 0, S_0x617839001ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x617839006110_0 .var "aluop", 3 0;
v0x6178390061f0_0 .var "alusrc", 0 0;
v0x617839006290_0 .var "branch", 0 0;
v0x617839006390_0 .var "mem2reg", 0 0;
v0x617839006430_0 .var "memread", 0 0;
v0x617839006520_0 .var "memwrite", 0 0;
v0x6178390065f0_0 .net "opcode", 10 0, L_0x617839009660;  alias, 1 drivers
v0x617839006690_0 .var "reg2loc", 0 0;
v0x617839006730_0 .var "regwrite", 0 0;
v0x617839006800_0 .var "signop", 2 0;
v0x6178390068d0_0 .var "uncond_branch", 0 0;
E_0x6178390060b0 .event edge, v0x6178390065f0_0;
S_0x617839006b20 .scope module, "imem" "InstructionMemory" 3 64, 10 8 0, S_0x617839001ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x617838fd6220 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x617838fd6260 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x617839006e90_0 .net "Address", 63 0, v0x6178390077f0_0;  alias, 1 drivers
v0x617839006fa0_0 .var "Data", 31 0;
E_0x617839006e10 .event edge, v0x617839003c40_0;
    .scope S_0x617839006b20;
T_3 ;
    %wait E_0x617839006e10;
    %delay 4000, 0;
    %load/vec4 v0x617839006e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 3538044553, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 3536506625, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 3534968706, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 3533430275, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 2332098857, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 2332164393, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 2332229929, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 4160914409, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 4165108714, 0, 32;
    %store/vec4 v0x617839006fa0_0, 0, 32;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x617839005ed0;
T_4 ;
    %wait E_0x6178390060b0;
    %load/vec4 v0x6178390065f0_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x617839006690_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x6178390061f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x617839006390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390068d0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x617839006110_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x617839006800_0, 0;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390061f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390068d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x617839006110_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x617839006800_0, 0;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390061f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390068d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x617839006110_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x617839006800_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390061f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390068d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x617839006110_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x617839006800_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390061f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390068d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x617839006110_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x617839006800_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6178390061f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390068d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x617839006110_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x617839006800_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6178390061f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390068d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x617839006110_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x617839006800_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x617839006690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6178390061f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390068d0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x617839006110_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x617839006800_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x617839006690_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x6178390061f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x617839006390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006520_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x617839006290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6178390068d0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x617839006110_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x617839006800_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390061f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x617839006390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390068d0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x617839006110_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x617839006800_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x617839006690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6178390061f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390068d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x617839006110_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x617839006800_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6178390061f0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x617839006390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x617839006520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x617839006290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6178390068d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x617839006110_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x617839006800_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x617839004100;
T_5 ;
    %wait E_0x617838fbb0a0;
    %load/vec4 v0x617839004a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x6178390045f0_0;
    %load/vec4 v0x617839004980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x617839005560, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x617839002140;
T_6 ;
    %wait E_0x617838fba6f0;
    %load/vec4 v0x617839002480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x617839002580_0;
    %load/vec4 v0x617839002660_0;
    %and;
    %store/vec4 v0x617839002750_0, 0, 64;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x617839002580_0;
    %load/vec4 v0x617839002660_0;
    %or;
    %store/vec4 v0x617839002750_0, 0, 64;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x617839002580_0;
    %load/vec4 v0x617839002660_0;
    %add;
    %store/vec4 v0x617839002750_0, 0, 64;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x617839002580_0;
    %load/vec4 v0x617839002660_0;
    %sub;
    %store/vec4 v0x617839002750_0, 0, 64;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x617839002660_0;
    %store/vec4 v0x617839002750_0, 0, 64;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0x617839002750_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x617839002830_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617839002830_0, 0, 1;
T_6.7 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x617839005720;
T_7 ;
    %wait E_0x617839005970;
    %load/vec4 v0x617839005ae0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617839005c60_0, 0, 1;
    %load/vec4 v0x617839005c60_0;
    %replicate 52;
    %load/vec4 v0x617839005ba0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x617839005a00_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x617839005ae0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x617839005ba0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x617839005c60_0, 0, 1;
    %load/vec4 v0x617839005c60_0;
    %replicate 55;
    %load/vec4 v0x617839005ba0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x617839005a00_0, 0, 64;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x617839005ae0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x617839005ba0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x617839005c60_0, 0, 1;
    %load/vec4 v0x617839005c60_0;
    %replicate 38;
    %load/vec4 v0x617839005ba0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x617839005a00_0, 0, 64;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x617839005ae0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x617839005ba0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x617839005c60_0, 0, 1;
    %load/vec4 v0x617839005c60_0;
    %replicate 45;
    %load/vec4 v0x617839005ba0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x617839005a00_0, 0, 64;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x617839005ae0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617839005c60_0, 0, 1;
    %load/vec4 v0x617839005c60_0;
    %replicate 48;
    %load/vec4 v0x617839005ba0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x617839005d20_0, 0, 64;
    %load/vec4 v0x617839005ba0_0;
    %parti/s 2, 21, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x617839005d20_0;
    %store/vec4 v0x617839005a00_0, 0, 64;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x617839005ba0_0;
    %parti/s 2, 21, 6;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x617839005d20_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x617839005a00_0, 0, 64;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x617839005ba0_0;
    %parti/s 2, 21, 6;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x617839005d20_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x617839005a00_0, 0, 64;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x617839005d20_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x617839005a00_0, 0, 64;
T_7.15 ;
T_7.13 ;
T_7.11 ;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x617839005a00_0, 0, 64;
T_7.9 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x617839003800;
T_8 ;
    %wait E_0x617838fe6ad0;
    %load/vec4 v0x617839003f40_0;
    %flag_set/vec4 8;
    %load/vec4 v0x617839003ba0_0;
    %load/vec4 v0x617839003ab0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %load/vec4 v0x617839003c40_0;
    %load/vec4 v0x617839003e10_0;
    %muli 4, 0, 64;
    %add;
    %assign/vec4 v0x617839003d30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x617839003c40_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x617839003d30_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x617839002ac0;
T_9 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x617839002f80_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x617839003080_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x617839002d80;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x617839002f80_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x617839003080_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x617839002d80;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x617839002f80_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x617839003080_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x617839002d80;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x617839002f80_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x617839003080_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x617839002d80;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x617839002f80_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x617839003080_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x617839002d80;
    %join;
    %end;
    .thread T_9;
    .scope S_0x617839002ac0;
T_10 ;
    %wait E_0x617838fbb370;
    %load/vec4 v0x6178390032e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x617839003160_0;
    %load/vec4a v0x617839003680, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x617839003470_0, 4, 5;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x617839003680, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x617839003470_0, 4, 5;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x617839003680, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x617839003470_0, 4, 5;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x617839003680, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x617839003470_0, 4, 5;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x617839003680, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x617839003470_0, 4, 5;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x617839003680, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x617839003470_0, 4, 5;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x617839003680, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x617839003470_0, 4, 5;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x617839003680, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x617839003470_0, 4, 5;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x617839002ac0;
T_11 ;
    %wait E_0x617838fbb370;
    %load/vec4 v0x6178390033b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x6178390035a0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x617839003160_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x617839003680, 0, 4;
    %load/vec4 v0x6178390035a0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x617839003680, 0, 4;
    %load/vec4 v0x6178390035a0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x617839003680, 0, 4;
    %load/vec4 v0x6178390035a0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x617839003680, 0, 4;
    %load/vec4 v0x6178390035a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x617839003680, 0, 4;
    %load/vec4 v0x6178390035a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x617839003680, 0, 4;
    %load/vec4 v0x6178390035a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x617839003680, 0, 4;
    %load/vec4 v0x6178390035a0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x617839003160_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x617839003680, 0, 4;
    %vpi_call 5 79 "$display", "Writing Address:%h Data:%h", v0x617839003160_0, v0x6178390035a0_0 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x617839001ee0;
T_12 ;
    %wait E_0x617838fbb0a0;
    %load/vec4 v0x6178390084f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x617839007e60_0;
    %assign/vec4 v0x6178390077f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6178390087e0_0;
    %assign/vec4 v0x6178390077f0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x617838fe35c0;
T_13 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x617838fe35c0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x617839008ca0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x617839008f90_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x617839008ea0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x617839009050_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617839008ca0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x617839008f90_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x617839008ca0_0, 0, 1;
T_14.0 ;
    %load/vec4 v0x617839008d60_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_14.1, 5;
    %delay 120000, 0;
    %vpi_call 2 83 "$display", "CurrentPC:%h", v0x617839008d60_0 {0 0 0};
    %jmp T_14.0;
T_14.1 ;
    %delay 120000, 0;
    %load/vec4 v0x617839008e00_0;
    %store/vec4 v0x617838f86380_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x617838fe1bb0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x617839001e00_0, 0, 257;
    %load/vec4 v0x617839008ea0_0;
    %store/vec4 v0x617838fddc60_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x617839001b60;
    %join;
    %load/vec4 v0x617838fddc60_0;
    %store/vec4 v0x617839008ea0_0, 0, 8;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617839008ca0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x617839008f90_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x617839008ca0_0, 0, 1;
T_14.2 ;
    %load/vec4 v0x617839008d60_0;
    %cmpi/u 88, 0, 64;
    %jmp/0xz T_14.3, 5;
    %delay 120000, 0;
    %vpi_call 2 99 "$display", "CurrentPC:%h", v0x617839008d60_0 {0 0 0};
    %jmp T_14.2;
T_14.3 ;
    %delay 120000, 0;
    %load/vec4 v0x617839008e00_0;
    %store/vec4 v0x617838f86380_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x617838fe1bb0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 170;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927834, 0, 32;
    %concati/vec4 5199450, 0, 23;
    %store/vec4 v0x617839001e00_0, 0, 257;
    %load/vec4 v0x617839008ea0_0;
    %store/vec4 v0x617838fddc60_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x617839001b60;
    %join;
    %load/vec4 v0x617838fddc60_0;
    %store/vec4 v0x617839008ea0_0, 0, 8;
    %load/vec4 v0x617839008ea0_0;
    %store/vec4 v0x617838f98d20_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x617838f98b90_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x617838f72fa0;
    %join;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x617838fe35c0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x617839008be0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x617838fe35c0;
T_16 ;
    %delay 60000, 0;
    %load/vec4 v0x617839008be0_0;
    %inv;
    %store/vec4 v0x617839008be0_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x617839008be0_0;
    %inv;
    %store/vec4 v0x617839008be0_0, 0, 1;
    %load/vec4 v0x617839009050_0;
    %addi 1, 0, 16;
    %store/vec4 v0x617839009050_0, 0, 16;
    %jmp T_16;
    .thread T_16;
    .scope S_0x617838fe35c0;
T_17 ;
    %wait E_0x617838fbacb0;
    %load/vec4 v0x617839009050_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 127 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 128 "$finish" {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "InstructionMemory-1.v";
