ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.__NVIC_SetPriorityGrouping,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	__NVIC_SetPriorityGrouping:
  26              	.LFB102:
  27              		.file 1 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 2


  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 3


  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 4


 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 5


 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 6


 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 7


 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 8


 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 9


 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 10


 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 11


 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 12


 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 13


 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 14


 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 15


 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 16


 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 17


 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 18


 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 19


1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 20


1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 21


1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 22


1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 23


1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 24


1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 25


1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 26


1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 27


1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 28


1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 29


1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 30


1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
  28              		.loc 1 1658 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  44              		.loc 1 1660 12
  45 0008 7B68     		ldr	r3, [r7, #4]
  46 000a 03F00703 		and	r3, r3, #7
  47 000e FB60     		str	r3, [r7, #12]
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  48              		.loc 1 1662 20
  49 0010 0C4B     		ldr	r3, .L2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 31


  50              		.loc 1 1662 14
  51 0012 DB68     		ldr	r3, [r3, #12]
  52 0014 BB60     		str	r3, [r7, #8]
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  53              		.loc 1 1663 13
  54 0016 BA68     		ldr	r2, [r7, #8]
  55 0018 4FF6FF03 		movw	r3, #63743
  56 001c 1340     		ands	r3, r3, r2
  57 001e BB60     		str	r3, [r7, #8]
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  58              		.loc 1 1666 35
  59 0020 FB68     		ldr	r3, [r7, #12]
  60 0022 1A02     		lsls	r2, r3, #8
1665:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  61              		.loc 1 1665 62
  62 0024 BB68     		ldr	r3, [r7, #8]
  63 0026 1343     		orrs	r3, r3, r2
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
  64              		.loc 1 1664 14
  65 0028 43F0BF63 		orr	r3, r3, #100139008
  66 002c 43F40033 		orr	r3, r3, #131072
  67 0030 BB60     		str	r3, [r7, #8]
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
  68              		.loc 1 1667 6
  69 0032 044A     		ldr	r2, .L2
  70              		.loc 1 1667 14
  71 0034 BB68     		ldr	r3, [r7, #8]
  72 0036 D360     		str	r3, [r2, #12]
1668:Drivers/CMSIS/Include/core_cm4.h **** }
  73              		.loc 1 1668 1
  74 0038 00BF     		nop
  75 003a 1437     		adds	r7, r7, #20
  76              	.LCFI3:
  77              		.cfi_def_cfa_offset 4
  78 003c BD46     		mov	sp, r7
  79              	.LCFI4:
  80              		.cfi_def_cfa_register 13
  81              		@ sp needed
  82 003e 5DF8047B 		ldr	r7, [sp], #4
  83              	.LCFI5:
  84              		.cfi_restore 7
  85              		.cfi_def_cfa_offset 0
  86 0042 7047     		bx	lr
  87              	.L3:
  88              		.align	2
  89              	.L2:
  90 0044 00ED00E0 		.word	-536810240
  91              		.cfi_endproc
  92              	.LFE102:
  94              		.section	.text.__NVIC_SystemReset,"ax",%progbits
  95              		.align	1
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu fpv4-sp-d16
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 32


 101              	__NVIC_SystemReset:
 102              	.LFB117:
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 33


1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 34


1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Drivers/CMSIS/Include/core_cm4.h ****  */
1794:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Drivers/CMSIS/Include/core_cm4.h **** {
1796:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Drivers/CMSIS/Include/core_cm4.h ****   {
1798:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Drivers/CMSIS/Include/core_cm4.h ****   }
1800:Drivers/CMSIS/Include/core_cm4.h ****   else
1801:Drivers/CMSIS/Include/core_cm4.h ****   {
1802:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1803:Drivers/CMSIS/Include/core_cm4.h ****   }
1804:Drivers/CMSIS/Include/core_cm4.h **** }
1805:Drivers/CMSIS/Include/core_cm4.h **** 
1806:Drivers/CMSIS/Include/core_cm4.h **** 
1807:Drivers/CMSIS/Include/core_cm4.h **** /**
1808:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:Drivers/CMSIS/Include/core_cm4.h **** {
1818:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:Drivers/CMSIS/Include/core_cm4.h ****   {
1820:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:Drivers/CMSIS/Include/core_cm4.h ****   }
1822:Drivers/CMSIS/Include/core_cm4.h ****   else
1823:Drivers/CMSIS/Include/core_cm4.h ****   {
1824:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:Drivers/CMSIS/Include/core_cm4.h ****   }
1826:Drivers/CMSIS/Include/core_cm4.h **** }
1827:Drivers/CMSIS/Include/core_cm4.h **** 
1828:Drivers/CMSIS/Include/core_cm4.h **** 
1829:Drivers/CMSIS/Include/core_cm4.h **** /**
1830:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 35


1838:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:Drivers/CMSIS/Include/core_cm4.h **** {
1840:Drivers/CMSIS/Include/core_cm4.h **** 
1841:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:Drivers/CMSIS/Include/core_cm4.h ****   {
1843:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:Drivers/CMSIS/Include/core_cm4.h ****   }
1845:Drivers/CMSIS/Include/core_cm4.h ****   else
1846:Drivers/CMSIS/Include/core_cm4.h ****   {
1847:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:Drivers/CMSIS/Include/core_cm4.h ****   }
1849:Drivers/CMSIS/Include/core_cm4.h **** }
1850:Drivers/CMSIS/Include/core_cm4.h **** 
1851:Drivers/CMSIS/Include/core_cm4.h **** 
1852:Drivers/CMSIS/Include/core_cm4.h **** /**
1853:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1854:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:Drivers/CMSIS/Include/core_cm4.h ****  */
1863:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:Drivers/CMSIS/Include/core_cm4.h **** {
1865:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1868:Drivers/CMSIS/Include/core_cm4.h **** 
1869:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1870:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1871:Drivers/CMSIS/Include/core_cm4.h **** 
1872:Drivers/CMSIS/Include/core_cm4.h ****   return (
1873:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1874:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1875:Drivers/CMSIS/Include/core_cm4.h ****          );
1876:Drivers/CMSIS/Include/core_cm4.h **** }
1877:Drivers/CMSIS/Include/core_cm4.h **** 
1878:Drivers/CMSIS/Include/core_cm4.h **** 
1879:Drivers/CMSIS/Include/core_cm4.h **** /**
1880:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1881:Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1883:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:Drivers/CMSIS/Include/core_cm4.h ****  */
1890:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:Drivers/CMSIS/Include/core_cm4.h **** {
1892:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 36


1895:Drivers/CMSIS/Include/core_cm4.h **** 
1896:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:Drivers/CMSIS/Include/core_cm4.h **** 
1899:Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:Drivers/CMSIS/Include/core_cm4.h **** }
1902:Drivers/CMSIS/Include/core_cm4.h **** 
1903:Drivers/CMSIS/Include/core_cm4.h **** 
1904:Drivers/CMSIS/Include/core_cm4.h **** /**
1905:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1906:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1909:Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:Drivers/CMSIS/Include/core_cm4.h ****  */
1913:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:Drivers/CMSIS/Include/core_cm4.h **** {
1915:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:Drivers/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:Drivers/CMSIS/Include/core_cm4.h **** }
1918:Drivers/CMSIS/Include/core_cm4.h **** 
1919:Drivers/CMSIS/Include/core_cm4.h **** 
1920:Drivers/CMSIS/Include/core_cm4.h **** /**
1921:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1922:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1925:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1927:Drivers/CMSIS/Include/core_cm4.h ****  */
1928:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:Drivers/CMSIS/Include/core_cm4.h **** {
1930:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:Drivers/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:Drivers/CMSIS/Include/core_cm4.h **** }
1933:Drivers/CMSIS/Include/core_cm4.h **** 
1934:Drivers/CMSIS/Include/core_cm4.h **** 
1935:Drivers/CMSIS/Include/core_cm4.h **** /**
1936:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1937:Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:Drivers/CMSIS/Include/core_cm4.h ****  */
1939:Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1940:Drivers/CMSIS/Include/core_cm4.h **** {
 103              		.loc 1 1940 1
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 0
 106              		@ frame_needed = 1, uses_anonymous_args = 0
 107              		@ link register save eliminated.
 108 0000 80B4     		push	{r7}
 109              	.LCFI6:
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 7, -4
 112 0002 00AF     		add	r7, sp, #0
 113              	.LCFI7:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 37


 114              		.cfi_def_cfa_register 7
 115              	.LBB10:
 116              	.LBB11:
 117              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 38


  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 39


 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 40


 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 41


 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 42


 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 43


 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 44


 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 45


 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 46


 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 47


 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 48


 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 49


 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 50


 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 51


 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 52


 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 118              		.loc 2 879 3
 119              		.syntax unified
 120              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 121 0004 BFF34F8F 		dsb 0xF
 122              	@ 0 "" 2
 123              		.thumb
 124              		.syntax unified
 125              	.LBE11:
 126              	.LBE10:
1941:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1942:Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1943:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1944:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 127              		.loc 1 1944 32
 128 0008 054B     		ldr	r3, .L6
 129 000a DB68     		ldr	r3, [r3, #12]
 130              		.loc 1 1944 40
 131 000c 03F4E062 		and	r2, r3, #1792
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 132              		.loc 1 1943 6
 133 0010 0349     		ldr	r1, .L6
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 134              		.loc 1 1943 17
 135 0012 044B     		ldr	r3, .L6+4
 136 0014 1343     		orrs	r3, r3, r2
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 137              		.loc 1 1943 15
 138 0016 CB60     		str	r3, [r1, #12]
 139              	.LBB12:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 53


 140              	.LBB13:
 141              		.loc 2 879 3
 142              		.syntax unified
 143              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 144 0018 BFF34F8F 		dsb 0xF
 145              	@ 0 "" 2
 146              		.thumb
 147              		.syntax unified
 148              	.L5:
 149              	.LBE13:
 150              	.LBE12:
1945:Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1947:Drivers/CMSIS/Include/core_cm4.h **** 
1948:Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1949:Drivers/CMSIS/Include/core_cm4.h ****   {
1950:Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
 151              		.loc 1 1950 5 discriminator 1
 152              		.syntax unified
 153              	@ 1950 "Drivers/CMSIS/Include/core_cm4.h" 1
 154 001c 00BF     		nop
 155              	@ 0 "" 2
 156              		.thumb
 157              		.syntax unified
 158 001e FDE7     		b	.L5
 159              	.L7:
 160              		.align	2
 161              	.L6:
 162 0020 00ED00E0 		.word	-536810240
 163 0024 0400FA05 		.word	100270084
 164              		.cfi_endproc
 165              	.LFE117:
 167              		.section	.text.LL_ADC_INJ_StartConversion,"ax",%progbits
 168              		.align	1
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu fpv4-sp-d16
 174              	LL_ADC_INJ_StartConversion:
 175              	.LFB239:
 176              		.file 3 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @file    stm32g4xx_ll_adc.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief   Header file of ADC LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 54


  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #ifndef STM32G4xx_LL_ADC_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define STM32G4xx_LL_ADC_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined (ADC1) || defined (ADC2) || defined (ADC3) || defined (ADC4) || defined (ADC5)
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL ADC
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Private constants ---------------------------------------------------------*/
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Constants ADC Private Constants
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC group regular sequencer:                             */
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - sequencer register offset                                                */
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC group regular sequencer configuration */
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SQR1_REGOFFSET                 (0x00000000UL)
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SQR2_REGOFFSET                 (0x00000100UL)
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SQR3_REGOFFSET                 (0x00000200UL)
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SQR4_REGOFFSET                 (0x00000300UL)
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGO
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SQRX_REGOFFSET_POS             (8UL) /* Position of bits ADC_SQRx_REGOFFSET in ADC_REG_
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of ADC group regular sequencer bits information to be inserted  */
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* into ADC group regular sequencer ranks literals definition.                */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ1_Pos)
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ2_Pos)
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ3_Pos)
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ4_Pos)
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ5_Pos)
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ6_Pos)
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ7_Pos)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 55


  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ8_Pos)
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ9_Pos)
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_10_SQRX_BITOFFSET_POS (ADC_SQR3_SQ10_Pos)
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_11_SQRX_BITOFFSET_POS (ADC_SQR3_SQ11_Pos)
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (ADC_SQR3_SQ12_Pos)
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_13_SQRX_BITOFFSET_POS (ADC_SQR3_SQ13_Pos)
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_14_SQRX_BITOFFSET_POS (ADC_SQR3_SQ14_Pos)
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_15_SQRX_BITOFFSET_POS (ADC_SQR4_SQ15_Pos)
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_RANK_16_SQRX_BITOFFSET_POS (ADC_SQR4_SQ16_Pos)
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC group injected sequencer:                            */
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - data register offset                                                     */
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC group injected data register */
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_JDR1_REGOFFSET                 (0x00000000UL)
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_JDR2_REGOFFSET                 (0x00000100UL)
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_JDR3_REGOFFSET                 (0x00000200UL)
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_JDR4_REGOFFSET                 (0x00000300UL)
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGO
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_JDRX_REGOFFSET_POS             (8UL) /* Position of bits ADC_JDRx_REGOFFSET in ADC_INJ_
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of ADC group injected sequencer bits information to be inserted */
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* into ADC group injected sequencer ranks literals definition.               */
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_1_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ1_Pos)
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_2_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ2_Pos)
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ3_Pos)
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ4_Pos)
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC group regular trigger:                               */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - regular trigger source                                                   */
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - regular trigger edge                                                     */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_EXT_EDGE_DEFAULT       (ADC_CFGR_EXTEN_0) /* Trigger edge set to rising edge (
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTSEL) << (4U *
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_CFGR_EXTSEL)                            << (4U *
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_CFGR_EXTSEL)                            << (4U *
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_CFGR_EXTSEL)                            << (4U *
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_EDGE_MASK              (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN) << (4U * 
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 56


 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of ADC group regular trigger bits information.                  */
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  (ADC_CFGR_EXTSEL_Pos)
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (ADC_CFGR_EXTEN_Pos)
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC group injected trigger:                              */
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - injected trigger source                                                  */
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - injected trigger edge                                                    */
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_SOURCE_MASK            (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTSEL)  << (4U
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_JSQR_JEXTSEL)                             << (4U
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_JSQR_JEXTSEL)                             << (4U
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_JSQR_JEXTSEL)                             << (4U
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_EDGE_MASK              (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN) << (4U *
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U *
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of ADC group injected trigger bits information.                 */
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  (ADC_JSQR_JEXTSEL_Pos)
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   (ADC_JSQR_JEXTEN_Pos)
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC channel:                                             */
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - channel identifier defined by number                                     */
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - channel identifier defined by bitfield                                   */
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - channel differentiation between external channels (connected to          */
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*   GPIO pins) and internal channels (connected to internal paths)           */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - channel sampling time defined by SMPRx register offset                   */
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*   and SMPx bits positions into SMPRx register                              */
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR_AWD1CH)
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_AWD2CR_AWD2CH)
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (ADC_CFGR_AWD1CH_Pos)
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MA
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (ADC_SQR2_SQ5) /* Equivalent to shift: (ADC_CHANNEL_NUMB
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Channel differentiation between external and internal channels */
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000UL) /* Marker of internal channel */
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_2       (0x00080000UL) /* Marker of internal channel for other A
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 57


 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC channel sampling time configuration */
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SMPR1_REGOFFSET                (0x00000000UL)
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SMPR2_REGOFFSET                (0x02000000UL)
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SMPRX_REGOFFSET_POS            (25UL) /* Position of bits ADC_SMPRx_REGOFFSET in ADC_CH
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_MASK    (0x01F00000UL)
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20UL)           /* Value equivalent to bitfield "ADC_CH
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of channels ID number information to be inserted into           */
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* channels literals definition.                                              */
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_0_NUMBER               (0x00000000UL)
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_1_NUMBER               (                                                       
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_2_NUMBER               (                                                       
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_3_NUMBER               (                                                       
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_4_NUMBER               (                                        ADC_CFGR_AWD1CH
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_5_NUMBER               (                                        ADC_CFGR_AWD1CH
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_6_NUMBER               (                                        ADC_CFGR_AWD1CH
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_7_NUMBER               (                                        ADC_CFGR_AWD1CH
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_8_NUMBER               (                    ADC_CFGR_AWD1CH_3                  
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_9_NUMBER               (                    ADC_CFGR_AWD1CH_3                  
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_10_NUMBER              (                    ADC_CFGR_AWD1CH_3                  
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_11_NUMBER              (                    ADC_CFGR_AWD1CH_3                  
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_12_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_13_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_14_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_15_NUMBER              (                    ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_16_NUMBER              (ADC_CFGR_AWD1CH_4                                      
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_17_NUMBER              (ADC_CFGR_AWD1CH_4                                      
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_18_NUMBER              (ADC_CFGR_AWD1CH_4                                      
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of channels ID bitfield information to be inserted into         */
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* channels literals definition.                                              */
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_0_BITFIELD             (ADC_AWD2CR_AWD2CH_0)
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_1_BITFIELD             (ADC_AWD2CR_AWD2CH_1)
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_2_BITFIELD             (ADC_AWD2CR_AWD2CH_2)
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_3_BITFIELD             (ADC_AWD2CR_AWD2CH_3)
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_4_BITFIELD             (ADC_AWD2CR_AWD2CH_4)
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_5_BITFIELD             (ADC_AWD2CR_AWD2CH_5)
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_6_BITFIELD             (ADC_AWD2CR_AWD2CH_6)
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_7_BITFIELD             (ADC_AWD2CR_AWD2CH_7)
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_8_BITFIELD             (ADC_AWD2CR_AWD2CH_8)
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_9_BITFIELD             (ADC_AWD2CR_AWD2CH_9)
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_10_BITFIELD            (ADC_AWD2CR_AWD2CH_10)
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_11_BITFIELD            (ADC_AWD2CR_AWD2CH_11)
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_12_BITFIELD            (ADC_AWD2CR_AWD2CH_12)
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_13_BITFIELD            (ADC_AWD2CR_AWD2CH_13)
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_14_BITFIELD            (ADC_AWD2CR_AWD2CH_14)
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_15_BITFIELD            (ADC_AWD2CR_AWD2CH_15)
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_16_BITFIELD            (ADC_AWD2CR_AWD2CH_16)
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_17_BITFIELD            (ADC_AWD2CR_AWD2CH_17)
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_18_BITFIELD            (ADC_AWD2CR_AWD2CH_18)
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Definition of channels sampling time information to be inserted into       */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 58


 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* channels literals definition.                                              */
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_0_SMP                  (ADC_SMPR1_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOF
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_1_SMP                  (ADC_SMPR1_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOF
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_2_SMP                  (ADC_SMPR1_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOF
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_3_SMP                  (ADC_SMPR1_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOF
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_4_SMP                  (ADC_SMPR1_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOF
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_5_SMP                  (ADC_SMPR1_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOF
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_6_SMP                  (ADC_SMPR1_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOF
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_7_SMP                  (ADC_SMPR1_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOF
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_8_SMP                  (ADC_SMPR1_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOF
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_9_SMP                  (ADC_SMPR1_REGOFFSET | ((27UL) << ADC_CHANNEL_SMPx_BITOF
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_10_SMP                 (ADC_SMPR2_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOF
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_11_SMP                 (ADC_SMPR2_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOF
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_12_SMP                 (ADC_SMPR2_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOF
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_13_SMP                 (ADC_SMPR2_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOF
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_14_SMP                 (ADC_SMPR2_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOF
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_15_SMP                 (ADC_SMPR2_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOF
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_16_SMP                 (ADC_SMPR2_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOF
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_17_SMP                 (ADC_SMPR2_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOF
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CHANNEL_18_SMP                 (ADC_SMPR2_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOF
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC mode single or differential ended:                   */
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literals LL_ADC_SINGLE_ENDED or LL_ADC_SINGLE_DIFFERENTIAL  */
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* the relevant bits for:                                                     */
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (concatenation of multiple bits used in different registers)               */
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - ADC calibration: calibration start, calibration factor get or set        */
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - ADC channels: set each ADC channel ending mode                           */
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_START_MASK    (ADC_CR_ADCALDIF)
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_FACTOR_MASK   (ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S)
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_MASK        (ADC_CHANNEL_ID_BITFIELD_MASK) /* Equivalent to ADC_DIFS
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK  (ADC_CALFACT_CALFACT_S_4 | ADC_CALFACT_CALFACT_S_3) /* B
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK   (0x00010000UL)                           /* Selection o
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_POS    (16UL)                                   /* Selection o
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4 (ADC_SINGLEDIFF_CALIB_F_BIT_D_POS - 4UL) /* Shift of bi
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC analog watchdog:                                     */
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (concatenation of multiple bits used in different analog watchdogs,        */
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (feature of several watchdogs not available on all STM32 families)).       */
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - analog watchdog 1: monitored channel defined by number,                  */
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*   selection of ADC group (ADC groups regular and-or injected).             */
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* - analog watchdog 2 and 3: monitored channel defined by bitfield, no       */
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*   selection on groups.                                                     */
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog channel configuration */
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR1_REGOFFSET              (0x00000000UL)
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR2_REGOFFSET              (0x00100000UL)
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR3_REGOFFSET              (0x00200000UL)
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_MASK     (ADC_AWD2CR_AWD2CH_0)
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_VAL      (0x00000024UL)
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 59


 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR_AWD1CH | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | 
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR23_CHANNEL_MASK          (ADC_AWD2CR_AWD2CH)
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK)
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_POS          (20UL) /* Position of bits ADC_AWD_CRx_REGOFFSET in ADC_
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog threshold configuration */
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TR2_REGOFFSET              (ADC_AWD_CR2_REGOFFSET)
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TR3_REGOFFSET              (ADC_AWD_CR3_REGOFFSET)
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_POS          (ADC_AWD_CRX_REGOFFSET_POS)     /* Position of bits ADC_
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_MASK          (0x00010000UL)                   /* Selection of 1 bit t
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_POS           (16UL)                           /* Selection of 1 bit t
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_SHIFT4        (ADC_AWD_TRX_BIT_HIGH_POS - 4UL) /* Shift of bit ADC_AWD
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal mask for ADC offset:                                              */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal register offset for ADC offset number configuration */
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_OFR1_REGOFFSET                 (0x00000000UL)
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_OFR2_REGOFFSET                 (0x00000001UL)
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_OFR3_REGOFFSET                 (0x00000002UL)
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_OFR4_REGOFFSET                 (0x00000003UL)
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_OFRx_REGOFFSET_MASK            (ADC_OFR1_REGOFFSET | ADC_OFR2_REGOFFSET | ADC_OFR3_REGO
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* ADC registers bits positions */
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CFGR_RES_BITOFFSET_POS         (ADC_CFGR_RES_Pos)
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CFGR_AWD1SGL_BITOFFSET_POS     (ADC_CFGR_AWD1SGL_Pos)
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CFGR_AWD1EN_BITOFFSET_POS      (ADC_CFGR_AWD1EN_Pos)
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CFGR_JAWD1EN_BITOFFSET_POS     (ADC_CFGR_JAWD1EN_Pos)
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_TR1_HT1_BITOFFSET_POS          (ADC_TR1_HT1_Pos)
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* ADC registers bits groups */
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JA
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* ADC internal channels related definitions */
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Internal voltage reference VrefInt */
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define VREFINT_CAL_ADDR                   ((uint16_t*) (0x1FFF75AAUL)) /* Internal voltage referen
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define VREFINT_CAL_VREF                   (3000UL)                     /* Analog voltage reference
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Temperature sensor */
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x1FFF75A8UL)) /* Internal temperature sen
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x1FFF75CAUL)) /* Internal temperature sen
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL1_TEMP               (30L)                        /* Internal temperature sen
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL2_TEMP               (110L)                       /* Internal temperature sen
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define TEMPSENSOR_CAL_VREFANALOG          (3000UL)                     /* Analog voltage reference
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Private macros ------------------------------------------------------------*/
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Macros ADC Private Macros
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 60


 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Driver macro reserved for internal use: set a pointer to
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a register from a register basis from which an offset
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is applied.
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __REG__ Register basis from which the offset is applied.
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __REG_OFFFSET__ Offset to be applied (unit: number of registers).
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Pointer to register address
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL))))
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Exported types ------------------------------------------------------------*/
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(USE_FULL_LL_DRIVER)
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_ES_INIT ADC Exported Init structure
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC common parameters
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and multimode
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (all ADC instances belonging to the same ADC common instance).
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_CommonInit()
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is conditioned to ADC instances state (all ADC instances
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sharing the same ADC common instance):
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         All ADC instances sharing the same ADC common instance must be
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         disabled.
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** typedef struct
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t CommonClock;                 /*!< Set parameter common to several ADC: Clock source and 
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_COMMON
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              @note On this STM32 serie, if ADC group injected is us
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    clock ratio constraints between ADC clock and AH
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    must be respected. Refer to reference manual.
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t Multimode;                   /*!< Set ADC multimode configuration to operate in independ
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t MultiDMATransfer;            /*!< Set ADC multimode conversion data transfer: no transfe
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t MultiTwoSamplingDelay;       /*!< Set ADC multimode delay between 2 sampling phases.
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 61


 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** } LL_ADC_CommonInitTypeDef;
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC instance.
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC instance.
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Affects both group regular and group injected (availability
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of ADC group injected depends on STM32 families).
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Instance .
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_Init()
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is conditioned to ADC state:
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instance must be disabled.
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         refer to description of each function for setting
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         conditioned to ADC state.
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** typedef struct
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t Resolution;                  /*!< Set ADC resolution.
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_RESOLU
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t DataAlignment;               /*!< Set ADC conversion data alignment.
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_DATA_A
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t LowPowerMode;                /*!< Set ADC low power mode.
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_LP_MOD
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** } LL_ADC_InitTypeDef;
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group regular.
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group regular.
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (functions with prefix "REG").
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_REG_Init()
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is conditioned to ADC state:
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instance must be disabled.
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 62


 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         refer to description of each function for setting
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         conditioned to ADC state.
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** typedef struct
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group regular conversion trigger source: inter
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_TR
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              @note On this STM32 serie, setting trigger source to e
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    (default setting for compatibility with some ADC
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group regular sequencer length.
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group regular sequencer discontinuous mode: se
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              @note This parameter has an effect only if group regul
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    (scan length of 2 ranks or more).
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t ContinuousMode;              /*!< Set ADC continuous conversion mode on ADC group regula
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_CO
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              Note: It is not possible to enable both ADC group regu
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t DMATransfer;                 /*!< Set ADC group regular conversion data transfer: no tra
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_DM
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t Overrun;                     /*!< Set ADC group regular behavior in case of overrun:
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              data preserved or overwritten.
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_OV
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** } LL_ADC_REG_InitTypeDef;
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group injected.
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group injected.
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (functions with prefix "INJ").
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_INJ_Init()
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is conditioned to ADC state:
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instance must be disabled.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 63


 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and compatibility over all STM32 families. However, the different
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         refer to description of each function for setting
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         conditioned to ADC state.
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** typedef struct
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group injected conversion trigger source: inte
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              @note On this STM32 serie, setting trigger source to e
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    (default setting for compatibility with some ADC
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group injected sequencer length.
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group injected sequencer discontinuous mode: s
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              @note This parameter has an effect only if group injec
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    (scan length of 2 ranks or more).
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   uint32_t TrigAuto;                    /*!< Set ADC group injected conversion trigger: independent
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              Note: This parameter must be set to set to independent
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** } LL_ADC_INJ_InitTypeDef;
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* USE_FULL_LL_DRIVER */
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Exported constants --------------------------------------------------------*/
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Constants ADC Exported Constants
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_FLAG ADC flags
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief    Flags defines which can be used with LL_ADC_ReadReg function
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      /*!< ADC flag ADC instance ready */
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        /*!< ADC flag ADC group regular end o
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        /*!< ADC flag ADC group regular end o
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 64


 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        /*!< ADC flag ADC group regular overr
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      /*!< ADC flag ADC group regular end o
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC                   ADC_ISR_JEOC       /*!< ADC flag ADC group injected end 
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS                   ADC_ISR_JEOS       /*!< ADC flag ADC group injected end 
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF                  ADC_ISR_JQOVF      /*!< ADC flag ADC group injected cont
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD1       /*!< ADC flag ADC analog watchdog 1 *
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2                   ADC_ISR_AWD2       /*!< ADC flag ADC analog watchdog 2 *
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3                   ADC_ISR_AWD3       /*!< ADC flag ADC analog watchdog 3 *
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_MST              ADC_CSR_ADRDY_MST  /*!< ADC flag ADC multimode master in
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_SLV              ADC_CSR_ADRDY_SLV  /*!< ADC flag ADC multimode slave ins
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_MST                ADC_CSR_EOC_MST    /*!< ADC flag ADC multimode master gr
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_SLV                ADC_CSR_EOC_SLV    /*!< ADC flag ADC multimode slave gro
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_MST                ADC_CSR_EOS_MST    /*!< ADC flag ADC multimode master gr
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_SLV                ADC_CSR_EOS_SLV    /*!< ADC flag ADC multimode slave gro
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_MST                ADC_CSR_OVR_MST    /*!< ADC flag ADC multimode master gr
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_SLV                ADC_CSR_OVR_SLV    /*!< ADC flag ADC multimode slave gro
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_MST              ADC_CSR_EOSMP_MST  /*!< ADC flag ADC multimode master gr
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_SLV              ADC_CSR_EOSMP_SLV  /*!< ADC flag ADC multimode slave gro
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_MST               ADC_CSR_JEOC_MST   /*!< ADC flag ADC multimode master gr
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_SLV               ADC_CSR_JEOC_SLV   /*!< ADC flag ADC multimode slave gro
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_MST               ADC_CSR_JEOS_MST   /*!< ADC flag ADC multimode master gr
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_SLV               ADC_CSR_JEOS_SLV   /*!< ADC flag ADC multimode slave gro
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_MST              ADC_CSR_JQOVF_MST  /*!< ADC flag ADC multimode master gr
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_SLV              ADC_CSR_JQOVF_SLV  /*!< ADC flag ADC multimode slave gro
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_MST               ADC_CSR_AWD1_MST   /*!< ADC flag ADC multimode master an
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_SLV               ADC_CSR_AWD1_SLV   /*!< ADC flag ADC multimode slave ana
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_MST               ADC_CSR_AWD2_MST   /*!< ADC flag ADC multimode master an
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_SLV               ADC_CSR_AWD2_SLV   /*!< ADC flag ADC multimode slave ana
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_MST               ADC_CSR_AWD3_MST   /*!< ADC flag ADC multimode master an
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_SLV               ADC_CSR_AWD3_SLV   /*!< ADC flag ADC multimode slave ana
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable)
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief    IT defines which can be used with LL_ADC_ReadReg and  LL_ADC_WriteReg functions
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    /*!< ADC interruption ADC instance re
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_EOC                      ADC_IER_EOCIE      /*!< ADC interruption ADC group regul
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_EOS                      ADC_IER_EOSIE      /*!< ADC interruption ADC group regul
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_OVR                      ADC_IER_OVRIE      /*!< ADC interruption ADC group regul
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    /*!< ADC interruption ADC group regul
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_JEOC                     ADC_IER_JEOCIE     /*!< ADC interruption ADC group injec
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_JEOS                     ADC_IER_JEOSIE     /*!< ADC interruption ADC group injec
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_JQOVF                    ADC_IER_JQOVFIE    /*!< ADC interruption ADC group injec
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_AWD1                     ADC_IER_AWD1IE     /*!< ADC interruption ADC analog watc
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_AWD2                     ADC_IER_AWD2IE     /*!< ADC interruption ADC analog watc
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_IT_AWD3                     ADC_IER_AWD3IE     /*!< ADC interruption ADC analog watc
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REGISTERS  ADC registers compliant with specific purpose
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 65


 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* List of ADC registers intended to be used (most commonly) with             */
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* DMA transfer.                                                              */
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA          (0x00000000UL) /* ADC group regular conversion data re
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA_MULTI    (0x00000001UL) /* ADC group regular conversion data re
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_CLOCK_SOURCE  ADC common - Clock source
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV1        (ADC_CCR_CKMODE_0)                                    /*
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CCR_CKMODE_1                   )                 /*
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CCR_CKMODE_1 | ADC_CCR_CKMODE_0)                 /*
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV1            (0x00000000UL)                                        /*
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV2            (ADC_CCR_PRESC_0)                                     /*
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV4            (ADC_CCR_PRESC_1                  )                   /*
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV6            (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0)                   /*
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV8            (ADC_CCR_PRESC_2                                    ) /*
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV10           (ADC_CCR_PRESC_2                   | ADC_CCR_PRESC_0) /*
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV12           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1                  ) /*
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV16           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV32           (ADC_CCR_PRESC_3)                                     /*
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV64           (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0)                   /*
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV128          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1)                   /*
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV256          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL  ADC common - Measurement path to internal channels
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Note: Other measurement paths to internal channels may be available        */
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       (connections to other peripherals).                                  */
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       If they are not listed below, they do not require any specific       */
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       path enable. In this case, Access to measurement path is done        */
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       only by selecting the corresponding ADC internal channel.            */
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_NONE          (0x00000000UL)         /*!< ADC measurement pathes all d
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)       /*!< ADC measurement path to inte
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_VSENSESEL)    /*!< ADC measurement path to inte
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATSEL)      /*!< ADC measurement path to inte
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_RESOLUTION  ADC instance - Resolution
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_12B              (0x00000000UL)                      /*!< ADC resolution 
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_10B              (                 ADC_CFGR_RES_0)   /*!< ADC resolution 
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_8B               (ADC_CFGR_RES_1                 )   /*!< ADC resolution 
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_RESOLUTION_6B               (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)   /*!< ADC resolution 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 66


 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_DATA_ALIGN  ADC instance - Data alignment
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000UL)         /*!< ADC conversion data alignmen
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_LEFT             (ADC_CFGR_ALIGN)       /*!< ADC conversion data alignmen
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_LP_MODE  ADC instance - Low power mode
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_LP_MODE_NONE                (0x00000000UL)                      /*!< No ADC low powe
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR_AUTDLY)                   /*!< ADC low power m
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_NB  ADC instance - Offset number
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_1                    ADC_OFR1_REGOFFSET /*!< ADC offset number 1: ADC channel
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_2                    ADC_OFR2_REGOFFSET /*!< ADC offset number 2: ADC channel
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_3                    ADC_OFR3_REGOFFSET /*!< ADC offset number 3: ADC channel
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_4                    ADC_OFR4_REGOFFSET /*!< ADC offset number 4: ADC channel
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_STATE ADC instance - Offset state
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_DISABLE              (0x00000000UL)         /*!< ADC offset disabled (among A
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_ENABLE               (ADC_OFR1_OFFSET1_EN)  /*!< ADC offset enabled (among AD
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_SIGN ADC instance - Offset sign
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_SIGN_NEGATIVE        (0x00000000UL)       /*!< ADC offset is negative (among 
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_SIGN_POSITIVE        (ADC_OFR1_OFFSETPOS) /*!< ADC offset is positive (among 
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_SATURATION ADC instance - Offset saturation mode
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_SATURATION_DISABLE   (0x00000000UL)          /*!< ADC offset saturation is di
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OFFSET_SATURATION_ENABLE    (ADC_OFR1_SATEN)        /*!< ADC offset saturation is en
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 67


 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_GROUPS  ADC instance - Groups
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR               (0x00000001UL) /*!< ADC group regular (available on all 
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_GROUP_INJECTED              (0x00000002UL) /*!< ADC group injected (not available on
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR_INJECTED      (0x00000003UL) /*!< ADC both groups regular and injected
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL  ADC instance - Channel number
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP  | ADC_CHANNE
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP  | ADC_CHANNE
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP  | ADC_CHANNE
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP  | ADC_CHANNE
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP  | ADC_CHANNE
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP  | ADC_CHANNE
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP  | ADC_CHANNE
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP  | ADC_CHANNE
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP  | ADC_CHANNE
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP  | ADC_CHANNE
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP | ADC_CHANNE
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP | ADC_CHANNE
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP | ADC_CHANNE
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP | ADC_CHANNE
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP | ADC_CHANNE
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP | ADC_CHANNE
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP | ADC_CHANNE
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP | ADC_CHANNE
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP | ADC_CHANNE
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_TEMPSENSOR_ADC1     (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_TEMPSENSOR_ADC5     (LL_ADC_CHANNEL_4  | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP1             (LL_ADC_CHANNEL_13 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP2             (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP3_ADC2        (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP3_ADC3        (LL_ADC_CHANNEL_13 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP4             (LL_ADC_CHANNEL_5  | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP5             (LL_ADC_CHANNEL_3  | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_CHANNEL_VOPAMP6             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CH
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE  ADC group regular - Trigger source
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_SOFTWARE           (0x00000000UL)                                          
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger internal: SW start.
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EX
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 68


 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH1       (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                         
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH2       (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH3       (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH1       (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH2       (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH3       (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH1       (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                         
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH4       (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EX
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH1       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EX
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH4       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM6_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM7_TRGO      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_CH1       (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_TRGO     (ADC_CFGR_EXTSEL_4 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)     
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_TRGO2    (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_CH1      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EX
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 69


 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_CH2      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM20_CH3      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EX
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG1     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG2     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG3     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG4     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EX
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG5     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG6     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EX
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG7     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG8     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG9     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_HRTIM_TRG10    (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EX
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE2     (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EX
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_LPTIM_OUT      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group regular conversion trigger from external perip
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE  ADC group regular - Trigger edge
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISING         (                   ADC_CFGR_EXTEN_0)   /*!< ADC group r
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR_EXTEN_1                   )   /*!< ADC group r
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR_EXTEN_1 | ADC_CFGR_EXTEN_0)   /*!< ADC group r
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 70


 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SAMPLING_MODE  ADC group regular - Sampling mode
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_NORMAL               (0x00000000UL)       /*!< ADC conversions sam
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_BULB                 (ADC_CFGR2_BULB)     /*!< ADC conversions sam
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                                                 Note: First convers
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED    (ADC_CFGR2_SMPTRIG)  /*!< ADC conversions sam
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                                                  Trigger rising edg
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                                                  Trigger falling ed
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE  ADC group regular - Continuous mode
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_CONV_SINGLE             (0x00000000UL)          /*!< ADC conversions are perform
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR_CONT)         /*!< ADC conversions are perform
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_DMA_TRANSFER  ADC group regular - DMA transfer of ADC conversion data
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_NONE       (0x00000000UL)                        /*!< ADC conversio
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_LIMITED    (                  ADC_CFGR_DMAEN)    /*!< ADC conversio
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR_DMACFG | ADC_CFGR_DMAEN)    /*!< ADC conversio
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_SMPR1_SMPPLUS)
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_SAMPLINGTIME_COMMON_CONFIG ADC instance - ADC sampling time common configur
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_DEFAULT      (0x00000000UL)      /*!< ADC sampling time let to d
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5 (ADC_SMPR1_SMPPLUS) /*!< ADC additional sampling ti
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_OVR_DATA_BEHAVIOR  ADC group regular - Overrun behavior on conversion d
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_PRESERVED      (0x00000000UL)         /*!< ADC group regular behavior i
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR_OVRMOD)      /*!< ADC group regular behavior i
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH  ADC group regular - Sequencer scan length
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 71


 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_DISABLE        (0x00000000UL)                                          
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (                                             ADC_SQR1_L
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (                              ADC_SQR1_L_1             
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (                              ADC_SQR1_L_1 | ADC_SQR1_L
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (               ADC_SQR1_L_2                            
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (               ADC_SQR1_L_2                | ADC_SQR1_L
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1             
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3                                           
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3                               | ADC_SQR1_L
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1             
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1 | ADC_SQR1_L
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                            
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                | ADC_SQR1_L
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1             
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE  ADC group regular - Sequencer discontinuous mode
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000UL)                                          
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_1RANK       (                                                       
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_2RANKS      (                                          ADC_CFGR_DISC
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_3RANKS      (                     ADC_CFGR_DISCNUM_1                
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_4RANKS      (                     ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISC
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CFGR_DISCNUM_2                                     
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CFGR_DISCNUM_2                      | ADC_CFGR_DISC
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1                
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISC
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_RANKS  ADC group regular - Sequencer ranks
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_1                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_2                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_3                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_4                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_5                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_6                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_10                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_11                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_12                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_13                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_14                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_15                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_REG_RANK_16                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 72


1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_SOURCE  ADC group injected - Trigger source
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_SOFTWARE           (0x00000000UL)                                          
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger internal: SW start
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                         
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH3       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH1       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH3       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_CH3       (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM7_TRGO      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH2       (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM16_CH1      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 73


1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_TRGO     (ADC_JSQR_JEXTSEL_4 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)    
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2    (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, TIM20 is not available on all
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_CH2      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Trigger available only on ADC3/4/5 instances. On this ST
1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM20_CH4      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Trigger available only on ADC1/2 instances. On this STM3
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXT
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10    (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, HRTIM is not available on all
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE3     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXT
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            Note: On this STM32 serie, this trigger is available onl
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_LPTIM_OUT      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXT
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                            ADC group injected conversion trigger from external peri
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_EDGE  ADC group injected - Trigger edge
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 74


1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISING         (                    ADC_JSQR_JEXTEN_0) /*!< ADC group i
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_JSQR_JEXTEN_1                    ) /*!< ADC group i
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_JSQR_JEXTEN_1 | ADC_JSQR_JEXTEN_0) /*!< ADC group i
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIG_AUTO  ADC group injected - Automatic trigger mode
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_INDEPENDENT        (0x00000000UL)         /*!< ADC group injected conversio
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CFGR_JAUTO)       /*!< ADC group injected conversio
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_CONTEXT_QUEUE  ADC group injected - Context queue mode
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE (0x00000000UL)         /* Group injected sequence co
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY   (ADC_CFGR_JQM)         /* Group injected sequence co
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_DISABLE               (ADC_CFGR_JQDIS)       /* Group injected sequence co
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_SCAN_LENGTH  ADC group injected - Sequencer scan length
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_DISABLE        (0x00000000UL)                  /*!< ADC group injected 
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) /*!< ADC group injected 
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) /*!< ADC group injected 
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) /*!< ADC group injected 
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_DISCONT_MODE  ADC group injected - Sequencer discontinuous mode
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_DISABLE     (0x00000000UL)         /*!< ADC group injected sequencer
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CFGR_JDISCEN)     /*!< ADC group injected sequencer
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_RANKS  ADC group injected - Sequencer ranks
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS)
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS)
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS)
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS)
1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 75


1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME  Channel - Sampling time
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_2CYCLES_5      (0x00000000UL)                                          
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_6CYCLES_5      (                                        ADC_SMPR2_SMP10
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_12CYCLES_5     (                    ADC_SMPR2_SMP10_1                  
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_24CYCLES_5     (                    ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_47CYCLES_5     (ADC_SMPR2_SMP10_2                                      
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_92CYCLES_5     (ADC_SMPR2_SMP10_2                     | ADC_SMPR2_SMP10
1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_247CYCLES_5    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1                  
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_640CYCLES_5    (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SINGLE_DIFF_ENDING  Channel - Single or differential ending
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_SINGLE_ENDED                (                  ADC_CALFACT_CALFACT_S)         /*!< A
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DIFFERENTIAL_ENDED          (ADC_CR_ADCALDIF | ADC_CALFACT_CALFACT_D)         /*!< A
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_BOTH_SINGLE_DIFF_ENDED      (LL_ADC_SINGLE_ENDED | LL_ADC_DIFFERENTIAL_ENDED) /*!< A
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) /*!<
1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD2                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR2_REGOFFSET) /*!<
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD3                        (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR3_REGOFFSET) /*!<
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_CHANNELS  Analog watchdog - Monitored channels
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_DISABLE                 (0x00000000UL)                                          
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG        (ADC_AWD_CR23_CHANNEL_MASK                              
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_INJ        (ADC_AWD_CR23_CHANNEL_MASK                 | ADC_CFGR_JA
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (ADC_AWD_CR23_CHANNEL_MASK                 | ADC_CFGR_JA
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK)              
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK)              
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK)              
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK)              
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK)              
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 76


1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK)              
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK)              
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK)              
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK)              
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK)              
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK)              
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK)              
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK)              
1294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK)              
1297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK)              
1300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK)              
1303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK)              
1306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK)              
1309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK)              
1312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JA
1314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK)   
1315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK) | 
1316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT       & ADC_CHANNEL_ID_MASK) | 
1317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG       ((LL_ADC_CHANNEL_TEMPSENSOR_ADC1 & ADC_CHANNEL_ID_M
1318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC1_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR_ADC1 & ADC_CHANNEL_ID_M
1319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR_ADC1 & ADC_CHANNEL_ID_M
1320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG       ((LL_ADC_CHANNEL_TEMPSENSOR_ADC5 & ADC_CHANNEL_ID_M
1321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC5_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR_ADC5 & ADC_CHANNEL_ID_M
1322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR_ADC5 & ADC_CHANNEL_ID_M
1323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK)   
1324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK) | 
1325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT          & ADC_CHANNEL_ID_MASK) | 
1326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP1_REG          ((LL_ADC_CHANNEL_VOPAMP1       & ADC_CHANNEL_ID_MASK)   
1327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP1_INJ          ((LL_ADC_CHANNEL_VOPAMP1       & ADC_CHANNEL_ID_MASK) | 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 77


1328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP1_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP1       & ADC_CHANNEL_ID_MASK) | 
1329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP2_REG          ((LL_ADC_CHANNEL_VOPAMP2       & ADC_CHANNEL_ID_MASK)   
1330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP2_INJ          ((LL_ADC_CHANNEL_VOPAMP2       & ADC_CHANNEL_ID_MASK) | 
1331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP2_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP2       & ADC_CHANNEL_ID_MASK) | 
1332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC2_REG     ((LL_ADC_CHANNEL_VOPAMP3_ADC2  & ADC_CHANNEL_ID_MASK)   
1333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC2_INJ     ((LL_ADC_CHANNEL_VOPAMP3_ADC2  & ADC_CHANNEL_ID_MASK) | 
1334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC2_REG_INJ ((LL_ADC_CHANNEL_VOPAMP3_ADC2  & ADC_CHANNEL_ID_MASK) | 
1335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC3_REG     ((LL_ADC_CHANNEL_VOPAMP3_ADC3  & ADC_CHANNEL_ID_MASK)   
1336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC3_INJ     ((LL_ADC_CHANNEL_VOPAMP3_ADC3  & ADC_CHANNEL_ID_MASK) | 
1337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP3_ADC3_REG_INJ ((LL_ADC_CHANNEL_VOPAMP3_ADC3  & ADC_CHANNEL_ID_MASK) | 
1338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP4_REG          ((LL_ADC_CHANNEL_VOPAMP4       & ADC_CHANNEL_ID_MASK)   
1339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP4_INJ          ((LL_ADC_CHANNEL_VOPAMP4       & ADC_CHANNEL_ID_MASK) | 
1340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP4_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP4       & ADC_CHANNEL_ID_MASK) | 
1341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP5_REG          ((LL_ADC_CHANNEL_VOPAMP5       & ADC_CHANNEL_ID_MASK)   
1342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP5_INJ          ((LL_ADC_CHANNEL_VOPAMP5       & ADC_CHANNEL_ID_MASK) | 
1343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP5_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP5       & ADC_CHANNEL_ID_MASK) | 
1344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP6_REG          ((LL_ADC_CHANNEL_VOPAMP6       & ADC_CHANNEL_ID_MASK)   
1345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP6_INJ          ((LL_ADC_CHANNEL_VOPAMP6       & ADC_CHANNEL_ID_MASK) | 
1346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_CH_VOPAMP6_REG_INJ      ((LL_ADC_CHANNEL_VOPAMP6       & ADC_CHANNEL_ID_MASK) | 
1347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_THRESHOLDS  Analog watchdog - Thresholds
1352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_TR1_HT1              ) /*!< ADC analog watchdog thr
1355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_LOW           (              ADC_TR1_LT1) /*!< ADC analog watchdog thr
1356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLDS_HIGH_LOW     (ADC_TR1_HT1 | ADC_TR1_LT1) /*!< ADC analog watchdog bot
1357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_FILTERING_CONFIG  Analog watchdog - filtering config
1362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_NONE          (0x00000000UL)                                          
1365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_2SAMPLES      (                                        ADC_TR1_AWDFILT
1366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_3SAMPLES      (                    ADC_TR1_AWDFILT_1                  
1367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_4SAMPLES      (                    ADC_TR1_AWDFILT_1 | ADC_TR1_AWDFILT
1368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_5SAMPLES      (ADC_TR1_AWDFILT_2                                      
1369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_6SAMPLES      (ADC_TR1_AWDFILT_2 |                     ADC_TR1_AWDFILT
1370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_7SAMPLES      (ADC_TR1_AWDFILT_2 | ADC_TR1_AWDFILT_1                  
1371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_8SAMPLES      (ADC_TR1_AWDFILT_2 | ADC_TR1_AWDFILT_1 | ADC_TR1_AWDFILT
1372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SCOPE  Oversampling - Oversampling scope
1377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_DISABLE                 (0x00000000UL)                                        /*
1380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_CONTINUED   (                                    ADC_CFGR2_ROVSE) /*
1381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_RESUMED     (ADC_CFGR2_ROVSM |                   ADC_CFGR2_ROVSE) /*
1382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJECTED            (                  ADC_CFGR2_JOVSE                  ) /*
1383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJ_REG_RESUMED     (                  ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE) /*
1384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 78


1385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_DISCONT_MODE  Oversampling - Discontinuous mode
1389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_REG_CONT                (0x00000000UL)         /*!< ADC oversampling discontinuo
1392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_REG_DISCONT             (ADC_CFGR2_TROVS)      /*!< ADC oversampling discontinuo
1393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_RATIO  Oversampling - Ratio
1398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_2                 (0x00000000UL)                                          
1401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_4                 (                                      ADC_CFGR2_OVSR_0)
1402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_8                 (                   ADC_CFGR2_OVSR_1                   )
1403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_16                (                   ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0)
1404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_32                (ADC_CFGR2_OVSR_2                                      )
1405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_64                (ADC_CFGR2_OVSR_2                    | ADC_CFGR2_OVSR_0)
1406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_128               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1                   )
1407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_256               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0)
1408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SHIFT  Oversampling - Data shift
1413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_NONE              (0x00000000UL)                                          
1416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_1           (                                                       
1417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_2           (                                      ADC_CFGR2_OVSS_1 
1418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_3           (                                      ADC_CFGR2_OVSS_1 
1419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_4           (                   ADC_CFGR2_OVSS_2                    
1420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_5           (                   ADC_CFGR2_OVSS_2                    
1421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_6           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 
1422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_7           (                   ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 
1423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_8           (ADC_CFGR2_OVSS_3                                       
1424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
1429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MODE  Multimode - Mode
1430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_INDEPENDENT           (0x00000000UL)                                          
1433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIMULT       (                 ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1       
1434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INTERL       (                 ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1 | ADC_
1435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_SIMULT       (                 ADC_CCR_DUAL_2                  | ADC_
1436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_DUAL_3                                   | ADC_
1437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (                                                   ADC_
1438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (                                  ADC_CCR_DUAL_1       
1439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (                                  ADC_CCR_DUAL_1 | ADC_
1440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 79


1442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_DMA_TRANSFER  Multimode - DMA transfer
1445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_EACH_ADC        (0x00000000UL)                                     /*!
1448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B (                 ADC_CCR_MDMA_1                 ) /*!
1449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B   (                 ADC_CCR_MDMA_1 | ADC_CCR_MDMA_0) /*!
1450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B (ADC_CCR_DMACFG | ADC_CCR_MDMA_1                 ) /*!
1451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B   (ADC_CCR_DMACFG | ADC_CCR_MDMA_1 | ADC_CCR_MDMA_0) /*!
1452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_TWOSMP_DELAY  Multimode - Delay between two sampling phases
1457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE   (0x00000000UL)                                          
1460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES  (                                                      A
1461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES  (                                    ADC_CCR_DELAY_1    
1462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES  (                                    ADC_CCR_DELAY_1 | A
1463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES  (                  ADC_CCR_DELAY_2                      
1464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (                  ADC_CCR_DELAY_2                   | A
1465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1    
1466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | A
1467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (ADC_CCR_DELAY_3                                        
1468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (ADC_CCR_DELAY_3                                     | A
1469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1    
1470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1 | A
1471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MASTER_SLAVE  Multimode - ADC master or slave
1476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER                (                    ADC_CDR_RDATA_MST) /*!< In multimod
1479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV                    ) /*!< In multimod
1480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV | ADC_CDR_RDATA_MST) /*!< In multimod
1481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
1486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EC_HW_DELAYS  Definitions of ADC hardware constraints delays
1489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Only ADC peripheral HW delays are defined in ADC LL driver driver,
1490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         not timeout values.
1491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         For details on delays values, refer to descriptions in source code
1492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         above each literal definition.
1493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */
1497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       not timeout values.                                                  */
1498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       Timeout values for ADC operations are dependent to device clock      */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 80


1499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       configuration (system clock versus ADC clock),                       */
1500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       and therefore must be defined in user application.                   */
1501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       Indications for estimation of ADC timeout delays, for this           */
1502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       STM32 serie:                                                         */
1503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       - ADC calibration time: maximum delay is 112/fADC.                   */
1504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tCAL")                      */
1505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       - ADC enable time: maximum delay is 1 conversion cycle.              */
1506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tSTAB")                     */
1507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       - ADC disable time: maximum delay should be a few ADC clock cycles   */
1508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       - ADC stop conversion time: maximum delay should be a few ADC clock  */
1509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*         cycles                                                             */
1510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       - ADC conversion time: duration depending on ADC clock and ADC       */
1511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*         configuration.                                                     */
1512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*         (refer to device reference manual, section "Timing")               */
1513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Delay for ADC stabilization time (ADC voltage regulator start-up time)     */
1515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
1516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* parameter "tADCVREG_STUP").                                                */
1517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Unit: us                                                                   */
1518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 10UL)  /*!< Delay for ADC stabilization time (ADC vol
1519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Delay for internal voltage reference stabilization time.                   */
1521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
1522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* parameter "tstart_vrefint").                                               */
1523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Unit: us                                                                   */
1524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DELAY_VREFINT_STAB_US       ( 12UL)  /*!< Delay for internal voltage reference stabi
1525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Delay for temperature sensor stabilization time.                           */
1527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Literal set to maximum value (refer to device datasheet,                   */
1528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* parameter "tSTART").                                                       */
1529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Unit: us                                                                   */
1530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DELAY_TEMPSENSOR_STAB_US    (120UL)  /*!< Delay for temperature sensor stabilization
1531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Delay required between ADC end of calibration and ADC enable.              */
1533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Note: On this STM32 serie, a minimum number of ADC clock cycles            */
1534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       are required between ADC end of calibration and ADC enable.          */
1535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       Wait time can be computed in user application by waiting for the     */
1536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       equivalent number of CPU cycles, by taking into account              */
1537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       ratio of CPU clock versus ADC clock prescalers.                      */
1538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Unit: ADC clock cycles.                                                    */
1539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES (  4UL)  /*!< Delay required between ADC end of calibr
1540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Exported macro ------------------------------------------------------------*/
1551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Macros ADC Exported Macros
1552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 81


1556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Write a value in ADC register
1561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
1562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __REG__ Register to be written
1563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __VALUE__ Value to be written in the register
1564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Read a value in ADC register
1570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
1571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __REG__ Register to be read
1572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Register value
1573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
1575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
1577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
1581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel number in decimal format
1585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from literals LL_ADC_CHANNEL_x.
1586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Example:
1587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4)
1588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           will return decimal number "4".
1589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The input can be a value from functions where a channel
1590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number is returned, either defined with number
1591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or with bitfield (only one bit must be set).
1592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
1597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
1598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
1599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 82


1613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
1624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
1633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
1634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0 and Max_Data=18
1635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \
1637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((((__CHANNEL__) & ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL)                                 \
1638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ? (                                                                                     \
1639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS \
1640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****      )                                                                                     \
1641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    :                                                                                       \
1642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (                                                                                       \
1643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (uint32_t)POSITION_VAL((__CHANNEL__))                                               \
1644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                                       \
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
1646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x
1649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from number in decimal format.
1650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Example:
1651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           __LL_ADC_DECIMAL_NB_TO_CHANNEL(4)
1652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           will return a data equivalent to "LL_ADC_CHANNEL_4".
1653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18
1654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
1655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
1659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
1660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
1661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 83


1670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
1675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
1686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
1695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
1696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
1697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
1698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
1699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                             
1701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__DECIMAL_NB__) <= 9UL)                                                                       
1702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ? (                                                                                             
1703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                             |     
1704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                             |     
1705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (ADC_SMPR1_REGOFFSET | (((3UL * (__DECIMAL_NB__))) << ADC_CHANNEL_SMPx_BITOFFSET_POS))      
1706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****      )                                                                                             
1707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    :                                                                                               
1708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (                                                                                               
1709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                   
1710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                                   
1711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (ADC_SMPR2_REGOFFSET | (((3UL * ((__DECIMAL_NB__) - 10UL))) << ADC_CHANNEL_SMPx_BITOFFSET_PO
1712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                                               
1713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
1714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to determine whether the selected channel
1717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         corresponds to literal definitions of driver.
1718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The different literal definitions of ADC channels are:
1719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC internal channel:
1720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...
1721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC external channel (channel connected to a GPIO pin):
1722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...
1723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from literal
1724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
1725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
1726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...),
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 84


1727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         must not be a value from functions where a channel number is
1728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         returned from ADC registers,
1729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         because internal and external channels share the same channel
1730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
1731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         parameters definitions of driver.
1732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
1737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
1738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
1739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
1753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
1764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
1773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channe
1775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Value "1" if the channel corresponds to a parameter definition of a ADC internal channe
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \
1778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL)
1779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to convert a channel defined from parameter
1782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
1783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 85


1784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         to its equivalent parameter definition of a ADC external channel
1785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...).
1786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The channel parameter can be, additionally to a value
1787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         defined from parameter definition of a ADC internal channel
1788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...),
1789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a value defined from parameter definition of
1790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
1791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or a value from functions where a channel number is returned
1792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from ADC registers.
1793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
1798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
1799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
1800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
1814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
1825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
1834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
1835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
1836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
1838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
1839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
1840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 86


1841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
1842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
1843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
1844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
1845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
1846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
1847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
1848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
1849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
1850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
1851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
1852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
1853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
1854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
1855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \
1857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)
1858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to determine whether the internal channel
1861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         selected is available on the ADC instance selected.
1862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from parameter
1863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
1864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
1865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         must not be a value defined from parameter definition of
1866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
1867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or a value from functions where a channel number is
1868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         returned from ADC registers,
1869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         because internal and external channels share the same channel
1870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
1871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         parameters definitions of driver.
1872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
1873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
1875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
1876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
1877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
1878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
1879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
1880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
1881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
1882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
1883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
1884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
1885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
1886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
1887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
1888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
1889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
1890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
1891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
1892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
1893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
1894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value "0" if the internal channel selected is not available on the ADC instance selecte
1895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Value "1" if the internal channel selected is available on the ADC instance selected.
1896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
1897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 87


1898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((((__ADC_INSTANCE__) == ADC1)                                               \
1900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP1)         ||                    \
1902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC1) ||                    \
1903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC2)                                               \
1909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP2)         ||                    \
1911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC2)                          \
1912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC3)                                               \
1916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC3)    ||                    \
1918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC4)                                               \
1924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP6)         ||                    \
1926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC5)                                               \
1931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP5)         ||                    \
1933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC5) ||                    \
1934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP4)         ||                    \
1935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
1940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #elif defined(STM32G471xx)
1941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((((__ADC_INSTANCE__) == ADC1)                                               \
1943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP1)         ||                    \
1945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC1) ||                    \
1946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC2)                                               \
1952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP2)         ||                    \
1954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC2)                          \
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 88


1955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC3)                                               \
1959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC3)    ||                    \
1961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
1966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #elif defined(STM32GBK1CB) || defined(STM32G431xx) || defined(STM32G441xx)
1967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
1968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((((__ADC_INSTANCE__) == ADC1)                                               \
1969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP1)         ||                    \
1971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR_ADC1) ||                    \
1972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
1973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)                               \
1974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ||                                                                          \
1977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC2)                                               \
1978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     &&(                                                                        \
1979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP2)         ||                    \
1980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VOPAMP3_ADC2)                          \
1981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
1982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    )                                                                           \
1983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
1984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
1985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
1986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
1987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to define ADC analog watchdog parameter:
1988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         define a single channel to monitor with analog watchdog
1989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from sequencer channel and groups definition.
1990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetAnalogWDMonitChannels().
1991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example:
1992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDMonitChannels(
1993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC1, LL_ADC_AWD1,
1994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR))
1995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
1996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
1997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
1998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
1999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
2000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
2001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
2002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 89


2012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
2016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
2017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
2018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
2019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
2020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
2021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
2022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
2023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
2024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
2025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
2026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
2027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
2028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
2029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
2030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
2031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
2032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
2033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
2034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
2035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
2036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
2037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
2038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
2039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
2040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __GROUP__ This parameter can be one of the following values:
2041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR
2042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_INJECTED
2043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR_INJECTED
2044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
2046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
2047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
2048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
2049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
2050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
2051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
2052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
2053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
2054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
2055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
2056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
2057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
2058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
2059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
2060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
2061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
2062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
2063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
2064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
2065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
2066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
2067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
2068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 90


2069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
2070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
2071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
2072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
2073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
2074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
2075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
2076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
2077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
2078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
2079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
2080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
2081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
2082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
2083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
2084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
2085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
2086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
2087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
2088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
2089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
2090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
2091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
2092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
2093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
2094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
2095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
2096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
2097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
2098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
2099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
2100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
2101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
2102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
2103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
2104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
2105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
2106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)
2107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)
2108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ
2109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG  (0)(1)
2110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_INJ  (0)(1)
2111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG_INJ (1)
2112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG  (0)(5)
2113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_INJ  (0)(5)
2114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG_INJ (5)
2115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(6)
2116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(6)
2117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (6)
2118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG          (0)(1)
2119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_INJ          (0)(1)
2120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG_INJ         (1)
2121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG          (0)(2)
2122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_INJ          (0)(2)
2123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG_INJ         (2)
2124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_REG     (0)(2)
2125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_INJ     (0)(2)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 91


2126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_REG_INJ    (2)
2127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_REG     (0)(3)
2128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_INJ     (0)(3)
2129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_REG_INJ    (3)
2130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG          (0)(5)
2131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_INJ          (0)(5)
2132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG_INJ         (5)
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_REG          (0)(5)
2134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_INJ          (0)(5)
2135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_REG_INJ         (5)
2136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_REG          (0)(4)
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_INJ          (0)(4)
2138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_REG_INJ         (4)
2139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
2140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (0) On STM32G4, parameter available only on analog watchdog number: AWD1.\n
2141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
2142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
2144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
2145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
2146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
2147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
2148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
2149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                    
2151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                           
2152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)                  
2153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    :                                                                                               
2154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                          
2155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)                 
2156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    :                                                                                               
2157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) 
2158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to set the value of ADC analog watchdog threshold high
2162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         different of 12 bits.
2164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_ConfigAnalogWDThresholds()
2165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or @ref LL_ADC_SetAnalogWDThresholds().
2166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to set the value of
2167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDThresholds
2169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *            (< ADCx param >,
2170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, <threshold_value_8
2171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *            );
2172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF
2178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \
2181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 92


2183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get the value of ADC analog watchdog threshold high
2185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         different of 12 bits.
2187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to get the value of
2189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           < threshold_value_6_bits > = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
2191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *            (LL_ADC_RESOLUTION_8B,
2192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_GetAnalogWDThresholds(<ADCx param>, LL_ADC_AWD_THRESHOLD_HIGH)
2193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *            );
2194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_12_BITS__ Value between Min_Data=0x000 and Max_Data=0xFFF
2200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \
2203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((__AWD_THRESHOLD_12_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get the ADC analog watchdog threshold high
2207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or low from raw value containing both thresholds concatenated.
2208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example, to get analog watchdog threshold high from the register raw value:
2210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(LL_ADC_AWD_THRESHOLD_HIGH, <raw_value_with_both
2211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_TYPE__ This parameter can be one of the following values:
2212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
2213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
2214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __AWD_THRESHOLDS__ Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__)       \
2218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__AWD_THRESHOLDS__) >> (((__AWD_THRESHOLD_TYPE__) & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_
2219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to set the ADC calibration value with both single ended
2222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and differential modes calibration factors concatenated.
2223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetCalibrationFactor().
2224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example, to set calibration factors single ended to 0x55
2225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and differential ended to 0x2A:
2226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           LL_ADC_SetCalibrationFactor(
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC1,
2228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(0x55, 0x2A))
2229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CALIB_FACTOR_SINGLE_ENDED__ Value between Min_Data=0x00 and Max_Data=0x7F
2230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __CALIB_FACTOR_DIFFERENTIAL__ Value between Min_Data=0x00 and Max_Data=0x7F
2231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__, __CALIB_FACTOR_DIFFERENTIA
2234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__CALIB_FACTOR_DIFFERENTIAL__) << ADC_CALFACT_CALFACT_D_Pos) | (__CALIB_FACTOR_SINGLE_ENDED__)
2235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to get the ADC multimode conversion data of ADC master
2239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or ADC slave from raw value with both ADC conversion data concatenated.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 93


2240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This macro is intended to be used when multimode transfer by DMA
2241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled: refer to function @ref LL_ADC_SetMultiDMATransfer().
2242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         In this case the transferred data need to processed with this macro
2243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         to separate the conversion data of ADC master and ADC slave.
2244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_MULTI_MASTER_SLAVE__ This parameter can be one of the following values:
2245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
2246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
2247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_MULTI_CONV_DATA__ Value between Min_Data=0x000 and Max_Data=0xFFF
2248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__) 
2251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__ADC_MULTI_CONV_DATA__) >> ((ADC_CDR_RDATA_SLV_Pos) & ~(__ADC_MULTI_MASTER_SLAVE__))) & ADC_C
2252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
2253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to select, from a ADC instance, to which ADC instance
2257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         it has a dependence in multimode (ADC master of the corresponding
2258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC common instance).
2259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of device with multimode available and a mix of
2260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instances compliant and not compliant with multimode feature,
2261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instances not compliant with multimode feature are
2262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         considered as master instances (do not depend to
2263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         any other ADC instance).
2264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval __ADCx__ ADC instance master of the corresponding ADC common instance
2266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC5)
2268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \
2269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ( ( ((__ADCx__) == ADC2)                                                     \
2270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     )?                                                                         \
2271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     (ADC1)                                                                     \
2272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     :                                                                          \
2273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     ( ( ((__ADCx__) == ADC4)                                                   \
2274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )?                                                                       \
2275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       (ADC3)                                                                   \
2276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       :                                                                        \
2277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       (__ADCx__)                                                               \
2278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     )                                                                          \
2279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #else
2281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \
2282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ( ( ((__ADCx__) == ADC2)                                                     \
2283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     )?                                                                         \
2284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     (ADC1)                                                                     \
2285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     :                                                                          \
2286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     (__ADCx__)                                                                 \
2287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
2289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
2290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to select the ADC common instance
2293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         to which is belonging the selected ADC instance.
2294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   ADC common register instance can be used for:
2295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Set parameters common to several ADC instances
2296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Multimode (for devices with several ADC instances)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 94


2297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval ADC common register instance
2300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC345_COMMON)
2302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
2303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((((__ADCx__) == ADC1) || ((__ADCx__) == ADC2))                              \
2304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     ? (                                                                        \
2305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (ADC12_COMMON)                                                          \
2306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
2307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       :                                                                        \
2308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       (                                                                        \
2309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (ADC345_COMMON)                                                         \
2310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
2311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #else
2313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)  (ADC12_COMMON)
2314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
2315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to check if all ADC instances sharing the same
2317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC common instance are disabled.
2318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This check is required by functions with setting conditioned to
2319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
2320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On devices with only 1 ADC common instance, parameter of this macro
2323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is useless and can be ignored (parameter kept for compatibility
2324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         with devices featuring several ADC common instances).
2325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADCXY_COMMON__ ADC common instance
2326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value "0" if all ADC instances sharing the same ADC common instance
2328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         are disabled.
2329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Value "1" if at least one ADC instance sharing the same ADC common instance
2330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled.
2331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC345_COMMON)
2333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC4) &&  defined(ADC5)
2334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__ADCXY_COMMON__) == ADC12_COMMON)                                        \
2336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     ? (                                                                        \
2337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (LL_ADC_IsEnabled(ADC1) |                                               \
2338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC2)  )                                              \
2339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
2340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       :                                                                        \
2341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       (                                                                        \
2342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (LL_ADC_IsEnabled(ADC3) |                                               \
2343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC4) |                                               \
2344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC5)  )                                              \
2345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
2346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #else
2348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__ADCXY_COMMON__) == ADC12_COMMON)                                        \
2350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     ? (                                                                        \
2351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (LL_ADC_IsEnabled(ADC1) |                                               \
2352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         LL_ADC_IsEnabled(ADC2)  )                                              \
2353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 95


2354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       :                                                                        \
2355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       (LL_ADC_IsEnabled(ADC3))                                                 \
2356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* ADC4 && ADC5 */
2358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #else
2359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (LL_ADC_IsEnabled(ADC1) | LL_ADC_IsEnabled(ADC2))
2361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
2362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to define the ADC conversion data full-scale digital
2365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         value corresponding to the selected ADC resolution.
2366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   ADC conversion data full-scale corresponds to voltage range
2367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         determined by analog voltage references Vref+ and Vref-
2368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (refer to reference manual).
2369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval ADC conversion data full-scale digital value (unit: digital value of ADC conversion dat
2375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \
2377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (0xFFFUL >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))
2378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to convert the ADC conversion data from
2381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a resolution to another resolution.
2382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __DATA__ ADC conversion data to be converted
2383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_CURRENT__ Resolution of the data to be converted
2384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion
2390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval ADC conversion data to the requested resolution
2396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\
2398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                          __ADC_RESOLUTION_CURRENT__,\
2399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                          __ADC_RESOLUTION_TARGET__)            \
2400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((__DATA__)                                                                 \
2401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))   \
2402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))      \
2403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to calculate the voltage (unit: mVolt)
2407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         corresponding to a ADC conversion data (unit: digital value).
2408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 96


2411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
2412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_DATA__ ADC conversion data (resolution 12 bits)
2413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                       (unit: digital value).
2414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval ADC conversion data equivalent voltage value (unit: mVolt)
2420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\
2422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                       __ADC_DATA__,\
2423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                       __ADC_RESOLUTION__)                      \
2424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \
2425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \
2426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to calculate analog reference voltage (Vref+)
2430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (unit: mVolt) from ADC conversion data of internal voltage
2431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         reference VrefInt.
2432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Computation is using VrefInt calibration value
2433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         stored in system memory for each device during production.
2434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This voltage depends on user board environment: voltage level
2435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         connected to pin Vref+.
2436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         On devices with small package, the pin Vref+ is not present
2437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and internally bonded to pin Vdda.
2438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, calibration data of internal voltage reference
2439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         VrefInt corresponds to a resolution of 12 bits,
2440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal voltage reference VrefInt.
2442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits)
2445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of internal voltage reference VrefInt (unit: digital value).
2446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Analog reference voltage (unit: mV)
2452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\
2454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                          __ADC_RESOLUTION__)                   \
2455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \
2456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                  \
2457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                       (__ADC_RESOLUTION__),                    \
2458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                       LL_ADC_RESOLUTION_12B))
2459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
2463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Computation is using temperature sensor calibration values
2464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         stored in system memory for each device during production.
2465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Calculation formula:
2466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Temperature = ((TS_ADC_DATA - TS_CAL1)
2467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                           * (TS_CAL2_TEMP - TS_CAL1_TEMP))
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 97


2468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                         / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP
2469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           with TS_ADC_DATA = temperature sensor raw data measured by ADC
2470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                Avg_Slope = (TS_CAL2 - TS_CAL1)
2471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                            / (TS_CAL2_TEMP - TS_CAL1_TEMP)
2472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                TS_CAL1   = equivalent TS_ADC_DATA at temperature
2473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                            TEMP_DEGC_CAL1 (calibrated in factory)
2474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                TS_CAL2   = equivalent TS_ADC_DATA at temperature
2475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                            TEMP_DEGC_CAL2 (calibrated in factory)
2476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve that calibration
2477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  parameters are correct (address and data).
2478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  To calculate temperature using temperature sensor
2479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  datasheet typical values (generic values less, therefore
2480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  less accurate than calibrated values),
2481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS().
2482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, calibration data of temperature sensor
2488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         corresponds to a resolution of 12 bits,
2489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         temperature sensor.
2491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__  Analog reference voltage (unit: mV)
2494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal
2495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                 temperature sensor (unit: digital value).
2496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__      ADC resolution at which internal temperature
2497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                 sensor voltage has been measured.
2498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
2504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\
2506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                   __TEMPSENSOR_ADC_DATA__,\
2507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                   __ADC_RESOLUTION__)                              \
2508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \
2509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                     (__ADC_RESOLUTION__),          \
2510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                     LL_ADC_RESOLUTION_12B)         \
2511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    * (__VREFANALOG_VOLTAGE__))                                     \
2512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                   / TEMPSENSOR_CAL_VREFANALOG)                                     \
2513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \
2514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****      ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \
2515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \
2516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ) + TEMPSENSOR_CAL1_TEMP                                                        \
2517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
2522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Computation is using temperature sensor typical values
2523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (refer to device datasheet).
2524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Calculation formula:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 98


2525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV)
2526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                         / Avg_Slope + CALx_TEMP
2527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           with TS_ADC_DATA      = temperature sensor raw data measured by ADC
2528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                   (unit: digital value)
2529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                Avg_Slope        = temperature sensor slope
2530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                   (unit: uV/Degree Celsius)
2531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                TS_TYP_CALx_VOLT = temperature sensor digital value at
2532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                   temperature CALx_TEMP (unit: mV)
2533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve the temperature sensor
2534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  of the current device has characteristics in line with
2535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  datasheet typical values.
2536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  If temperature sensor calibration values are available on
2537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()),
2538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  temperature calculation will be more accurate using
2539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                  helper macro @ref __LL_ADC_CALC_TEMPERATURE().
2540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   ADC measurement data must correspond to a resolution of 12 bits
2546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (full scale digital value 4095). If not the case, the data must be
2547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         preliminarily rescaled to an equivalent resolution of 12 bits.
2548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_AVGSLOPE__   Device datasheet data: Temperature sensor slope typical v
2549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                       On STM32G4, refer to device datasheet parameter "Avg_Slop
2550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_CALX_V__     Device datasheet data: Temperature sensor voltage typical
2551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                       On STM32G4, refer to device datasheet parameter "V30" (co
2552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_CALX_TEMP__      Device datasheet data: Temperature at which temperature s
2553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__        Analog voltage reference (Vref+) voltage (unit: mV)
2554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__       ADC conversion data of internal temperature sensor (unit:
2555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__            ADC resolution at which internal temperature sensor volta
2556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This parameter can be one of the following values:
2557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
2562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\
2564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              __TEMPSENSOR_TYP_CALX_V__,\
2565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              __TEMPSENSOR_CALX_TEMP__,\
2566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              __VREFANALOG_VOLTAGE__,\
2567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              __TEMPSENSOR_ADC_DATA__,\
2568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                              __ADC_RESOLUTION__)               \
2569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   ((( (                                                                        \
2570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \
2571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \
2572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                  * 1000UL)                                                     \
2573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        -                                                                       \
2574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****        (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \
2575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                  * 1000UL)                                                     \
2576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       )                                                                        \
2577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__)                                 \
2578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****    ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__)                                     \
2579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   )
2580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 99


2582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
2583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
2587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Exported functions --------------------------------------------------------*/
2591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Functions ADC Exported Functions
2592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
2593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_DMA_Management ADC DMA management
2596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
2597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /* Note: LL ADC functions to set DMA transfer are located into sections of    */
2599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       configuration of ADC instance, groups and multimode (if available):  */
2600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */
2601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Function to help to configure DMA transfer from ADC: retrieve the
2604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC register address from ADC instance and a list of ADC registers
2605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         intended to be used (most commonly) with DMA transfer.
2606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   These ADC registers are data registers:
2607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         when ADC conversion data is available in ADC data registers,
2608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC generates a DMA transfer request.
2609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This macro is intended to be used with LL DMA driver, refer to
2610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         function "LL_DMA_ConfigAddresses()".
2611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example:
2612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           LL_DMA_ConfigAddresses(DMA1,
2613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                  LL_DMA_CHANNEL_1,
2614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                  LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),
2615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                  (uint32_t)&< array or variable >,
2616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                                  LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
2617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with several ADC: in multimode, some devices
2618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use a different data register outside of ADC instance scope
2619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (common data register). This macro manages this register difference,
2620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         only ADC instance has to be set as parameter.
2621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_DMA_GetRegAddr\n
2622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CDR      RDATA_MST      LL_ADC_DMA_GetRegAddr\n
2623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_DMA_GetRegAddr
2624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Register This parameter can be one of the following values:
2626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA
2627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA_MULTI (1)
2628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
2629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) Available on devices with several ADC instances.
2630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval ADC register address
2631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
2634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register uint32_t data_reg_addr;
2636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   if (Register == LL_ADC_DMA_REG_REGULAR_DATA)
2638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 100


2639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     /* Retrieve address of register DR */
2640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     data_reg_addr = (uint32_t) &(ADCx->DR);
2641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   }
2642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   else /* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */
2643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   {
2644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     /* Retrieve address of register CDR */
2645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     data_reg_addr = (uint32_t) &((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
2646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   }
2647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return data_reg_addr;
2649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #else
2651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
2652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
2654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (void)(Register);
2655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Retrieve address of register DR */
2657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t) &(ADCx->DR);
2658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif
2660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
2663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope: common to
2666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
2667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: Clock source and prescaler.
2671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, if ADC group injected is used, some
2672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         clock ratio constraints between ADC clock and AHB clock
2673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         must be respected.
2674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to reference manual.
2675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
2677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
2679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
2680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
2681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_SetCommonClock\n
2682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_SetCommonClock
2683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  CommonClock This parameter can be one of the following values:
2686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
2687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
2688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
2689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
2690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
2691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
2692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
2693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
2694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
2695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 101


2696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
2697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
2698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
2699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
2700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
2701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
2702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
2704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
2706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: Clock source and prescaler.
2710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_GetCommonClock\n
2711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_GetCommonClock
2712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
2716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
2717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
2718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
2719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
2720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
2721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
2722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
2723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
2724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
2725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
2726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
2727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
2728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
2729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
2730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON)
2732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC));
2734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to internal
2738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         channels (VrefInt, temperature sensor, ...).
2739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   One or several values can be selected.
2740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
2741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
2742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Stabilization time of measurement path to internal channel:
2743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         After enabling internal paths, before starting ADC conversion,
2744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a delay is required for internal voltage reference and
2745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         temperature sensor stabilization time.
2746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet.
2747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
2748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US.
2749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   ADC internal channel sampling time constraint:
2750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         For ADC conversion of internal channels,
2751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a sampling time minimum value is required.
2752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 102


2753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalCh\n
2754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      VSENSESEL      LL_ADC_SetCommonPathInternalCh\n
2755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      VBATSEL        LL_ADC_SetCommonPathInternalCh
2756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
2759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
2760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
2761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
2762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
2763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
2764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Path
2766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal)
2768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: measurement path to internal
2772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         channels (VrefInt, temperature sensor, ...).
2773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   One or several values can be selected.
2774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
2775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
2776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_GetCommonPathInternalCh\n
2777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      VSENSESEL      LL_ADC_GetCommonPathInternalCh\n
2778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      VBATSEL        LL_ADC_GetCommonPathInternalCh
2779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
2780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be a combination of the following values:
2782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
2783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
2784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
2785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
2786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
2788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSE
2790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
2794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC ins
2797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
2798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC calibration factor in the mode single-ended
2802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
2803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function is intended to set calibration parameters
2804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without having to perform a new calibration using
2805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref LL_ADC_StartCalibration().
2806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with differential mode available:
2807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
2808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         single-ended and differential modes
2809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (calibration factor must be specified for each of these
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 103


2810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
2811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         requires their calibration).
2812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of setting calibration factors of both modes single ended
2813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and differential (parameter LL_ADC_BOTH_SINGLE_DIFF_ENDED):
2814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         both calibration factors must be concatenated.
2815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         To perform this processing, use helper macro
2816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_CALIB_FACTOR_SINGLE_DIFF().
2817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
2819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled, without calibration on going, without conversion
2820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on going on group regular.
2821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_SetCalibrationFactor\n
2822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_SetCalibrationFactor
2823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
2825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
2826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
2827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_BOTH_SINGLE_DIFF_ENDED
2828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  CalibrationFactor Value between Min_Data=0x00 and Max_Data=0x7F
2829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
2830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff, uint32_t C
2832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CALFACT,
2834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK,
2835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              CalibrationFactor << (((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >> ADC_SINGLED
2836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC calibration factor in the mode single-ended
2840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
2841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Calibration factors are set by hardware after performing
2842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a calibration run using function @ref LL_ADC_StartCalibration().
2843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with differential mode available:
2844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
2845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         single-ended and differential modes
2846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_GetCalibrationFactor\n
2847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_GetCalibrationFactor
2848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
2850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
2851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
2852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x7F
2853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff)
2855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Retrieve bits with position in register depending on parameter           */
2857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* "SingleDiff".                                                            */
2858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameter used with mask "ADC_SINGLEDIFF_CALIB_FACTOR_MASK" because      */
2859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
2860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CALFACT, (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK)) >> ((S
2861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC resolution.
2865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
2866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 104


2867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
2869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
2870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
2871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_SetResolution
2872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Resolution This parameter can be one of the following values:
2874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
2879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
2881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution);
2883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC resolution.
2887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
2888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
2889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_GetResolution
2890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx)
2898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES));
2900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC conversion data alignment.
2904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
2905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
2906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
2908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
2909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
2910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_SetDataAlignment
2911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  DataAlignment This parameter can be one of the following values:
2913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
2914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
2915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
2916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
2918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment);
2920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC conversion data alignment.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 105


2924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
2925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         dependencies to ADC resolutions.
2926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_GetDataAlignment
2927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
2930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
2931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx)
2933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_ALIGN));
2935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC low power mode.
2939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Description of ADC low power modes:
2940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
2941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
2942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           in order to reduce power consumption.
2943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
2944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
2945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
2946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           has been retrieved by user software.
2947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
2948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           other conversion.
2949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
2950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
2951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
2952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           applications.
2953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           How to use this low power mode:
2954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Do not use with interruption or DMA since these modes
2955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             have to clear immediately the EOC flag to free the
2956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             IRQ vector sequencer.
2957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
2958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
2959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
2960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
2961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC conversion start.
2962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC low power mode "auto power-off" (feature available on
2963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           this device if parameter LL_ADC_LP_AUTOPOWEROFF is available):
2964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the ADC automatically powers-off after a conversion and
2965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           automatically wakes up when a new conversion is triggered
2966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (with startup time between trigger and start of sampling).
2967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This feature can be combined with low power mode "auto wait".
2968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
2969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
2970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of delay during which ADC was idle.
2971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
2972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
2973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC channel.
2974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
2975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
2976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
2977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
2978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_SetLowPowerMode
2979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
2980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  LowPowerMode This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 106


2981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
2982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
2983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
2984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
2985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
2986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
2987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
2988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
2989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
2990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
2991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC low power mode:
2992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Description of ADC low power modes:
2993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
2994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
2995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           in order to reduce power consumption.
2996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
2997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
2998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
2999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           has been retrieved by user software.
3000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
3001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           other conversion.
3002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
3003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
3004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
3005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           applications.
3006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           How to use this low power mode:
3007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Do not use with interruption or DMA since these modes
3008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             have to clear immediately the EOC flag to free the
3009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             IRQ vector sequencer.
3010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
3011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
3012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
3013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
3014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC conversion start.
3015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC low power mode "auto power-off" (feature available on
3016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           this device if parameter LL_ADC_LP_AUTOPOWEROFF is available):
3017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the ADC automatically powers-off after a conversion and
3018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           automatically wakes up when a new conversion is triggered
3019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (with startup time between trigger and start of sampling).
3020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This feature can be combined with low power mode "auto wait".
3021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
3022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
3023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of delay during which ADC was idle.
3024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
3025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
3026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC channel.
3027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_GetLowPowerMode
3028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
3031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
3032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(ADC_TypeDef *ADCx)
3034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_AUTDLY));
3036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 107


3038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC selected offset number 1, 2, 3 or 4.
3040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function set the 2 items of offset configuration:
3041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC channel to which the offset programmed will be applied
3042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (independently of channel mapped on ADC group regular
3043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           or group injected)
3044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Offset level (offset to be subtracted from the raw
3045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           converted data).
3046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         are set to 0.
3049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function enables the offset, by default. It can be forced
3050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         to disable state using function LL_ADC_SetOffsetState().
3051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If a channel is mapped on several offsets numbers, only the offset
3052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         with the lowest value is considered for the subtraction.
3053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some fast channels are available: fast analog inputs
3058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
3059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_SetOffset\n
3060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR1     OFFSET1        LL_ADC_SetOffset\n
3061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR1     OFFSET1_EN     LL_ADC_SetOffset\n
3062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_SetOffset\n
3063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_SetOffset\n
3064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffset\n
3065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_SetOffset\n
3066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_SetOffset\n
3067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffset\n
3068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_SetOffset\n
3069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_SetOffset\n
3070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffset
3071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
3078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
3080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
3081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
3082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
3083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
3084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 108


3095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
3098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
3099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
3100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
3101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
3102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
3103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
3104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
3105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
3106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
3107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
3108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
3109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
3110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
3111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
3112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
3113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
3114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
3115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
3116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
3118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
3119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
3120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32
3123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
3127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
3128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
3129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Channel to which the offset programmed will be applied
3134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (independently of channel mapped on ADC group regular
3135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or group injected)
3136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
3137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
3138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
3139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
3140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
3141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
3143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           as parameter for another function.
3144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
3145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           process the returned value with the helper macro
3146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some fast channels are available: fast analog inputs
3148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
3149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_GetOffsetChannel\n
3150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_GetOffsetChannel\n
3151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_GetOffsetChannel\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 109


3152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_GetOffsetChannel
3153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
3162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
3163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
3164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
3165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
3166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
3180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
3181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
3182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
3183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
3184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
3185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
3186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
3187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
3188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
3189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
3190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
3191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
3192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
3193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
3194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
3195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
3196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
3197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
3198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
3200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
3201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
3202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
3203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
3204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
3206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 110


3209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
3210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Offset level (offset to be subtracted from the raw
3215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         converted data).
3216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         are set to 0.
3219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1        LL_ADC_GetOffsetLevel\n
3220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_GetOffsetLevel\n
3221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_GetOffsetLevel\n
3222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_GetOffsetLevel
3223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
3230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetLevel(ADC_TypeDef *ADCx, uint32_t Offsety)
3232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1);
3236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set for the ADC selected offset number 1, 2, 3 or 4:
3240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         force offset state disable or enable
3241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without modifying offset channel or offset value.
3242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function should be needed only in case of offset to be
3243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         enabled-disabled dynamically, and should not be needed in other cases:
3244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         function LL_ADC_SetOffset() automatically enables the offset.
3245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_SetOffsetState\n
3250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffsetState\n
3251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffsetState\n
3252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffsetState
3253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  OffsetState This parameter can be one of the following values:
3260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
3262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetStat
3265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 111


3266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
3269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN,
3270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              OffsetState);
3271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         offset state disabled or enabled.
3276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_GetOffsetState\n
3277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_GetOffsetState\n
3278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_GetOffsetState\n
3279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_GetOffsetState
3280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
3289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety)
3291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_EN);
3295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set for the ADC selected offset number 1, 2, 3 or 4:
3299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         choose offset sign.
3300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSETPOS      LL_ADC_SetOffsetSign\n
3305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSETPOS      LL_ADC_SetOffsetSign\n
3306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSETPOS      LL_ADC_SetOffsetSign\n
3307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSETPOS      LL_ADC_SetOffsetSign
3308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  OffsetSign This parameter can be one of the following values:
3315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
3316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
3317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
3320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 112


3323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
3324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_OFR1_OFFSETPOS,
3325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              OffsetSign);
3326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         offset sign if positive or negative.
3331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     OFFSETPOS      LL_ADC_GetOffsetSign\n
3332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     OFFSETPOS      LL_ADC_GetOffsetSign\n
3333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     OFFSETPOS      LL_ADC_GetOffsetSign\n
3334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     OFFSETPOS      LL_ADC_GetOffsetSign
3335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
3343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
3344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety)
3346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSETPOS);
3350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set for the ADC selected offset number 1, 2, 3 or 4:
3354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         choose offset saturation mode.
3355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     SATEN          LL_ADC_SetOffsetSaturation\n
3360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     SATEN          LL_ADC_SetOffsetSaturation\n
3361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     SATEN          LL_ADC_SetOffsetSaturation\n
3362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     SATEN          LL_ADC_SetOffsetSaturation
3363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  OffsetSaturation This parameter can be one of the following values:
3370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
3371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
3372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Offse
3375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
3379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_OFR1_SATEN,
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 113


3380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              OffsetSaturation);
3381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get for the ADC selected offset number 1, 2, 3 or 4:
3385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         offset saturation if enabled or disabled.
3386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll OFR1     SATEN          LL_ADC_GetOffsetSaturation\n
3387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR2     SATEN          LL_ADC_GetOffsetSaturation\n
3388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR3     SATEN          LL_ADC_GetOffsetSaturation\n
3389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         OFR4     SATEN          LL_ADC_GetOffsetSaturation
3390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
3398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
3399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety)
3401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_SATEN);
3405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC gain compensation.
3409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function set the gain compensation coefficient
3410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         that is applied to raw converted data using the formula:
3411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           DATA = DATA(raw) * (gain compensation coef) / 4096
3412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function enables the gain compensation if given
3413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         coefficient is above 0, otherwise it disables it.
3414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Gain compensation when enabled is appied to all channels.
3415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll GCOMP    GCOMPCOEFF     LL_ADC_SetGainCompensation\n
3420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    GCOMP          LL_ADC_SetGainCompensation
3421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  GainCompensation This parameter can be:
3423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         0           Gain compensation will be disabled and value set to 0
3424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         1 -> 16393  Gain compensation will be enabled with specified value
3425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
3428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
3430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCO
3431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get the ADC gain compensation value
3435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll GCOMP    GCOMPCOEFF     LL_ADC_GetGainCompensation\n
3436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    GCOMP          LL_ADC_GetGainCompensation
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 114


3437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be:
3439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         0           Gain compensation is disabled
3440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         1 -> 16393  Gain compensation is enabled with returned value
3441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetGainCompensation(ADC_TypeDef *ADCx)
3443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CFGR2, ADC_CFGR2_GCOMP) == ADC_CFGR2_GCOMP) ? READ_BIT(ADCx->GCOMP, ADC_G
3445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_SMPR1_SMPPLUS)
3448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC sampling time common configuration impacting
3450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         settings of sampling time channel wise.
3451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
3455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SMPR1    SMPPLUS        LL_ADC_SetSamplingTimeCommonConfig
3456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SamplingTimeCommonConfig This parameter can be one of the following values:
3458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
3459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
3460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCom
3463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
3465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC sampling time common configuration impacting
3469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         settings of sampling time channel wise.
3470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SMPR1    SMPPLUS        LL_ADC_GetSamplingTimeCommonConfig
3471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
3474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
3475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonConfig(ADC_TypeDef *ADCx)
3477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->SMPR1, ADC_SMPR1_SMPPLUS));
3479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* ADC_SMPR1_SMPPLUS */
3481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
3484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: gr
3487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
3488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger source:
3492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
3493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         external interrupt line).
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 115


3494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting trigger source to external trigger
3495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         also set trigger polarity to rising edge
3496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
3497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         STM32 families having this setting set by HW default value).
3498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
3499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         function @ref LL_ADC_REG_SetTriggerEdge().
3500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
3501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
3506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_SetTriggerSource\n
3507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_SetTriggerSource
3508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
3510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
3511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
3512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
3513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1        (1)
3514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2        (1)
3515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
3516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
3517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH1        (2)
3518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2        (1)
3519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3        (2)
3520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
3521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1        (2)
3522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4        (1)
3523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO
3524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH1        (2)
3525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4        (1)
3526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
3527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM7_TRGO
3528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
3529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
3530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1        (2)
3531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
3532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRGO
3533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRGO2
3534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH1
3535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH2       (1)
3536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH3       (1)
3537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG1
3538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG2      (2)
3539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG3
3540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG4      (2)
3541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG5
3542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG6
3543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG7
3544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG8
3545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG9
3546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG10
3547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11     (1)
3548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE2      (2)
3549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM_OUT
3550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 116


3551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
3552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
3553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
3557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
3559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source:
3563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
3564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         external interrupt line).
3565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To determine whether group regular trigger source is
3566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal (SW start) or external, without detail
3567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
3568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (equivalent to
3569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)")
3570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_IsTriggerSourceSWStart.
3571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
3572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_GetTriggerSource\n
3574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_GetTriggerSource
3575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
3578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
3579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
3580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1        (1)
3581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2        (1)
3582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
3583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
3584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH1        (2)
3585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2        (1)
3586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3        (2)
3587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
3588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1        (2)
3589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4        (1)
3590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO
3591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH1        (2)
3592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4        (1)
3593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
3594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM7_TRGO
3595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
3596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2
3597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1        (2)
3598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
3599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRGO
3600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_TRGO2
3601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH1
3602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH2       (1)
3603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM20_CH3       (1)
3604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG1
3605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG2      (2)
3606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG3
3607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG4      (2)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 117


3608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG5
3609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG6
3610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG7
3611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG8
3612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG9
3613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_HRTIM_TRG10
3614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11     (1)
3615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE2      (2)
3616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM_OUT
3617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
3618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
3619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
3620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx)
3623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t TriggerSource = READ_BIT(ADCx->CFGR, ADC_CFGR_EXTSEL | ADC_CFGR_EXTEN);
3625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
3627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* corresponding to ADC_CFGR_EXTEN {0; 1; 2; 3}.                            */
3628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register uint32_t ShiftExten = ((TriggerSource & ADC_CFGR_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET
3629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_CFGR_EXTEN and ADC_CFGR_EXTSEL         */
3631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
3632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((TriggerSource
3633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****            & (ADC_REG_TRIG_SOURCE_MASK >> ShiftExten) & ADC_CFGR_EXTSEL)
3634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****           | ((ADC_REG_TRIG_EDGE_MASK >> ShiftExten) & ADC_CFGR_EXTEN)
3635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****          );
3636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source internal (SW start)
3640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or external.
3641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of group regular trigger source set to external trigger,
3642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
3643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_GetTriggerSource().
3644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_IsTriggerSourceSWStart
3645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
3647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
3648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
3650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1
3652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger polarity.
3656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
3657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
3661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_SetTriggerEdge
3662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
3664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 118


3665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
3666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
3667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
3670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN, ExternalTriggerEdge);
3672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger polarity.
3676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
3677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_GetTriggerEdge
3678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
3681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
3682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
3683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx)
3685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN));
3687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC sampling mode.
3691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function set the ADC conversion sampling mode
3692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This mode applies to regular group only.
3693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Set sampling mode is appied to all conversion of regular group.
3694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
3698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    BULB           LL_ADC_REG_SetSamplingMode\n
3699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    SMPTRIG        LL_ADC_REG_SetSamplingMode
3700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SamplingMode This parameter can be one of the following values:
3702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_NORMAL
3703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_BULB
3704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED
3705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSamplingMode(ADC_TypeDef *ADCx, uint32_t SamplingMode)
3708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, SamplingMode);
3710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get the ADC sampling mode
3714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    BULB           LL_ADC_REG_GetSamplingMode\n
3715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    SMPTRIG        LL_ADC_REG_GetSamplingMode
3716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_NORMAL
3719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_BULB
3720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED
3721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 119


3722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSamplingMode(ADC_TypeDef *ADCx)
3723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG));
3725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer length and scan direction.
3729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
3730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
3731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
3732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           are configurable.
3734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This function performs configuration of:
3735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
3736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
3738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Sequencer ranks are selected using
3739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
3740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
3741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
3742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           are defined by channel number.
3744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This function performs configuration of:
3745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
3746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
3747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
3748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
3749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
3751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             highest channel number).
3752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Sequencer ranks are selected using
3753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
3754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
3755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
3756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
3760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_SetSequencerLength
3761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
3763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
3764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
3765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
3766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
3767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
3768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
3769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
3770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
3771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
3772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
3773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
3774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
3775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
3776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
3777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
3778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 120


3779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
3782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
3784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer length and scan direction.
3788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
3789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
3790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
3791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           are configurable.
3793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This function retrieves:
3794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
3795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
3797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Sequencer ranks are selected using
3798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
3799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
3800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
3801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
3802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           are defined by channel number.
3803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This function retrieves:
3804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
3805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
3806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
3807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
3808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
3809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
3810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             highest channel number).
3811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Sequencer ranks are selected using
3812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
3813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
3814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
3815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_GetSequencerLength
3816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
3819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
3820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
3821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
3822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
3823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
3824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
3825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
3826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
3827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
3828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
3829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
3830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
3831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
3832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
3833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
3834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(ADC_TypeDef *ADCx)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 121


3836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->SQR1, ADC_SQR1_L));
3838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer discontinuous mode:
3842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
3843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number of ranks.
3844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
3845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
3846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC auto-injected mode
3847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         and ADC group regular sequencer discontinuous mode.
3848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
3852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_SetSequencerDiscont\n
3853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_SetSequencerDiscont
3854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
3856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
3857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
3858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
3859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
3860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
3861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
3862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
3863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
3864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
3865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
3868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM, SeqDiscont);
3870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer discontinuous mode:
3874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
3875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number of ranks.
3876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_GetSequencerDiscont\n
3877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_GetSequencerDiscont
3878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
3881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
3882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
3883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
3884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
3885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
3886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
3887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
3888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
3889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx)
3891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM));
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 122


3893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
3894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
3895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
3896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular sequence: channel on the selected
3897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         scan sequence rank.
3898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function performs configuration of:
3899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Channels ordering into each rank of scan sequence:
3900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           whatever channel can be placed into whatever rank.
3901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, ADC group regular sequencer is
3902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
3903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         affectation to a channel are configurable.
3904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
3905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
3906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
3907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, to measure internal channels (VrefInt,
3908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
3909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         enabled separately.
3910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
3911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
3912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
3913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
3915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_SetSequencerRanks\n
3916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_SetSequencerRanks\n
3917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_SetSequencerRanks\n
3918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_SetSequencerRanks\n
3919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_SetSequencerRanks\n
3920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_SetSequencerRanks\n
3921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_SetSequencerRanks\n
3922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_SetSequencerRanks\n
3923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_SetSequencerRanks\n
3924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_SetSequencerRanks\n
3925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_SetSequencerRanks\n
3926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_SetSequencerRanks\n
3927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_SetSequencerRanks\n
3928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_SetSequencerRanks\n
3929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_SetSequencerRanks\n
3930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_SetSequencerRanks
3931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
3932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
3933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
3934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
3935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
3936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
3937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
3938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
3939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
3940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
3941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
3942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
3943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
3944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
3945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
3946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
3947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
3948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
3949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 123


3950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
3951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
3952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
3953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
3954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
3955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
3956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
3970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
3971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
3972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
3973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
3974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
3975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
3976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
3977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
3978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
3979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
3980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
3981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
3982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
3983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
3984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
3985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
3986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
3987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
3988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
3989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
3990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
3991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
3992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
3993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
3994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
3995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
3996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* in register and register position depending on parameter "Rank".         */
3997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
3998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
3999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_M
4000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
4002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
4003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Ra
4004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 124


4007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular sequence: channel on the selected
4008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         scan sequence rank.
4009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, ADC group regular sequencer is
4010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
4011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         affectation to a channel are configurable.
4012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
4013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
4019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
4020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
4022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           as parameter for another function.
4023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
4024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           process the returned value with the helper macro
4025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_GetSequencerRanks\n
4027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_GetSequencerRanks\n
4028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_GetSequencerRanks\n
4029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_GetSequencerRanks\n
4030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_GetSequencerRanks\n
4031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_GetSequencerRanks\n
4032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_GetSequencerRanks\n
4033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_GetSequencerRanks\n
4034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_GetSequencerRanks\n
4035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_GetSequencerRanks\n
4036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_GetSequencerRanks\n
4037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_GetSequencerRanks\n
4038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_GetSequencerRanks\n
4039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_GetSequencerRanks\n
4040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_GetSequencerRanks\n
4041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_GetSequencerRanks
4042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
4045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
4046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
4047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
4048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
4049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
4050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
4051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
4052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
4053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
4054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
4055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
4056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
4057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
4058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
4059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
4060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 125


4064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
4089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
4101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
4102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
4103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
4104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
4105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)
4107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOF
4109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)((READ_BIT(*preg,
4111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                               ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MA
4112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                      >> (Rank & ADC_REG_RANK_ID_SQRX_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
4113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
4114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC continuous conversion mode on ADC group regular.
4118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
4119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - single mode: one conversion per trigger
4120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 126


4121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           conversions launched successively automatically.
4122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
4123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
4124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
4128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_SetContinuousMode
4129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Continuous This parameter can be one of the following values:
4131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
4132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
4133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
4136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
4138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC continuous conversion mode on ADC group regular.
4142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
4143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - single mode: one conversion per trigger
4144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
4145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           conversions launched successively automatically.
4146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_GetContinuousMode
4147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
4150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
4151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx)
4153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_CONT));
4155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular conversion data transfer: no transfer or
4159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
4160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
4161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         mode:
4162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
4163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
4164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions) is reached.
4165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
4166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
4167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
4168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions).
4169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
4170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
4171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         mode non-circular:
4172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
4173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
4174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *        (overrun flag and interruption if enabled).
4175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
4176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_SetMultiDMATransfer().
4177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 127


4178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
4179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
4183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
4184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_SetDMATransfer
4185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  DMATransfer This parameter can be one of the following values:
4187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
4188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
4189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
4190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
4193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer);
4195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data transfer: no transfer or
4199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
4200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
4201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         mode:
4202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
4203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
4204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions) is reached.
4205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
4206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
4207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
4208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions).
4209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
4210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
4211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         mode non-circular:
4212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
4213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
4214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
4215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
4216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_GetMultiDMATransfer().
4217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
4218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
4219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_GetDMATransfer\n
4220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_GetDMATransfer
4221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
4224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
4225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
4226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
4228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG));
4230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group regular behavior in case of overrun:
4234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         data preserved or overwritten.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 128


4235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Compatibility with devices without feature overrun:
4236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         other devices without this feature have a behavior
4237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         equivalent to data overwritten.
4238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         The default setting of overrun is data preserved.
4239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Therefore, for compatibility with all devices, parameter
4240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         overrun should be set to data overwritten.
4241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
4245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_SetOverrun
4246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Overrun This parameter can be one of the following values:
4248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
4249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
4250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)
4253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun);
4255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular behavior in case of overrun:
4259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         data preserved or overwritten.
4260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_GetOverrun
4261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
4264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
4265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(ADC_TypeDef *ADCx)
4267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_OVRMOD));
4269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
4273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Injected Configuration of ADC hierarchical scope: g
4276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
4277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger source:
4281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         external interrupt line).
4283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting trigger source to external trigger
4284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         also set trigger polarity to rising edge
4285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
4286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         STM32 families having this setting set by HW default value).
4287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
4288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         function @ref LL_ADC_INJ_SetTriggerEdge().
4289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 129


4292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_SetTriggerSource\n
4296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_SetTriggerSource
4297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
4299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH3         (2)
4303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1         (1)
4306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1         (1)
4308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3         (1)
4309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4         (1)
4310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
4311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3         (2)
4312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH4         (2)
4313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
4315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
4316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
4317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2         (2)
4318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
4319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM16_CH1        (1)
4321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO
4322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2
4323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH2        (2)
4324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH4        (1)
4325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1       (2)
4326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2
4327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3       (2)
4328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4
4329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5
4330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6
4331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7
4332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8
4333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9
4334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10
4335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE3       (2)
4336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15      (1)
4337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
4338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
4340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
4341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
4345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN, TriggerSource);
4347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 130


4349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source:
4351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         external interrupt line).
4353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   To determine whether group injected trigger source is
4354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal (SW start) or external, without detail
4355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
4356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (equivalent to
4357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         "if(LL_ADC_INJ_GetTriggerSource(ADC1) == LL_ADC_INJ_TRIG_SOFTWARE)")
4358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_IsTriggerSourceSWStart.
4359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_GetTriggerSource\n
4362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_GetTriggerSource
4363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH3         (2)
4369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1         (1)
4372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1         (1)
4374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3         (1)
4375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4         (1)
4376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
4377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3         (2)
4378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH4         (2)
4379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
4381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
4382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
4383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2         (2)
4384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
4385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM16_CH1        (1)
4387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO
4388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2
4389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH2        (2)
4390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH4        (1)
4391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1       (2)
4392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2
4393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3       (2)
4394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4
4395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5
4396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6
4397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7
4398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8
4399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9
4400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10
4401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE3       (2)
4402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15      (1)
4403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
4404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 131


4406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
4407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(ADC_TypeDef *ADCx)
4410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t TriggerSource = READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN);
4412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
4414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* corresponding to ADC_JSQR_JEXTEN {0; 1; 2; 3}.                           */
4415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register uint32_t ShiftJexten = ((TriggerSource & ADC_JSQR_JEXTEN) >> (ADC_INJ_TRIG_EXTEN_BITOFFS
4416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_JSQR_JEXTEN and ADC_JSQR_JEXTSEL       */
4418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
4419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((TriggerSource
4420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****            & (ADC_INJ_TRIG_SOURCE_MASK >> ShiftJexten) & ADC_JSQR_JEXTSEL)
4421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****           | ((ADC_INJ_TRIG_EDGE_MASK >> ShiftJexten) & ADC_JSQR_JEXTEN)
4422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****          );
4423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source internal (SW start)
4427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****             or external
4428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of group injected trigger source set to external trigger,
4429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
4430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_GetTriggerSource.
4431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_IsTriggerSourceSWStart
4432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
4434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
4435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
4437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ?
4439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger polarity.
4443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_SetTriggerEdge
4449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
4451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
4457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
4459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger polarity.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 132


4463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_GetTriggerEdge
4465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(ADC_TypeDef *ADCx)
4472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN));
4474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer length and scan direction.
4478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function performs configuration of:
4479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
4480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_SetSequencerLength
4489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
4498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
4500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer length and scan direction.
4504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function retrieves:
4505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
4506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_GetSequencerLength
4511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(ADC_TypeDef *ADCx)
4519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 133


4520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JL));
4521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer discontinuous mode:
4525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number of ranks.
4527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
4528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
4529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_SetSequencerDiscont
4530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
4532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
4537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JDISCEN, SeqDiscont);
4539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer discontinuous mode:
4543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         number of ranks.
4545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_GetSequencerDiscont
4546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(ADC_TypeDef *ADCx)
4552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JDISCEN));
4554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected sequence: channel on the selected
4558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sequence rank.
4559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, to measure internal channels (VrefInt,
4562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         enabled separately.
4564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some fast channels are available: fast analog inputs
4566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
4567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_SetSequencerRanks\n
4572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_SetSequencerRanks\n
4573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_SetSequencerRanks\n
4574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_SetSequencerRanks
4575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 134


4577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
4578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
4579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
4580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
4581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
4585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
4610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
4622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
4623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
4626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
4628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* in register depending on parameter "Rank".                               */
4629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
4630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
4631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
4632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_INJ
4633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Ra
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 135


4634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected sequence: channel on the selected
4638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sequence rank.
4639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
4645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
4646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
4648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           as parameter for another function.
4649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
4650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           process the returned value with the helper macro
4651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_GetSequencerRanks\n
4653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_GetSequencerRanks\n
4654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_GetSequencerRanks\n
4655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_GetSequencerRanks
4656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
4659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
4660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
4661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
4662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
4666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 136


4691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
4703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
4704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
4705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      comparison with internal channel parameter to be done
4706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
4707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank)
4709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)((READ_BIT(ADCx->JSQR,
4711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                               (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) <
4712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                      >> (Rank & ADC_INJ_RANK_ID_JSQR_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
4713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
4714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger:
4718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         independent or from ADC group regular.
4719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This mode can be used to extend number of data registers
4720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         updated after one ADC conversion trigger and with data
4721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         permanently kept (not erased by successive conversions of scan of
4722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC sequencer ranks), up to 5 data registers:
4723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         1 data register on ADC group regular, 4 data registers
4724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on ADC group injected.
4725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC group injected injected trigger source is set to an
4726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         external trigger, this feature must be must be set to
4727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         independent trigger.
4728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC group injected automatic trigger is compliant only with
4729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         group injected trigger source set to SW start, without any
4730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         further action on  ADC group injected conversion start or stop:
4731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         in this case, ADC group injected is controlled only
4732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         from ADC group regular.
4733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
4734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
4735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
4739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_SetTrigAuto
4740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  TrigAuto This parameter can be one of the following values:
4742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
4743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
4744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
4745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTrigAuto(ADC_TypeDef *ADCx, uint32_t TrigAuto)
4747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 137


4748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JAUTO, TrigAuto);
4749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger:
4753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         independent or from ADC group regular.
4754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_GetTrigAuto
4755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
4758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
4759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(ADC_TypeDef *ADCx)
4761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
4763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC group injected contexts queue mode.
4767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
4768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - group injected trigger
4769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - sequencer length
4770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - sequencer ranks
4771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         If contexts queue is disabled:
4772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - only 1 sequence can be configured
4773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           and is active perpetually.
4774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         If contexts queue is enabled:
4775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - up to 2 contexts can be queued
4776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           and are checked in and out as a FIFO stack (first-in, first-out).
4777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - If a new context is set when queues is full, error is triggered
4778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           by interruption "Injected Queue Overflow".
4779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Two behaviors are possible when all contexts have been processed:
4780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the contexts queue can maintain the last context active perpetually
4781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           or can be empty and injected group triggers are disabled.
4782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Triggers can be only external (not internal SW start)
4783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Caution: The sequence must be fully configured in one time
4784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           (one write of register JSQR makes a check-in of a new context
4785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           into the queue).
4786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Therefore functions to set separately injected trigger and
4787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           sequencer channels cannot be used, register JSQR must be set
4788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           using function @ref LL_ADC_INJ_ConfigQueueContext().
4789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This parameter can be modified only when no conversion is on going
4790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
4791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   A modification of the context mode (bit JQDIS) causes the contexts
4792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         queue to be flushed and the register JSQR is cleared.
4793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
4797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_SetQueueMode\n
4798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     JQDIS          LL_ADC_INJ_SetQueueMode
4799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  QueueMode This parameter can be one of the following values:
4801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_DISABLE
4802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
4803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
4804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 138


4805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetQueueMode(ADC_TypeDef *ADCx, uint32_t QueueMode)
4807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
4809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected context queue mode.
4813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_GetQueueMode\n
4814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     JQDIS          LL_ADC_INJ_GetQueueMode
4815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_DISABLE
4818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
4819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
4820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
4821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetQueueMode(ADC_TypeDef *ADCx)
4822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
4823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS));
4824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
4825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
4826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
4827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set one context on ADC group injected that will be checked in
4828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         contexts queue.
4829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
4830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - group injected trigger
4831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - sequencer length
4832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - sequencer ranks
4833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This function is intended to be used when contexts queue is enabled,
4834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         because the sequence must be fully configured in one time
4835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (functions to set separately injected trigger and sequencer channels
4836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         cannot be used):
4837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to function @ref LL_ADC_INJ_SetQueueMode().
4838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In the contexts queue, only the active context can be read.
4839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         The parameters of this function can be read using functions:
4840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerSource()
4841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerEdge()
4842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetSequencerRanks()
4843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, to measure internal channels (VrefInt,
4844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         enabled separately.
4846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some fast channels are available: fast analog inputs
4848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN1..5).
4849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
4850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
4851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on going on either groups regular or injected.
4853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_ConfigQueueContext\n
4854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_ConfigQueueContext\n
4855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JL             LL_ADC_INJ_ConfigQueueContext\n
4856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ1           LL_ADC_INJ_ConfigQueueContext\n
4857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_ConfigQueueContext\n
4858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_ConfigQueueContext\n
4859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_ConfigQueueContext
4860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
4861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 139


4862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH3         (2)
4866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1         (1)
4869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1         (1)
4871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3         (1)
4872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4         (1)
4873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
4874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3         (2)
4875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH4         (2)
4876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO
4878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO
4879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2
4880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2         (2)
4881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
4882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO
4883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM16_CH1        (1)
4884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO
4885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2
4886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH2        (2)
4887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM20_CH4        (1)
4888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1       (2)
4889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2
4890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3       (2)
4891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4
4892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5
4893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6
4894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7
4895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8
4896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9
4897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10
4898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE3       (2)
4899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15      (1)
4900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM_OUT
4901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4 serie, parameter not available on all ADC instances: ADC1, ADC2.\n
4903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4 serie, parameter not available on all ADC instances: ADC3, ADC4, ADC5.
4904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
4906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Note: This parameter is discarded in case of SW start:
4911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *               parameter "TriggerSource" set to "LL_ADC_INJ_TRIG_SOFTWARE".
4912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank1_Channel This parameter can be one of the following values:
4918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 140


4919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
4921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
4946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
4958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
4959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank2_Channel This parameter can be one of the following values:
4960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
4961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
4962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
4963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
4964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
4965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
4966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 141


4976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
4980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
4981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
4982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
4983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
4984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
4985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
4986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
4987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
4988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
4989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
4990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
4991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
4992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
4993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
4994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
4995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
4996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
4997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
4998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
4999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
5001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank3_Channel This parameter can be one of the following values:
5002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
5004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
5005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
5006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
5007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
5008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
5022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
5023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
5024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
5025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
5026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
5027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
5028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
5029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
5030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
5031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
5032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 142


5033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
5043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank4_Channel This parameter can be one of the following values:
5044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
5046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
5047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
5048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
5049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
5050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
5064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
5065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
5066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
5067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
5068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
5069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
5070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
5071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
5072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
5073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
5074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
5085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
5086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_ConfigQueueContext(ADC_TypeDef *ADCx,
5088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t TriggerSource,
5089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t ExternalTriggerEdge,
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 143


5090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t SequencerNbRanks,
5091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t Rank1_Channel,
5092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t Rank2_Channel,
5093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t Rank3_Channel,
5094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                    uint32_t Rank4_Channel)
5095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "Rankx_Channel" with bits position    */
5097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* in register depending on literal "LL_ADC_INJ_RANK_x".                    */
5098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameters "Rankx_Channel" and "LL_ADC_INJ_RANK_x" are used with masks   */
5099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* because containing other bits reserved for other purpose.                */
5100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* If parameter "TriggerSource" is set to SW start, then parameter          */
5101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* "ExternalTriggerEdge" is discarded.                                      */
5102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register uint32_t is_trigger_not_sw = (uint32_t)((TriggerSource != LL_ADC_INJ_TRIG_SOFTWARE) ? 1U
5103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
5104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JEXTSEL |
5105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JEXTEN  |
5106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JSQ4    |
5107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JSQ3    |
5108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JSQ2    |
5109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JSQ1    |
5110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_JSQR_JL,
5111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (TriggerSource & ADC_JSQR_JEXTSEL)          |
5112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (ExternalTriggerEdge * (is_trigger_not_sw)) |
5113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (((Rank4_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (((Rank3_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (((Rank2_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (((Rank1_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              SequencerNbRanks
5118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****             );
5119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
5123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels
5126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
5127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set sampling time of the selected ADC channel
5131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Unit: ADC clock cycles.
5132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
5133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
5134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of internal channel (VrefInt, TempSensor, ...) to be
5135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         converted:
5136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         sampling time constraints must be respected (sampling time can be
5137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         adjusted in function of ADC clock frequency and sampling time
5138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         setting).
5139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet for timings values (parameters TS_vrefint,
5140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TS_temp, ...).
5141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
5142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         On this STM32 serie, ADC processing time is:
5143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
5144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
5145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
5146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 144


5147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of ADC conversion of internal channel (VrefInt,
5148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         temperature sensor, ...), a sampling time minimum value
5149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is required.
5150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet.
5151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
5153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
5155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_SetChannelSamplingTime\n
5156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_SetChannelSamplingTime\n
5157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_SetChannelSamplingTime\n
5158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_SetChannelSamplingTime\n
5159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_SetChannelSamplingTime\n
5160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_SetChannelSamplingTime\n
5161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_SetChannelSamplingTime\n
5162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_SetChannelSamplingTime\n
5163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_SetChannelSamplingTime\n
5164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_SetChannelSamplingTime\n
5165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_SetChannelSamplingTime\n
5166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_SetChannelSamplingTime\n
5167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_SetChannelSamplingTime\n
5168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_SetChannelSamplingTime\n
5169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_SetChannelSamplingTime\n
5170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_SetChannelSamplingTime\n
5171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_SetChannelSamplingTime\n
5172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_SetChannelSamplingTime\n
5173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_SetChannelSamplingTime
5174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
5178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
5179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
5180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
5181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
5182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
5196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
5197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
5198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
5199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
5200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
5201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
5202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
5203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 145


5204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
5205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
5206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
5217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SamplingTime This parameter can be one of the following values:
5218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5   (1)
5219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5
5220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
5221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5
5222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5
5223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5
5224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
5225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
5226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On some devices, ADC sampling time 2.5 ADC clock cycles
5228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             can be replaced by 3.5 ADC clock cycles.
5229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
5230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
5231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sa
5233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "SamplingTime" with bits position     */
5235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* in register and register position depending on parameter "Channel".      */
5236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameter "Channel" is used with masks because containing                */
5237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
5238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_RE
5239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
5241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
5242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
5243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get sampling time of the selected ADC channel
5247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Unit: ADC clock cycles.
5248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
5249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
5250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
5251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         On this STM32 serie, ADC processing time is:
5252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
5253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
5254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
5255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
5256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_GetChannelSamplingTime\n
5257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_GetChannelSamplingTime\n
5258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_GetChannelSamplingTime\n
5259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_GetChannelSamplingTime\n
5260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_GetChannelSamplingTime\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 146


5261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_GetChannelSamplingTime\n
5262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_GetChannelSamplingTime\n
5263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_GetChannelSamplingTime\n
5264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_GetChannelSamplingTime\n
5265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_GetChannelSamplingTime\n
5266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_GetChannelSamplingTime\n
5267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_GetChannelSamplingTime\n
5268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_GetChannelSamplingTime\n
5269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_GetChannelSamplingTime\n
5270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_GetChannelSamplingTime\n
5271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_GetChannelSamplingTime\n
5272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_GetChannelSamplingTime\n
5273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_GetChannelSamplingTime\n
5274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_GetChannelSamplingTime
5275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
5278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1                 (8)
5279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2                 (8)
5280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3                 (8)
5281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4                 (8)
5282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5                 (8)
5283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT           (7)
5297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC1   (1)
5298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR_ADC5   (5)
5299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT              (6)
5300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP1           (1)
5301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP2           (2)
5302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC2      (2)
5303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP3_ADC3      (3)
5304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP4           (5)
5305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP5           (5)
5306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VOPAMP6           (4)
5307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock 
5317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 A
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 147


5318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5   (1)
5320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5
5321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
5322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5
5323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5
5324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5
5325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
5326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
5327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On some devices, ADC sampling time 2.5 ADC clock cycles
5329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             can be replaced by 3.5 ADC clock cycles.
5330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
5331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel)
5333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SM
5335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
5337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_
5338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                     >> ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_P
5339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
5340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set mode single-ended or differential input of the selected
5344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC channel.
5345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Channel ending is on channel scope: independently of channel mapped
5346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on ADC group regular or injected.
5347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         In differential mode: Differential measurement is carried out
5348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         between the selected channel 'i' (positive input) and
5349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         channel 'i+1' (negative input). Only channel 'i' has to be
5350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         configured, channel 'i+1' is configured automatically.
5351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
5352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         available in differential mode.
5353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
5354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         not available in differential mode.
5355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some channels are internally fixed to single-ended inputs
5358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         configuration:
5359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC1: Channels 12, 15, 16, 17 and 18
5360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC2: Channels 15, 17 and 18
5361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC3: Channels 12, 16, 17 and 18            (1)
5362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC4: Channels 16, 17 and 18                (1)
5363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC5: Channels 2, 3, 4, 16, 17 and 18       (1)
5364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) ADC3/4/5 are not available on all devices, refer to device datasheet
5365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             for more details.
5366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For ADC channels configured in differential mode, both inputs
5367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         should be biased at (Vref+)/2 +/-200mV.
5368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (Vref+ is the analog voltage reference)
5369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
5371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
5372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   One or several values can be selected.
5373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_SetChannelSingleDiff
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 148


5375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be a combination of the following values:
5393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
5394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
5395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
5396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sing
5398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Bits of channels in single or differential mode are set only for         */
5400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* differential mode (for single mode, mask of bits allowed to be set is    */
5401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* shifted out of range of bits of channels in single or differential mode. */
5402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->DIFSEL,
5403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
5404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SING
5405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get mode single-ended or differential input of the selected
5409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC channel.
5410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Therefore, to ensure a channel is configured in single-ended mode,
5413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the configuration of channel itself and the channel 'i-1' must be
5414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         read back (to ensure that the selected channel channel has not been
5415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         configured in differential mode by the previous channel).
5416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
5417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         available in differential mode.
5418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
5419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         not available in differential mode.
5420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On STM32G4, some channels are internally fixed to single-ended inputs
5423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         configuration:
5424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC1: Channels 12, 15, 16, 17 and 18
5425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC2: Channels 15, 17 and 18
5426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC3: Channels 12, 16, 17 and 18            (1)
5427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC4: Channels 16, 17 and 18                (1)
5428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC5: Channels 2, 3, 4, 16, 17 and 18       (1)
5429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) ADC3/4/5 are not available on all devices, refer to device datasheet
5430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             for more details.
5431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   One or several values can be selected. In this case, the value
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 149


5432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         returned is null if all channels are in single ended-mode.
5433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_GetChannelSingleDiff
5435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Channel This parameter can be a combination of the following values:
5437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: channel in single-ended mode, else: channel in differential mode
5453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel)
5455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DIFSEL, (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)));
5457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
5461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: an
5464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
5465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog monitored channels:
5469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a single channel, multiple channels or all channels,
5470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on ADC groups regular and-or injected.
5471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Once monitored channels are selected, analog watchdog
5472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled.
5473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of need to define a single channel to monitor
5474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         with analog watchdog from sequencer channel definition,
5475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP().
5476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         instance:
5478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC resolution configured).
5483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             be selected. For example:
5488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 150


5489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             groups regular and injected).
5491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
5499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
5501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_SetAnalogWDMonitChannels\n
5502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_SetAnalogWDMonitChannels\n
5503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_SetAnalogWDMonitChannels\n
5504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_SetAnalogWDMonitChannels\n
5505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_SetAnalogWDMonitChannels\n
5506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_SetAnalogWDMonitChannels
5507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDChannelGroup This parameter can be one of the following values:
5513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
5524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
5525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
5530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
5531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
5539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
5541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 151


5546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
5548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
5554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
5569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)
5575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)
5576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ
5577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG  (0)(1)
5578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_INJ  (0)(1)
5579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC1_REG_INJ (1)
5580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG  (0)(5)
5581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_INJ  (0)(5)
5582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_ADC5_REG_INJ (5)
5583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(6)
5584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(6)
5585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (6)
5586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG          (0)(1)
5587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_INJ          (0)(1)
5588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP1_REG_INJ         (1)
5589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG          (0)(2)
5590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_INJ          (0)(2)
5591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP2_REG_INJ         (2)
5592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_REG     (0)(2)
5593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_INJ     (0)(2)
5594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC2_REG_INJ    (2)
5595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_REG     (0)(3)
5596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_INJ     (0)(3)
5597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP3_ADC3_REG_INJ    (3)
5598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG          (0)(5)
5599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_INJ          (0)(5)
5600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP4_REG_INJ         (5)
5601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_REG          (0)(5)
5602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_INJ          (0)(5)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 152


5603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP5_REG_INJ         (5)
5604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_REG          (0)(4)
5605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_INJ          (0)(4)
5606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VOPAMP6_REG_INJ         (4)
5607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (0) On STM32G4, parameter available only on analog watchdog number: AWD1.\n
5609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On STM32G4, parameter available only on ADC instance: ADC1.\n
5610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) On STM32G4, parameter available only on ADC instance: ADC2.\n
5611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) On STM32G4, parameter available only on ADC instance: ADC3.\n
5612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (4) On STM32G4, parameter available only on ADC instance: ADC4.\n
5613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (5) On STM32G4, parameter available only on ADC instance: ADC5.\n
5614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (6) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC5.\n
5615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
5616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *          -  On this STM32 serie, all ADCx are not available on all devices. Refer to device dat
5617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
5618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
5620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
5622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* in register and register position depending on parameter "AWDy".         */
5623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
5624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MA
5626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                       + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) * 
5627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
5629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
5630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              AWDChannelGroup & AWDy);
5631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC analog watchdog monitored channel.
5635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Usage of the returned channel number:
5636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
5637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
5638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
5639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
5640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
5642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           as parameter for another function.
5643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - To get the channel number in decimal format:
5644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           process the returned value with the helper macro
5645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           Applicable only when the analog watchdog is set to monitor
5647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           one channel.
5648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         instance:
5650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC resolution configured).
5655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             be selected. For example:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 153


5660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             groups regular and injected).
5663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
5671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
5673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_GetAnalogWDMonitChannels\n
5674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_GetAnalogWDMonitChannels\n
5675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_GetAnalogWDMonitChannels\n
5676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_GetAnalogWDMonitChannels\n
5677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_GetAnalogWDMonitChannels\n
5678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_GetAnalogWDMonitChannels
5679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2 (1)
5683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3 (1)
5684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) On this AWD number, monitored channel can be retrieved
5686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             if only 1 channel is programmed (or none or all channels).
5687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             This function cannot retrieve monitored channel if
5688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             multiple channels are programmed simultaneously
5689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             by bitfield.
5690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
5702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
5703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
5708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
5709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 154


5717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
5719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
5724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
5726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
5732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
5747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
5753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (0) On STM32G4, parameter available only on analog watchdog number: AWD1.
5754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy)
5756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFF
5758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MA
5759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register uint32_t AnalogWDMonitChannels = (READ_BIT(*preg, AWDy) & AWDy & ADC_AWD_CR_ALL_CHANNEL_
5761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* If "AnalogWDMonitChannels" == 0, then the selected AWD is disabled       */
5763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* (parameter value LL_ADC_AWD_DISABLE).                                    */
5764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Else, the selected AWD is enabled and is monitoring a group of channels  */
5765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* or a single channel.                                                     */
5766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   if (AnalogWDMonitChannels != 0UL)
5767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   {
5768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     if (AWDy == LL_ADC_AWD1)
5769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     {
5770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       if ((AnalogWDMonitChannels & ADC_CFGR_AWD1SGL) == 0UL)
5771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       {
5772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
5773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         AnalogWDMonitChannels = ((AnalogWDMonitChannels
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 155


5774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                   | (ADC_AWD_CR23_CHANNEL_MASK)
5775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                  )
5776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                  & (~(ADC_CFGR_AWD1CH))
5777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                 );
5778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       }
5779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       else
5780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       {
5781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         /* AWD monitoring a single channel */
5782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         AnalogWDMonitChannels = (AnalogWDMonitChannels
5783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                  | (ADC_AWD2CR_AWD2CH_0 << (AnalogWDMonitChannels >> ADC_CFGR_AWD1C
5784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                 );
5785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       }
5786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     }
5787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     else
5788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     {
5789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       if ((AnalogWDMonitChannels & ADC_AWD_CR23_CHANNEL_MASK) == ADC_AWD_CR23_CHANNEL_MASK)
5790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       {
5791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
5792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         AnalogWDMonitChannels = (ADC_AWD_CR23_CHANNEL_MASK
5793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                  | ((ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN))
5794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                 );
5795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       }
5796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       else
5797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       {
5798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         /* AWD monitoring a single channel */
5799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         /* AWD monitoring a group of channels */
5800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****         AnalogWDMonitChannels = (AnalogWDMonitChannels
5801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                  | (ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)
5802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                  | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDMonitChannels) << ADC_CF
5803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                 );
5804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****       }
5805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****     }
5806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   }
5807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return AnalogWDMonitChannels;
5809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog thresholds value of both thresholds
5813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         high and low.
5814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If value of only one threshold high or low must be set,
5815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_SetAnalogWDThresholds().
5816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
5817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
5818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
5819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         instance:
5821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC resolution configured).
5826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             be selected. For example:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 156


5831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             groups regular and injected).
5834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
5841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done on
5842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         oversampling final computation (after ratio and shift application):
5843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC data register bitfield [15:4] (12 most significant bits).
5844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_ConfigAnalogWDThresholds\n
5845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_ConfigAnalogWDThresholds\n
5846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_ConfigAnalogWDThresholds\n
5847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_ConfigAnalogWDThresholds\n
5848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_ConfigAnalogWDThresholds\n
5849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_ConfigAnalogWDThresholds
5850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdHighValue Value between Min_Data=0x000 and Max_Data=0xFFF
5856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
5857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
5858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
5860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                      uint32_t AWDThresholdLowValue)
5861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
5863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* position in register and register position depending on parameter        */
5864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* "AWDy".                                                                  */
5865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
5866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MAS
5868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
5870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_TR1_HT1 | ADC_TR1_LT1,
5871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
5872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog threshold value of threshold
5876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         high or low.
5877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If values of both thresholds high or low must be set,
5878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         use function @ref LL_ADC_ConfigAnalogWDThresholds().
5879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
5880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
5881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
5882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, there are 2 kinds of analog watchdog
5883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         instance:
5884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 157


5888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             ADC resolution configured).
5889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             be selected. For example:
5894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             groups regular and injected).
5897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *             the 2 LSB are ignored.
5903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
5904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done on
5905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         oversampling final computation (after ratio and shift application):
5906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC data register bitfield [15:4] (12 most significant bits).
5907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is not conditioned to
5908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
5909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC can be disabled, enabled with or without conversion on going
5910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either ADC groups regular or injected.
5911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_SetAnalogWDThresholds\n
5912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_SetAnalogWDThresholds\n
5913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_SetAnalogWDThresholds\n
5914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_SetAnalogWDThresholds\n
5915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_SetAnalogWDThresholds\n
5916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_SetAnalogWDThresholds
5917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
5923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
5924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
5925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdValue Value between Min_Data=0x000 and Max_Data=0xFFF
5926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
5927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThr
5929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                                                   uint32_t AWDThresholdValue)
5930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdValue" with bits         */
5932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* position in register and register position depending on parameters       */
5933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* "AWDThresholdsHighLow" and "AWDy".                                       */
5934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdValue" are used with masks because    */
5935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MAS
5937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(*preg,
5939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              AWDThresholdsHighLow,
5940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              AWDThresholdValue << ((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TR
5941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC analog watchdog threshold value of threshold high,
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 158


5945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         threshold low or raw data with ADC thresholds high and low
5946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         concatenated.
5947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If raw data with ADC thresholds high and low is retrieved,
5948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the data of each threshold high or low can be isolated
5949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         using helper macro:
5950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW().
5951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
5952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
5953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION().
5954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_GetAnalogWDThresholds\n
5955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_GetAnalogWDThresholds\n
5956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_GetAnalogWDThresholds\n
5957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_GetAnalogWDThresholds\n
5958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_GetAnalogWDThresholds\n
5959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_GetAnalogWDThresholds
5960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
5966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
5967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
5968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLDS_HIGH_LOW
5969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
5970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
5971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AW
5972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
5973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFS
5974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
5976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                              (AWDThresholdsHighLow | ADC_TR1_LT1))
5977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                     >> (((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH
5978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
5979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
5980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
5981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
5982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC analog watchdog filtering configuration
5983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
5984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
5985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
5987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *  @note  On this STM32 serie, this feature is only available on first
5988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog (AWD1)
5989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      AWDFILT        LL_ADC_SetAWDFilteringConfiguration
5990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
5991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  FilteringConfig This parameter can be one of the following values:
5994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_NONE
5995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_2SAMPLES
5996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_3SAMPLES
5997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_4SAMPLES
5998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_5SAMPLES
5999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_6SAMPLES
6000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_7SAMPLES
6001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_8SAMPLES
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 159


6002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAWDFilteringConfiguration(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t
6005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
6007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (void)(AWDy);
6008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->TR1, ADC_TR1_AWDFILT, FilteringConfig);
6009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC analog watchdog filtering configuration
6013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *  @note  On this STM32 serie, this feature is only available on first
6014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         analog watchdog (AWD1)
6015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll TR1      AWDFILT        LL_ADC_GetAWDFilteringConfiguration
6016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be:
6020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_NONE
6021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_2SAMPLES
6022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_3SAMPLES
6023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_4SAMPLES
6024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_5SAMPLES
6025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_6SAMPLES
6026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_7SAMPLES
6027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_8SAMPLES
6028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAWDFilteringConfiguration(ADC_TypeDef *ADCx, uint32_t AWDy)
6030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
6032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   (void)(AWDy);
6033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->TR1, ADC_TR1_AWDFILT));
6034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
6038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_oversampling Configuration of ADC transversal scope: over
6041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
6042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC oversampling scope: ADC groups regular and-or injected
6046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 families).
6047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
6048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
6049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
6050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
6051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
6052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (oversampler buffer reset).
6053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
6057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_SetOverSamplingScope\n
6058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_SetOverSamplingScope\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 160


6059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_SetOverSamplingScope
6060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  OvsScope This parameter can be one of the following values:
6062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
6063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
6064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
6065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
6066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
6067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
6070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
6072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC oversampling scope: ADC groups regular and-or injected
6076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 families).
6077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
6078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
6079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
6080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
6081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
6082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (oversampler buffer reset).
6083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_GetOverSamplingScope\n
6084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_GetOverSamplingScope\n
6085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_GetOverSamplingScope
6086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
6089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
6090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
6091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
6092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
6093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingScope(ADC_TypeDef *ADCx)
6095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM));
6097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC oversampling discontinuous mode (triggered mode)
6101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on the selected ADC group.
6102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
6103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
6104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           are done from 1 trigger)
6105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
6106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           needs a trigger)
6107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on group regular.
6111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, oversampling discontinuous mode
6112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (triggered mode) can be used only when oversampling is
6113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         set on group regular only and in resumed mode.
6114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_SetOverSamplingDiscont
6115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 161


6116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  OverSamplingDiscont This parameter can be one of the following values:
6117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
6118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
6119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingDiscont(ADC_TypeDef *ADCx, uint32_t OverSamplingDiscont)
6122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TROVS, OverSamplingDiscont);
6124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC oversampling discontinuous mode (triggered mode)
6128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on the selected ADC group.
6129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
6130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
6131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           are done from 1 trigger)
6132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
6133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           needs a trigger)
6134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_GetOverSamplingDiscont
6135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
6138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
6139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingDiscont(ADC_TypeDef *ADCx)
6141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_TROVS));
6143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC oversampling
6147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (impacting both ADC groups regular and injected)
6148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function set the 2 items of oversampling configuration:
6149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ratio
6150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - shift
6151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
6155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_ConfigOverSamplingRatioShift\n
6156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CFGR2    OVSR           LL_ADC_ConfigOverSamplingRatioShift
6157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Ratio This parameter can be one of the following values:
6159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
6160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
6161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
6162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
6163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
6164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
6165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
6166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
6167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Shift This parameter can be one of the following values:
6168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
6169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
6170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
6171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
6172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 162


6173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
6174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
6175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
6176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
6177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_
6180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | Ratio));
6182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC oversampling ratio
6186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *        (impacting both ADC groups regular and injected)
6187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSR           LL_ADC_GetOverSamplingRatio
6188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Ratio This parameter can be one of the following values:
6190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
6191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
6192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
6193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
6194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
6195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
6196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
6197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
6198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingRatio(ADC_TypeDef *ADCx)
6200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSR));
6202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC oversampling shift
6206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *        (impacting both ADC groups regular and injected)
6207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_GetOverSamplingShift
6208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Shift This parameter can be one of the following values:
6210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
6211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
6212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
6213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
6214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
6215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
6216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
6217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
6218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
6219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingShift(ADC_TypeDef *ADCx)
6221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSS));
6223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
6227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Multimode Configuration of ADC hierarchical scope: multim
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 163


6230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
6231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
6234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC multimode configuration to operate in independent mode
6236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
6237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
6238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         either master or slave depending on hardware.
6239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to reference manual.
6240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
6243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
6244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instance or by using helper macro
6245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
6246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_SetMultimode
6247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Multimode This parameter can be one of the following values:
6250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
6251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
6252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
6253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
6254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
6255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
6256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
6257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
6258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultimode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)
6261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DUAL, Multimode);
6263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC multimode configuration to operate in independent mode
6267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
6268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
6269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         either master or slave depending on hardware.
6270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to reference manual.
6271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_GetMultimode
6272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
6276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
6277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
6278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
6279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
6280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
6281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
6282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
6283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
6285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 164


6287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC multimode conversion data transfer: no transfer
6291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or transfer by DMA.
6292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
6293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
6294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         DMA transfer settings.
6295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
6296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
6297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Specifies the DMA requests mode:
6298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
6299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
6300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions) is reached.
6301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
6302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
6303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
6304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions).
6305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
6306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
6307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         mode non-circular:
6308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
6309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
6310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
6311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
6312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
6313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
6314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
6315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
6316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         A macro is available to get the conversion data of
6317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled
6322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or enabled without conversion on going on group regular.
6323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_SetMultiDMATransfer\n
6324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_SetMultiDMATransfer
6325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  MultiDMATransfer This parameter can be one of the following values:
6328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
6329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
6330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
6331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
6332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
6333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiDMA
6336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, MultiDMATransfer);
6338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data transfer: no transfer
6342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or transfer by DMA.
6343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 165


6344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
6345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         DMA transfer settings.
6346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
6347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
6348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Specifies the DMA requests mode:
6349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
6350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           when number of DMA data transfers (number of
6351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions) is reached.
6352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
6353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
6354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
6355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           ADC conversions).
6356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
6357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
6358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         mode non-circular:
6359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
6360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
6361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
6362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
6363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
6364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
6365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
6366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
6367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         A macro is available to get the conversion data of
6368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_GetMultiDMATransfer\n
6371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_GetMultiDMATransfer
6372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
6376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
6377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
6378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
6379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
6380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
6382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
6384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Set ADC multimode delay between 2 sampling phases.
6388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   The sampling delay range depends on ADC resolution:
6389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC resolution 12 bits can have maximum delay of 12 cycles.
6390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC resolution 10 bits can have maximum delay of 10 cycles.
6391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC resolution  8 bits can have maximum delay of  8 cycles.
6392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - ADC resolution  6 bits can have maximum delay of  6 cycles.
6393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
6396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
6397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
6398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
6399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_SetMultiTwoSamplingDelay
6400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 166


6401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  MultiTwoSamplingDelay This parameter can be one of the following values:
6403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
6404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
6405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
6406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
6407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
6408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
6409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
6410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
6411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
6412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
6413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
6414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
6415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
6416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
6417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
6418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
6419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Mul
6422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DELAY, MultiTwoSamplingDelay);
6424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC multimode delay between 2 sampling phases.
6428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_GetMultiTwoSamplingDelay
6429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
6433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
6434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
6435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
6436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
6437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
6438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
6439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
6440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
6441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
6442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
6443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
6444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *
6445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
6446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
6447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
6448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON)
6450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DELAY));
6452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
6454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
6457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 167


6458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance
6459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
6460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Put ADC instance in deep power down state.
6464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
6465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
6466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
6467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
6468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_EnableDeepPowerDown
6472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableDeepPowerDown(ADC_TypeDef *ADCx)
6476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_DEEPPWD);
6483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Disable ADC deep power down mode.
6487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
6488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
6489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
6490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
6491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
6495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
6499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
6504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get the selected ADC instance deep power down state.
6508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
6509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: deep power down is disabled, 1: deep power down is enabled.
6511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
6513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 168


6515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Enable ADC instance internal voltage regulator.
6519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, after ADC internal voltage regulator enable,
6520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a delay for ADC internal voltage regulator stabilization
6521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is required before performing a ADC calibration or ADC enable.
6522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet, parameter tADCVREG_STUP.
6523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_INTERNAL_REGUL_STAB_US.
6524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
6528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
6532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADVREGEN);
6539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Disable ADC internal voltage regulator.
6543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
6547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
6551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
6553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get the selected ADC instance internal voltage regulator state.
6557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
6558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
6560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
6562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
6564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Enable the selected ADC instance.
6568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, after ADC enable, a delay for
6569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC internal analog stabilization is required before performing a
6570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC conversion start.
6571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to device datasheet, parameter tSTAB.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 169


6572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC
6573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
6574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
6575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled and ADC internal voltage regulator enabled.
6578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADEN           LL_ADC_Enable
6579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
6583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADEN);
6590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Disable the selected ADC instance.
6594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be not disabled. Must be enabled without conversion on going
6597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         on either groups regular or injected.
6598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADDIS          LL_ADC_Disable
6599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
6603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADDIS);
6610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get the selected ADC instance enable state.
6614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC
6615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
6616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
6617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADEN           LL_ADC_IsEnabled
6618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: ADC is disabled, 1: ADC is enabled.
6620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
6622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
6624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get the selected ADC instance disable state.
6628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 170


6629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: no ADC disable command on going.
6631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
6633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
6635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Start ADC calibration in the mode single-ended
6639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
6640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, a minimum number of ADC clock cycles
6641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         are required between ADC end of calibration and ADC enable.
6642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES.
6643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with differential mode available:
6644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         Calibration of offset is specific to each of
6645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         single-ended and differential modes
6646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (calibration run must be performed for each of these
6647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
6648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         requires their calibration).
6649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be ADC disabled.
6652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADCAL          LL_ADC_StartCalibration\n
6653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CR       ADCALDIF       LL_ADC_StartCalibration
6654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
6656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
6657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
6658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
6661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
6667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
6668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC calibration state.
6672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
6673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: calibration complete, 1: calibration in progress.
6675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
6677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
6679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
6683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Group_Regular Operation on ADC hierarchical scope: group regu
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 171


6686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
6687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Start ADC group regular conversion.
6691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, this function is relevant for both
6692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal trigger (SW start) and external trigger:
6693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - If ADC trigger has been set to software start, ADC conversion
6694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           starts immediately.
6695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - If ADC trigger has been set to external trigger, ADC conversion
6696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           will start at next trigger event (on the selected trigger edge)
6697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           following the ADC start conversion command.
6698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
6701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
6702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
6704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
6708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADSTART);
6715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Stop ADC group regular conversion.
6719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled with conversion on going on group regular,
6722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
6724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
6728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_ADSTP);
6735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion state.
6739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
6740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: no conversion is on going on ADC group regular.
6742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 172


6743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
6744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
6746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular command of conversion stop state
6750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       ADSTP          LL_ADC_REG_IsStopConversionOngoing
6751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: no command of conversion stop is on going on ADC group regular.
6753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(ADC_TypeDef *ADCx)
6755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP)) ? 1UL : 0UL);
6757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Start ADC sampling phase for sampling time trigger mode
6761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function is relevant only when
6762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED has been set
6763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           using @ref LL_ADC_REG_SetSamplingMode
6764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_TRIG_SOFTWARE is used as trigger source
6765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
6768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
6769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    SWTRIG         LL_ADC_REG_StartSamplingPhase
6771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StartSamplingPhase(ADC_TypeDef *ADCx)
6775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   SET_BIT(ADCx->CFGR2, ADC_CFGR2_SWTRIG);
6777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Stop ADC sampling phase for sampling time trigger mode and start conversion
6781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   This function is relevant only when
6782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED has been set
6783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           using @ref LL_ADC_REG_SetSamplingMode
6784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_TRIG_SOFTWARE is used as trigger source
6785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - @ref LL_ADC_REG_StartSamplingPhase has been called to start
6786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           the sampling phase
6787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
6790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
6791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CFGR2    SWTRIG         LL_ADC_REG_StopSamplingPhase
6793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StopSamplingPhase(ADC_TypeDef *ADCx)
6797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   CLEAR_BIT(ADCx->CFGR2, ADC_CFGR2_SWTRIG);
6799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 173


6800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         all ADC configurations: all ADC resolutions and
6804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         all oversampling increased data width (for devices
6805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         with feature oversampling).
6806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData32
6807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
6809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(ADC_TypeDef *ADCx)
6811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 12 bits.
6818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
6820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
6822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
6824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
6826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 10 bits.
6833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
6835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData10
6837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
6839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(ADC_TypeDef *ADCx)
6841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 8 bits.
6848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
6850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData8
6852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
6854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)
6856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 174


6857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
6862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 6 bits.
6863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
6864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
6865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
6866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData6
6867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x3F
6869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx)
6871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
6873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
6876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data of ADC master, ADC slave
6878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         or raw data with ADC master and slave concatenated.
6879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   If raw data with ADC master and slave concatenated is retrieved,
6880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         a macro is available to get the conversion data of
6881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (however this macro is mainly intended for multimode
6884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         transfer by DMA, because this function can do the same
6885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         by getting multimode conversion data of ADC master or ADC slave
6886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         separately).
6887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CDR      RDATA_MST      LL_ADC_REG_ReadMultiConversionData32\n
6888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_REG_ReadMultiConversionData32
6889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ConversionData This parameter can be one of the following values:
6892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
6893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
6894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER_SLAVE
6895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
6896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_ReadMultiConversionData32(ADC_Common_TypeDef *ADCxy_COMMON, uin
6898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CDR,
6900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                              ConversionData)
6901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                     >> (POSITION_VAL(ConversionData) & 0x1FUL)
6902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
6903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
6905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
6908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Group_Injected Operation on ADC hierarchical scope: group inj
6911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
6912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 175


6914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Start ADC group injected conversion.
6916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, this function is relevant for both
6917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         internal trigger (SW start) and external trigger:
6918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - If ADC trigger has been set to software start, ADC conversion
6919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           starts immediately.
6920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         - If ADC trigger has been set to external trigger, ADC conversion
6921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           will start at next trigger event (on the selected trigger edge)
6922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *           following the ADC start conversion command.
6923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group injected,
6926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without conversion stop command on going on group injected,
6927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       JADSTART       LL_ADC_INJ_StartConversion
6929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_StartConversion(ADC_TypeDef *ADCx)
6933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
 177              		.loc 3 6933 1
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 8
 180              		@ frame_needed = 1, uses_anonymous_args = 0
 181              		@ link register save eliminated.
 182 0000 80B4     		push	{r7}
 183              	.LCFI8:
 184              		.cfi_def_cfa_offset 4
 185              		.cfi_offset 7, -4
 186 0002 83B0     		sub	sp, sp, #12
 187              	.LCFI9:
 188              		.cfi_def_cfa_offset 16
 189 0004 00AF     		add	r7, sp, #0
 190              	.LCFI10:
 191              		.cfi_def_cfa_register 7
 192 0006 7860     		str	r0, [r7, #4]
6934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
 193              		.loc 3 6937 3
 194 0008 7B68     		ldr	r3, [r7, #4]
 195 000a 9B68     		ldr	r3, [r3, #8]
 196 000c 23F00043 		bic	r3, r3, #-2147483648
 197 0010 23F03F03 		bic	r3, r3, #63
 198 0014 43F00802 		orr	r2, r3, #8
 199 0018 7B68     		ldr	r3, [r7, #4]
 200 001a 9A60     		str	r2, [r3, #8]
6938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_JADSTART);
6940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
 201              		.loc 3 6940 1
 202 001c 00BF     		nop
 203 001e 0C37     		adds	r7, r7, #12
 204              	.LCFI11:
 205              		.cfi_def_cfa_offset 4
 206 0020 BD46     		mov	sp, r7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 176


 207              	.LCFI12:
 208              		.cfi_def_cfa_register 13
 209              		@ sp needed
 210 0022 5DF8047B 		ldr	r7, [sp], #4
 211              	.LCFI13:
 212              		.cfi_restore 7
 213              		.cfi_def_cfa_offset 0
 214 0026 7047     		bx	lr
 215              		.cfi_endproc
 216              	.LFE239:
 218              		.section	.text.LL_ADC_ClearFlag_JEOS,"ax",%progbits
 219              		.align	1
 220              		.syntax unified
 221              		.thumb
 222              		.thumb_func
 223              		.fpu fpv4-sp-d16
 225              	LL_ADC_ClearFlag_JEOS:
 226              	.LFB265:
6941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Stop ADC group injected conversion.
6944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, setting of this feature is conditioned to
6945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC state:
6946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC must be enabled with conversion on going on group injected,
6947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         without ADC disable command on going.
6948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
6949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
6951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
6953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****              ADC_CR_JADSTP);
6960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion state.
6964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
6965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: no conversion is on going on ADC group injected.
6967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
6969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
6971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected command of conversion stop state
6975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll CR       JADSTP         LL_ADC_INJ_IsStopConversionOngoing
6976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval 0: no command of conversion stop is on going on ADC group injected.
6978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
6979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsStopConversionOngoing(ADC_TypeDef *ADCx)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 177


6980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
6981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_JADSTP) == (ADC_CR_JADSTP)) ? 1UL : 0UL);
6982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
6983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
6984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
6985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
6986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         all ADC configurations: all ADC resolutions and
6987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         all oversampling increased data width (for devices
6988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         with feature oversampling).
6989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData32\n
6990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData32\n
6991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData32\n
6992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData32
6993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
6994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
6995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
6996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
6997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
6998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
6999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
7000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_ReadConversionData32(ADC_TypeDef *ADCx, uint32_t Rank)
7002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
7006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                              ADC_JDR1_JDATA)
7007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
7008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 12 bits.
7013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
7015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData12\n
7017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData12\n
7018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData12\n
7019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData12
7020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
7027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData12(ADC_TypeDef *ADCx, uint32_t Rank)
7029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(*preg,
7033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                              ADC_JDR1_JDATA)
7034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
7035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 178


7037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 10 bits.
7040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
7042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData10\n
7044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData10\n
7045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData10\n
7046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData10
7047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
7054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData10(ADC_TypeDef *ADCx, uint32_t Rank)
7056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint16_t)(READ_BIT(*preg,
7060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                              ADC_JDR1_JDATA)
7061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                    );
7062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 8 bits.
7067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
7069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData8\n
7071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData8\n
7072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData8\n
7073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData8
7074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
7081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData8(ADC_TypeDef *ADCx, uint32_t Rank)
7083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(*preg,
7087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                             ADC_JDR1_JDATA)
7088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                   );
7089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get ADC group injected conversion data, range fit for
7093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         ADC resolution 6 bits.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 179


7094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         can increase data width, function for extended range
7096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
7097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData6\n
7098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData6\n
7099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData6\n
7100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData6
7101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
7103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
7104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
7105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
7106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
7107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x3F
7108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData6(ADC_TypeDef *ADCx, uint32_t Rank)
7110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOF
7112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return (uint8_t)(READ_BIT(*preg,
7114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                             ADC_JDR1_JDATA)
7115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****                   );
7116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @}
7120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /** @defgroup ADC_LL_EF_FLAG_Management ADC flag management
7123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @{
7124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC ready.
7128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC
7129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
7130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
7131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
7132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
7136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
7138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group regular end of unitary conversion.
7142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
7143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
7147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
7149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 180


7151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group regular end of sequence conversions.
7153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOS            LL_ADC_IsActiveFlag_EOS
7154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx)
7158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL);
7160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group regular overrun.
7164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      OVR            LL_ADC_IsActiveFlag_OVR
7165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(ADC_TypeDef *ADCx)
7169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR)) ? 1UL : 0UL);
7171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group regular end of sampling phase.
7175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOSMP          LL_ADC_IsActiveFlag_EOSMP
7176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOSMP(ADC_TypeDef *ADCx)
7180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP)) ? 1UL : 0UL);
7182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group injected end of unitary conversion.
7186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JEOC           LL_ADC_IsActiveFlag_JEOC
7187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOC(ADC_TypeDef *ADCx)
7191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JEOC) == (LL_ADC_FLAG_JEOC)) ? 1UL : 0UL);
7193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group injected end of sequence conversions.
7197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JEOS           LL_ADC_IsActiveFlag_JEOS
7198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOS(ADC_TypeDef *ADCx)
7202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS)) ? 1UL : 0UL);
7204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC group injected contexts queue overflow.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 181


7208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JQOVF          LL_ADC_IsActiveFlag_JQOVF
7209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JQOVF(ADC_TypeDef *ADCx)
7213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JQOVF) == (LL_ADC_FLAG_JQOVF)) ? 1UL : 0UL);
7215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC analog watchdog 1 flag
7219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      AWD1           LL_ADC_IsActiveFlag_AWD1
7220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(ADC_TypeDef *ADCx)
7224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1)) ? 1UL : 0UL);
7226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC analog watchdog 2.
7230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      AWD2           LL_ADC_IsActiveFlag_AWD2
7231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD2(ADC_TypeDef *ADCx)
7235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD2) == (LL_ADC_FLAG_AWD2)) ? 1UL : 0UL);
7237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Get flag ADC analog watchdog 3.
7241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      AWD3           LL_ADC_IsActiveFlag_AWD3
7242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval State of bit (1 or 0).
7244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD3(ADC_TypeDef *ADCx)
7246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD3) == (LL_ADC_FLAG_AWD3)) ? 1UL : 0UL);
7248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC ready.
7252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @note   On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC
7253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
7254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
7255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      ADRDY          LL_ADC_ClearFlag_ADRDY
7256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)
7260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_ADRDY);
7262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 182


7265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular end of unitary conversion.
7266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
7267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
7271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
7273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular end of sequence conversions.
7277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
7278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
7282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
7284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular overrun.
7288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      OVR            LL_ADC_ClearFlag_OVR
7289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)
7293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_OVR);
7295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group regular end of sampling phase.
7299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      EOSMP          LL_ADC_ClearFlag_EOSMP
7300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_EOSMP(ADC_TypeDef *ADCx)
7304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOSMP);
7306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group injected end of unitary conversion.
7310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JEOC           LL_ADC_ClearFlag_JEOC
7311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_JEOC(ADC_TypeDef *ADCx)
7315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
7316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
7317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
7318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** 
7319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** /**
7320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @brief  Clear flag ADC group injected end of sequence conversions.
7321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @rmtoll ISR      JEOS           LL_ADC_ClearFlag_JEOS
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 183


7322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @param  ADCx ADC instance
7323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   * @retval None
7324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   */
7325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ClearFlag_JEOS(ADC_TypeDef *ADCx)
7326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** {
 227              		.loc 3 7326 1
 228              		.cfi_startproc
 229              		@ args = 0, pretend = 0, frame = 8
 230              		@ frame_needed = 1, uses_anonymous_args = 0
 231              		@ link register save eliminated.
 232 0000 80B4     		push	{r7}
 233              	.LCFI14:
 234              		.cfi_def_cfa_offset 4
 235              		.cfi_offset 7, -4
 236 0002 83B0     		sub	sp, sp, #12
 237              	.LCFI15:
 238              		.cfi_def_cfa_offset 16
 239 0004 00AF     		add	r7, sp, #0
 240              	.LCFI16:
 241              		.cfi_def_cfa_register 7
 242 0006 7860     		str	r0, [r7, #4]
7327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h ****   WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 243              		.loc 3 7327 3
 244 0008 7B68     		ldr	r3, [r7, #4]
 245 000a 4022     		movs	r2, #64
 246 000c 1A60     		str	r2, [r3]
7328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_adc.h **** }
 247              		.loc 3 7328 1
 248 000e 00BF     		nop
 249 0010 0C37     		adds	r7, r7, #12
 250              	.LCFI17:
 251              		.cfi_def_cfa_offset 4
 252 0012 BD46     		mov	sp, r7
 253              	.LCFI18:
 254              		.cfi_def_cfa_register 13
 255              		@ sp needed
 256 0014 5DF8047B 		ldr	r7, [sp], #4
 257              	.LCFI19:
 258              		.cfi_restore 7
 259              		.cfi_def_cfa_offset 0
 260 0018 7047     		bx	lr
 261              		.cfi_endproc
 262              	.LFE265:
 264              		.section	.rodata.REG_OFFSET_TAB_TIMER,"a"
 265              		.align	2
 268              	REG_OFFSET_TAB_TIMER:
 269 0000 0000     		.short	0
 270 0002 8000     		.short	128
 271 0004 0001     		.short	256
 272 0006 8001     		.short	384
 273 0008 0002     		.short	512
 274 000a 8002     		.short	640
 275 000c 0003     		.short	768
 276              		.section	.rodata.REG_OFFSET_TAB_ADCER,"a"
 277              		.align	2
 280              	REG_OFFSET_TAB_ADCER:
 281 0000 00       		.byte	0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 184


 282 0001 04       		.byte	4
 283 0002 08       		.byte	8
 284 0003 0C       		.byte	12
 285 0004 3C       		.byte	60
 286 0005 3C       		.byte	60
 287 0006 3C       		.byte	60
 288 0007 3C       		.byte	60
 289 0008 3C       		.byte	60
 290 0009 3C       		.byte	60
 291              		.section	.rodata.REG_OFFSET_TAB_ADCUR,"a"
 292              		.align	2
 295              	REG_OFFSET_TAB_ADCUR:
 296 0000 00       		.byte	0
 297 0001 00       		.byte	0
 298 0002 00       		.byte	0
 299 0003 00       		.byte	0
 300 0004 7C       		.byte	124
 301 0005 7C       		.byte	124
 302 0006 7C       		.byte	124
 303 0007 7C       		.byte	124
 304 0008 7C       		.byte	124
 305 0009 7C       		.byte	124
 306              		.section	.rodata.REG_SHIFT_TAB_ADCER,"a"
 307              		.align	2
 310              	REG_SHIFT_TAB_ADCER:
 311 0000 00       		.byte	0
 312 0001 00       		.byte	0
 313 0002 00       		.byte	0
 314 0003 00       		.byte	0
 315 0004 00       		.byte	0
 316 0005 05       		.byte	5
 317 0006 0A       		.byte	10
 318 0007 10       		.byte	16
 319 0008 15       		.byte	21
 320 0009 1A       		.byte	26
 321              		.section	.rodata.REG_SHIFT_TAB_ADCUR,"a"
 322              		.align	2
 325              	REG_SHIFT_TAB_ADCUR:
 326 0000 10       		.byte	16
 327 0001 13       		.byte	19
 328 0002 16       		.byte	22
 329 0003 19       		.byte	25
 330 0004 00       		.byte	0
 331 0005 04       		.byte	4
 332 0006 08       		.byte	8
 333 0007 0C       		.byte	12
 334 0008 10       		.byte	16
 335 0009 14       		.byte	20
 336              		.section	.rodata.REG_MASK_TAB_ADCER,"a"
 337              		.align	2
 340              	REG_MASK_TAB_ADCER:
 341 0000 FFFFFFFF 		.word	-1
 342 0004 FFFFFFFF 		.word	-1
 343 0008 FFFFFFFF 		.word	-1
 344 000c FFFFFFFF 		.word	-1
 345 0010 1F000000 		.word	31
 346 0014 E0030000 		.word	992
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 185


 347 0018 007C0000 		.word	31744
 348 001c 00001F00 		.word	2031616
 349 0020 0000E003 		.word	65011712
 350 0024 0000007C 		.word	2080374784
 351              		.section	.rodata.REG_MASK_TAB_ADCUR,"a"
 352              		.align	2
 355              	REG_MASK_TAB_ADCUR:
 356 0000 00000700 		.word	458752
 357 0004 00003800 		.word	3670016
 358 0008 0000C001 		.word	29360128
 359 000c 0000000E 		.word	234881024
 360 0010 07000000 		.word	7
 361 0014 70000000 		.word	112
 362 0018 00070000 		.word	1792
 363 001c 00700000 		.word	28672
 364 0020 00000700 		.word	458752
 365 0024 00007000 		.word	7340032
 366              		.section	.rodata.REG_OFFSET_TAB_ADCPSx,"a"
 367              		.align	2
 370              	REG_OFFSET_TAB_ADCPSx:
 371 0000 00       		.byte	0
 372 0001 06       		.byte	6
 373 0002 0C       		.byte	12
 374 0003 12       		.byte	18
 375 0004 18       		.byte	24
 376 0005 20       		.byte	32
 377 0006 26       		.byte	38
 378 0007 2C       		.byte	44
 379 0008 32       		.byte	50
 380 0009 38       		.byte	56
 381              		.section	.rodata.REG_OFFSET_TAB_SETxR,"a"
 382              		.align	2
 385              	REG_OFFSET_TAB_SETxR:
 386 0000 0000     		.short	0
 387 0002 0800     		.short	8
 388 0004 8000     		.short	128
 389 0006 8800     		.short	136
 390 0008 0001     		.short	256
 391 000a 0801     		.short	264
 392 000c 8001     		.short	384
 393 000e 8801     		.short	392
 394 0010 0002     		.short	512
 395 0012 0802     		.short	520
 396 0014 8002     		.short	640
 397 0016 8802     		.short	648
 398              		.section	.rodata.REG_OFFSET_TAB_OUTxR,"a"
 399              		.align	2
 402              	REG_OFFSET_TAB_OUTxR:
 403 0000 0000     		.short	0
 404 0002 0000     		.short	0
 405 0004 8000     		.short	128
 406 0006 8000     		.short	128
 407 0008 0001     		.short	256
 408 000a 0001     		.short	256
 409 000c 8001     		.short	384
 410 000e 8001     		.short	384
 411 0010 0002     		.short	512
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 186


 412 0012 0002     		.short	512
 413 0014 8002     		.short	640
 414 0016 8002     		.short	640
 415              		.section	.rodata.REG_OFFSET_TAB_EECR,"a"
 416              		.align	2
 419              	REG_OFFSET_TAB_EECR:
 420 0000 00       		.byte	0
 421 0001 00       		.byte	0
 422 0002 00       		.byte	0
 423 0003 00       		.byte	0
 424 0004 00       		.byte	0
 425 0005 04       		.byte	4
 426 0006 04       		.byte	4
 427 0007 04       		.byte	4
 428 0008 04       		.byte	4
 429 0009 04       		.byte	4
 430              		.section	.rodata.REG_OFFSET_TAB_FLTINR,"a"
 431              		.align	2
 434              	REG_OFFSET_TAB_FLTINR:
 435 0000 00       		.byte	0
 436 0001 00       		.byte	0
 437 0002 00       		.byte	0
 438 0003 00       		.byte	0
 439 0004 04       		.byte	4
 440 0005 04       		.byte	4
 441              		.section	.rodata.REG_MASK_TAB_UPDATETRIG,"a"
 442              		.align	2
 445              	REG_MASK_TAB_UPDATETRIG:
 446 0000 00000020 		.word	536870912
 447 0004 0000FF01 		.word	33488896
 448 0008 0000FF01 		.word	33488896
 449 000c 0000FF01 		.word	33488896
 450 0010 0000FF01 		.word	33488896
 451 0014 0000FF01 		.word	33488896
 452 0018 0000FF01 		.word	33488896
 453 001c 0000FF01 		.word	33488896
 454              		.section	.rodata.REG_SHIFT_TAB_UPDATETRIG,"a"
 455              		.align	2
 458              	REG_SHIFT_TAB_UPDATETRIG:
 459 0000 0C       		.byte	12
 460 0001 00       		.byte	0
 461 0002 00       		.byte	0
 462 0003 00       		.byte	0
 463 0004 00       		.byte	0
 464 0005 00       		.byte	0
 465 0006 00       		.byte	0
 466              		.section	.rodata.REG_SHIFT_TAB_EExSRC,"a"
 467              		.align	2
 470              	REG_SHIFT_TAB_EExSRC:
 471 0000 00       		.byte	0
 472 0001 06       		.byte	6
 473 0002 0C       		.byte	12
 474 0003 12       		.byte	18
 475 0004 18       		.byte	24
 476 0005 00       		.byte	0
 477 0006 06       		.byte	6
 478 0007 0C       		.byte	12
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 187


 479 0008 12       		.byte	18
 480 0009 18       		.byte	24
 481              		.section	.rodata.REG_MASK_TAB_UPDATEGATING,"a"
 482              		.align	2
 485              	REG_MASK_TAB_UPDATEGATING:
 486 0000 000000C0 		.word	-1073741824
 487 0004 000000F0 		.word	-268435456
 488 0008 000000F0 		.word	-268435456
 489 000c 000000F0 		.word	-268435456
 490 0010 000000F0 		.word	-268435456
 491 0014 000000F0 		.word	-268435456
 492 0018 000000F0 		.word	-268435456
 493              		.section	.rodata.REG_SHIFT_TAB_UPDATEGATING,"a"
 494              		.align	2
 497              	REG_SHIFT_TAB_UPDATEGATING:
 498 0000 02       		.byte	2
 499 0001 00       		.byte	0
 500 0002 00       		.byte	0
 501 0003 00       		.byte	0
 502 0004 00       		.byte	0
 503 0005 00       		.byte	0
 504 0006 00       		.byte	0
 505              		.section	.rodata.REG_SHIFT_TAB_OUTxR,"a"
 506              		.align	2
 509              	REG_SHIFT_TAB_OUTxR:
 510 0000 00       		.byte	0
 511 0001 10       		.byte	16
 512 0002 00       		.byte	0
 513 0003 10       		.byte	16
 514 0004 00       		.byte	0
 515 0005 10       		.byte	16
 516 0006 00       		.byte	0
 517 0007 10       		.byte	16
 518 0008 00       		.byte	0
 519 0009 10       		.byte	16
 520 000a 00       		.byte	0
 521 000b 10       		.byte	16
 522              		.section	.rodata.REG_SHIFT_TAB_OxSTAT,"a"
 523              		.align	2
 526              	REG_SHIFT_TAB_OxSTAT:
 527 0000 00       		.byte	0
 528 0001 01       		.byte	1
 529 0002 00       		.byte	0
 530 0003 01       		.byte	1
 531 0004 00       		.byte	0
 532 0005 01       		.byte	1
 533 0006 00       		.byte	0
 534 0007 01       		.byte	1
 535 0008 00       		.byte	0
 536 0009 01       		.byte	1
 537 000a 00       		.byte	0
 538 000b 01       		.byte	1
 539              		.section	.rodata.REG_SHIFT_TAB_FLTxE,"a"
 540              		.align	2
 543              	REG_SHIFT_TAB_FLTxE:
 544 0000 00       		.byte	0
 545 0001 08       		.byte	8
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 188


 546 0002 10       		.byte	16
 547 0003 18       		.byte	24
 548 0004 00       		.byte	0
 549 0005 08       		.byte	8
 550              		.section	.rodata.REG_SHIFT_TAB_FLTxF,"a"
 551              		.align	2
 554              	REG_SHIFT_TAB_FLTxF:
 555 0000 00       		.byte	0
 556 0001 08       		.byte	8
 557 0002 10       		.byte	16
 558 0003 18       		.byte	24
 559 0004 20       		.byte	32
 560 0005 28       		.byte	40
 561              		.section	.rodata.REG_SHIFT_TAB_FLTx,"a"
 562              		.align	2
 565              	REG_SHIFT_TAB_FLTx:
 566 0000 00       		.byte	0
 567 0001 01       		.byte	1
 568 0002 02       		.byte	2
 569 0003 03       		.byte	3
 570 0004 04       		.byte	4
 571 0005 05       		.byte	5
 572              		.section	.rodata.REG_SHIFT_TAB_INTLVD,"a"
 573              		.align	2
 576              	REG_SHIFT_TAB_INTLVD:
 577 0000 00       		.byte	0
 578 0001 01       		.byte	1
 579 0002 01       		.byte	1
 580 0003 01       		.byte	1
 581 0004 01       		.byte	1
 582 0005 01       		.byte	1
 583 0006 01       		.byte	1
 584              		.section	.rodata.REG_MASK_TAB_INTLVD,"a"
 585              		.align	2
 588              	REG_MASK_TAB_INTLVD:
 589 0000 E0000000 		.word	224
 590 0004 A0010000 		.word	416
 591 0008 A0010000 		.word	416
 592 000c A0010000 		.word	416
 593 0010 A0010000 		.word	416
 594 0014 A0010000 		.word	416
 595 0018 A0010000 		.word	416
 596              		.section	.rodata.REG_SHIFT_TAB_CPT,"a"
 597              		.align	2
 600              	REG_SHIFT_TAB_CPT:
 601 0000 0C       		.byte	12
 602 0001 10       		.byte	16
 603 0002 14       		.byte	20
 604 0003 18       		.byte	24
 605 0004 1C       		.byte	28
 606 0005 20       		.byte	32
 607              		.section	.rodata.REG_MASK_TAB_CPT,"a"
 608              		.align	2
 611              	REG_MASK_TAB_CPT:
 612 0000 0000FFFF 		.word	-65536
 613 0004 00F0F0FF 		.word	-987136
 614 0008 00F00FFF 		.word	-15732736
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 189


 615 000c 00F0FFF0 		.word	-251662336
 616 0010 00F0FF0F 		.word	268431360
 617 0014 00F0FFFF 		.word	-4096
 618              		.section	.text.LL_HRTIM_EnableOutput,"ax",%progbits
 619              		.align	1
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 623              		.fpu fpv4-sp-d16
 625              	LL_HRTIM_EnableOutput:
 626              	.LFB339:
 627              		.file 4 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @file    stm32g4xx_ll_hrtim.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief   Header file of HRTIM LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #ifndef STM32G4xx_LL_HRTIM_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define STM32G4xx_LL_HRTIM_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #if defined (HRTIM1)
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL HRTIM
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_Private_Variables HRTIM Private Variables
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 190


  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint16_t REG_OFFSET_TAB_TIMER[] =
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,   /* 0: MASTER  */
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x80U,   /* 1: TIMER A */
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x100U,  /* 2: TIMER B */
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x180U,  /* 3: TIMER C */
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x200U,  /* 4: TIMER D */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x280U,  /* 5: TIMER E */
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x300U,  /* 6: TIMER F */
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_OFFSET_TAB_ADCER[] =
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,    /* LL_HRTIM_ADCTRIG_1:  HRTIM_ADC1R */
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U,    /* LL_HRTIM_ADCTRIG_2:  HRTIM_ADC2R */
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x08U,    /* LL_HRTIM_ADCTRIG_3:  HRTIM_ADC3R */
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x0CU,    /* LL_HRTIM_ADCTRIG_4:  HRTIM_ADC4R */
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x3CU,    /* LL_HRTIM_ADCTRIG_5:  HRTIM_ADCER */
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x3CU,    /* LL_HRTIM_ADCTRIG_6:  HRTIM_ADCER */
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x3CU,    /* LL_HRTIM_ADCTRIG_7:  HRTIM_ADCER */
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x3CU,    /* LL_HRTIM_ADCTRIG_8:  HRTIM_ADCER */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x3CU,    /* LL_HRTIM_ADCTRIG_9:  HRTIM_ADCER */
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x3CU,    /* LL_HRTIM_ADCTRIG_10: HRTIM_ADCER */
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_OFFSET_TAB_ADCUR[] =
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,    /* LL_HRTIM_ADCTRIG_1:  HRTIM_CR1   */
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,    /* LL_HRTIM_ADCTRIG_2:  HRTIM_CR1   */
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,    /* LL_HRTIM_ADCTRIG_3:  HRTIM_CR1   */
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,    /* LL_HRTIM_ADCTRIG_4:  HRTIM_CR1   */
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7CU,    /* LL_HRTIM_ADCTRIG_5:  HRTIM_ADCUR */
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7CU,    /* LL_HRTIM_ADCTRIG_6:  HRTIM_ADCUR */
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7CU,    /* LL_HRTIM_ADCTRIG_7:  HRTIM_ADCUR */
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7CU,    /* LL_HRTIM_ADCTRIG_8:  HRTIM_ADCUR */
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7CU,    /* LL_HRTIM_ADCTRIG_9:  HRTIM_ADCUR */
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7CU,    /* LL_HRTIM_ADCTRIG_10: HRTIM_ADCUR */
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_ADCER[] =
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,   /* LL_HRTIM_ADCTRIG_1  */
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,   /* LL_HRTIM_ADCTRIG_2  */
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,   /* LL_HRTIM_ADCTRIG_3  */
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,   /* LL_HRTIM_ADCTRIG_4  */
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,   /* LL_HRTIM_ADCTRIG_5  */
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   5,   /* LL_HRTIM_ADCTRIG_6  */
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   10,  /* LL_HRTIM_ADCTRIG_7  */
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16,  /* LL_HRTIM_ADCTRIG_8  */
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   21,  /* LL_HRTIM_ADCTRIG_9  */
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   26   /* LL_HRTIM_ADCTRIG_10 */
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_ADCUR[] =
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16,   /* LL_HRTIM_ADCTRIG_1  */
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   19,   /* LL_HRTIM_ADCTRIG_2  */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 191


 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   22,   /* LL_HRTIM_ADCTRIG_3  */
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   25,   /* LL_HRTIM_ADCTRIG_4  */
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,    /* LL_HRTIM_ADCTRIG_5  */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   4,    /* LL_HRTIM_ADCTRIG_6  */
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   8,    /* LL_HRTIM_ADCTRIG_7  */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   12,   /* LL_HRTIM_ADCTRIG_8  */
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16,   /* LL_HRTIM_ADCTRIG_9  */
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   20    /* LL_HRTIM_ADCTRIG_10 */
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint32_t REG_MASK_TAB_ADCER[] =
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFFFFFFFU,   /* LL_HRTIM_ADCTRIG_1  */
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFFFFFFFU,   /* LL_HRTIM_ADCTRIG_2  */
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFFFFFFFU,   /* LL_HRTIM_ADCTRIG_3  */
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFFFFFFFU,   /* LL_HRTIM_ADCTRIG_4  */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x0000001FU,   /* LL_HRTIM_ADCTRIG_5  */
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000003E0U,   /* LL_HRTIM_ADCTRIG_6  */
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00007C00U,   /* LL_HRTIM_ADCTRIG_7  */
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x001F0000U,   /* LL_HRTIM_ADCTRIG_8  */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x03E00000U,   /* LL_HRTIM_ADCTRIG_9  */
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x7C000000U    /* LL_HRTIM_ADCTRIG_10 */
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint32_t REG_MASK_TAB_ADCUR[] =
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00070000U,   /* LL_HRTIM_ADCTRIG_1  */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00380000U,   /* LL_HRTIM_ADCTRIG_2  */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01C00000U,   /* LL_HRTIM_ADCTRIG_3  */
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x0E000000U,   /* LL_HRTIM_ADCTRIG_4  */
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00000007U,   /* LL_HRTIM_ADCTRIG_5  */
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00000070U,   /* LL_HRTIM_ADCTRIG_6  */
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00000700U,   /* LL_HRTIM_ADCTRIG_7  */
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00007000U,   /* LL_HRTIM_ADCTRIG_8  */
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00070000U,   /* LL_HRTIM_ADCTRIG_9  */
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00700000U    /* LL_HRTIM_ADCTRIG_10 */
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_OFFSET_TAB_ADCPSx[] =
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,    /* 0: HRTIM_ADC1R  */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   6U,    /* 1: HRTIM_ADC2R  */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   12U,   /* 2: HRTIM_ADC3R  */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   18U,   /* 3: HRTIM_ADC4R  */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   24U,   /* 4: HRTIM_ADC5R  */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   32U,   /* 5: HRTIM_ADC6R  */
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   38U,   /* 6: HRTIM_ADC7R  */
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   44U,   /* 7: HRTIM_ADC8R  */
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   50U,   /* 8: HRTIM_ADC9R  */
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   56U    /* 9: HRTIM_ADC10R */
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint16_t REG_OFFSET_TAB_SETxR[] =
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,   /* 0: TA1 */
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x08U,   /* 1: TA2 */
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x80U,   /* 2: TB1 */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 192


 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x88U,   /* 3: TB2 */
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x100U,  /* 4: TC1 */
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x108U,  /* 5: TC2 */
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x180U,  /* 6: TD1 */
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x188U,  /* 7: TD2 */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x200U,  /* 8: TE1 */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x208U,  /* 9: TE2 */
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x280U,  /* 10: TF1 */
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x288U   /* 11: TF2 */
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint16_t REG_OFFSET_TAB_OUTxR[] =
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,   /*  0: TA1 */
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U,   /*  1: TA2 */
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x80U,   /*  2: TB1 */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x80U,   /*  3: TB2 */
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x100U,  /*  4: TC1 */
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x100U,  /*  5: TC2 */
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x180U,  /*  6: TD1 */
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x180U,  /*  7: TD2 */
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x200U,  /*  8: TE1 */
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x200U,  /*  9: TE2 */
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x280U,  /* 10: TF1 */
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x280U   /* 11: TF2 */
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_OFFSET_TAB_EECR[] =
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_EVENT_1 */
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_EVENT_2 */
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_EVENT_3 */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_EVENT_4 */
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_EVENT_5 */
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U, /* LL_HRTIM_EVENT_6 */
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U, /* LL_HRTIM_EVENT_7 */
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U, /* LL_HRTIM_EVENT_8 */
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U, /* LL_HRTIM_EVENT_9 */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U  /* LL_HRTIM_EVENT_10 */
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_OFFSET_TAB_FLTINR[] =
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_FAULT_1 */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_FAULT_2 */
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_FAULT_3 */
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x00U, /* LL_HRTIM_FAULT_4 */
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U, /* LL_HRTIM_FAULT_5 */
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x04U  /* LL_HRTIM_FAULT_6 */
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint32_t REG_MASK_TAB_UPDATETRIG[] =
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x20000000U,  /* 0: MASTER  */
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U,  /* 1: TIMER A */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U,  /* 2: TIMER B */
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U,  /* 3: TIMER C */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 193


 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U,  /* 4: TIMER D */
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U,  /* 5: TIMER E */
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U,  /* 5: TIMER E */
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x01FF0000U   /* 6: TIMER F */
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_UPDATETRIG[] =
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   12U, /* 0: MASTER  */
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 1: TIMER A */
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 2: TIMER B  */
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 3: TIMER C */
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 4: TIMER D  */
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 5: TIMER E */
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U   /* 6: TIMER F */
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_EExSRC[] =
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* LL_HRTIM_EVENT_1  */
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   6U,  /* LL_HRTIM_EVENT_2  */
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   12U, /* LL_HRTIM_EVENT_3  */
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   18U, /* LL_HRTIM_EVENT_4  */
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   24U, /* LL_HRTIM_EVENT_5  */
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* LL_HRTIM_EVENT_6  */
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   6U,  /* LL_HRTIM_EVENT_7  */
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   12U, /* LL_HRTIM_EVENT_8  */
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   18U, /* LL_HRTIM_EVENT_9  */
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   24U  /* LL_HRTIM_EVENT_10 */
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint32_t REG_MASK_TAB_UPDATEGATING[] =
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_MCR_BRSTDMA,   /* 0: MASTER  */
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_TIMCR_UPDGAT,  /* 1: TIMER A */
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_TIMCR_UPDGAT,  /* 2: TIMER B  */
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_TIMCR_UPDGAT,  /* 3: TIMER C */
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_TIMCR_UPDGAT,  /* 4: TIMER D  */
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_TIMCR_UPDGAT,  /* 5: TIMER E */
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   HRTIM_TIMCR_UPDGAT   /* 6: TIMER F */
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_UPDATEGATING[] =
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   2U, /* 0: MASTER  */
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U, /* 1: TIMER A */
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U, /* 2: TIMER B  */
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U, /* 3: TIMER C */
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U, /* 4: TIMER D  */
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U, /* 5: TIMER E */
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U  /* 6: TIMER F */
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_OUTxR[] =
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 0: TA1  */
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U, /* 1: TA2 */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 194


 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 2: TB1  */
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U, /* 3: TB2 */
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 4: TC1  */
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U, /* 5: TC2 */
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 6: TD1  */
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U, /* 7: TD2 */
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 8: TE1  */
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U, /* 9: TE2 */
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 10: TF1  */
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U  /* 11: TF2 */
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_OxSTAT[] =
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 0: TA1  */
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 1: TA2 */
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 2: TB1  */
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 3: TB2 */
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 4: TC1  */
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 5: TC2 */
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 6: TD1  */
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 7: TD2 */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 8: TE1  */
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 9: TE2 */
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 10: TF1  */
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U   /* 11: TF2 */
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_FLTxE[] =
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,   /* LL_HRTIM_FAULT_1 */
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   8U,   /* LL_HRTIM_FAULT_2 */
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U,  /* LL_HRTIM_FAULT_3 */
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   24U,  /* LL_HRTIM_FAULT_4 */
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,   /* LL_HRTIM_FAULT_5 */
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   8U    /* LL_HRTIM_FAULT_6 */
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_FLTxF[] =
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,   /* LL_HRTIM_FAULT_1 */
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   8U,   /* LL_HRTIM_FAULT_2 */
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U,  /* LL_HRTIM_FAULT_3 */
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   24U,  /* LL_HRTIM_FAULT_4 */
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   32U,  /* LL_HRTIM_FAULT_5 */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   40U   /* LL_HRTIM_FAULT_6 */
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_FLTx[] =
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0,  /* LL_HRTIM_FAULT_1 */
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1,  /* LL_HRTIM_FAULT_2 */
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   2,  /* LL_HRTIM_FAULT_3 */
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   3,  /* LL_HRTIM_FAULT_4 */
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   4,  /* LL_HRTIM_FAULT_5 */
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   5   /* LL_HRTIM_FAULT_6 */
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 195


 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_INTLVD[] =
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0U,  /* 0: MASTER  */
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 1: TIMER A */
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 2: TIMER B */
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 3: TIMER C */
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 4: TIMER D */
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 5: TIMER E */
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   1U,  /* 6: TIMER F */
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint32_t REG_MASK_TAB_INTLVD[] =
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000000E0U,  /* 0: MASTER  */
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000001A0U,  /* 1: TIMER A */
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000001A0U,  /* 2: TIMER B */
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000001A0U,  /* 3: TIMER C */
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000001A0U,  /* 4: TIMER D */
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000001A0U,  /* 5: TIMER E */
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x000001A0U,  /* 6: TIMER F */
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint8_t REG_SHIFT_TAB_CPT[] =
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   12U,  /* 1: TIMER A */
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   16U,  /* 2: TIMER B */
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   20U,  /* 3: TIMER C */
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   24U,  /* 4: TIMER D */
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   28U,  /* 5: TIMER E */
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   32U,  /* 6: TIMER F */
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** static const uint32_t REG_MASK_TAB_CPT[] =
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFFF0000U,  /* 1: TIMER A */
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFF0F000U,  /* 2: TIMER B */
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFF0FF000U,  /* 3: TIMER C */
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xF0FFF000U,  /* 4: TIMER D */
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0x0FFFF000U,  /* 5: TIMER E */
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   0xFFFFF000U,  /* 6: TIMER F */
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** };
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Private constants ---------------------------------------------------------*/
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_Private_Constants HRTIM Private Constants
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_CR1_UDIS_MASK   ((uint32_t)(HRTIM_CR1_MUDIS  |\
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR1_TAUDIS |\
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR1_TBUDIS |\
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR1_TCUDIS |\
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR1_TDUDIS |\
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 196


 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR1_TEUDIS |\
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR1_TFUDIS))
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_CR2_SWUPD_MASK   ((uint32_t)(HRTIM_CR2_MSWU |\
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TASWU |\
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TBSWU |\
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TCSWU |\
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TDSWU |\
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TESWU |\
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TFSWU))
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_CR2_SWAP_MASK   ((uint32_t)(HRTIM_CR2_SWPA |\
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR2_SWPB |\
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR2_SWPC |\
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR2_SWPD |\
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR2_SWPE |\
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_CR2_SWPF))
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_CR2_SWRST_MASK   ((uint32_t)(HRTIM_CR2_MRST |\
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TARST |\
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TBRST |\
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TCRST |\
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TDRST |\
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TERST |\
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_CR2_TFRST))
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_OENR_OEN_MASK   ((uint32_t)(HRTIM_OENR_TA1OEN |\
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TA2OEN |\
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TB1OEN |\
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TB2OEN |\
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TC1OEN |\
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TC2OEN |\
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TD1OEN |\
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TD2OEN |\
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TE1OEN |\
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TE2OEN |\
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TF1OEN |\
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_OENR_TF2OEN))
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_OENR_ODIS_MASK  ((uint32_t)(HRTIM_ODISR_TA1ODIS  |\
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TA2ODIS  |\
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TB1ODIS  |\
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TB2ODIS  |\
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TC1ODIS  |\
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TC2ODIS  |\
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TD1ODIS  |\
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TD2ODIS  |\
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TE1ODIS  |\
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TE2ODIS  |\
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TF1ODIS  |\
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                           HRTIM_ODISR_TF2ODIS))
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_OUT_CONFIG_MASK  ((uint32_t)(HRTIM_OUTR_POL1   |\
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_OUTR_IDLM1  |\
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_OUTR_IDLES1 |\
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_OUTR_FAULT1 |\
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_OUTR_CHP1   |\
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 197


 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_OUTR_DIDL1))
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_EE_CONFIG_MASK   ((uint32_t)(HRTIM_EECR1_EE1SRC |\
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_EECR1_EE1POL |\
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_EECR1_EE1SNS |\
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_EECR1_EE1FAST))
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_FLT_CONFIG_MASK   ((uint32_t)(HRTIM_FLTINR1_FLT1P |\
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                             HRTIM_FLTINR1_FLT1SRC_0 ))
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_FLT_SRC_1_MASK   ((uint32_t)(HRTIM_FLTINR2_FLT6SRC_1 |\
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_FLTINR2_FLT5SRC_1 |\
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_FLTINR2_FLT4SRC_1 |\
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_FLTINR2_FLT3SRC_1 |\
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_FLTINR2_FLT2SRC_1 |\
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_FLTINR2_FLT1SRC_1))
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define HRTIM_BM_CONFIG_MASK   ((uint32_t)( HRTIM_BMCR_BMPRSC |\
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                             HRTIM_BMCR_BMCLK  |\
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                             HRTIM_BMCR_BMOM))
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Private macros ------------------------------------------------------------*/
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Exported types ------------------------------------------------------------*/
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Exported constants --------------------------------------------------------*/
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_Exported_Constants HRTIM Exported Constants
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_GET_FLAG Get Flags Defines
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief    Flags defines which can be used with LL_HRTIM_ReadReg function
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_FLT1                  HRTIM_ISR_FLT1
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_FLT2                  HRTIM_ISR_FLT2
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_FLT3                  HRTIM_ISR_FLT3
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_FLT4                  HRTIM_ISR_FLT4
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_FLT5                  HRTIM_ISR_FLT5
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_FLT6                  HRTIM_ISR_FLT6
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_SYSFLT                HRTIM_ISR_SYSFLT
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_DLLRDY                HRTIM_ISR_DLLRDY
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ISR_BMPER                 HRTIM_ISR_BMPER
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_MCMP1                HRTIM_MISR_MCMP1
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_MCMP2                HRTIM_MISR_MCMP2
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_MCMP3                HRTIM_MISR_MCMP3
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_MCMP4                HRTIM_MISR_MCMP4
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_MREP                 HRTIM_MISR_MREP
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_SYNC                 HRTIM_MISR_SYNC
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MISR_MUPD                 HRTIM_MISR_MUPD
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_CMP1               HRTIM_TIMISR_CMP1
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_CMP2               HRTIM_TIMISR_CMP2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 198


 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_CMP3               HRTIM_TIMISR_CMP3
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_CMP4               HRTIM_TIMISR_CMP4
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_REP                HRTIM_TIMISR_REP
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_UPD                HRTIM_TIMISR_UPD
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_CPT1               HRTIM_TIMISR_CPT1
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_CPT2               HRTIM_TIMISR_CPT2
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_SET1               HRTIM_TIMISR_SET1
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_RST1               HRTIM_TIMISR_RST1
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_SET2               HRTIM_TIMISR_SET2
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_RST2               HRTIM_TIMISR_RST2
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_RST                HRTIM_TIMISR_RST
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMISR_DLYPRT             HRTIM_TIMISR_DLYPRT
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_IT IT Defines
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief    IT defines which can be used with LL_HRTIM_ReadReg and LL_HRTIM_WriteReg functions
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_FLT1IE                HRTIM_IER_FLT1IE
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_FLT2IE                HRTIM_IER_FLT2IE
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_FLT3IE                HRTIM_IER_FLT3IE
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_FLT4IE                HRTIM_IER_FLT4IE
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_FLT5IE                HRTIM_IER_FLT5IE
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_FLT6IE                HRTIM_IER_FLT6IE
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_SYSFLTIE              HRTIM_IER_SYSFLTIE
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_DLLRDYIE              HRTIM_IER_DLLRDYIE
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IER_BMPERIE               HRTIM_IER_BMPERIE
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_MCMP1IE             HRTIM_MDIER_MCMP1IE
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_MCMP2IE             HRTIM_MDIER_MCMP2IE
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_MCMP3IE             HRTIM_MDIER_MCMP3IE
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_MCMP4IE             HRTIM_MDIER_MCMP4IE
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_MREPIE              HRTIM_MDIER_MREPIE
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_SYNCIE              HRTIM_MDIER_SYNCIE
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MDIER_MUPDIE              HRTIM_MDIER_MUPDIE
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_CMP1IE            HRTIM_TIMDIER_CMP1IE
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_CMP2IE            HRTIM_TIMDIER_CMP2IE
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_CMP3IE            HRTIM_TIMDIER_CMP3IE
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_CMP4IE            HRTIM_TIMDIER_CMP4IE
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_REPIE             HRTIM_TIMDIER_REPIE
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_UPDIE             HRTIM_TIMDIER_UPDIE
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_CPT1IE            HRTIM_TIMDIER_CPT1IE
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_CPT2IE            HRTIM_TIMDIER_CPT2IE
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_SET1IE            HRTIM_TIMDIER_SET1IE
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_RST1IE            HRTIM_TIMDIER_RST1IE
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_SET2IE            HRTIM_TIMDIER_SET2IE
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_RST2IE            HRTIM_TIMDIER_RST2IE
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_RSTIE             HRTIM_TIMDIER_RSTIE
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMDIER_DLYPRTIE          HRTIM_TIMDIER_DLYPRTIE
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_SYNCIN_SRC  SYNCHRONIZATION INPUT SOURCE
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 199


 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining defining the synchronization input source.
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCIN_SRC_NONE            0x00000000U                      /*!< HRTIM is not sync
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCIN_SRC_TIM_EVENT       (HRTIM_MCR_SYNC_IN_1)                        /*!< The H
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCIN_SRC_EXTERNAL_EVENT  (HRTIM_MCR_SYNC_IN_1 | HRTIM_MCR_SYNC_IN_0)  /*!< A pos
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_SYNCOUT_SRC  SYNCHRONIZATION OUTPUT SOURCE
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the source and event to be sent on the synchronization output.
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_SRC_MASTER_START  0x00000000U                        /*!< A pulse is sent 
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_SRC_MASTER_CMP1   (HRTIM_MCR_SYNC_SRC_0)                         /*!< A pu
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_SRC_TIMA_START    (HRTIM_MCR_SYNC_SRC_1)                         /*!< A pu
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_SRC_TIMA_CMP1     (HRTIM_MCR_SYNC_SRC_1 | HRTIM_MCR_SYNC_SRC_0)  /*!< A pu
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_SYNCOUT_POLARITY  SYNCHRONIZATION OUTPUT POLARITY
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the routing and conditioning of the synchronization output event.
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_DISABLED     0x00000000U                         /*!< Synchronization outp
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_POSITIVE_PULSE (HRTIM_MCR_SYNC_OUT_1)                        /*!< SCOUT pi
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_SYNCOUT_NEGATIVE_PULSE (HRTIM_MCR_SYNC_OUT_1 | HRTIM_MCR_SYNC_OUT_0) /*!< SCOUT pi
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_TIMER  TIMER ID
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying a timing unit.
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_NONE                0U   /*!< Master timer identifier */
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_MASTER              HRTIM_MCR_MCEN   /*!< Master timer identifier */
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_A                   HRTIM_MCR_TACEN  /*!< Timer A identifier */
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_B                   HRTIM_MCR_TBCEN  /*!< Timer B identifier */
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_C                   HRTIM_MCR_TCCEN  /*!< Timer C identifier */
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_D                   HRTIM_MCR_TDCEN  /*!< Timer D identifier */
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_E                   HRTIM_MCR_TECEN  /*!< Timer E identifier */
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_F                   HRTIM_MCR_TFCEN  /*!< Timer F identifier */
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_X                  (HRTIM_MCR_TFCEN | HRTIM_MCR_TACEN |\
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_MCR_TBCEN | HRTIM_MCR_TCCEN |\
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                            HRTIM_MCR_TDCEN | HRTIM_MCR_TECEN )
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TIMER_ALL                (LL_HRTIM_TIMER_MASTER | LL_HRTIM_TIMER_X)
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUTPUT  OUTPUT ID
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 200


 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying an HRTIM output.
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TA1                HRTIM_OENR_TA1OEN  /*!< Timer A - Output 1 identifier */
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TA2                HRTIM_OENR_TA2OEN  /*!< Timer A - Output 2 identifier */
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TB1                HRTIM_OENR_TB1OEN  /*!< Timer B - Output 1 identifier */
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TB2                HRTIM_OENR_TB2OEN  /*!< Timer B - Output 2 identifier */
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TC1                HRTIM_OENR_TC1OEN  /*!< Timer C - Output 1 identifier */
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TC2                HRTIM_OENR_TC2OEN  /*!< Timer C - Output 2 identifier */
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TD1                HRTIM_OENR_TD1OEN  /*!< Timer D - Output 1 identifier */
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TD2                HRTIM_OENR_TD2OEN  /*!< Timer D - Output 2 identifier */
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TE1                HRTIM_OENR_TE1OEN  /*!< Timer E - Output 1 identifier */
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TE2                HRTIM_OENR_TE2OEN  /*!< Timer E - Output 2 identifier */
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TF1                HRTIM_OENR_TF1OEN  /*!< Timer F - Output 1 identifier */
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUT_TF2                HRTIM_OENR_TF2OEN  /*!< Timer F - Output 2 identifier */
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_COMPAREUNIT  COMPARE UNIT ID
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying a compare unit.
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COMPAREUNIT_2             HRTIM_TIMCR_DELCMP2  /*!< Compare unit 2 identifier */
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COMPAREUNIT_4             HRTIM_TIMCR_DELCMP4  /*!< Compare unit 4 identifier */
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CAPTUREUNIT  CAPTURE UNIT ID
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying a capture unit.
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTUREUNIT_1             0  /*!< Capture unit 1 identifier */
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTUREUNIT_2             1  /*!< Capture unit 2 identifier */
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FAULT  FAULT ID
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying a fault channel.
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FAULT_1      HRTIM_FLTR_FLT1EN     /*!< Fault channel 1 identifier */
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FAULT_2      HRTIM_FLTR_FLT2EN     /*!< Fault channel 2 identifier */
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FAULT_3      HRTIM_FLTR_FLT3EN     /*!< Fault channel 3 identifier */
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FAULT_4      HRTIM_FLTR_FLT4EN     /*!< Fault channel 4 identifier */
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FAULT_5      HRTIM_FLTR_FLT5EN     /*!< Fault channel 5 identifier */
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FAULT_6      HRTIM_FLTR_FLT6EN     /*!< Fault channel 6 identifier */
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EVENT  EXTERNAL EVENT ID
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying an external event channel.
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_1        ((uint32_t)0x00000001U)     /*!< External event channel 1 identifie
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 201


 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_2        ((uint32_t)0x00000002U)     /*!< External event channel 2 identifie
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_3        ((uint32_t)0x00000004U)     /*!< External event channel 3 identifie
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_4        ((uint32_t)0x00000008U)     /*!< External event channel 4 identifie
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_5        ((uint32_t)0x00000010U)     /*!< External event channel 5 identifie
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_6        ((uint32_t)0x00000020U)     /*!< External event channel 6 identifie
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_7        ((uint32_t)0x00000040U)     /*!< External event channel 7 identifie
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_8        ((uint32_t)0x00000080U)     /*!< External event channel 8 identifie
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_9        ((uint32_t)0x00000100U)     /*!< External event channel 9 identifie
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_10       ((uint32_t)0x00000200U)     /*!< External event channel 10 identifi
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUTPUTSTATE  OUTPUT STATE
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the state of an HRTIM output.
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSTATE_IDLE          ((uint32_t)0x00000001U) /*!< Main operating mode, where 
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSTATE_RUN           ((uint32_t)0x00000002U) /*!< Default operating state (e.
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSTATE_FAULT         ((uint32_t)0x00000003U) /*!< Safety state, entered in ca
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_ADCTRIG  ADC TRIGGER
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants identifying an ADC trigger.
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_1              ((uint32_t)0x00000000U) /*!< ADC trigger 1 identifier */
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_2              ((uint32_t)0x00000001U)  /*!< ADC trigger 2 identifier */
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_3              ((uint32_t)0x00000002U)  /*!< ADC trigger 3 identifier */
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_4              ((uint32_t)0x00000003U)  /*!< ADC trigger 4 identifier */
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_5              ((uint32_t)0x00000004U)  /*!< ADC trigger 5 identifier */
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_6              ((uint32_t)0x00000005U)  /*!< ADC trigger 6 identifier */
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_7              ((uint32_t)0x00000006U)  /*!< ADC trigger 7 identifier */
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_8              ((uint32_t)0x00000007U)  /*!< ADC trigger 8 identifier */
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_9              ((uint32_t)0x00000008U)  /*!< ADC trigger 9 identifier */
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_10             ((uint32_t)0x00000009U)  /*!< ADC trigger 10 identifier */
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_ADCTRIG_UPDATE ADC TRIGGER UPDATE
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief constants defining the source triggering the update of the HRTIM_ADCxR register (transfe
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_MASTER  0x00000000U  /*!< HRTIM_ADCxR register update is triggered 
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_TIMER_A 0x00000001U  /*!< HRTIM_ADCxR register update is triggered 
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_TIMER_B 0x00000002U  /*!< HRTIM_ADCxR register update is triggered 
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_TIMER_C 0x00000003U  /*!< HRTIM_ADCxR register update is triggered 
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_TIMER_D 0x00000004U  /*!< HRTIM_ADCxR register update is triggered 
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_TIMER_E 0x00000005U  /*!< HRTIM_ADCxR register update is triggered 
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_UPDATE_TIMER_F 0x00000006U  /*!< HRTIM_ADCxR register update is triggered 
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 202


 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_ADCTRIG_SRC13  ADC TRIGGER 1/3 SOURCE
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief constants defining the events triggering ADC conversion for ADC Triggers 1 and 3.
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_NONE           0x00000000U              /*!< No ADC trigger event */
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_MCMP1          HRTIM_ADC1R_AD1MC1       /*!< ADC Trigger on master c
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_MCMP2          HRTIM_ADC1R_AD1MC2       /*!< ADC Trigger on master c
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_MCMP3          HRTIM_ADC1R_AD1MC3       /*!< ADC Trigger on master c
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_MCMP4          HRTIM_ADC1R_AD1MC4       /*!< ADC Trigger on master c
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_MPER           HRTIM_ADC1R_AD1MPER      /*!< ADC Trigger on master p
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_EEV1           HRTIM_ADC1R_AD1EEV1      /*!< ADC Trigger on external
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_EEV2           HRTIM_ADC1R_AD1EEV2      /*!< ADC Trigger on external
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_EEV3           HRTIM_ADC1R_AD1EEV3      /*!< ADC Trigger on external
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_EEV4           HRTIM_ADC1R_AD1EEV4      /*!< ADC Trigger on external
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_EEV5           HRTIM_ADC1R_AD1EEV5      /*!< ADC Trigger on external
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMFCMP2       HRTIM_ADC1R_AD1TFC2      /*!< ADC Trigger on Timer F 
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMACMP3       HRTIM_ADC1R_AD1TAC3      /*!< ADC Trigger on Timer A 
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMACMP4       HRTIM_ADC1R_AD1TAC4      /*!< ADC Trigger on Timer A 
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMAPER        HRTIM_ADC1R_AD1TAPER     /*!< ADC Trigger on Timer A 
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMARST        HRTIM_ADC1R_AD1TARST     /*!< ADC Trigger on Timer A 
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMFCMP3       HRTIM_ADC1R_AD1TFC3      /*!< ADC Trigger on Timer F 
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMBCMP3       HRTIM_ADC1R_AD1TBC3      /*!< ADC Trigger on Timer B 
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMBCMP4       HRTIM_ADC1R_AD1TBC4      /*!< ADC Trigger on Timer B 
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMBPER        HRTIM_ADC1R_AD1TBPER     /*!< ADC Trigger on Timer B 
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMBRST        HRTIM_ADC1R_AD1TBRST     /*!< ADC Trigger on Timer B 
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMFCMP4       HRTIM_ADC1R_AD1TFC4      /*!< ADC Trigger on Timer F 
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMCCMP3       HRTIM_ADC1R_AD1TCC3      /*!< ADC Trigger on Timer C 
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMCCMP4       HRTIM_ADC1R_AD1TCC4      /*!< ADC Trigger on Timer C 
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMCPER        HRTIM_ADC1R_AD1TCPER     /*!< ADC Trigger on Timer C 
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMFPER        HRTIM_ADC1R_AD1TFPER     /*!< ADC Trigger on Timer F 
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMDCMP3       HRTIM_ADC1R_AD1TDC3      /*!< ADC Trigger on Timer D 
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMDCMP4       HRTIM_ADC1R_AD1TDC4      /*!< ADC Trigger on Timer D 
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMDPER        HRTIM_ADC1R_AD1TDPER     /*!< ADC Trigger on Timer D 
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMFRST        HRTIM_ADC1R_AD1TFRST     /*!< ADC Trigger on Timer F 
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMECMP3       HRTIM_ADC1R_AD1TEC3      /*!< ADC Trigger on Timer E 
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMECMP4       HRTIM_ADC1R_AD1TEC4      /*!< ADC Trigger on Timer E 
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC13_TIMEPER        HRTIM_ADC1R_AD1TEPER     /*!< ADC Trigger on Timer E 
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_ADCTRIG_SRC24  ADC TRIGGER 2/4 SOURCE
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief constants defining the events triggering ADC conversion for ADC Triggers 2 and 4.
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_NONE           0x00000000U            /*!< No ADC trigger event */
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_MCMP1          HRTIM_ADC2R_AD2MC1     /*!< ADC Trigger on master com
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_MCMP2          HRTIM_ADC2R_AD2MC2     /*!< ADC Trigger on master com
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_MCMP3          HRTIM_ADC2R_AD2MC3     /*!< ADC Trigger on master com
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_MCMP4          HRTIM_ADC2R_AD2MC4     /*!< ADC Trigger on master com
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_MPER           HRTIM_ADC2R_AD2MPER    /*!< ADC Trigger on master per
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_EEV6           HRTIM_ADC2R_AD2EEV6    /*!< ADC Trigger on external e
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_EEV7           HRTIM_ADC2R_AD2EEV7    /*!< ADC Trigger on external e
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_EEV8           HRTIM_ADC2R_AD2EEV8    /*!< ADC Trigger on external e
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_EEV9           HRTIM_ADC2R_AD2EEV9    /*!< ADC Trigger on external e
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_EEV10          HRTIM_ADC2R_AD2EEV10   /*!< ADC Trigger on external e
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMACMP2       HRTIM_ADC2R_AD2TAC2    /*!< ADC Trigger on Timer A co
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 203


 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMFCMP2       HRTIM_ADC2R_AD2TFC2    /*!< ADC Trigger on Timer F co
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMACMP4       HRTIM_ADC2R_AD2TAC4    /*!< ADC Trigger on Timer A co
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMAPER        HRTIM_ADC2R_AD2TAPER   /*!< ADC Trigger on Timer A pe
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMBCMP2       HRTIM_ADC2R_AD2TBC2    /*!< ADC Trigger on Timer B co
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMFCMP3       HRTIM_ADC2R_AD2TFC3    /*!< ADC Trigger on Timer F co
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMBCMP4       HRTIM_ADC2R_AD2TBC4    /*!< ADC Trigger on Timer B co
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMBPER        HRTIM_ADC2R_AD2TBPER   /*!< ADC Trigger on Timer B pe
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMCCMP2       HRTIM_ADC2R_AD2TCC2    /*!< ADC Trigger on Timer C co
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMFCMP4       HRTIM_ADC2R_AD2TFC4    /*!< ADC Trigger on Timer F co
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMCCMP4       HRTIM_ADC2R_AD2TCC4    /*!< ADC Trigger on Timer C co
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMCPER        HRTIM_ADC2R_AD2TCPER   /*!< ADC Trigger on Timer C pe
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMCRST        HRTIM_ADC2R_AD2TCRST   /*!< ADC Trigger on Timer C re
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMDCMP2       HRTIM_ADC2R_AD2TDC2    /*!< ADC Trigger on Timer D co
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMFPER        HRTIM_ADC2R_AD2TFPER   /*!< ADC Trigger on Timer F pe
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMDCMP4       HRTIM_ADC2R_AD2TDC4    /*!< ADC Trigger on Timer D co
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMDPER        HRTIM_ADC2R_AD2TDPER   /*!< ADC Trigger on Timer D pe
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMDRST        HRTIM_ADC2R_AD2TDRST   /*!< ADC Trigger on Timer D re
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMECMP2       HRTIM_ADC2R_AD2TEC2    /*!< ADC Trigger on Timer E co
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMECMP3       HRTIM_ADC2R_AD2TEC3    /*!< ADC Trigger on Timer E co
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMECMP4       HRTIM_ADC2R_AD2TEC4    /*!< ADC Trigger on Timer E co
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC24_TIMERST        HRTIM_ADC2R_AD2TERST   /*!< ADC Trigger on Timer E re
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_ADC_TRIG HRTIM ADC TRIGGER SELECTION
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the selection that can be used as ADC trigger source for extended ADC
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_MCMP1        (uint32_t)0x00                        /*!<  ADC exten
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_MCMP2        (uint32_t)0x01                        /*!<  ADC exten
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_MCMP3        (uint32_t)0x02                        /*!<  ADC exten
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_MCMP4        (uint32_t)0x03                        /*!<  ADC exten
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_MPER         (uint32_t)0x04                        /*!<  ADC exten
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_EEV6         (uint32_t)0x05                        /*!<  ADC exten
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_EEV7         (uint32_t)0x06                        /*!<  ADC exten
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_EEV8         (uint32_t)0x07                        /*!<  ADC exten
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_EEV9         (uint32_t)0x08                        /*!<  ADC exten
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_EEV10        (uint32_t)0x09                        /*!<  ADC exten
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP2    (uint32_t)0x0A                        /*!<  ADC exten
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP4    (uint32_t)0x0B                        /*!<  ADC exten
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMA_PER     (uint32_t)0x0C                        /*!<  ADC exten
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP2    (uint32_t)0x0D                        /*!<  ADC exten
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP4    (uint32_t)0x0E                        /*!<  ADC exten
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMB_PER     (uint32_t)0x0F                        /*!<  ADC exten
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP2    (uint32_t)0x10                        /*!<  ADC exten
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP4    (uint32_t)0x11                        /*!<  ADC exten
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMC_PER     (uint32_t)0x12                        /*!<  ADC exten
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMC_RST     (uint32_t)0x13                        /*!<  ADC exten
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP2    (uint32_t)0x14                        /*!<  ADC exten
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP4    (uint32_t)0x15                        /*!<  ADC exten
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMD_PER     (uint32_t)0x16                        /*!<  ADC exten
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMD_RST     (uint32_t)0x17                        /*!<  ADC exten
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP2    (uint32_t)0x18                        /*!<  ADC exten
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP3    (uint32_t)0x19                        /*!<  ADC exten
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP4    (uint32_t)0x1A                        /*!<  ADC exten
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIME_RST     (uint32_t)0x1B                        /*!<  ADC exten
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 204


 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP2    (uint32_t)0x1C                        /*!<  ADC exten
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP3    (uint32_t)0x1D                        /*!<  ADC exten
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP4    (uint32_t)0x1E                        /*!<  ADC exten
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC6810_TIMF_PER     (uint32_t)0x1F                        /*!<  ADC exten
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_ADC_TRIG HRTIM ADC TRIGGER SELECTION
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the selection that can be used as ADC trigger source for extended ADC
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_MCMP1           (uint32_t)0x00                        /*!<  ADC ext
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_MCMP2           (uint32_t)0x01                        /*!<  ADC ext
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_MCMP3           (uint32_t)0x02                        /*!<  ADC ext
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_MCMP4           (uint32_t)0x03                        /*!<  ADC ext
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_MPER            (uint32_t)0x04                        /*!<  ADC ext
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_EEV1            (uint32_t)0x05                        /*!<  ADC ext
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_EEV2            (uint32_t)0x06                        /*!<  ADC ext
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_EEV3            (uint32_t)0x07                        /*!<  ADC ext
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_EEV4            (uint32_t)0x08                        /*!<  ADC ext
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_EEV5            (uint32_t)0x09                        /*!<  ADC ext
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP3       (uint32_t)0x0A                        /*!<  ADC ext
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP4       (uint32_t)0x0B                        /*!<  ADC ext
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMA_PER        (uint32_t)0x0C                        /*!<  ADC ext
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMA_RST        (uint32_t)0x0D                        /*!<  ADC ext
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP3       (uint32_t)0x0E                        /*!<  ADC ext
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP4       (uint32_t)0x0F                        /*!<  ADC ext
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMB_PER        (uint32_t)0x10                        /*!<  ADC ext
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMB_RST        (uint32_t)0x11                        /*!<  ADC ext
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP3       (uint32_t)0x12                        /*!<  ADC ext
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP4       (uint32_t)0x13                        /*!<  ADC ext
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMC_PER        (uint32_t)0x14                        /*!<  ADC ext
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP3       (uint32_t)0x15                        /*!<  ADC ext
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP4       (uint32_t)0x16                        /*!<  ADC ext
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMD_PER        (uint32_t)0x17                        /*!<  ADC ext
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIME_CMP3       (uint32_t)0x18                        /*!<  ADC ext
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIME_CMP4       (uint32_t)0x19                        /*!<  ADC ext
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIME_PER        (uint32_t)0x1A                        /*!<  ADC ext
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP2       (uint32_t)0x1B                        /*!<  ADC ext
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP3       (uint32_t)0x1C                        /*!<  ADC ext
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP4       (uint32_t)0x1D                        /*!<  ADC ext
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMF_PER        (uint32_t)0x1E                        /*!<  ADC ext
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ADCTRIG_SRC579_TIMF_RST        (uint32_t)0x1F                        /*!<  ADC ext
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_DLLCALIBRATION_MODE  DLL CALIBRATION MODE
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the DLL calibration mode.
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLLCALIBRATION_MODE_SINGLESHOT   0x00000000U            /*!<Calibration is perfome
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLLCALIBRATION_MODE_CONTINUOUS   HRTIM_DLLCR_CALEN      /*!<Calibration is perform
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 205


 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CALIBRATIONRATE  DLL CALIBRATION RATE
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the DLL calibration periods (in micro seconds).
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLLCALIBRATION_RATE_0         0x00000000U                                    /*!< 
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLLCALIBRATION_RATE_1         (HRTIM_DLLCR_CALRTE_0)                         /*!< 
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLLCALIBRATION_RATE_2         (HRTIM_DLLCR_CALRTE_1)                         /*!< 
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLLCALIBRATION_RATE_3         (HRTIM_DLLCR_CALRTE_1 | HRTIM_DLLCR_CALRTE_0)  /*!< 
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_PRESCALERRATIO  PRESCALER RATIO
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining timer high-resolution clock prescaler ratio.
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_MUL32      0x00000000U              /*!< fHRCK: fHRTIM x 32 = 4.608
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_MUL16      ((uint32_t)0x00000001U)  /*!< fHRCK: fHRTIM x 16 = 2.304
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_MUL8       ((uint32_t)0x00000002U)  /*!< fHRCK: fHRTIM x 8 = 1.152 
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_MUL4       ((uint32_t)0x00000003U)  /*!< fHRCK: fHRTIM x 4 = 576 MH
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_MUL2       ((uint32_t)0x00000004U)  /*!< fHRCK: fHRTIM x 2 = 288 MH
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_DIV1       ((uint32_t)0x00000005U)  /*!< fHRCK: fHRTIM = 144 MHz - 
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_DIV2       ((uint32_t)0x00000006U)  /*!< fHRCK: fHRTIM / 2 = 72 MHz
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_PRESCALERRATIO_DIV4       ((uint32_t)0x00000007U)  /*!< fHRCK: fHRTIM / 4 = 36 MHz
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_MODE  COUNTER MODE
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining timer counter operating mode.
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MODE_CONTINUOUS           ((uint32_t)0x00000008U)  /*!< The timer operates in cont
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MODE_SINGLESHOT           0x00000000U              /*!< The timer operates in non 
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_MODE_RETRIGGERABLE        ((uint32_t)0x00000010U)  /*!< The timer operates in retr
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_DACTRIG  DAC TRIGGER
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining on which output the DAC synchronization event is sent.
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DACTRIG_NONE           0x00000000U                     /*!< No DAC synchronization
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DACTRIG_DACTRIGOUT_1   (HRTIM_MCR_DACSYNC_0)                       /*!< DAC synchr
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DACTRIG_DACTRIGOUT_2   (HRTIM_MCR_DACSYNC_1)                       /*!< DAC synchr
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DACTRIG_DACTRIGOUT_3   (HRTIM_MCR_DACSYNC_1 | HRTIM_MCR_DACSYNC_0) /*!< DAC synchr
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_UPDATETRIG  UPDATE TRIGGER
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether the registers update is done synchronously with any other tim
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_NONE        0x00000000U            /*!< Register update is disabled */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 206


 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_MASTER      HRTIM_TIMCR_MSTU       /*!< Register update is triggered by
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_TIMER_A     HRTIM_TIMCR_TAU        /*!< Register update is triggered by
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_TIMER_B     HRTIM_TIMCR_TBU        /*!< Register update is triggered by
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_TIMER_C     HRTIM_TIMCR_TCU        /*!< Register update is triggered by
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_TIMER_D     HRTIM_TIMCR_TDU        /*!< Register update is triggered by
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_TIMER_E     HRTIM_TIMCR_TEU        /*!< Register update is triggered by
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_TIMER_F     HRTIM_TIMCR_TFU        /*!< Register update is triggered by
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_REPETITION  HRTIM_TIMCR_TREPU      /*!< Register update is triggered wh
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATETRIG_RESET       HRTIM_TIMCR_TRSTU      /*!< Register update is triggered by
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_UPDATEGATING  UPDATE GATING
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining how the update occurs relatively to the burst DMA transaction and the
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_INDEPENDENT     0x00000000U                                          
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_DMABURST        (HRTIM_TIMCR_UPDGAT_0)                               
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_DMABURST_UPDATE (HRTIM_TIMCR_UPDGAT_1)                               
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_UPDEN1          (HRTIM_TIMCR_UPDGAT_1 | HRTIM_TIMCR_UPDGAT_0)        
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_UPDEN2          (HRTIM_TIMCR_UPDGAT_2)                               
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_UPDEN3          (HRTIM_TIMCR_UPDGAT_2 | HRTIM_TIMCR_UPDGAT_0)        
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_UPDEN1_UPDATE   (HRTIM_TIMCR_UPDGAT_2 | HRTIM_TIMCR_UPDGAT_1)        
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_UPDEN2_UPDATE   (HRTIM_TIMCR_UPDGAT_2 | HRTIM_TIMCR_UPDGAT_1 | HRTIM_
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_UPDATEGATING_UPDEN3_UPDATE   (HRTIM_TIMCR_UPDGAT_3)                               
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_COMPAREMODE  COMPARE MODE
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether the compare register is behaving in regular mode (compare mat
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COMPAREMODE_REGULAR          0x00000000U                         /*!< standard com
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COMPAREMODE_DELAY_NOTIMEOUT  (HRTIM_TIMCR_DELCMP2_0)                         /*!< 
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COMPAREMODE_DELAY_CMP1       (HRTIM_TIMCR_DELCMP2_1)                         /*!< 
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COMPAREMODE_DELAY_CMP3       (HRTIM_TIMCR_DELCMP2_1 | HRTIM_TIMCR_DELCMP2_0) /*!< 
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_RESETTRIG  RESET TRIGGER
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the events that can be selected to trigger the reset of the timer cou
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_NONE        0x00000000U            /*!< No counter reset trigger */
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_UPDATE      HRTIM_RSTR_UPDATE      /*!< The timer counter is reset upon 
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_CMP2        HRTIM_RSTR_CMP2        /*!< The timer counter is reset upon 
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_CMP4        HRTIM_RSTR_CMP4        /*!< The timer counter is reset upon 
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_MASTER_PER  HRTIM_RSTR_MSTPER      /*!< The timer counter is reset upon 
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_MASTER_CMP1 HRTIM_RSTR_MSTCMP1     /*!< The timer counter is reset upon 
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_MASTER_CMP2 HRTIM_RSTR_MSTCMP2     /*!< The timer counter is reset upon 
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_MASTER_CMP3 HRTIM_RSTR_MSTCMP3     /*!< The timer counter is reset upon 
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_MASTER_CMP4 HRTIM_RSTR_MSTCMP4     /*!< The timer counter is reset upon 
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_1       HRTIM_RSTR_EXTEVNT1    /*!< The timer counter is reset upon 
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_2       HRTIM_RSTR_EXTEVNT2    /*!< The timer counter is reset upon 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 207


1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_3       HRTIM_RSTR_EXTEVNT3    /*!< The timer counter is reset upon 
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_4       HRTIM_RSTR_EXTEVNT4    /*!< The timer counter is reset upon 
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_5       HRTIM_RSTR_EXTEVNT5    /*!< The timer counter is reset upon 
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_6       HRTIM_RSTR_EXTEVNT6    /*!< The timer counter is reset upon 
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_7       HRTIM_RSTR_EXTEVNT7    /*!< The timer counter is reset upon 
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_8       HRTIM_RSTR_EXTEVNT8    /*!< The timer counter is reset upon 
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_9       HRTIM_RSTR_EXTEVNT9    /*!< The timer counter is reset upon 
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_EEV_10      HRTIM_RSTR_EXTEVNT10   /*!< The timer counter is reset upon 
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER1_CMP1 HRTIM_RSTR_TIMBCMP1    /*!< The timer counter is reset upon 
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER1_CMP2 HRTIM_RSTR_TIMBCMP2    /*!< The timer counter is reset upon 
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER1_CMP4 HRTIM_RSTR_TIMBCMP4    /*!< The timer counter is reset upon 
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER2_CMP1 HRTIM_RSTR_TIMCCMP1    /*!< The timer counter is reset upon 
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER2_CMP2 HRTIM_RSTR_TIMCCMP2    /*!< The timer counter is reset upon 
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER2_CMP4 HRTIM_RSTR_TIMCCMP4    /*!< The timer counter is reset upon 
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER3_CMP1 HRTIM_RSTR_TIMDCMP1    /*!< The timer counter is reset upon 
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER3_CMP2 HRTIM_RSTR_TIMDCMP2    /*!< The timer counter is reset upon 
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER3_CMP4 HRTIM_RSTR_TIMDCMP4    /*!< The timer counter is reset upon 
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER4_CMP1 HRTIM_RSTR_TIMECMP1    /*!< The timer counter is reset upon 
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER4_CMP2 HRTIM_RSTR_TIMECMP2    /*!< The timer counter is reset upon 
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER4_CMP4 HRTIM_RSTR_TIMECMP4    /*!< The timer counter is reset upon 
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER5_CMP1 HRTIM_RSTR_TIMFCMP1    /*!< The timer counter is reset upon 
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER5_CMP2 HRTIM_RSTR_TIMFCMP2    /*!< The timer counter is reset upon 
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_RESETTRIG_OTHER5_CMP4 HRTIM_RSTR_TIMFCMP4    /*!< The timer counter is reset upon 
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CAPTURETRIG  CAPTURE TRIGGER
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the events that can be selected to trigger the capture of the timing 
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_NONE       (uint64_t)0                               /*!< Capture trig
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_SW         (uint64_t)HRTIM_CPT1CR_SWCPT              /*!< The sw event
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_UPDATE     (uint64_t)HRTIM_CPT1CR_UPDCPT             /*!< The update e
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_1      (uint64_t)HRTIM_CPT1CR_EXEV1CPT           /*!< The External
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_2      (uint64_t)HRTIM_CPT1CR_EXEV2CPT           /*!< The External
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_3      (uint64_t)HRTIM_CPT1CR_EXEV3CPT           /*!< The External
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_4      (uint64_t)HRTIM_CPT1CR_EXEV4CPT           /*!< The External
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_5      (uint64_t)HRTIM_CPT1CR_EXEV5CPT           /*!< The External
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_6      (uint64_t)HRTIM_CPT1CR_EXEV6CPT           /*!< The External
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_7      (uint64_t)HRTIM_CPT1CR_EXEV7CPT           /*!< The External
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_8      (uint64_t)HRTIM_CPT1CR_EXEV8CPT           /*!< The External
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_9      (uint64_t)HRTIM_CPT1CR_EXEV9CPT           /*!< The External
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_EEV_10     (uint64_t)HRTIM_CPT1CR_EXEV10CPT          /*!< The External
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TA1_SET     (uint64_t)(HRTIM_CPT1CR_TA1SET   ) <<32  /*!< Capture is t
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TA1_RESET   (uint64_t)(HRTIM_CPT1CR_TA1RST   ) <<32  /*!< Capture is t
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMA_CMP1   (uint64_t)(HRTIM_CPT1CR_TIMACMP1 ) <<32  /*!< Timer A Comp
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMA_CMP2   (uint64_t)(HRTIM_CPT1CR_TIMACMP2 ) <<32  /*!< Timer A Comp
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TB1_SET     (uint64_t)(HRTIM_CPT1CR_TB1SET   ) <<32  /*!< Capture is t
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TB1_RESET   (uint64_t)(HRTIM_CPT1CR_TB1RST   ) <<32  /*!< Capture is t
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMB_CMP1   (uint64_t)(HRTIM_CPT1CR_TIMBCMP1 ) <<32  /*!< Timer B Comp
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMB_CMP2   (uint64_t)(HRTIM_CPT1CR_TIMBCMP2 ) <<32  /*!< Timer B Comp
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TC1_SET     (uint64_t)(HRTIM_CPT1CR_TC1SET   ) <<32  /*!< Capture is t
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TC1_RESET   (uint64_t)(HRTIM_CPT1CR_TC1RST   ) <<32  /*!< Capture is t
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMC_CMP1   (uint64_t)(HRTIM_CPT1CR_TIMCCMP1 ) <<32  /*!< Timer C Comp
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMC_CMP2   (uint64_t)(HRTIM_CPT1CR_TIMCCMP2 ) <<32  /*!< Timer C Comp
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TD1_SET     (uint64_t)(HRTIM_CPT1CR_TD1SET   ) <<32  /*!< Capture is t
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 208


1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TD1_RESET   (uint64_t)(HRTIM_CPT1CR_TD1RST   ) <<32  /*!< Capture is t
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMD_CMP1   (uint64_t)(HRTIM_CPT1CR_TIMDCMP1 ) <<32  /*!< Timer D Comp
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMD_CMP2   (uint64_t)(HRTIM_CPT1CR_TIMDCMP2 ) <<32  /*!< Timer D Comp
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TE1_SET     (uint64_t)(HRTIM_CPT1CR_TE1SET   ) <<32  /*!< Capture is t
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TE1_RESET   (uint64_t)(HRTIM_CPT1CR_TE1RST   ) <<32  /*!< Capture is t
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIME_CMP1   (uint64_t)(HRTIM_CPT1CR_TIMECMP1 ) <<32  /*!< Timer E Comp
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIME_CMP2   (uint64_t)(HRTIM_CPT1CR_TIMECMP2 ) <<32  /*!< Timer E Comp
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TF1_SET     (uint64_t)(HRTIM_CPT1CR_TF1SET   ) <<32  /*!< Capture is t
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TF1_RESET   (uint64_t)(HRTIM_CPT1CR_TF1RST   ) <<32  /*!< Capture is t
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMF_CMP1   (uint64_t)(HRTIM_CPT1CR_TIMFCMP1 ) <<32  /*!< Timer F Comp
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CAPTURETRIG_TIMF_CMP2   (uint64_t)(HRTIM_CPT1CR_TIMFCMP2 ) <<32  /*!< Timer F Comp
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_DLYPRT  DELAYED PROTECTION (DLYPRT) MODE
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining all possible delayed protection modes for a timer (also define the so
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT1_EEV6  0x00000000U                                            /*!<
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT2_EEV6  (HRTIM_OUTR_DLYPRT_0)                                      
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYBOTH_EEV6  (HRTIM_OUTR_DLYPRT_1)                                      
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_BALANCED_EEV6   (HRTIM_OUTR_DLYPRT_1 | HRTIM_OUTR_DLYPRT_0)                
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT1_EEV7  (HRTIM_OUTR_DLYPRT_2)                                      
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT2_EEV7  (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_0)                
1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYBOTH_EEV7  (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_1)                
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_BALANCED_EEV7   (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_1 | HRTIM_OUTR_DLY
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT1_EEV8  0x00000000U                                             /*!
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT2_EEV8  (HRTIM_OUTR_DLYPRT_0)                                      
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYBOTH_EEV8  (HRTIM_OUTR_DLYPRT_1)                                      
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_BALANCED_EEV8   (HRTIM_OUTR_DLYPRT_1 | HRTIM_OUTR_DLYPRT_0)                
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT1_EEV9  (HRTIM_OUTR_DLYPRT_2)                                      
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYOUT2_EEV9  (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_0)                
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_DELAYBOTH_EEV9  (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_1)                
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DLYPRT_BALANCED_EEV9   (HRTIM_OUTR_DLYPRT_2 | HRTIM_OUTR_DLYPRT_1 | HRTIM_OUTR_DLY
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BURSTMODE  BURST MODE
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining how the timer behaves during a burst mode operation.
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTMODE_MAINTAINCLOCK (uint32_t)0x000000 /*!< Timer counter clock is maintained 
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTMODE_RESETCOUNTER  (HRTIM_BMCR_MTBM)  /*!< Timer counter clock is stopped and
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BURSTDMA  BURST DMA
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the registers that can be written during a burst DMA operation.
1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_NONE     0x00000000U               /*!< No register is updated by Burst D
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MCR      (HRTIM_BDMUPR_MCR)        /*!< MCR  register is updated by Burst
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MICR     (HRTIM_BDMUPR_MICR)       /*!< MICR register is updated by Burst
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 209


1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MDIER    (HRTIM_BDMUPR_MDIER)      /*!< MDIER register is updated by Burs
1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MCNT     (HRTIM_BDMUPR_MCNT)       /*!< MCNTR register is updated by Burs
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MPER     (HRTIM_BDMUPR_MPER)       /*!< MPER register is updated by Burst
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MREP     (HRTIM_BDMUPR_MREP)       /*!< MREPR register is updated by Burs
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MCMP1    (HRTIM_BDMUPR_MCMP1)      /*!< MCMP1R register is updated by Bur
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MCMP2    (HRTIM_BDMUPR_MCMP2)      /*!< MCMP2R register is updated by Bur
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MCMP3    (HRTIM_BDMUPR_MCMP3)      /*!< MCMP3R register is updated by Bur
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_MCMP4    (HRTIM_BDMUPR_MCMP4)      /*!< MCMP4R register is updated by Bur
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMMCR   (HRTIM_BDTUPR_TIMCR)      /*!< TIMxCR register is updated by Bur
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMICR   (HRTIM_BDTUPR_TIMICR)     /*!< TIMxICR register is updated by Bu
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMDIER  (HRTIM_BDTUPR_TIMDIER)    /*!< TIMxDIER register is updated by B
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMCNT   (HRTIM_BDTUPR_TIMCNT)     /*!< CNTxCR register is updated by Bur
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMPER   (HRTIM_BDTUPR_TIMPER)     /*!< PERxR register is updated by Burs
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMREP   (HRTIM_BDTUPR_TIMREP)     /*!< REPxR register is updated by Burs
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMCMP1  (HRTIM_BDTUPR_TIMCMP1)    /*!< CMP1xR register is updated by Bur
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMCMP2  (HRTIM_BDTUPR_TIMCMP2)    /*!< CMP2xR register is updated by Bur
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMCMP3  (HRTIM_BDTUPR_TIMCMP3)    /*!< CMP3xR register is updated by Bur
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMCMP4  (HRTIM_BDTUPR_TIMCMP4)    /*!< CMP4xR register is updated by Bur
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMDTR   (HRTIM_BDTUPR_TIMDTR)     /*!< DTxR register is updated by Burst
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMSET1R (HRTIM_BDTUPR_TIMSET1R)   /*!< SET1R register is updated by Burs
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMRST1R (HRTIM_BDTUPR_TIMRST1R)   /*!< RST1R register is updated by Burs
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMSET2R (HRTIM_BDTUPR_TIMSET2R)   /*!< SET2R register is updated by Burs
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMRST2R (HRTIM_BDTUPR_TIMRST2R)   /*!< RST1R register is updated by Burs
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMEEFR1 (HRTIM_BDTUPR_TIMEEFR1)   /*!< EEFxR1 register is updated by Bur
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMEEFR2 (HRTIM_BDTUPR_TIMEEFR2)   /*!< EEFxR2 register is updated by Bur
1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMRSTR  (HRTIM_BDTUPR_TIMRSTR)    /*!< RSTxR register is updated by Burs
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMCHPR  (HRTIM_BDTUPR_TIMCHPR)    /*!< CHPxR register is updated by Burs
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMOUTR  (HRTIM_BDTUPR_TIMOUTR)    /*!< OUTxR register is updated by Burs
1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_TIMFLTR  (HRTIM_BDTUPR_TIMFLTR)    /*!< FLTxR register is updated by Burs
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_CR2      (HRTIM_BDTUPR_TIMCR2)     /*!< TIMxCR2 register is updated by Bu
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BURSTDMA_EEFR3    (HRTIM_BDTUPR_TIMEEFR3)   /*!< EEFxR3 register is updated by Bur
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CPPSTAT  CURRENT PUSH-PULL STATUS
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining on which output the signal is currently applied in push-pull mode.
1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CPPSTAT_OUTPUT1   ((uint32_t) 0x00000000U) /*!< Signal applied on output 1 and out
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CPPSTAT_OUTPUT2   (HRTIM_TIMISR_CPPSTAT)  /*!< Signal applied on output 2 and outp
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_IPPSTAT  IDLE PUSH-PULL STATUS
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining on which output the signal was applied, in push-pull mode balanced fa
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IPPSTAT_OUTPUT1   ((uint32_t) 0x00000000U)    /*!< Protection occurred when the ou
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_IPPSTAT_OUTPUT2   (HRTIM_TIMISR_IPPSTAT)     /*!< Protection occurred when the out
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_TIM_EEFLTR TIMER EXTERNAL EVENT FILTER
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 210


1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the event filtering applied to external events by a timer.
1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_NONE                            (0x00000000U)
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKINGCMP1                    (HRTIM_EEFR1_EE1FLTR_0)                    
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKINGCMP2                    (HRTIM_EEFR1_EE1FLTR_1)                    
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKINGCMP3                    (HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLT
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKINGCMP4                    (HRTIM_EEFR1_EE1FLTR_2)                    
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Blanking Filter for TIMER A */
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF1_TIMBCMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF2_TIMBCMP4      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF3_TIMBOUT2      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF4_TIMCCMP1      (HRTIM_EEFR1_EE1FLTR_3)                    
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF5_TIMCCMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF6_TIMFCMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF7_TIMDCMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMAEEF8_TIMECMP2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Blanking Filter for TIMER B */
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF1_TIMACMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF2_TIMACMP4      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF3_TIMAOUT2      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF4_TIMCCMP1      (HRTIM_EEFR1_EE1FLTR_3)                    
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF5_TIMCCMP2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF6_TIMFCMP2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF7_TIMDCMP2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMBEEF8_TIMECMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Blanking Filter for TIMER C */
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF1_TIMACMP2      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF2_TIMBCMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF3_TIMBCMP4      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF4_TIMFCMP1      (HRTIM_EEFR1_EE1FLTR_3)                    
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF5_TIMDCMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF6_TIMDCMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF7_TIMDOUT2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMCEEF8_TIMECMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Blanking Filter for TIMER D */
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF1_TIMACMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF2_TIMBCMP2      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF3_TIMCCMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF4_TIMCCMP2      (HRTIM_EEFR1_EE1FLTR_3)                    
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF5_TIMCOUT2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF6_TIMECMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF7_TIMECMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMDEEF8_TIMFCMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Blanking Filter for TIMER E */
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF1_TIMACMP2      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF2_TIMBCMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF3_TIMCCMP1      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF4_TIMFCMP4      (HRTIM_EEFR1_EE1FLTR_3)                    
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF5_TIMFOUT2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF6_TIMDCMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF7_TIMDCMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMEEEF8_TIMDOUT2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Blanking Filter for TIMER F */
1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF1_TIMACMP4      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF2_TIMBCMP2      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF3_TIMCCMP4      (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLT
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF4_TIMDCMP2      (HRTIM_EEFR1_EE1FLTR_3)                    
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 211


1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF5_TIMDCMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF6_TIMECMP1      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF7_TIMECMP4      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_BLANKING_TIMFEEF8_TIMEOUT2      (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_WINDOWINGCMP2                   (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_WINDOWINGCMP3                   (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEFLTR_WINDOWINGTIM                    (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLT
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                          | HRTIM_EEFR1_EE1FLTR_0)   /*!< Windowing 
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_TIM_LATCHSTATUS TIMER EXTERNAL EVENT LATCH STATUS
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether or not the external event is memorized (latched) and generate
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EELATCH_DISABLED    0x00000000U             /*!< Event is ignored if it happens du
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EELATCH_ENABLED     HRTIM_EEFR1_EE1LTCH     /*!< Event is latched and delayed till
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_DT_PRESCALER DEADTIME PRESCALER
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining division ratio between the timer clock frequency (fHRTIM) and the dea
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_MUL8    0x00000000U                                         /*!< fDTG
1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_MUL4    (HRTIM_DTR_DTPRSC_0)                                         
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_MUL2    (HRTIM_DTR_DTPRSC_1)                                         
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_DIV1    (HRTIM_DTR_DTPRSC_1 | HRTIM_DTR_DTPRSC_0)                    
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_DIV2    (HRTIM_DTR_DTPRSC_2)                                         
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_DIV4    (HRTIM_DTR_DTPRSC_2 | HRTIM_DTR_DTPRSC_0)                    
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_DIV8    (HRTIM_DTR_DTPRSC_2 | HRTIM_DTR_DTPRSC_1)                    
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_PRESCALER_DIV16   (HRTIM_DTR_DTPRSC_2 | HRTIM_DTR_DTPRSC_1 | HRTIM_DTR_DTPRSC_0
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_DT_RISING_SIGN DEADTIME RISING SIGN
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether the deadtime is positive or negative (overlapping signal) on 
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_RISING_POSITIVE    0x00000000U             /*!< Positive deadtime on rising edg
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_RISING_NEGATIVE    (HRTIM_DTR_SDTR)        /*!< Negative deadtime on rising edg
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_DT_FALLING_SIGN DEADTIME FALLING SIGN
1293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether the deadtime is positive or negative (overlapping signal) on 
1295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_FALLING_POSITIVE    0x00000000U             /*!< Positive deadtime on falling e
1297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DT_FALLING_NEGATIVE    (HRTIM_DTR_SDTF)        /*!< Negative deadtime on falling e
1298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 212


1300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CHP_PRESCALER CHOPPER MODE PRESCALER
1303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the frequency of the generated high frequency carrier (fCHPFRQ).
1305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV16  0x00000000U                                                  
1307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV32  (HRTIM_CHPR_CARFRQ_0)                                        
1308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV48  (HRTIM_CHPR_CARFRQ_1)                                        
1309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV64  (HRTIM_CHPR_CARFRQ_1 | HRTIM_CHPR_CARFRQ_0)                  
1310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV80  (HRTIM_CHPR_CARFRQ_2)                                        
1311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV96  (HRTIM_CHPR_CARFRQ_2 | HRTIM_CHPR_CARFRQ_0)                  
1312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV112 (HRTIM_CHPR_CARFRQ_2 | HRTIM_CHPR_CARFRQ_1)                  
1313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV128 (HRTIM_CHPR_CARFRQ_2 | HRTIM_CHPR_CARFRQ_1 | HRTIM_CHPR_CARFR
1314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV144 (HRTIM_CHPR_CARFRQ_3)                                        
1315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV160 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_0)                  
1316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV176 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_1)                  
1317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV192 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_1 | HRTIM_CHPR_CARFR
1318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV208 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_2)                  
1319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV224 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_2 | HRTIM_CHPR_CARFR
1320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV240 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_2 | HRTIM_CHPR_CARFR
1321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PRESCALER_DIV256 (HRTIM_CHPR_CARFRQ_3 | HRTIM_CHPR_CARFRQ_2 | HRTIM_CHPR_CARFR
1322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CHP_DUTYCYCLE CHOPPER MODE DUTY CYCLE
1327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the duty cycle of the generated high frequency carrier. Duty cycle ca
1329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_0    0x00000000U                                              /*!< O
1331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_125  (HRTIM_CHPR_CARDTY_0)                                          
1332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_250  (HRTIM_CHPR_CARDTY_1)                                          
1333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_375  (HRTIM_CHPR_CARDTY_1 | HRTIM_CHPR_CARDTY_0)                    
1334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_500  (HRTIM_CHPR_CARDTY_2)                                          
1335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_625  (HRTIM_CHPR_CARDTY_2 | HRTIM_CHPR_CARDTY_0)                    
1336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_750  (HRTIM_CHPR_CARDTY_2 | HRTIM_CHPR_CARDTY_1)                    
1337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_DUTYCYCLE_875  (HRTIM_CHPR_CARDTY_2 | HRTIM_CHPR_CARDTY_1 | HRTIM_CHPR_CARDTY_
1338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_CHP_PULSEWIDTH CHOPPER MODE PULSE WIDTH
1343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the pulse width of the first pulse of the generated high frequency ca
1345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_16   0x00000000U                                                   
1347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_32   (HRTIM_CHPR_STRPW_0)                                          
1348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_48   (HRTIM_CHPR_STRPW_1)                                          
1349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_64   (HRTIM_CHPR_STRPW_1 | HRTIM_CHPR_STRPW_0)                     
1350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_80   (HRTIM_CHPR_STRPW_2)                                          
1351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_96   (HRTIM_CHPR_STRPW_2 | HRTIM_CHPR_STRPW_0)                     
1352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_112  (HRTIM_CHPR_STRPW_2 | HRTIM_CHPR_STRPW_1)                     
1353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_128  (HRTIM_CHPR_STRPW_2 | HRTIM_CHPR_STRPW_1 | HRTIM_CHPR_STRPW_0)
1354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_144  (HRTIM_CHPR_STRPW_3)                                          
1355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_160  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_0)                     
1356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_176  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_1)                     
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 213


1357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_192  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_1 | HRTIM_CHPR_STRPW_0)
1358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_208  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_2)                     
1359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_224  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_2 | HRTIM_CHPR_STRPW_0)
1360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_240  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_2 | HRTIM_CHPR_STRPW_1)
1361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_CHP_PULSEWIDTH_256  (HRTIM_CHPR_STRPW_3 | HRTIM_CHPR_STRPW_2 | HRTIM_CHPR_STRPW_1 
1362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUTPUTSET_INPUT OUTPUTSET INPUT
1367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the events that can be selected to configure the set/reset crossbar o
1369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_NONE                0x00000000U             /*!< Reset the output set cr
1371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_RESYNC              (HRTIM_SET1R_RESYNC)    /*!< Timer reset event comin
1372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMPER              (HRTIM_SET1R_PER)       /*!< Timer period event forc
1373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCMP1             (HRTIM_SET1R_CMP1)      /*!< Timer compare 1 event f
1374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCMP2             (HRTIM_SET1R_CMP2)      /*!< Timer compare 2 event f
1375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCMP3             (HRTIM_SET1R_CMP3)      /*!< Timer compare 3 event f
1376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCMP4             (HRTIM_SET1R_CMP4)      /*!< Timer compare 4 event f
1377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_MASTERPER           (HRTIM_SET1R_MSTPER)    /*!< The master timer period
1378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_MASTERCMP1          (HRTIM_SET1R_MSTCMP1)   /*!< Master Timer compare 1 
1379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_MASTERCMP2          (HRTIM_SET1R_MSTCMP2)   /*!< Master Timer compare 2 
1380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_MASTERCMP3          (HRTIM_SET1R_MSTCMP3)   /*!< Master Timer compare 3 
1381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_MASTERCMP4          (HRTIM_SET1R_MSTCMP4)   /*!< Master Timer compare 4 
1382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer A */
1384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1    (HRTIM_SET1R_TIMEVNT1)  /*!< Timer event 1 forces th
1385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2    (HRTIM_SET1R_TIMEVNT2)  /*!< Timer event 2 forces th
1386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV3_TIMFCMP4    (HRTIM_SET1R_TIMEVNT3)  /*!< Timer event 3 forces th
1387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP2    (HRTIM_SET1R_TIMEVNT4)  /*!< Timer event 4 forces th
1388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV5_TIMCCMP3    (HRTIM_SET1R_TIMEVNT5)  /*!< Timer event 5 forces th
1389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP1    (HRTIM_SET1R_TIMEVNT6)  /*!< Timer event 6 forces th
1390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV7_TIMDCMP2    (HRTIM_SET1R_TIMEVNT7)  /*!< Timer event 7 forces th
1391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV8_TIMECMP3    (HRTIM_SET1R_TIMEVNT8)  /*!< Timer event 8 forces th
1392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMAEV9_TIMECMP4    (HRTIM_SET1R_TIMEVNT9)  /*!< Timer event 9 forces th
1393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer B */
1394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1    (HRTIM_SET1R_TIMEVNT1)  /*!< Timer event 1 forces th
1395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2    (HRTIM_SET1R_TIMEVNT2)  /*!< Timer event 2 forces th
1396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV3_TIMFCMP3    (HRTIM_SET1R_TIMEVNT3)  /*!< Timer event 3 forces th
1397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP3    (HRTIM_SET1R_TIMEVNT4)  /*!< Timer event 4 forces th
1398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV5_TIMCCMP4    (HRTIM_SET1R_TIMEVNT5)  /*!< Timer event 5 forces th
1399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP3    (HRTIM_SET1R_TIMEVNT6)  /*!< Timer event 6 forces th
1400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV7_TIMDCMP4    (HRTIM_SET1R_TIMEVNT7)  /*!< Timer event 7 forces th
1401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV8_TIMECMP1    (HRTIM_SET1R_TIMEVNT8)  /*!< Timer event 8 forces th
1402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMBEV9_TIMECMP2    (HRTIM_SET1R_TIMEVNT9)  /*!< Timer event 9 forces th
1403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer C */
1404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV1_TIMACMP2    (HRTIM_SET1R_TIMEVNT1)  /*!< Timer event 1 forces th
1405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV2_TIMACMP3    (HRTIM_SET1R_TIMEVNT2)  /*!< Timer event 2 forces th
1406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2    (HRTIM_SET1R_TIMEVNT3)  /*!< Timer event 3 forces th
1407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3    (HRTIM_SET1R_TIMEVNT4)  /*!< Timer event 4 forces th
1408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2    (HRTIM_SET1R_TIMEVNT5)  /*!< Timer event 5 forces th
1409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4    (HRTIM_SET1R_TIMEVNT6)  /*!< Timer event 6 forces th
1410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV7_TIMFCMP2    (HRTIM_SET1R_TIMEVNT7)  /*!< Timer event 7 forces th
1411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV8_TIMECMP3    (HRTIM_SET1R_TIMEVNT8)  /*!< Timer event 8 forces th
1412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMCEV9_TIMECMP4    (HRTIM_SET1R_TIMEVNT9)  /*!< Timer event 9 forces th
1413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer D */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 214


1414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1    (HRTIM_SET1R_TIMEVNT1)  /*!< Timer event 1 forces th
1415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4    (HRTIM_SET1R_TIMEVNT2)  /*!< Timer event 2 forces th
1416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2    (HRTIM_SET1R_TIMEVNT3)  /*!< Timer event 3 forces th
1417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4    (HRTIM_SET1R_TIMEVNT4)  /*!< Timer event 4 forces th
1418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV5_TIMFCMP1    (HRTIM_SET1R_TIMEVNT5)  /*!< Timer event 5 forces th
1419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV6_TIMFCMP3    (HRTIM_SET1R_TIMEVNT6)  /*!< Timer event 6 forces th
1420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV7_TIMCCMP4    (HRTIM_SET1R_TIMEVNT7)  /*!< Timer event 7 forces th
1421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV8_TIMECMP1    (HRTIM_SET1R_TIMEVNT8)  /*!< Timer event 8 forces th
1422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMDEV9_TIMECMP4    (HRTIM_SET1R_TIMEVNT9)  /*!< Timer event 9 forces th
1423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer E */
1424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV1_TIMFCMP3    (HRTIM_SET1R_TIMEVNT1)  /*!< Timer event 1 forces th
1425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV2_TIMACMP4    (HRTIM_SET1R_TIMEVNT2)  /*!< Timer event 2 forces th
1426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP3    (HRTIM_SET1R_TIMEVNT3)  /*!< Timer event 3 forces th
1427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV4_TIMBCMP4    (HRTIM_SET1R_TIMEVNT4)  /*!< Timer event 4 forces th
1428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV5_TIMCCMP1    (HRTIM_SET1R_TIMEVNT5)  /*!< Timer event 5 forces th
1429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV6_TIMCCMP2    (HRTIM_SET1R_TIMEVNT6)  /*!< Timer event 6 forces th
1430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP1    (HRTIM_SET1R_TIMEVNT7)  /*!< Timer event 7 forces th
1431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV8_TIMDCMP2    (HRTIM_SET1R_TIMEVNT8)  /*!< Timer event 8 forces th
1432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4    (HRTIM_SET1R_TIMEVNT9)  /*!< Timer event 9 forces th
1433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer F */
1434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3    (HRTIM_SET1R_TIMEVNT1)  /*!< Timer event 1 forces th
1435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1    (HRTIM_SET1R_TIMEVNT2)  /*!< Timer event 2 forces th
1436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4    (HRTIM_SET1R_TIMEVNT3)  /*!< Timer event 3 forces th
1437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1    (HRTIM_SET1R_TIMEVNT4)  /*!< Timer event 4 forces th
1438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4    (HRTIM_SET1R_TIMEVNT5)  /*!< Timer event 5 forces th
1439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3    (HRTIM_SET1R_TIMEVNT6)  /*!< Timer event 6 forces th
1440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4    (HRTIM_SET1R_TIMEVNT7)  /*!< Timer event 7 forces th
1441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2    (HRTIM_SET1R_TIMEVNT8)  /*!< Timer event 8 forces th
1442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3    (HRTIM_SET1R_TIMEVNT9)  /*!< Timer event 9 forces th
1443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_1               (HRTIM_SET1R_EXTVNT1)   /*!< External event 1 forces
1444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_2               (HRTIM_SET1R_EXTVNT2)   /*!< External event 2 forces
1445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_3               (HRTIM_SET1R_EXTVNT3)   /*!< External event 3 forces
1446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_4               (HRTIM_SET1R_EXTVNT4)   /*!< External event 4 forces
1447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_5               (HRTIM_SET1R_EXTVNT5)   /*!< External event 5 forces
1448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_6               (HRTIM_SET1R_EXTVNT6)   /*!< External event 6 forces
1449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_7               (HRTIM_SET1R_EXTVNT7)   /*!< External event 7 forces
1450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_8               (HRTIM_SET1R_EXTVNT8)   /*!< External event 8 forces
1451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_9               (HRTIM_SET1R_EXTVNT9)   /*!< External event 9 forces
1452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_EEV_10              (HRTIM_SET1R_EXTVNT10)  /*!< External event 10 force
1453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTSET_UPDATE              (HRTIM_SET1R_UPDATE)    /*!< Timer register update e
1454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_Output_Reset_Source HRTIM Output Reset Source
1459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the events that can be selected to configure the
1461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *        set crossbar of a timer output
1462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_NONE                0x00000000U             /*!< Reset the output rese
1464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_RESYNC              (HRTIM_RST1R_RESYNC)    /*!< Timer reset event com
1465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMPER              (HRTIM_RST1R_PER)       /*!< Timer period event fo
1466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCMP1             (HRTIM_RST1R_CMP1)      /*!< Timer compare 1 event
1467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCMP2             (HRTIM_RST1R_CMP2)      /*!< Timer compare 2 event
1468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCMP3             (HRTIM_RST1R_CMP3)      /*!< Timer compare 3 event
1469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCMP4             (HRTIM_RST1R_CMP4)      /*!< Timer compare 4 event
1470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_MASTERPER           (HRTIM_RST1R_MSTPER)    /*!< The master timer peri
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 215


1471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_MASTERCMP1          (HRTIM_RST1R_MSTCMP1)   /*!< Master Timer compare 
1472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_MASTERCMP2          (HRTIM_RST1R_MSTCMP2)   /*!< Master Timer compare 
1473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_MASTERCMP3          (HRTIM_RST1R_MSTCMP3)   /*!< Master Timer compare 
1474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_MASTERCMP4          (HRTIM_RST1R_MSTCMP4)   /*!< Master Timer compare 
1475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer A */
1476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1    (HRTIM_RST1R_TIMEVNT1)  /*!< Timer event 1 forces 
1477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2    (HRTIM_RST1R_TIMEVNT2)  /*!< Timer event 2 forces 
1478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV3_TIMFCMP4    (HRTIM_RST1R_TIMEVNT3)  /*!< Timer event 3 forces 
1479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP2    (HRTIM_RST1R_TIMEVNT4)  /*!< Timer event 4 forces 
1480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV5_TIMCCMP3    (HRTIM_RST1R_TIMEVNT5)  /*!< Timer event 5 forces 
1481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP1    (HRTIM_RST1R_TIMEVNT6)  /*!< Timer event 6 forces 
1482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV7_TIMDCMP2    (HRTIM_RST1R_TIMEVNT7)  /*!< Timer event 7 forces 
1483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP3    (HRTIM_RST1R_TIMEVNT8)  /*!< Timer event 8 forces 
1484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMAEV9_TIMECMP4    (HRTIM_RST1R_TIMEVNT9)  /*!< Timer event 9 forces 
1485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer B */
1486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1    (HRTIM_RST1R_TIMEVNT1)  /*!< Timer event 1 forces 
1487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2    (HRTIM_RST1R_TIMEVNT2)  /*!< Timer event 2 forces 
1488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV3_TIMFCMP3    (HRTIM_RST1R_TIMEVNT3)  /*!< Timer event 3 forces 
1489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP3    (HRTIM_RST1R_TIMEVNT4)  /*!< Timer event 4 forces 
1490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV5_TIMCCMP4    (HRTIM_RST1R_TIMEVNT5)  /*!< Timer event 5 forces 
1491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP3    (HRTIM_RST1R_TIMEVNT6)  /*!< Timer event 6 forces 
1492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV7_TIMDCMP4    (HRTIM_RST1R_TIMEVNT7)  /*!< Timer event 7 forces 
1493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP1    (HRTIM_RST1R_TIMEVNT8)  /*!< Timer event 8 forces 
1494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMBEV9_TIMECMP2    (HRTIM_RST1R_TIMEVNT9)  /*!< Timer event 9 forces 
1495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer C */
1496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP2    (HRTIM_RST1R_TIMEVNT1)  /*!< Timer event 1 forces 
1497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP3    (HRTIM_RST1R_TIMEVNT2)  /*!< Timer event 2 forces 
1498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2    (HRTIM_RST1R_TIMEVNT3)  /*!< Timer event 3 forces 
1499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3    (HRTIM_RST1R_TIMEVNT4)  /*!< Timer event 4 forces 
1500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2    (HRTIM_RST1R_TIMEVNT5)  /*!< Timer event 5 forces 
1501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4    (HRTIM_RST1R_TIMEVNT6)  /*!< Timer event 6 forces 
1502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV7_TIMFCMP2    (HRTIM_RST1R_TIMEVNT7)  /*!< Timer event 7 forces 
1503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP3    (HRTIM_RST1R_TIMEVNT8)  /*!< Timer event 8 forces 
1504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMCEV9_TIMECMP4    (HRTIM_RST1R_TIMEVNT9)  /*!< Timer event 9 forces 
1505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer D */
1506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1    (HRTIM_RST1R_TIMEVNT1)  /*!< Timer event 1 forces 
1507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4    (HRTIM_RST1R_TIMEVNT2)  /*!< Timer event 2 forces 
1508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2    (HRTIM_RST1R_TIMEVNT3)  /*!< Timer event 3 forces 
1509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4    (HRTIM_RST1R_TIMEVNT4)  /*!< Timer event 4 forces 
1510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV5_TIMFCMP1    (HRTIM_RST1R_TIMEVNT5)  /*!< Timer event 5 forces 
1511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV6_TIMFCMP3    (HRTIM_RST1R_TIMEVNT6)  /*!< Timer event 6 forces 
1512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV7_TIMCCMP4    (HRTIM_RST1R_TIMEVNT7)  /*!< Timer event 7 forces 
1513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV8_TIMECMP1    (HRTIM_RST1R_TIMEVNT8)  /*!< Timer event 8 forces 
1514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMDEV9_TIMECMP4    (HRTIM_RST1R_TIMEVNT9)  /*!< Timer event 9 forces 
1515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer E */
1516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV1_TIMFCMP3    (HRTIM_RST1R_TIMEVNT1)  /*!< Timer event 1 forces 
1517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV2_TIMACMP4    (HRTIM_RST1R_TIMEVNT2)  /*!< Timer event 2 forces 
1518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP3    (HRTIM_RST1R_TIMEVNT3)  /*!< Timer event 3 forces 
1519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV4_TIMBCMP4    (HRTIM_RST1R_TIMEVNT4)  /*!< Timer event 4 forces 
1520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV5_TIMCCMP1    (HRTIM_RST1R_TIMEVNT5)  /*!< Timer event 5 forces 
1521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV6_TIMCCMP2    (HRTIM_RST1R_TIMEVNT6)  /*!< Timer event 6 forces 
1522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP1    (HRTIM_RST1R_TIMEVNT7)  /*!< Timer event 7 forces 
1523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV8_TIMDCMP2    (HRTIM_RST1R_TIMEVNT8)  /*!< Timer event 8 forces 
1524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4    (HRTIM_RST1R_TIMEVNT9)  /*!< Timer event 9 forces 
1525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Timer Events mapping for Timer F */
1526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3    (HRTIM_RST1R_TIMEVNT1)  /*!< Timer event 1 forces 
1527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1    (HRTIM_RST1R_TIMEVNT2)  /*!< Timer event 2 forces 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 216


1528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4    (HRTIM_RST1R_TIMEVNT3)  /*!< Timer event 3 forces 
1529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1    (HRTIM_RST1R_TIMEVNT4)  /*!< Timer event 4 forces 
1530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4    (HRTIM_RST1R_TIMEVNT5)  /*!< Timer event 5 forces 
1531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3    (HRTIM_RST1R_TIMEVNT6)  /*!< Timer event 6 forces 
1532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4    (HRTIM_RST1R_TIMEVNT7)  /*!< Timer event 7 forces 
1533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2    (HRTIM_RST1R_TIMEVNT8)  /*!< Timer event 8 forces 
1534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3    (HRTIM_RST1R_TIMEVNT9)  /*!< Timer event 9 forces 
1535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_1               (HRTIM_RST1R_EXTVNT1)   /*!< External event 1 forc
1536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_2               (HRTIM_RST1R_EXTVNT2)   /*!< External event 2 forc
1537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_3               (HRTIM_RST1R_EXTVNT3)   /*!< External event 3 forc
1538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_4               (HRTIM_RST1R_EXTVNT4)   /*!< External event 4 forc
1539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_5               (HRTIM_RST1R_EXTVNT5)   /*!< External event 5 forc
1540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_6               (HRTIM_RST1R_EXTVNT6)   /*!< External event 6 forc
1541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_7               (HRTIM_RST1R_EXTVNT7)   /*!< External event 7 forc
1542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_8               (HRTIM_RST1R_EXTVNT8)   /*!< External event 8 forc
1543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_9               (HRTIM_RST1R_EXTVNT9)   /*!< External event 9 forc
1544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_EEV_10              (HRTIM_RST1R_EXTVNT10)  /*!< External event 10 for
1545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUTPUTRESET_UPDATE              (HRTIM_RST1R_UPDATE)    /*!< Timer register update
1546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_POLARITY OUPUT_POLARITY
1551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the polarity of a timer output.
1553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_POSITIVE_POLARITY    0x00000000U             /*!< Output is acitve HIGH */
1555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_NEGATIVE_POLARITY    (HRTIM_OUTR_POL1)       /*!< Output is active LOW */
1556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_IDLEMODE OUTPUT IDLE MODE
1561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether or not the timer output transition to its IDLE state when bur
1563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_NO_IDLE             0x00000000U            /*!< The output is not affected by 
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_IDLE_WHEN_BURST     (HRTIM_OUTR_IDLM1)     /*!< The output is in idle state wh
1566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_INTLVD_MODE INTLVD MODE
1571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the interleaved mode of an HRTIM Timer instance.
1573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_INTERLEAVED_MODE_DISABLED   0x000U              /*!< HRTIM interleaved Mode is dis
1575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_INTERLEAVED_MODE_DUAL       HRTIM_MCR_HALF      /*!< HRTIM interleaved Mode is Dua
1576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_INTERLEAVED_MODE_TRIPLE     HRTIM_MCR_INTLVD_0  /*!< HRTIM interleaved Mode is Tri
1577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_INTERLEAVED_MODE_QUAD       HRTIM_MCR_INTLVD_1  /*!< HRTIM interleaved Mode is Qua
1578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_HALF_MODE HALF MODE
1582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the half mode of an HRTIM Timer instance.
1584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 217


1585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_HALF_MODE_DISABLED          0x000U              /*!< HRTIM Half Mode is disabled *
1586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_HALF_MODE_ENABLE            HRTIM_MCR_HALF      /*!< HRTIM Half Mode is Half */
1587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_IDLELEVEL OUTPUT IDLE LEVEL
1592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the output level when output is in IDLE state
1594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_IDLELEVEL_INACTIVE   0x00000000U           /*!< Output at inactive level when 
1596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_IDLELEVEL_ACTIVE     (HRTIM_OUTR_IDLES1)   /*!< Output at active level when in
1597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_FAULTSTATE OUTPUT FAULT STATE
1602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the output level when output is in FAULT state.
1604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_FAULTSTATE_NO_ACTION 0x00000000U                      /*!< The output is not a
1606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_FAULTSTATE_ACTIVE    (HRTIM_OUTR_FAULT1_0)                        /*!< Output 
1607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_FAULTSTATE_INACTIVE  (HRTIM_OUTR_FAULT1_1)                        /*!< Output 
1608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_FAULTSTATE_HIGHZ     (HRTIM_OUTR_FAULT1_1 | HRTIM_OUTR_FAULT1_0)  /*!< Output 
1609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_CHOPPERMODE OUTPUT CHOPPER MODE
1614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether or not chopper mode is enabled for a timer output.
1616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_CHOPPERMODE_DISABLED   0x00000000U             /*!< Output signal is not alter
1618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_CHOPPERMODE_ENABLED    (HRTIM_OUTR_CHP1)       /*!< Output signal is chopped b
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_BM_ENTRYMODE OUTPUT BURST MODE ENTRY MODE
1624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the idle state entry mode during a burst mode operation. It is possib
1626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** during a programmable period before the output takes its idle state.
1627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_BM_ENTRYMODE_REGULAR   0x00000000U            /*!< The programmed Idle state i
1629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_BM_ENTRYMODE_DELAYED   (HRTIM_OUTR_DIDL1)     /*!< Deadtime is inserted on out
1630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_OUT_LEVEL OUTPUT LEVEL
1634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the level of a timer output.
1636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_LEVEL_INACTIVE   0x00000000U            /*!< Corresponds to a logic level 0 fo
1638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_OUT_LEVEL_ACTIVE     ((uint32_t)0x00000001) /*!< Corresponds to a logic level 1 fo
1639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 218


1642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_SRC EXTERNAL EVENT SOURCE
1644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining available sources associated to external events.
1646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV1SRC_GPIO        0x00000000U                                   /*!< External ev
1648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV2SRC_GPIO        0x00000000U                                   /*!< External ev
1649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV3SRC_GPIO        0x00000000U                                   /*!< External ev
1650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV4SRC_GPIO        0x00000000U                                   /*!< External ev
1651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV5SRC_GPIO        0x00000000U                                   /*!< External ev
1652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV6SRC_GPIO        0x00000000U                                   /*!< External ev
1653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV7SRC_GPIO        0x00000000U                                   /*!< External ev
1654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV8SRC_GPIO        0x00000000U                                   /*!< External ev
1655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV9SRC_GPIO        0x00000000U                                   /*!< External ev
1656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV10SRC_GPIO       0x00000000U                                   /*!< External ev
1657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV1SRC_COMP2_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV2SRC_COMP4_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV3SRC_COMP6_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV4SRC_COMP1_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV5SRC_COMP3_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV6SRC_COMP2_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV7SRC_COMP4_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV8SRC_COMP6_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV9SRC_COMP5_OUT   (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV10SRC_COMP7_OUT  (HRTIM_EECR1_EE1SRC_0)                        /*!< External ev
1667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV1SRC_TIM1_TRGO   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV2SRC_TIM2_TRGO   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV3SRC_TIM3_TRGO   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV4SRC_COMP5_OUT   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV5SRC_COMP7_OUT   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV6SRC_COMP1_OUT   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV7SRC_TIM7_TRGO   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV8SRC_COMP3_OUT   (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV9SRC_TIM15_TRGO  (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV10SRC_TIM6_TRGO  (HRTIM_EECR1_EE1SRC_1)                        /*!< External ev
1677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV1SRC_ADC1_AWD1   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV2SRC_ADC1_AWD2   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV3SRC_ADC1_AWD3   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV4SRC_ADC2_AWD1   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV5SRC_ADC2_AWD2   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV6SRC_ADC2_AWD3   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV7SRC_ADC3_AWD1   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV8SRC_ADC4_AWD1   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV9SRC_COMP4_OUT   (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EEV10SRC_ADC5_AWD1  (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) /*!< External ev
1687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_POLARITY EXTERNAL EVENT POLARITY
1691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the polarity of an external event.
1693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_POLARITY_HIGH    0x00000000U             /*!< External event is active high */
1695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_POLARITY_LOW     (HRTIM_EECR1_EE1POL)    /*!< External event is active low */
1696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 219


1699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_SENSITIVITY EXTERNAL EVENT SENSITIVITY
1701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the sensitivity (level-sensitive or edge-sensitive) of an external ev
1703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_SENSITIVITY_LEVEL          0x00000000U                        /*!< External eve
1705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_SENSITIVITY_RISINGEDGE     (HRTIM_EECR1_EE1SNS_0)                         /*!< 
1706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_SENSITIVITY_FALLINGEDGE    (HRTIM_EECR1_EE1SNS_1)                         /*!< 
1707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_SENSITIVITY_BOTHEDGES      (HRTIM_EECR1_EE1SNS_1 | HRTIM_EECR1_EE1SNS_0)  /*!< 
1708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_FASTMODE EXTERNAL EVENT FAST MODE
1713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether or not an external event is programmed in fast mode.
1715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FASTMODE_DISABLE         0x00000000U              /*!< External Event is re-syn
1717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FASTMODE_ENABLE          (HRTIM_EECR1_EE1FAST)    /*!< External Event is acting
1718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_FILTER EXTERNAL EVENT DIGITAL FILTER
1723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the frequency used to sample an external event input (fSAMPLING) and 
1725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_NONE      0x00000000U                                                   
1727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_1         (HRTIM_EECR3_EE6F_0)                                          
1728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_2         (HRTIM_EECR3_EE6F_1)                                          
1729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_3         (HRTIM_EECR3_EE6F_1 | HRTIM_EECR3_EE6F_0)                     
1730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_4         (HRTIM_EECR3_EE6F_2)                                          
1731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_5         (HRTIM_EECR3_EE6F_2 | HRTIM_EECR3_EE6F_0)                     
1732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_6         (HRTIM_EECR3_EE6F_2 | HRTIM_EECR3_EE6F_1)                     
1733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_7         (HRTIM_EECR3_EE6F_2 | HRTIM_EECR3_EE6F_1 | HRTIM_EECR3_EE6F_0)
1734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_8         (HRTIM_EECR3_EE6F_3)                                          
1735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_9         (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_0)                     
1736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_10        (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_1)                     
1737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_11        (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_1 | HRTIM_EECR3_EE6F_0)
1738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_12        (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_2)                     
1739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_13        (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_2  | HRTIM_EECR3_EE6F_0
1740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_14        (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_2  | HRTIM_EECR3_EE6F_1
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_FILTER_15        (HRTIM_EECR3_EE6F_3 | HRTIM_EECR3_EE6F_2  | HRTIM_EECR3_EE6F_1
1742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_PRESCALER EXTERNAL EVENT PRESCALER
1747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining division ratio between the timer clock frequency (fHRTIM) and the ext
1749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_PRESCALER_DIV1    0x00000000U                     /*!< fEEVS = fHRTIM */
1751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_PRESCALER_DIV2    (HRTIM_EECR3_EEVSD_0)                       /*!< fEEVS = fHRT
1752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_PRESCALER_DIV4    (HRTIM_EECR3_EEVSD_1)                       /*!< fEEVS = fHRT
1753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EE_PRESCALER_DIV8    (HRTIM_EECR3_EEVSD_1 | HRTIM_EECR3_EEVSD_0) /*!< fEEVS = fHRT
1754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 220


1756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_COUNTER EXTERNAL EVENT A or B COUNTER
1759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the external event counter.
1761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_COUNTER_A    ((uint32_t)0U)                     /*!< External Event A Counte
1763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_COUNTER_B    ((uint32_t)16U)                    /*!< External Event B Counte
1764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_EE_COUNTERRSTMODE EXTERNAL EVENT A or B RESET MODE
1769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the external event reset mode.
1771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_COUNTERRSTMODE_UNCONDITIONAL   ((uint32_t)0U)                     /*!< Exter
1773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_EVENT_COUNTERRSTMODE_CONDITIONAL     ((uint32_t)HRTIM_EEFR3_EEVARSTM)   /*!< Exter
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FLT_SRC FAULT SOURCE
1779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining whether a faults is be triggered by any external or internal fault so
1781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_SRC_DIGITALINPUT         0x00000000U                /*!< Fault input is FLT in
1783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_SRC_INTERNAL             HRTIM_FLTINR1_FLT1SRC_0    /*!< Fault input is FLT_In
1784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_SRC_EEVINPUT             HRTIM_FLTINR2_FLT1SRC_1    /*!< Fault input is extern
1785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FLT_POLARITY FAULT POLARITY
1790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the polarity of a fault event.
1792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_POLARITY_LOW     0x00000000U                /*!< Fault input is active low */
1794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_POLARITY_HIGH    (HRTIM_FLTINR1_FLT1P)      /*!< Fault input is active high */
1795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FLT_FILTER FAULT DIGITAL FILTER
1800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the frequency used to sample the fault input (fSAMPLING) and the leng
1802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_NONE      0x00000000U                                                  
1804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_1         (HRTIM_FLTINR1_FLT1F_0)                                      
1805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_2         (HRTIM_FLTINR1_FLT1F_1)                                      
1806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_3         (HRTIM_FLTINR1_FLT1F_1 | HRTIM_FLTINR1_FLT1F_0)              
1807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_4         (HRTIM_FLTINR1_FLT1F_2)                                      
1808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_5         (HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR1_FLT1F_0)              
1809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_6         (HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR1_FLT1F_1)              
1810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_7         (HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR1_FLT1F_1 | HRTIM_FLTINR
1811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_8         (HRTIM_FLTINR1_FLT1F_3)                                      
1812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_9         (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_0)              
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 221


1813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_10        (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_1)              
1814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_11        (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_1 | HRTIM_FLTINR
1815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_12        (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_2)              
1816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_13        (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR
1817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_14        (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR
1818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_FILTER_15        (HRTIM_FLTINR1_FLT1F_3 | HRTIM_FLTINR1_FLT1F_2 | HRTIM_FLTINR
1819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FLT_PRESCALER BURST FAULT PRESCALER
1824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the division ratio between the timer clock frequency (fHRTIM) and the
1826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_PRESCALER_DIV1    0x00000000U                                     /*!< fFLTS =
1828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_PRESCALER_DIV2    (HRTIM_FLTINR2_FLTSD_0)                         /*!< fFLTS =
1829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_PRESCALER_DIV4    (HRTIM_FLTINR2_FLTSD_1)                         /*!< fFLTS =
1830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_PRESCALER_DIV8    (HRTIM_FLTINR2_FLTSD_1 | HRTIM_FLTINR2_FLTSD_0) /*!< fFLTS =
1831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FLT_BLKS FAULT BLANKING Source
1836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the Blanking Source of a fault event.
1838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_BLANKING_RSTALIGNED            0x00000000U                /*!< Fault blanking 
1840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_BLANKING_MOVING                (HRTIM_FLTINR3_FLT1BLKS)   /*!< Fault blanking 
1841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_FLT_RSTM FAULT Counter RESET Mode
1846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the Counter RESet Mode of a fault event.
1848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_COUNTERRST_UNCONDITIONAL    0x00000000U                    /*!< Fault counter 
1850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_FLT_COUNTERRST_CONDITIONAL      (HRTIM_FLTINR3_FLT1RSTM)       /*!< Fault counter 
1851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** period. */
1852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BM_MODE BURST MODE OPERATING MODE
1857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining if the burst mode is entered once or if it is continuously operating.
1859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_MODE_SINGLESHOT  0x00000000U            /*!< Burst mode operates in single shot
1861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_MODE_CONTINOUS   (HRTIM_BMCR_BMOM)      /*!< Burst mode operates in continuous 
1862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BM_CLKSRC BURST MODE CLOCK SOURCE
1867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the clock source for the burst mode counter.
1869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 222


1870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_MASTER     0x00000000U                                         /*!< Mast
1871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIMER_A    (HRTIM_BMCR_BMCLK_0)                                         
1872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIMER_B    (HRTIM_BMCR_BMCLK_1)                                         
1873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIMER_C    (HRTIM_BMCR_BMCLK_1 | HRTIM_BMCR_BMCLK_0)                    
1874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIMER_D    (HRTIM_BMCR_BMCLK_2)                                         
1875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIMER_E    (HRTIM_BMCR_BMCLK_2 | HRTIM_BMCR_BMCLK_0)                    
1876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIMER_F    (HRTIM_BMCR_BMCLK_3 | HRTIM_BMCR_BMCLK_1 | HRTIM_BMCR_BMCLK_0
1877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIM16_OC   (HRTIM_BMCR_BMCLK_2 | HRTIM_BMCR_BMCLK_1)                    
1878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIM17_OC   (HRTIM_BMCR_BMCLK_2 | HRTIM_BMCR_BMCLK_1 | HRTIM_BMCR_BMCLK_0
1879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_TIM7_TRGO  (HRTIM_BMCR_BMCLK_3)                                         
1880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_CLKSRC_FHRTIM     (HRTIM_BMCR_BMCLK_3 | HRTIM_BMCR_BMCLK_1)                    
1881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BM_PRESCALER BURST MODE PRESCALER
1886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the prescaling ratio of the fHRTIM clock for the burst mode controlle
1888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV1     0x00000000U                                                 
1890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV2     (HRTIM_BMCR_BMPRSC_0)                                       
1891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV4     (HRTIM_BMCR_BMPRSC_1)                                       
1892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV8     (HRTIM_BMCR_BMPRSC_1 | HRTIM_BMCR_BMPRSC_0)                 
1893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV16    (HRTIM_BMCR_BMPRSC_2)                                       
1894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV32    (HRTIM_BMCR_BMPRSC_2 | HRTIM_BMCR_BMPRSC_0)                 
1895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV64    (HRTIM_BMCR_BMPRSC_2 | HRTIM_BMCR_BMPRSC_1)                 
1896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV128   (HRTIM_BMCR_BMPRSC_2 | HRTIM_BMCR_BMPRSC_1 | HRTIM_BMCR_BMPR
1897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV256   (HRTIM_BMCR_BMPRSC_3)                                       
1898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV512   (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_0)                 
1899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV1024  (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_1)                 
1900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV2048  (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_1 | HRTIM_BMCR_BMPR
1901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV4096  (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_2)                 
1902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV8192  (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_2 | HRTIM_BMCR_BMPR
1903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV16384 (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_2 | HRTIM_BMCR_BMPR
1904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_PRESCALER_DIV32768 (HRTIM_BMCR_BMPRSC_3 | HRTIM_BMCR_BMPRSC_2 | HRTIM_BMCR_BMPR
1905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BM_TRIG HRTIM BURST MODE TRIGGER
1910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the events that can be used to trig the burst mode operation.
1912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_NONE               0x00000000U             /*!<  No trigger */
1914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_MASTER_RESET       (HRTIM_BMTRGR_MSTRST)   /*!<  Master timer reset event 
1915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_MASTER_REPETITION  (HRTIM_BMTRGR_MSTREP)   /*!<  Master timer repetition e
1916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_MASTER_CMP1        (HRTIM_BMTRGR_MSTCMP1)  /*!<  Master timer compare 1 ev
1917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_MASTER_CMP2        (HRTIM_BMTRGR_MSTCMP2)  /*!<  Master timer compare 2 ev
1918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_MASTER_CMP3        (HRTIM_BMTRGR_MSTCMP3)  /*!<  Master timer compare 3 ev
1919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_MASTER_CMP4        (HRTIM_BMTRGR_MSTCMP4)  /*!<  Master timer compare 4 ev
1920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMA_RESET         (HRTIM_BMTRGR_TARST)    /*!< Timer A reset event is sta
1921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMA_REPETITION    (HRTIM_BMTRGR_TAREP)    /*!< Timer A repetition event i
1922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMA_CMP1          (HRTIM_BMTRGR_TACMP1)   /*!< Timer A compare 1 event is
1923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMA_CMP2          (HRTIM_BMTRGR_TACMP2)   /*!< Timer A compare 2 event is
1924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMB_RESET         (HRTIM_BMTRGR_TBRST)    /*!< Timer B reset event is sta
1925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMB_REPETITION    (HRTIM_BMTRGR_TBREP)    /*!< Timer B repetition event i
1926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMB_CMP1          (HRTIM_BMTRGR_TBCMP1)   /*!< Timer B compare 1 event is
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 223


1927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMB_CMP2          (HRTIM_BMTRGR_TBCMP2)   /*!< Timer B compare 2 event is
1928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMC_RESET         (HRTIM_BMTRGR_TCRST)    /*!< Timer C resetevent is star
1929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMC_REPETITION    (HRTIM_BMTRGR_TCREP)    /*!< Timer C repetition event i
1930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMC_CMP1          (HRTIM_BMTRGR_TCCMP1)   /*!< Timer C compare 1 event is
1931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMC_CMP2          (HRTIM_BMTRGR_TCCMP2)   /*!< Timer C compare 2 event is
1932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMD_RESET         (HRTIM_BMTRGR_TDRST)    /*!< Timer D reset event is sta
1933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMD_REPETITION    (HRTIM_BMTRGR_TDREP)    /*!< Timer D repetition event i
1934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMD_CMP1          (HRTIM_BMTRGR_TDCMP1)   /*!< Timer D compare 1 event is
1935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMD_CMP2          (HRTIM_BMTRGR_TDCMP2)   /*!< Timer D compare 2 event is
1936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIME_RESET         (HRTIM_BMTRGR_TERST)    /*!< Timer E reset event is sta
1937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIME_REPETITION    (HRTIM_BMTRGR_TEREP)    /*!< Timer E repetition event i
1938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIME_CMP1          (HRTIM_BMTRGR_TECMP1)   /*!< Timer E compare 1 event is
1939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIME_CMP2          (HRTIM_BMTRGR_TECMP2)   /*!< Timer E compare 2 event is
1940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMF_RESET         (HRTIM_BMTRGR_TFRST)    /*!< Timer F reset event is sta
1941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMF_REPETITION    (HRTIM_BMTRGR_TFREP)    /*!< Timer F repetition event i
1942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMF_CMP1          (HRTIM_BMTRGR_TFCMP1)   /*!< Timer F compare 1 event is
1943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMF_CMP2          (HRTIM_BMTRGR_TFCMP2)   /*!< Timer F compare 2 event is
1944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMA_EVENT7        (HRTIM_BMTRGR_TAEEV7)   /*!< Timer A period following a
1945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_TIMD_EVENT8        (HRTIM_BMTRGR_TDEEV8)   /*!< Timer D period following a
1946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_EVENT_7            (HRTIM_BMTRGR_EEV7)     /*!< External event 7 condition
1947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_EVENT_8            (HRTIM_BMTRGR_EEV8)     /*!< External event 8 condition
1948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_TRIG_EVENT_ONCHIP       (HRTIM_BMTRGR_OCHPEV)   /*!< A rising edge on an on-chi
1949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EC_BM_STATUS HRTIM BURST MODE STATUS
1954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the operating state of the burst mode controller.
1956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_STATUS_NORMAL             0x00000000U           /*!< Normal operation */
1958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_BM_STATUS_BURST_ONGOING      HRTIM_BMCR_BMSTAT     /*!< Burst operation on-going *
1959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_COUNTER_MODE Counter Mode
1964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the Counter Up Down Mode.
1966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COUNTING_MODE_UP                    0x00000000U           /*!< counter is operatin
1968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_COUNTING_MODE_UP_DOWN               HRTIM_TIMCR2_UDM      /*!< counter is operatin
1969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_COUNTER_Roll-Over counter Mode
1974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the Roll-Over counter Mode.
1976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ROLLOVER_MODE_PER            2U                        /*!< Event generated when c
1978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ROLLOVER_MODE_RST            1U                        /*!< Event generated when c
1979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ROLLOVER_MODE_BOTH           0U                        /*!< Event generated when c
1980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 224


1984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_Timer_TrigHalf_Mode HRTIM Timer Triggered-Half Mode
1985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining how the timer counter operates.
1987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TRIGHALF_DISABLED        0x00000000U            /*!< Timer Compare 2 register is b
1989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_TRIGHALF_ENABLED         HRTIM_TIMCR2_TRGHLF    /*!< Timer Compare 2 register is b
1990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
1991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
1992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
1994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_COUNTER_Compare Greater than compare PWM Mode
1995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
1996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the greater than compare 1 or 3 PWM Mode.
1997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
1998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_GTCMP1_EQUAL             0x00000000U            /*!< event is generated when count
1999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_GTCMP1_GREATER           HRTIM_TIMCR2_GTCMP1    /*!< event is generated when count
2000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_GTCMP3_EQUAL             0x00000000U            /*!< event is generated when count
2001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_GTCMP3_GREATER           HRTIM_TIMCR2_GTCMP3    /*!< event is generated when count
2002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_COUNTER_DCDE Enabling the Dual Channel DAC Triggering
2007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants enabling the Dual Channel DAC Reset trigger mechanism.
2009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DCDE_DISABLED      0x00000000U              /*!<  Dual Channel DAC trigger is gene
2011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DCDE_ENABLED       HRTIM_TIMCR2_DCDE        /*!<  Dual Channel DAC trigger is gene
2012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_COUNTER_DCDR Dual Channel DAC Reset Trigger
2017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the Dual Channel DAC Reset trigger.
2019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DCDR_COUNTER       0x00000000U              /*!< Dual Channel DAC trigger is gener
2021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DCDR_OUT1SET       HRTIM_TIMCR2_DCDR        /*!< Dual Channel DAC trigger is gener
2022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_COUNTER_DCDS Dual Channel DAC Step trigger
2027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief Constants defining the Dual Channel DAC Step trigger.
2029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DCDS_CMP2          0x00000000U              /*!< trigger is generated on compare 2
2031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_DCDS_OUT1RST       HRTIM_TIMCR2_DCDS        /*!< trigger is generated on output 1 
2032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Exported macro ------------------------------------------------------------*/
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 225


2041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_Exported_Macros HRTIM Exported Macros
2042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EM_WRITE_READ Common Write and read registers Macros
2046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Write a value in HRTIM register
2051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __INSTANCE__ HRTIM Instance
2052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __REG__ Register to be written
2053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __VALUE__ Value to be written in the register
2054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VAL
2057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Read a value in HRTIM register
2060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __INSTANCE__ HRTIM Instance
2061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __REG__ Register to be read
2062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Register value
2063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define LL_HRTIM_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
2065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EM_Exported_Macros Exported_Macros
2070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  HELPER macro returning the output state from output enable/disable status
2074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __OUTPUT_STATUS_EN__ output enable status
2075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  __OUTPUT_STATUS_DIS__ output Disable status
2076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Returned value can be one of the following values:
2077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUTSTATE_IDLE
2078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUTSTATE_RUN
2079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUTSTATE_FAULT
2080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** #define __LL_HRTIM_GET_OUTPUT_STATE(__OUTPUT_STATUS_EN__, __OUTPUT_STATUS_DIS__)\
2082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   (((__OUTPUT_STATUS_EN__) == 1) ?  LL_HRTIM_OUTPUTSTATE_RUN :\
2083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****    ((__OUTPUT_STATUS_DIS__) == 0) ? LL_HRTIM_OUTPUTSTATE_IDLE : LL_HRTIM_OUTPUTSTATE_FAULT)
2084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
2090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /* Exported functions --------------------------------------------------------*/
2093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_Exported_Functions HRTIM Exported Functions
2094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
2095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EF_HRTIM_Control HRTIM_Control
2097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 226


2098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Select the HRTIM synchronization input source.
2102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note This function must not be called when  the concerned timer(s) is (are) enabled .
2103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCIN        LL_HRTIM_SetSyncInSrc
2104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  SyncInSrc This parameter can be one of the following values:
2106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCIN_SRC_NONE
2107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCIN_SRC_TIM_EVENT
2108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCIN_SRC_EXTERNAL_EVENT
2109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SetSyncInSrc(HRTIM_TypeDef *HRTIMx, uint32_t SyncInSrc)
2112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sMasterRegs.MCR, HRTIM_MCR_SYNC_IN, SyncInSrc);
2114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get actual HRTIM synchronization input source.
2118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCIN        LL_HRTIM_SetSyncInSrc
2119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval SyncInSrc Returned value can be one of the following values:
2121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCIN_SRC_NONE
2122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCIN_SRC_TIM_EVENT
2123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCIN_SRC_EXTERNAL_EVENT
2124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_GetSyncInSrc(HRTIM_TypeDef *HRTIMx)
2126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(HRTIMx->sMasterRegs.MCR, HRTIM_MCR_SYNC_IN));
2128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Configure the HRTIM synchronization output.
2132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCSRC      LL_HRTIM_ConfigSyncOut\n
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MCR          SYNCOUT      LL_HRTIM_ConfigSyncOut
2134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Config This parameter can be one of the following values:
2136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_DISABLED
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_POSITIVE_PULSE
2138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_NEGATIVE_PULSE
2139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Src This parameter can be one of the following values:
2140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_MASTER_START
2141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_MASTER_CMP1
2142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_TIMA_START
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_TIMA_CMP1
2144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_ConfigSyncOut(HRTIM_TypeDef *HRTIMx, uint32_t Config, uint32_t Src)
2147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sMasterRegs.MCR, (HRTIM_MCR_SYNC_OUT | HRTIM_MCR_SYNC_SRC), (Config | Src));
2149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the routing and conditioning of the synchronization output event.
2153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCOUT      LL_HRTIM_SetSyncOutConfig
2154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note This function can be called only when the master timer is enabled.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 227


2155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  SyncOutConfig This parameter can be one of the following values:
2157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_DISABLED
2158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_POSITIVE_PULSE
2159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_NEGATIVE_PULSE
2160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SetSyncOutConfig(HRTIM_TypeDef *HRTIMx, uint32_t SyncOutConfig)
2163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sMasterRegs.MCR, HRTIM_MCR_SYNC_OUT, SyncOutConfig);
2165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get actual routing and conditioning of the synchronization output event.
2169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCOUT      LL_HRTIM_GetSyncOutConfig
2170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval SyncOutConfig Returned value can be one of the following values:
2172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_DISABLED
2173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_POSITIVE_PULSE
2174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_NEGATIVE_PULSE
2175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_GetSyncOutConfig(HRTIM_TypeDef *HRTIMx)
2177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(HRTIMx->sMasterRegs.MCR, HRTIM_MCR_SYNC_OUT));
2179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the source and event to be sent on the HRTIM synchronization output.
2183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCSRC      LL_HRTIM_SetSyncOutSrc
2184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  SyncOutSrc This parameter can be one of the following values:
2186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_MASTER_START
2187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_MASTER_CMP1
2188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_TIMA_START
2189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_TIMA_CMP1
2190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SetSyncOutSrc(HRTIM_TypeDef *HRTIMx, uint32_t SyncOutSrc)
2193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sMasterRegs.MCR, HRTIM_MCR_SYNC_SRC, SyncOutSrc);
2195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get actual  source and event sent on the HRTIM synchronization output.
2199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR          SYNCSRC      LL_HRTIM_GetSyncOutSrc
2200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval SyncOutSrc Returned value can be one of the following values:
2202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_MASTER_START
2203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_MASTER_CMP1
2204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_TIMA_START
2205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_SYNCOUT_SRC_TIMA_CMP1
2206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_GetSyncOutSrc(HRTIM_TypeDef *HRTIMx)
2208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(HRTIMx->sMasterRegs.MCR, HRTIM_MCR_SYNC_SRC));
2210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 228


2212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable (temporarily) update event generation.
2214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR1          MUDIS         LL_HRTIM_SuspendUpdate\n
2215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TAUDIS        LL_HRTIM_SuspendUpdate\n
2216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TBUDIS        LL_HRTIM_SuspendUpdate\n
2217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TCUDIS        LL_HRTIM_SuspendUpdate\n
2218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TDUDIS        LL_HRTIM_SuspendUpdate\n
2219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TEUDIS        LL_HRTIM_SuspendUpdate\n
2220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TFUDIS        LL_HRTIM_SuspendUpdate
2221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note Allow to temporarily disable the transfer from preload to active
2222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *      registers, whatever the selected update event. This allows to modify
2223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *      several registers in multiple timers.
2224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timers This parameter can be a combination of the following values:
2226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SuspendUpdate(HRTIM_TypeDef *HRTIMx, uint32_t Timers)
2236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   /* clear register before applying the new value */
2238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(HRTIMx->sCommonRegs.CR1, ((LL_HRTIM_TIMER_ALL >> HRTIM_MCR_MCEN_Pos) & HRTIM_CR1_UDIS_M
2239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.CR1, ((Timers >> HRTIM_MCR_MCEN_Pos) & HRTIM_CR1_UDIS_MASK));
2240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable update event generation.
2244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR1          MUDIS         LL_HRTIM_ResumeUpdate\n
2245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TAUDIS        LL_HRTIM_ResumeUpdate\n
2246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TBUDIS        LL_HRTIM_ResumeUpdate\n
2247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TCUDIS        LL_HRTIM_ResumeUpdate\n
2248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TDUDIS        LL_HRTIM_ResumeUpdate\n
2249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TEUDIS        LL_HRTIM_ResumeUpdate\n
2250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          TFUDIS        LL_HRTIM_ResumeUpdate
2251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note The regular update event takes place.
2252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timers This parameter can be a combination of the following values:
2254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
2255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_ResumeUpdate(HRTIM_TypeDef *HRTIMx, uint32_t Timers)
2264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(HRTIMx->sCommonRegs.CR1, ((Timers >> HRTIM_MCR_MCEN_Pos) & HRTIM_CR1_UDIS_MASK));
2266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 229


2269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Force an immediate transfer from the preload to the active register .
2270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR2          MSWU          LL_HRTIM_ForceUpdate\n
2271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TASWU         LL_HRTIM_ForceUpdate\n
2272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TBSWU         LL_HRTIM_ForceUpdate\n
2273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TCSWU         LL_HRTIM_ForceUpdate\n
2274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TDSWU         LL_HRTIM_ForceUpdate\n
2275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TESWU         LL_HRTIM_ForceUpdate\n
2276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TFSWU         LL_HRTIM_ForceUpdate
2277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note Any pending update request is cancelled.
2278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timers This parameter can be a combination of the following values:
2280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
2281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_ForceUpdate(HRTIM_TypeDef *HRTIMx, uint32_t Timers)
2290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.CR2, ((Timers >> HRTIM_MCR_MCEN_Pos) & HRTIM_CR2_SWUPD_MASK));
2292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Reset the HRTIM timer(s) counter.
2296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR2          MRST          LL_HRTIM_CounterReset\n
2297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TARST         LL_HRTIM_CounterReset\n
2298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TBRST         LL_HRTIM_CounterReset\n
2299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TCRST         LL_HRTIM_CounterReset\n
2300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TDRST         LL_HRTIM_CounterReset\n
2301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TERST         LL_HRTIM_CounterReset\n
2302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          TFRST         LL_HRTIM_CounterReset
2303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timers This parameter can be a combination of the following values:
2305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
2306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_CounterReset(HRTIM_TypeDef *HRTIMx, uint32_t Timers)
2315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.CR2, (((Timers >> HRTIM_MCR_MCEN_Pos) << HRTIM_CR2_MRST_Pos) & HRTIM_
2317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  enable the swap of the Timer Output.
2321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   the HRTIM_SETA1R and HRTIM_RSTA1R are coding for the output A2,
2322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         and the HRTIM_SETA2R and HRTIM_RSTA2R are coding for the output A1
2323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   This bit is not significant when the Push-pull mode is enabled (PSHPLL = 1)
2324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR2          SWPA         LL_HRTIM_EnableSwapOutputs\n
2325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPB         LL_HRTIM_EnableSwapOutputs\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 230


2326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPC         LL_HRTIM_EnableSwapOutputs\n
2327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPD         LL_HRTIM_EnableSwapOutputs\n
2328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPE         LL_HRTIM_EnableSwapOutputs\n
2329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPF         LL_HRTIM_EnableSwapOutputs
2330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
2332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_EnableSwapOutputs(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
2341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
2343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.CR2, (uint32_t)(HRTIM_CR2_SWPA) << iTimer);
2345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  disable the swap of the Timer Output.
2349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   the HRTIM_SETA1R and HRTIM_RSTA1R are coding for the output A1,
2350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         and the HRTIM_SETA2R and HRTIM_RSTA2R are coding for the output A2
2351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   This bit is not significant when the Push-pull mode is enabled (PSHPLL = 1)
2352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR2          SWPA         LL_HRTIM_DisableSwapOutputs\n
2353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPB         LL_HRTIM_DisableSwapOutputs\n
2354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPC         LL_HRTIM_DisableSwapOutputs\n
2355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPD         LL_HRTIM_DisableSwapOutputs\n
2356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPE         LL_HRTIM_DisableSwapOutputs\n
2357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPF         LL_HRTIM_DisableSwapOutputs
2358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
2360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_DisableSwapOutputs(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
2369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
2371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(HRTIMx->sCommonRegs.CR2, (HRTIM_CR2_SWPA << iTimer));
2373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  reports the Timer Outputs swap position.
2377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   This bit is not significant when the Push-pull mode is enabled (PSHPLL = 1)
2378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR2          SWPA         LL_HRTIM_IsEnabledSwapOutputs\n
2379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPB         LL_HRTIM_IsEnabledSwapOutputs\n
2380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPC         LL_HRTIM_IsEnabledSwapOutputs\n
2381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPD         LL_HRTIM_IsEnabledSwapOutputs\n
2382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPE         LL_HRTIM_IsEnabledSwapOutputs\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 231


2383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR2          SWPF         LL_HRTIM_IsEnabledSwapOutputs
2384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
2386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
2387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
2388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
2389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
2390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
2391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
2392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval
2393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         1: HRTIM_SETA1R and HRTIM_RSTA1R are coding for the output A2,
2394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *            HRTIM_SETA2R and HRTIM_RSTA2R are coding for the output A1
2395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         0: HRTIM_SETA1R and HRTIM_RSTA1R are coding for the output A1,
2396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *            HRTIM_SETA2R and HRTIM_RSTA2R are coding for the output A2
2397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_IsEnabledSwapOutputs(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
2399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)((POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos) & 0x1FU);
2401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(HRTIMx->sCommonRegs.CR2, (uint32_t)(HRTIM_CR2_SWPA) << iTimer) >> ((HRTIM_CR2_SW
2403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the HRTIM timer(s) output(s) .
2407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll OENR         TA1OEN        LL_HRTIM_EnableOutput\n
2408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TA2OEN        LL_HRTIM_EnableOutput\n
2409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TB1OEN        LL_HRTIM_EnableOutput\n
2410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TB2OEN        LL_HRTIM_EnableOutput\n
2411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TC1OEN        LL_HRTIM_EnableOutput\n
2412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TC2OEN        LL_HRTIM_EnableOutput\n
2413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TD1OEN        LL_HRTIM_EnableOutput\n
2414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TD2OEN        LL_HRTIM_EnableOutput\n
2415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TE1OEN        LL_HRTIM_EnableOutput\n
2416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TE2OEN        LL_HRTIM_EnableOutput\n
2417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TF1OEN        LL_HRTIM_EnableOutput\n
2418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TF2OEN        LL_HRTIM_EnableOutput
2419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Outputs This parameter can be a combination of the following values:
2421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA1
2422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA2
2423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB1
2424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB2
2425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC1
2426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC2
2427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD1
2428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD2
2429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE1
2430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE2
2431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF1
2432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF2
2433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_EnableOutput(HRTIM_TypeDef *HRTIMx, uint32_t Outputs)
2436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 628              		.loc 4 2436 1
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 8
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 232


 631              		@ frame_needed = 1, uses_anonymous_args = 0
 632              		@ link register save eliminated.
 633 0000 80B4     		push	{r7}
 634              	.LCFI20:
 635              		.cfi_def_cfa_offset 4
 636              		.cfi_offset 7, -4
 637 0002 83B0     		sub	sp, sp, #12
 638              	.LCFI21:
 639              		.cfi_def_cfa_offset 16
 640 0004 00AF     		add	r7, sp, #0
 641              	.LCFI22:
 642              		.cfi_def_cfa_register 7
 643 0006 7860     		str	r0, [r7, #4]
 644 0008 3960     		str	r1, [r7]
2437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.OENR, (Outputs & HRTIM_OENR_OEN_MASK));
 645              		.loc 4 2437 3
 646 000a 7B68     		ldr	r3, [r7, #4]
 647 000c D3F89423 		ldr	r2, [r3, #916]
 648 0010 3B68     		ldr	r3, [r7]
 649 0012 C3F30B03 		ubfx	r3, r3, #0, #12
 650 0016 1A43     		orrs	r2, r2, r3
 651 0018 7B68     		ldr	r3, [r7, #4]
 652 001a C3F89423 		str	r2, [r3, #916]
2438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
 653              		.loc 4 2438 1
 654 001e 00BF     		nop
 655 0020 0C37     		adds	r7, r7, #12
 656              	.LCFI23:
 657              		.cfi_def_cfa_offset 4
 658 0022 BD46     		mov	sp, r7
 659              	.LCFI24:
 660              		.cfi_def_cfa_register 13
 661              		@ sp needed
 662 0024 5DF8047B 		ldr	r7, [sp], #4
 663              	.LCFI25:
 664              		.cfi_restore 7
 665              		.cfi_def_cfa_offset 0
 666 0028 7047     		bx	lr
 667              		.cfi_endproc
 668              	.LFE339:
 670              		.section	.text.LL_HRTIM_DisableOutput,"ax",%progbits
 671              		.align	1
 672              		.syntax unified
 673              		.thumb
 674              		.thumb_func
 675              		.fpu fpv4-sp-d16
 677              	LL_HRTIM_DisableOutput:
 678              	.LFB340:
2439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the HRTIM timer(s) output(s) .
2442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll OENR         TA1OEN        LL_HRTIM_DisableOutput\n
2443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TA2OEN        LL_HRTIM_DisableOutput\n
2444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TB1OEN        LL_HRTIM_DisableOutput\n
2445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TB2OEN        LL_HRTIM_DisableOutput\n
2446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TC1OEN        LL_HRTIM_DisableOutput\n
2447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TC2OEN        LL_HRTIM_DisableOutput\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 233


2448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TD1OEN        LL_HRTIM_DisableOutput\n
2449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TD2OEN        LL_HRTIM_DisableOutput\n
2450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TE1OEN        LL_HRTIM_DisableOutput\n
2451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TE2OEN        LL_HRTIM_DisableOutput\n
2452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TF1OEN        LL_HRTIM_DisableOutput\n
2453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TF2OEN        LL_HRTIM_DisableOutput
2454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Outputs This parameter can be a combination of the following values:
2456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA1
2457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA2
2458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB1
2459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB2
2460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC1
2461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC2
2462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD1
2463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD2
2464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE1
2465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE2
2466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF1
2467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF2
2468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_DisableOutput(HRTIM_TypeDef *HRTIMx, uint32_t Outputs)
2471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 679              		.loc 4 2471 1
 680              		.cfi_startproc
 681              		@ args = 0, pretend = 0, frame = 8
 682              		@ frame_needed = 1, uses_anonymous_args = 0
 683              		@ link register save eliminated.
 684 0000 80B4     		push	{r7}
 685              	.LCFI26:
 686              		.cfi_def_cfa_offset 4
 687              		.cfi_offset 7, -4
 688 0002 83B0     		sub	sp, sp, #12
 689              	.LCFI27:
 690              		.cfi_def_cfa_offset 16
 691 0004 00AF     		add	r7, sp, #0
 692              	.LCFI28:
 693              		.cfi_def_cfa_register 7
 694 0006 7860     		str	r0, [r7, #4]
 695 0008 3960     		str	r1, [r7]
2472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.ODISR, (Outputs & HRTIM_OENR_ODIS_MASK));
 696              		.loc 4 2472 3
 697 000a 7B68     		ldr	r3, [r7, #4]
 698 000c D3F89823 		ldr	r2, [r3, #920]
 699 0010 3B68     		ldr	r3, [r7]
 700 0012 C3F30B03 		ubfx	r3, r3, #0, #12
 701 0016 1A43     		orrs	r2, r2, r3
 702 0018 7B68     		ldr	r3, [r7, #4]
 703 001a C3F89823 		str	r2, [r3, #920]
2473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
 704              		.loc 4 2473 1
 705 001e 00BF     		nop
 706 0020 0C37     		adds	r7, r7, #12
 707              	.LCFI29:
 708              		.cfi_def_cfa_offset 4
 709 0022 BD46     		mov	sp, r7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 234


 710              	.LCFI30:
 711              		.cfi_def_cfa_register 13
 712              		@ sp needed
 713 0024 5DF8047B 		ldr	r7, [sp], #4
 714              	.LCFI31:
 715              		.cfi_restore 7
 716              		.cfi_def_cfa_offset 0
 717 0028 7047     		bx	lr
 718              		.cfi_endproc
 719              	.LFE340:
 721              		.section	.text.LL_HRTIM_TIM_GetPeriod,"ax",%progbits
 722              		.align	1
 723              		.syntax unified
 724              		.thumb
 725              		.thumb_func
 726              		.fpu fpv4-sp-d16
 728              	LL_HRTIM_TIM_GetPeriod:
 729              	.LFB390:
2474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicates whether the HRTIM timer output is enabled.
2477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll OENR         TA1OEN        LL_HRTIM_IsEnabledOutput\n
2478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TA2OEN        LL_HRTIM_IsEnabledOutput\n
2479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TB1OEN        LL_HRTIM_IsEnabledOutput\n
2480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TB2OEN        LL_HRTIM_IsEnabledOutput\n
2481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TC1OEN        LL_HRTIM_IsEnabledOutput\n
2482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TC2OEN        LL_HRTIM_IsEnabledOutput\n
2483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TD1OEN        LL_HRTIM_IsEnabledOutput\n
2484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TD2OEN        LL_HRTIM_IsEnabledOutput\n
2485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TE1OEN        LL_HRTIM_IsEnabledOutput\n
2486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TE2OEN        LL_HRTIM_IsEnabledOutput\n
2487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TF1OEN        LL_HRTIM_IsEnabledOutput\n
2488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         OENR         TF2OEN        LL_HRTIM_IsEnabledOutput
2489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Output This parameter can be one of the following values:
2491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA1
2492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA2
2493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB1
2494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB2
2495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC1
2496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC2
2497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD1
2498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD2
2499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE1
2500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE2
2501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF1
2502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF2
2503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of TxyOEN bit in HRTIM_OENR register (1 or 0).
2504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_IsEnabledOutput(HRTIM_TypeDef *HRTIMx, uint32_t Output)
2506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(HRTIMx->sCommonRegs.OENR, Output) == Output) ? 1UL : 0UL);
2508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicates whether the HRTIM timer output is disabled.
2512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll ODISR        TA1ODIS        LL_HRTIM_IsDisabledOutput\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 235


2513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TA2ODIS        LL_HRTIM_IsDisabledOutput\n
2514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TB1ODIS        LL_HRTIM_IsDisabledOutput\n
2515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TB2ODIS        LL_HRTIM_IsDisabledOutput\n
2516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TC1ODIS        LL_HRTIM_IsDisabledOutput\n
2517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TC2ODIS        LL_HRTIM_IsDisabledOutput\n
2518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TD1ODIS        LL_HRTIM_IsDisabledOutput\n
2519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TD2ODIS        LL_HRTIM_IsDisabledOutput\n
2520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TE1ODIS        LL_HRTIM_IsDisabledOutput\n
2521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TE2ODIS        LL_HRTIM_IsDisabledOutput\n
2522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TF1ODIS        LL_HRTIM_IsDisabledOutput\n
2523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ODISR        TF2ODIS        LL_HRTIM_IsDisabledOutput
2524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Output This parameter can be one of the following values:
2526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA1
2527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TA2
2528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB1
2529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TB2
2530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC1
2531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TC2
2532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD1
2533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TD2
2534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE1
2535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TE2
2536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF1
2537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_OUTPUT_TF2
2538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of TxyODS bit in HRTIM_OENR register (1 or 0).
2539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_IsDisabledOutput(HRTIM_TypeDef *HRTIMx, uint32_t Output)
2541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(HRTIMx->sCommonRegs.OENR, Output) == 0U) ? 1UL : 0UL);
2543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Configure an ADC trigger.
2547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR1          ADC1USRC        LL_HRTIM_ConfigADCTrig\n
2548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC2USRC        LL_HRTIM_ConfigADCTrig\n
2549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC3USRC        LL_HRTIM_ConfigADCTrig\n
2550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC4USRC        LL_HRTIM_ConfigADCTrig\n
2551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC1         LL_HRTIM_ConfigADCTrig\n
2552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC2         LL_HRTIM_ConfigADCTrig\n
2553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC3         LL_HRTIM_ConfigADCTrig\n
2554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC4         LL_HRTIM_ConfigADCTrig\n
2555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MPER        LL_HRTIM_ConfigADCTrig\n
2556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV1        LL_HRTIM_ConfigADCTrig\n
2557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV2        LL_HRTIM_ConfigADCTrig\n
2558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV3        LL_HRTIM_ConfigADCTrig\n
2559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV4        LL_HRTIM_ConfigADCTrig\n
2560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV5        LL_HRTIM_ConfigADCTrig\n
2561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC2        LL_HRTIM_ConfigADCTrig\n
2562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAC3        LL_HRTIM_ConfigADCTrig\n
2563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAC4        LL_HRTIM_ConfigADCTrig\n
2564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAPER       LL_HRTIM_ConfigADCTrig\n
2565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TARST       LL_HRTIM_ConfigADCTrig\n
2566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC3        LL_HRTIM_ConfigADCTrig\n
2567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBC3        LL_HRTIM_ConfigADCTrig\n
2568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBC4        LL_HRTIM_ConfigADCTrig\n
2569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBPER       LL_HRTIM_ConfigADCTrig\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 236


2570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBRST       LL_HRTIM_ConfigADCTrig\n
2571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC4        LL_HRTIM_ConfigADCTrig\n
2572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCC3        LL_HRTIM_ConfigADCTrig\n
2573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCC4        LL_HRTIM_ConfigADCTrig\n
2574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCPER       LL_HRTIM_ConfigADCTrig\n
2575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFPER       LL_HRTIM_ConfigADCTrig\n
2576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDC3        LL_HRTIM_ConfigADCTrig\n
2577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDC4        LL_HRTIM_ConfigADCTrig\n
2578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDPER       LL_HRTIM_ConfigADCTrig\n
2579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFRST       LL_HRTIM_ConfigADCTrig\n
2580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEC3        LL_HRTIM_ConfigADCTrig\n
2581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEC4        LL_HRTIM_ConfigADCTrig\n
2582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEPER       LL_HRTIM_ConfigADCTrig\n
2583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC1         LL_HRTIM_ConfigADCTrig\n
2584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC2         LL_HRTIM_ConfigADCTrig\n
2585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC3         LL_HRTIM_ConfigADCTrig\n
2586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC4         LL_HRTIM_ConfigADCTrig\n
2587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MPER        LL_HRTIM_ConfigADCTrig\n
2588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV6        LL_HRTIM_ConfigADCTrig\n
2589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV7        LL_HRTIM_ConfigADCTrig\n
2590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV8        LL_HRTIM_ConfigADCTrig\n
2591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV9        LL_HRTIM_ConfigADCTrig\n
2592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV10       LL_HRTIM_ConfigADCTrig\n
2593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAC2        LL_HRTIM_ConfigADCTrig\n
2594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC2        LL_HRTIM_ConfigADCTrig\n
2595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAC4        LL_HRTIM_ConfigADCTrig\n
2596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAPER       LL_HRTIM_ConfigADCTrig\n
2597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBC2        LL_HRTIM_ConfigADCTrig\n
2598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC3        LL_HRTIM_ConfigADCTrig\n
2599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBC4        LL_HRTIM_ConfigADCTrig\n
2600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBPER       LL_HRTIM_ConfigADCTrig\n
2601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCC2        LL_HRTIM_ConfigADCTrig\n
2602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC4        LL_HRTIM_ConfigADCTrig\n
2603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCC4        LL_HRTIM_ConfigADCTrig\n
2604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCPER       LL_HRTIM_ConfigADCTrig\n
2605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCRST       LL_HRTIM_ConfigADCTrig\n
2606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDC2        LL_HRTIM_ConfigADCTrig\n
2607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFPER       LL_HRTIM_ConfigADCTrig\n
2608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDC4        LL_HRTIM_ConfigADCTrig\n
2609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDPER       LL_HRTIM_ConfigADCTrig\n
2610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDRST       LL_HRTIM_ConfigADCTrig\n
2611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC2        LL_HRTIM_ConfigADCTrig\n
2612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC3        LL_HRTIM_ConfigADCTrig\n
2613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC4        LL_HRTIM_ConfigADCTrig\n
2614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TERST       LL_HRTIM_ConfigADCTrig\n
2615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC1         LL_HRTIM_ConfigADCTrig\n
2616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC2         LL_HRTIM_ConfigADCTrig\n
2617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC3         LL_HRTIM_ConfigADCTrig\n
2618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC4         LL_HRTIM_ConfigADCTrig\n
2619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MPER        LL_HRTIM_ConfigADCTrig\n
2620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV1        LL_HRTIM_ConfigADCTrig\n
2621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV2        LL_HRTIM_ConfigADCTrig\n
2622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV3        LL_HRTIM_ConfigADCTrig\n
2623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV4        LL_HRTIM_ConfigADCTrig\n
2624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV5        LL_HRTIM_ConfigADCTrig\n
2625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC2        LL_HRTIM_ConfigADCTrig\n
2626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAC3        LL_HRTIM_ConfigADCTrig\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 237


2627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAC4        LL_HRTIM_ConfigADCTrig\n
2628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAPER       LL_HRTIM_ConfigADCTrig\n
2629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TARST       LL_HRTIM_ConfigADCTrig\n
2630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC3        LL_HRTIM_ConfigADCTrig\n
2631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBC3        LL_HRTIM_ConfigADCTrig\n
2632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBC4        LL_HRTIM_ConfigADCTrig\n
2633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBPER       LL_HRTIM_ConfigADCTrig\n
2634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBRST       LL_HRTIM_ConfigADCTrig\n
2635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC4        LL_HRTIM_ConfigADCTrig\n
2636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCC3        LL_HRTIM_ConfigADCTrig\n
2637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCC4        LL_HRTIM_ConfigADCTrig\n
2638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCPER       LL_HRTIM_ConfigADCTrig\n
2639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFPER       LL_HRTIM_ConfigADCTrig\n
2640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDC3        LL_HRTIM_ConfigADCTrig\n
2641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDC4        LL_HRTIM_ConfigADCTrig\n
2642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDPER       LL_HRTIM_ConfigADCTrig\n
2643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFRST       LL_HRTIM_ConfigADCTrig\n
2644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEC3        LL_HRTIM_ConfigADCTrig\n
2645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEC4        LL_HRTIM_ConfigADCTrig\n
2646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEPER       LL_HRTIM_ConfigADCTrig\n
2647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC1         LL_HRTIM_ConfigADCTrig\n
2648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC2         LL_HRTIM_ConfigADCTrig\n
2649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC3         LL_HRTIM_ConfigADCTrig\n
2650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC4         LL_HRTIM_ConfigADCTrig\n
2651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MPER        LL_HRTIM_ConfigADCTrig\n
2652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV6        LL_HRTIM_ConfigADCTrig\n
2653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV7        LL_HRTIM_ConfigADCTrig\n
2654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV8        LL_HRTIM_ConfigADCTrig\n
2655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV9        LL_HRTIM_ConfigADCTrig\n
2656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV10       LL_HRTIM_ConfigADCTrig\n
2657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAC2        LL_HRTIM_ConfigADCTrig\n
2658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC2        LL_HRTIM_ConfigADCTrig\n
2659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAC4        LL_HRTIM_ConfigADCTrig\n
2660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAPER       LL_HRTIM_ConfigADCTrig\n
2661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBC2        LL_HRTIM_ConfigADCTrig\n
2662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC3        LL_HRTIM_ConfigADCTrig\n
2663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBC4        LL_HRTIM_ConfigADCTrig\n
2664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBPER       LL_HRTIM_ConfigADCTrig\n
2665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCC2        LL_HRTIM_ConfigADCTrig\n
2666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC4        LL_HRTIM_ConfigADCTrig\n
2667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCC4        LL_HRTIM_ConfigADCTrig\n
2668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCPER       LL_HRTIM_ConfigADCTrig\n
2669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCRST       LL_HRTIM_ConfigADCTrig\n
2670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDC2        LL_HRTIM_ConfigADCTrig\n
2671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFPER       LL_HRTIM_ConfigADCTrig\n
2672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDC4        LL_HRTIM_ConfigADCTrig\n
2673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDPER       LL_HRTIM_ConfigADCTrig\n
2674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDRST       LL_HRTIM_ConfigADCTrig\n
2675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC2        LL_HRTIM_ConfigADCTrig\n
2676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC3        LL_HRTIM_ConfigADCTrig\n
2677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC4        LL_HRTIM_ConfigADCTrig\n
2678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TERST       LL_HRTIM_ConfigADCTrig
2679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
2681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
2682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
2683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 238


2684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
2685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Update This parameter can be one of the following values:
2686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_MASTER
2687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_A
2688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_B
2689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_C
2690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_D
2691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_E
2692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_F
2693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Src This parameter can be a combination of the following values:
2694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
2695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 1 and ADC trigger 3:
2696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_NONE
2697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP1
2698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP2
2699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP3
2700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP4
2701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MPER
2702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV1
2703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV2
2704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV3
2705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV4
2706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV5
2707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMACMP3
2708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMACMP4
2709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMAPER
2710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMARST
2711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBCMP3
2712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBCMP4
2713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBPER
2714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBRST
2715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCCMP3
2716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCCMP4
2717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCPER
2718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDCMP3
2719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDCMP4
2720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDPER
2721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMECMP3
2722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMECMP4
2723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMEPER
2724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP2
2725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP3
2726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP4
2727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFPER
2728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFRST
2729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
2730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 2 and ADC trigger 4:
2731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_NONE
2732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP1
2733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP2
2734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP3
2735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP4
2736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MPER
2737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV6
2738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV7
2739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV8
2740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV9
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 239


2741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV10
2742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMACMP2
2743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMACMP4
2744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMAPER
2745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBCMP2
2746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBCMP4
2747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBPER
2748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCCMP2
2749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCCMP4
2750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCPER
2751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCRST
2752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDCMP2
2753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDCMP4
2754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDPER
2755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDRST
2756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP2
2757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP3
2758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP4
2759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMERST
2760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP2
2761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP3
2762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP4
2763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFPER
2764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
2765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 5, ADC trigger 7 and ADC trigger 9 this parameter
2766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         can be one of the following values:
2767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP1
2768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP2
2769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP3
2770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP4
2771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MPER
2772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV1
2773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV2
2774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV3
2775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV4
2776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV5
2777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP3
2778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP4
2779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_PER
2780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_RST
2781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP3
2782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP4
2783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_PER
2784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_RST
2785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP3
2786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP4
2787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_PER
2788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP3
2789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP4
2790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_PER
2791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_CMP3
2792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_CMP4
2793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_PER
2794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP2
2795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP3
2796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP4
2797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_PER
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 240


2798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_RST
2799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
2800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 6, ADC trigger 8 and ADC trigger 10 this parameter
2801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         can be one of the following values:
2802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP1
2803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP2
2804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP3
2805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP4
2806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MPER
2807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV6
2808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV7
2809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV8
2810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV9
2811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV10
2812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP2
2813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP4
2814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_PER
2815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP2
2816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP4
2817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_PER
2818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP2
2819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP4
2820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_PER
2821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_RST
2822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP2
2823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP4
2824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_PER
2825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_RST
2826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP2
2827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP3
2828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP4
2829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_RST
2830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP2
2831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP3
2832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP4
2833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_PER
2834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_ConfigADCTrig(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig, uint32_t Updat
2837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *padcur = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sCommonRegs.CR1
2839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                 REG_OFFSET_TAB_ADCUR[ADCTrig]));
2840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *padcer = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sCommonRegs.ADC
2841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                 REG_OFFSET_TAB_ADCER[ADCTrig]));
2842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*padcur, REG_MASK_TAB_ADCUR[ADCTrig], (Update << REG_SHIFT_TAB_ADCUR[ADCTrig]));
2843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*padcer, REG_MASK_TAB_ADCER[ADCTrig], (Src << REG_SHIFT_TAB_ADCER[ADCTrig]));
2844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Associate the ADCx trigger to a timer triggering the update of the HRTIM_ADCxR register
2848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR1          ADC1USRC         LL_HRTIM_SetADCTrigUpdate\n
2849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC2USRC         LL_HRTIM_SetADCTrigUpdate\n
2850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC3USRC         LL_HRTIM_SetADCTrigUpdate\n
2851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC4USRC         LL_HRTIM_SetADCTrigUpdate\n
2852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC5USRC         LL_HRTIM_SetADCTrigUpdate\n
2853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC6USRC         LL_HRTIM_SetADCTrigUpdate\n
2854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC7USRC         LL_HRTIM_SetADCTrigUpdate\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 241


2855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC8USRC         LL_HRTIM_SetADCTrigUpdate\n
2856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC9USRC         LL_HRTIM_SetADCTrigUpdate\n
2857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC10USRC        LL_HRTIM_SetADCTrigUpdate
2858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note When the preload is disabled in the source timer, the HRTIM_ADCxR
2859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       registers are not preloaded either: a write access will result in an
2860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       immediate update of the trigger source.
2861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
2863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
2864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
2865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
2866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
2867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_5
2868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_6
2869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_7
2870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_8
2871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_9
2872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_10
2873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Update This parameter can be one of the following values:
2874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_MASTER
2875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_A
2876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_B
2877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_C
2878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_D
2879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_E
2880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_F
2881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
2882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SetADCTrigUpdate(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig, uint32_t Up
2884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *preg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sCommonRegs.CR1) 
2886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_ADCUR[ADCTrig]));
2887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*preg, REG_MASK_TAB_ADCUR[ADCTrig], (Update << REG_SHIFT_TAB_ADCUR[ADCTrig]));
2888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the source timer triggering the update of the HRTIM_ADCxR register.
2892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll CR1          ADC1USRC        LL_HRTIM_GetADCTrigUpdate\n
2893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC2USRC        LL_HRTIM_GetADCTrigUpdate\n
2894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC3USRC        LL_HRTIM_GetADCTrigUpdate\n
2895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CR1          ADC4USRC        LL_HRTIM_GetADCTrigUpdate\n
2896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC5USRC        LL_HRTIM_GetADCTrigUpdate\n
2897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC6USRC        LL_HRTIM_GetADCTrigUpdate\n
2898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC7USRC        LL_HRTIM_GetADCTrigUpdate\n
2899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC8USRC        LL_HRTIM_GetADCTrigUpdate\n
2900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC9USRC        LL_HRTIM_GetADCTrigUpdate\n
2901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCUR        ADC10USRC       LL_HRTIM_GetADCTrigUpdate
2902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
2903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
2904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
2905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
2906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
2907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
2908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_5
2909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_6
2910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_7
2911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_8
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 242


2912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_9
2913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_10
2914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Update Returned value can be one of the following values:
2915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_MASTER
2916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_A
2917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_B
2918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_C
2919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_D
2920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_E
2921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_UPDATE_TIMER_F
2922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
2923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_GetADCTrigUpdate(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig)
2924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
2925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *preg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sCommonRegs
2926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_ADCUR[ADCTrig]))
2927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*preg, (REG_MASK_TAB_ADCUR[ADCTrig])) >> REG_SHIFT_TAB_ADCUR[ADCTrig]);
2928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
2929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
2930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
2931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Specify which events (timer events and/or external events) are used as triggers for ADC
2932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll ADC1R        ADC1MC1         LL_HRTIM_SetADCTrigSrc\n
2933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC2         LL_HRTIM_SetADCTrigSrc\n
2934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC3         LL_HRTIM_SetADCTrigSrc\n
2935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC4         LL_HRTIM_SetADCTrigSrc\n
2936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MPER        LL_HRTIM_SetADCTrigSrc\n
2937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV1        LL_HRTIM_SetADCTrigSrc\n
2938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV2        LL_HRTIM_SetADCTrigSrc\n
2939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV3        LL_HRTIM_SetADCTrigSrc\n
2940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV4        LL_HRTIM_SetADCTrigSrc\n
2941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV5        LL_HRTIM_SetADCTrigSrc\n
2942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC2        LL_HRTIM_SetADCTrigSrc\n
2943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAC3        LL_HRTIM_SetADCTrigSrc\n
2944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAC4        LL_HRTIM_SetADCTrigSrc\n
2945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAPER       LL_HRTIM_SetADCTrigSrc\n
2946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TARST       LL_HRTIM_SetADCTrigSrc\n
2947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC3        LL_HRTIM_SetADCTrigSrc\n
2948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBC3        LL_HRTIM_SetADCTrigSrc\n
2949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBC4        LL_HRTIM_SetADCTrigSrc\n
2950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBPER       LL_HRTIM_SetADCTrigSrc\n
2951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBRST       LL_HRTIM_SetADCTrigSrc\n
2952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC4        LL_HRTIM_SetADCTrigSrc\n
2953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCC3        LL_HRTIM_SetADCTrigSrc\n
2954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCC4        LL_HRTIM_SetADCTrigSrc\n
2955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCPER       LL_HRTIM_SetADCTrigSrc\n
2956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFPER       LL_HRTIM_SetADCTrigSrc\n
2957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDC3        LL_HRTIM_SetADCTrigSrc\n
2958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDC4        LL_HRTIM_SetADCTrigSrc\n
2959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDPER       LL_HRTIM_SetADCTrigSrc\n
2960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFRST       LL_HRTIM_SetADCTrigSrc\n
2961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEC3        LL_HRTIM_SetADCTrigSrc\n
2962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEC4        LL_HRTIM_SetADCTrigSrc\n
2963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEPER       LL_HRTIM_SetADCTrigSrc\n
2964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC1         LL_HRTIM_SetADCTrigSrc\n
2965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC2         LL_HRTIM_SetADCTrigSrc\n
2966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC3         LL_HRTIM_SetADCTrigSrc\n
2967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC4         LL_HRTIM_SetADCTrigSrc\n
2968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MPER        LL_HRTIM_SetADCTrigSrc\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 243


2969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV6        LL_HRTIM_SetADCTrigSrc\n
2970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV7        LL_HRTIM_SetADCTrigSrc\n
2971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV8        LL_HRTIM_SetADCTrigSrc\n
2972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV9        LL_HRTIM_SetADCTrigSrc\n
2973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV10       LL_HRTIM_SetADCTrigSrc\n
2974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAC2        LL_HRTIM_SetADCTrigSrc\n
2975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC2        LL_HRTIM_SetADCTrigSrc\n
2976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAC4        LL_HRTIM_SetADCTrigSrc\n
2977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAPER       LL_HRTIM_SetADCTrigSrc\n
2978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBC2        LL_HRTIM_SetADCTrigSrc\n
2979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC3        LL_HRTIM_SetADCTrigSrc\n
2980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBC4        LL_HRTIM_SetADCTrigSrc\n
2981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBPER       LL_HRTIM_SetADCTrigSrc\n
2982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCC2        LL_HRTIM_SetADCTrigSrc\n
2983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC4        LL_HRTIM_SetADCTrigSrc\n
2984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCC4        LL_HRTIM_SetADCTrigSrc\n
2985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCPER       LL_HRTIM_SetADCTrigSrc\n
2986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCRST       LL_HRTIM_SetADCTrigSrc\n
2987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDC2        LL_HRTIM_SetADCTrigSrc\n
2988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFPER       LL_HRTIM_SetADCTrigSrc\n
2989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDC4        LL_HRTIM_SetADCTrigSrc\n
2990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDPER       LL_HRTIM_SetADCTrigSrc\n
2991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDRST       LL_HRTIM_SetADCTrigSrc\n
2992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC2        LL_HRTIM_SetADCTrigSrc\n
2993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC3        LL_HRTIM_SetADCTrigSrc\n
2994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC4        LL_HRTIM_SetADCTrigSrc\n
2995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TERST       LL_HRTIM_SetADCTrigSrc\n
2996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC1         LL_HRTIM_SetADCTrigSrc\n
2997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC2         LL_HRTIM_SetADCTrigSrc\n
2998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC3         LL_HRTIM_SetADCTrigSrc\n
2999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC4         LL_HRTIM_SetADCTrigSrc\n
3000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MPER        LL_HRTIM_SetADCTrigSrc\n
3001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV1        LL_HRTIM_SetADCTrigSrc\n
3002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV2        LL_HRTIM_SetADCTrigSrc\n
3003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV3        LL_HRTIM_SetADCTrigSrc\n
3004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV4        LL_HRTIM_SetADCTrigSrc\n
3005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV5        LL_HRTIM_SetADCTrigSrc\n
3006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC2        LL_HRTIM_SetADCTrigSrc\n
3007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAC3        LL_HRTIM_SetADCTrigSrc\n
3008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAC4        LL_HRTIM_SetADCTrigSrc\n
3009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAPER       LL_HRTIM_SetADCTrigSrc\n
3010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TARST       LL_HRTIM_SetADCTrigSrc\n
3011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC3        LL_HRTIM_SetADCTrigSrc\n
3012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBC3        LL_HRTIM_SetADCTrigSrc\n
3013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBC4        LL_HRTIM_SetADCTrigSrc\n
3014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBPER       LL_HRTIM_SetADCTrigSrc\n
3015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBRST       LL_HRTIM_SetADCTrigSrc\n
3016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC4        LL_HRTIM_SetADCTrigSrc\n
3017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCC3        LL_HRTIM_SetADCTrigSrc\n
3018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCC4        LL_HRTIM_SetADCTrigSrc\n
3019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCPER       LL_HRTIM_SetADCTrigSrc\n
3020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFPER       LL_HRTIM_SetADCTrigSrc\n
3021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDC3        LL_HRTIM_SetADCTrigSrc\n
3022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDC4        LL_HRTIM_SetADCTrigSrc\n
3023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDPER       LL_HRTIM_SetADCTrigSrc\n
3024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFRST       LL_HRTIM_SetADCTrigSrc\n
3025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEC3        LL_HRTIM_SetADCTrigSrc\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 244


3026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEC4        LL_HRTIM_SetADCTrigSrc\n
3027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEPER       LL_HRTIM_SetADCTrigSrc\n
3028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC1         LL_HRTIM_SetADCTrigSrc\n
3029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC2         LL_HRTIM_SetADCTrigSrc\n
3030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC3         LL_HRTIM_SetADCTrigSrc\n
3031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC4         LL_HRTIM_SetADCTrigSrc\n
3032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MPER        LL_HRTIM_SetADCTrigSrc\n
3033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV6        LL_HRTIM_SetADCTrigSrc\n
3034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV7        LL_HRTIM_SetADCTrigSrc\n
3035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV8        LL_HRTIM_SetADCTrigSrc\n
3036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV9        LL_HRTIM_SetADCTrigSrc\n
3037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV10       LL_HRTIM_SetADCTrigSrc\n
3038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAC2        LL_HRTIM_SetADCTrigSrc\n
3039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC2        LL_HRTIM_SetADCTrigSrc\n
3040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAC4        LL_HRTIM_SetADCTrigSrc\n
3041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAPER       LL_HRTIM_SetADCTrigSrc\n
3042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBC2        LL_HRTIM_SetADCTrigSrc\n
3043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC3        LL_HRTIM_SetADCTrigSrc\n
3044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBC4        LL_HRTIM_SetADCTrigSrc\n
3045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBPER       LL_HRTIM_SetADCTrigSrc\n
3046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCC2        LL_HRTIM_SetADCTrigSrc\n
3047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC4        LL_HRTIM_SetADCTrigSrc\n
3048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCC4        LL_HRTIM_SetADCTrigSrc\n
3049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCPER       LL_HRTIM_SetADCTrigSrc\n
3050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCRST       LL_HRTIM_SetADCTrigSrc\n
3051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDC2        LL_HRTIM_SetADCTrigSrc\n
3052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFPER       LL_HRTIM_SetADCTrigSrc\n
3053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDC4        LL_HRTIM_SetADCTrigSrc\n
3054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDPER       LL_HRTIM_SetADCTrigSrc\n
3055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDRST       LL_HRTIM_SetADCTrigSrc\n
3056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC2        LL_HRTIM_SetADCTrigSrc\n
3057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC3        LL_HRTIM_SetADCTrigSrc\n
3058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC4        LL_HRTIM_SetADCTrigSrc\n
3059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TERST       LL_HRTIM_SetADCTrigSrc\n
3060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC5TRG         LL_HRTIM_SetADCTrigSrc\n
3061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC6TRG         LL_HRTIM_SetADCTrigSrc\n
3062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC7TRG         LL_HRTIM_SetADCTrigSrc\n
3063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC8TRG         LL_HRTIM_SetADCTrigSrc\n
3064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC9TRG         LL_HRTIM_SetADCTrigSrc\n
3065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC10TRG        LL_HRTIM_SetADCTrigSrc
3066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
3068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
3069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
3070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
3071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
3072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_5
3073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_6
3074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_7
3075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_8
3076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_9
3077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_10
3078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Src
3079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 1 and ADC trigger 3 this parameter can be a
3080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         combination of the following values:
3081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_NONE
3082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 245


3083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP2
3084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP3
3085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP4
3086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MPER
3087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV1
3088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV2
3089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV3
3090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV4
3091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV5
3092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMACMP3
3093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMACMP4
3094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMAPER
3095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMARST
3096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBCMP3
3097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBCMP4
3098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBPER
3099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBRST
3100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCCMP3
3101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCCMP4
3102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCPER
3103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDCMP3
3104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDCMP4
3105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDPER
3106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMECMP3
3107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMECMP4
3108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMEPER
3109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP2
3110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP3
3111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP4
3112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFPER
3113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFRST
3114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 2 and ADC trigger 4 this parameter can be a
3116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         combination of the following values:
3117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_NONE
3118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP1
3119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP2
3120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP3
3121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP4
3122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MPER
3123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV6
3124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV7
3125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV8
3126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV9
3127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV10
3128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMACMP2
3129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMACMP4
3130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMAPER
3131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBCMP2
3132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBCMP4
3133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBPER
3134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCCMP2
3135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCCMP4
3136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCPER
3137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCRST
3138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDCMP2
3139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDCMP4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 246


3140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDPER
3141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDRST
3142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP2
3143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP3
3144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP4
3145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMERST
3146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP2
3147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP3
3148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP4
3149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFPER
3150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 5, ADC trigger 7 and ADC trigger 9 this parameter
3152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         can be one of the following values:
3153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP1
3154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP2
3155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP3
3156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP4
3157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MPER
3158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV1
3159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV2
3160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV3
3161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV4
3162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV5
3163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP3
3164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP4
3165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_PER
3166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_RST
3167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP3
3168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP4
3169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_PER
3170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_RST
3171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP3
3172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP4
3173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_PER
3174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP3
3175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP4
3176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_PER
3177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_CMP3
3178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_CMP4
3179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_PER
3180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP2
3181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP3
3182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP4
3183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_PER
3184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_RST
3185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 6, ADC trigger 8 and ADC trigger 10 this parameter
3187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         can be one of the following values:
3188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP1
3189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP2
3190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP3
3191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP4
3192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MPER
3193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV6
3194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV7
3195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV8
3196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV9
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 247


3197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV10
3198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP2
3199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP4
3200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_PER
3201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP2
3202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP4
3203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_PER
3204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP2
3205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP4
3206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_PER
3207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_RST
3208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP2
3209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP4
3210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_PER
3211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_RST
3212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP2
3213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP3
3214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP4
3215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_RST
3216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP2
3217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP3
3218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP4
3219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_PER
3220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SetADCTrigSrc(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig, uint32_t Src)
3223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *preg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sCommonRegs.ADC1R
3225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_ADCER[ADCTrig]));
3226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*preg, REG_MASK_TAB_ADCER[ADCTrig], (Src << REG_SHIFT_TAB_ADCER[ADCTrig]));
3227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate which events (timer events and/or external events) are currently used as trigg
3231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll ADC1R        ADC1MC1         LL_HRTIM_GetADCTrigSrc\n
3232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC2         LL_HRTIM_GetADCTrigSrc\n
3233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC3         LL_HRTIM_GetADCTrigSrc\n
3234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MC4         LL_HRTIM_GetADCTrigSrc\n
3235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1MPER        LL_HRTIM_GetADCTrigSrc\n
3236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV1        LL_HRTIM_GetADCTrigSrc\n
3237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV2        LL_HRTIM_GetADCTrigSrc\n
3238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV3        LL_HRTIM_GetADCTrigSrc\n
3239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV4        LL_HRTIM_GetADCTrigSrc\n
3240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1EEV5        LL_HRTIM_GetADCTrigSrc\n
3241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC2        LL_HRTIM_GetADCTrigSrc\n
3242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAC3        LL_HRTIM_GetADCTrigSrc\n
3243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAC4        LL_HRTIM_GetADCTrigSrc\n
3244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TAPER       LL_HRTIM_GetADCTrigSrc\n
3245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TARST       LL_HRTIM_GetADCTrigSrc\n
3246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC3        LL_HRTIM_GetADCTrigSrc\n
3247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBC3        LL_HRTIM_GetADCTrigSrc\n
3248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBC4        LL_HRTIM_GetADCTrigSrc\n
3249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBPER       LL_HRTIM_GetADCTrigSrc\n
3250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TBRST       LL_HRTIM_GetADCTrigSrc\n
3251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFC4        LL_HRTIM_GetADCTrigSrc\n
3252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCC3        LL_HRTIM_GetADCTrigSrc\n
3253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCC4        LL_HRTIM_GetADCTrigSrc\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 248


3254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TCPER       LL_HRTIM_GetADCTrigSrc\n
3255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFPER       LL_HRTIM_GetADCTrigSrc\n
3256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDC3        LL_HRTIM_GetADCTrigSrc\n
3257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDC4        LL_HRTIM_GetADCTrigSrc\n
3258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TDPER       LL_HRTIM_GetADCTrigSrc\n
3259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TFRST       LL_HRTIM_GetADCTrigSrc\n
3260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEC3        LL_HRTIM_GetADCTrigSrc\n
3261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEC4        LL_HRTIM_GetADCTrigSrc\n
3262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC1R        ADC1TEPER       LL_HRTIM_GetADCTrigSrc\n
3263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC1         LL_HRTIM_GetADCTrigSrc\n
3264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC2         LL_HRTIM_GetADCTrigSrc\n
3265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC3         LL_HRTIM_GetADCTrigSrc\n
3266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MC4         LL_HRTIM_GetADCTrigSrc\n
3267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2MPER        LL_HRTIM_GetADCTrigSrc\n
3268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV6        LL_HRTIM_GetADCTrigSrc\n
3269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV7        LL_HRTIM_GetADCTrigSrc\n
3270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV8        LL_HRTIM_GetADCTrigSrc\n
3271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV9        LL_HRTIM_GetADCTrigSrc\n
3272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2EEV10       LL_HRTIM_GetADCTrigSrc\n
3273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAC2        LL_HRTIM_GetADCTrigSrc\n
3274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC2        LL_HRTIM_GetADCTrigSrc\n
3275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAC4        LL_HRTIM_GetADCTrigSrc\n
3276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TAPER       LL_HRTIM_GetADCTrigSrc\n
3277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBC2        LL_HRTIM_GetADCTrigSrc\n
3278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC3        LL_HRTIM_GetADCTrigSrc\n
3279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBC4        LL_HRTIM_GetADCTrigSrc\n
3280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TBPER       LL_HRTIM_GetADCTrigSrc\n
3281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCC2        LL_HRTIM_GetADCTrigSrc\n
3282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFC4        LL_HRTIM_GetADCTrigSrc\n
3283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCC4        LL_HRTIM_GetADCTrigSrc\n
3284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCPER       LL_HRTIM_GetADCTrigSrc\n
3285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TCRST       LL_HRTIM_GetADCTrigSrc\n
3286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDC2        LL_HRTIM_GetADCTrigSrc\n
3287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TFPER       LL_HRTIM_GetADCTrigSrc\n
3288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDC4        LL_HRTIM_GetADCTrigSrc\n
3289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDPER       LL_HRTIM_GetADCTrigSrc\n
3290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TDRST       LL_HRTIM_GetADCTrigSrc\n
3291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC2        LL_HRTIM_GetADCTrigSrc\n
3292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC3        LL_HRTIM_GetADCTrigSrc\n
3293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TEC4        LL_HRTIM_GetADCTrigSrc\n
3294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC2R        ADC2TERST       LL_HRTIM_GetADCTrigSrc\n
3295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC1         LL_HRTIM_GetADCTrigSrc\n
3296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC2         LL_HRTIM_GetADCTrigSrc\n
3297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC3         LL_HRTIM_GetADCTrigSrc\n
3298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MC4         LL_HRTIM_GetADCTrigSrc\n
3299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3MPER        LL_HRTIM_GetADCTrigSrc\n
3300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV1        LL_HRTIM_GetADCTrigSrc\n
3301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV2        LL_HRTIM_GetADCTrigSrc\n
3302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV3        LL_HRTIM_GetADCTrigSrc\n
3303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV4        LL_HRTIM_GetADCTrigSrc\n
3304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3EEV5        LL_HRTIM_GetADCTrigSrc\n
3305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC2        LL_HRTIM_GetADCTrigSrc\n
3306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAC3        LL_HRTIM_GetADCTrigSrc\n
3307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAC4        LL_HRTIM_GetADCTrigSrc\n
3308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TAPER       LL_HRTIM_GetADCTrigSrc\n
3309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TARST       LL_HRTIM_GetADCTrigSrc\n
3310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC3        LL_HRTIM_GetADCTrigSrc\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 249


3311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBC3        LL_HRTIM_GetADCTrigSrc\n
3312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBC4        LL_HRTIM_GetADCTrigSrc\n
3313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBPER       LL_HRTIM_GetADCTrigSrc\n
3314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TBRST       LL_HRTIM_GetADCTrigSrc\n
3315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFC4        LL_HRTIM_GetADCTrigSrc\n
3316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCC3        LL_HRTIM_GetADCTrigSrc\n
3317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCC4        LL_HRTIM_GetADCTrigSrc\n
3318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TCPER       LL_HRTIM_GetADCTrigSrc\n
3319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFPER       LL_HRTIM_GetADCTrigSrc\n
3320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDC3        LL_HRTIM_GetADCTrigSrc\n
3321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDC4        LL_HRTIM_GetADCTrigSrc\n
3322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TDPER       LL_HRTIM_GetADCTrigSrc\n
3323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TFRST       LL_HRTIM_GetADCTrigSrc\n
3324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEC3        LL_HRTIM_GetADCTrigSrc\n
3325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEC4        LL_HRTIM_GetADCTrigSrc\n
3326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC3R        ADC3TEPER       LL_HRTIM_GetADCTrigSrc\n
3327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC1         LL_HRTIM_GetADCTrigSrc\n
3328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC2         LL_HRTIM_GetADCTrigSrc\n
3329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC3         LL_HRTIM_GetADCTrigSrc\n
3330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MC4         LL_HRTIM_GetADCTrigSrc\n
3331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4MPER        LL_HRTIM_GetADCTrigSrc\n
3332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV6        LL_HRTIM_GetADCTrigSrc\n
3333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV7        LL_HRTIM_GetADCTrigSrc\n
3334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV8        LL_HRTIM_GetADCTrigSrc\n
3335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV9        LL_HRTIM_GetADCTrigSrc\n
3336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4EEV10       LL_HRTIM_GetADCTrigSrc\n
3337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAC2        LL_HRTIM_GetADCTrigSrc\n
3338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC2        LL_HRTIM_GetADCTrigSrc\n
3339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAC4        LL_HRTIM_GetADCTrigSrc\n
3340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TAPER       LL_HRTIM_GetADCTrigSrc\n
3341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBC2        LL_HRTIM_GetADCTrigSrc\n
3342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC3        LL_HRTIM_GetADCTrigSrc\n
3343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBC4        LL_HRTIM_GetADCTrigSrc\n
3344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TBPER       LL_HRTIM_GetADCTrigSrc\n
3345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCC2        LL_HRTIM_GetADCTrigSrc\n
3346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFC4        LL_HRTIM_GetADCTrigSrc\n
3347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCC4        LL_HRTIM_GetADCTrigSrc\n
3348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCPER       LL_HRTIM_GetADCTrigSrc\n
3349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TCRST       LL_HRTIM_GetADCTrigSrc\n
3350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDC2        LL_HRTIM_GetADCTrigSrc\n
3351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TFPER       LL_HRTIM_GetADCTrigSrc\n
3352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDC4        LL_HRTIM_GetADCTrigSrc\n
3353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDPER       LL_HRTIM_GetADCTrigSrc\n
3354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TDRST       LL_HRTIM_GetADCTrigSrc\n
3355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC2        LL_HRTIM_GetADCTrigSrc\n
3356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC3        LL_HRTIM_GetADCTrigSrc\n
3357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TEC4        LL_HRTIM_GetADCTrigSrc\n
3358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADC4R        ADC4TERST       LL_HRTIM_GetADCTrigSrc
3359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC5TRG         LL_HRTIM_SetADCTrigSrc\n
3360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC6TRG         LL_HRTIM_SetADCTrigSrc\n
3361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC7TRG         LL_HRTIM_SetADCTrigSrc\n
3362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC8TRG         LL_HRTIM_SetADCTrigSrc\n
3363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC9TRG         LL_HRTIM_SetADCTrigSrc\n
3364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCER        ADC10TRG        LL_HRTIM_SetADCTrigSrc
3365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 250


3368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
3369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
3370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
3371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
3372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_5
3373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_6
3374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_7
3375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_8
3376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_9
3377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_10
3378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Src This parameter can be a combination of the following values:
3379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 1 and ADC trigger 3 this parameter can be a
3381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         combination of the following values:
3382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_NONE
3383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP1
3384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP2
3385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP3
3386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MCMP4
3387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_MPER
3388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV1
3389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV2
3390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV3
3391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV4
3392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_EEV5
3393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMACMP3
3394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMACMP4
3395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMAPER
3396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMARST
3397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBCMP3
3398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBCMP4
3399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBPER
3400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMBRST
3401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCCMP3
3402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCCMP4
3403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMCPER
3404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDCMP3
3405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDCMP4
3406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMDPER
3407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMECMP3
3408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMECMP4
3409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMEPER
3410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP2
3411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP3
3412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFCMP4
3413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFPER
3414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC13_TIMFRST
3415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 2 and ADC trigger 4 this parameter can be a
3417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         combination of the following values:
3418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_NONE
3419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP1
3420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP2
3421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP3
3422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MCMP4
3423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_MPER
3424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV6
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 251


3425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV7
3426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV8
3427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV9
3428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_EEV10
3429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMACMP2
3430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMACMP4
3431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMAPER
3432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBCMP2
3433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBCMP4
3434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMBPER
3435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCCMP2
3436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCCMP4
3437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCPER
3438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMCRST
3439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDCMP2
3440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDCMP4
3441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDPER
3442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMDRST
3443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP2
3444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP3
3445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMECMP4
3446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMERST
3447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP2
3448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP3
3449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFCMP4
3450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC24_TIMFPER
3451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 5, ADC trigger 7 and ADC trigger 9 this parameter
3453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         can be one of the following values:
3454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP1
3455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP2
3456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP3
3457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MCMP4
3458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_MPER
3459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV1
3460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV2
3461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV3
3462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV4
3463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_EEV5
3464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP3
3465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_CMP4
3466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_PER
3467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMA_RST
3468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP3
3469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_CMP4
3470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_PER
3471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMB_RST
3472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP3
3473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_CMP4
3474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMC_PER
3475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP3
3476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_CMP4
3477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMD_PER
3478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_CMP3
3479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_CMP4
3480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIME_PER
3481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 252


3482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP3
3483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_CMP4
3484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_PER
3485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC579_TIMF_RST
3486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
3487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For ADC trigger 6, ADC trigger 8 and ADC trigger 10 this parameter
3488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         can be one of the following values:
3489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP1
3490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP2
3491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP3
3492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MCMP4
3493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_MPER
3494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV6
3495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV7
3496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV8
3497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV9
3498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_EEV10
3499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP2
3500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_CMP4
3501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMA_PER
3502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP2
3503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_CMP4
3504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMB_PER
3505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP2
3506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_CMP4
3507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_PER
3508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMC_RST
3509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP2
3510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_CMP4
3511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_PER
3512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMD_RST
3513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP2
3514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP3
3515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_CMP4
3516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIME_RST
3517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP2
3518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP3
3519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_CMP4
3520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_SRC6810_TIMF_PER
3521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_GetADCTrigSrc(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig)
3523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *preg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sCommonRegs
3525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_ADCER[ADCTrig]))
3526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*preg, (REG_MASK_TAB_ADCER[ADCTrig])) >> REG_SHIFT_TAB_ADCER[ADCTrig]);
3527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Select the ADC post scaler.
3533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note This function allows to adjust each ADC trigger rate individually.
3534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note In center-aligned mode, the ADC trigger rate is also dependent on
3535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       ADROM[1:0] bitfield, programmed in the source timer
3536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       (see function @ref LL_HRTIM_TIM_SetADCRollOverMode)
3537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll ADCPS2       ADC10PSC        LL_HRTIM_SetADCPostScaler\n
3538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC9PSC         LL_HRTIM_SetADCPostScaler\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 253


3539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC8PSC         LL_HRTIM_SetADCPostScaler\n
3540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC7PSC         LL_HRTIM_SetADCPostScaler\n
3541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC6PSC         LL_HRTIM_SetADCPostScaler\n
3542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC5PSC         LL_HRTIM_SetADCPostScaler\n
3543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC4PSC         LL_HRTIM_SetADCPostScaler\n
3544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC3PSC         LL_HRTIM_SetADCPostScaler\n
3545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC2PSC         LL_HRTIM_SetADCPostScaler\n
3546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC1PSC         LL_HRTIM_SetADCPostScaler
3547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
3549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
3550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
3551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
3552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
3553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_5
3554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_6
3555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_7
3556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_8
3557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_9
3558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_10
3559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  PostScaler This parameter can be a number between Min_Data=0 and Max_Data=31
3560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_SetADCPostScaler(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig, uint32_t Po
3563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint64_t mask = (uint64_t)(HRTIM_ADCPS1_AD1PSC) << (REG_OFFSET_TAB_ADCPSx[ADCTrig]);
3566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint64_t ratio = (uint64_t)(PostScaler) << (REG_OFFSET_TAB_ADCPSx[ADCTrig]);
3567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sCommonRegs.ADCPS1, (uint32_t)mask, (uint32_t)ratio);
3569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sCommonRegs.ADCPS2, (uint32_t)(mask >> 32U), (uint32_t)(ratio >> 32U));
3570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the selected ADC post scaler.
3575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll ADCPS2       ADC10PSC        LL_HRTIM_GetADCPostScaler\n
3576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC9PSC         LL_HRTIM_GetADCPostScaler\n
3577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC8PSC         LL_HRTIM_GetADCPostScaler\n
3578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC7PSC         LL_HRTIM_GetADCPostScaler\n
3579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS2       ADC6PSC         LL_HRTIM_GetADCPostScaler\n
3580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC5PSC         LL_HRTIM_GetADCPostScaler\n
3581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC4PSC         LL_HRTIM_GetADCPostScaler\n
3582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC3PSC         LL_HRTIM_GetADCPostScaler\n
3583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC2PSC         LL_HRTIM_GetADCPostScaler\n
3584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         ADCPS1       ADC1PSC         LL_HRTIM_GetADCPostScaler
3585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  ADCTrig This parameter can be one of the following values:
3587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_1
3588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_2
3589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_3
3590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_4
3591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_5
3592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_6
3593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_7
3594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_8
3595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_9
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 254


3596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_ADCTRIG_10
3597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval  PostScaler This parameter can be a number between Min_Data=0 and Max_Data=31
3598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_GetADCPostScaler(HRTIM_TypeDef *HRTIMx, uint32_t ADCTrig)
3600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint32_t reg1 = READ_REG(HRTIMx->sCommonRegs.ADCPS1);
3603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint32_t reg2 = READ_REG(HRTIMx->sCommonRegs.ADCPS2);
3604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint64_t mask = (uint64_t)(HRTIM_ADCPS1_AD1PSC) << (REG_OFFSET_TAB_ADCPSx[ADCTrig]);
3606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint64_t ratio = (uint64_t)(reg1) | ((uint64_t)(reg2) << 32U);
3607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (uint32_t)((ratio & mask) >> (REG_OFFSET_TAB_ADCPSx[ADCTrig])) ;
3609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Configure the DLL calibration mode.
3614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll DLLCR        CALEN         LL_HRTIM_ConfigDLLCalibration\n
3615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         DLLCR        CALRTE        LL_HRTIM_ConfigDLLCalibration
3616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Mode This parameter can be one of the following values:
3618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DLLCALIBRATION_MODE_SINGLESHOT
3619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DLLCALIBRATION_MODE_CONTINUOUS
3620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Period This parameter can be one of the following values:
3621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DLLCALIBRATION_RATE_0
3622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DLLCALIBRATION_RATE_1
3623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DLLCALIBRATION_RATE_2
3624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DLLCALIBRATION_RATE_3
3625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_ConfigDLLCalibration(HRTIM_TypeDef *HRTIMx, uint32_t Mode, uint32_t P
3628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(HRTIMx->sCommonRegs.DLLCR, (HRTIM_DLLCR_CALEN | HRTIM_DLLCR_CALRTE), (Mode | Period));
3630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Launch DLL calibration
3634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll DLLCR        CAL           LL_HRTIM_StartDLLCalibration
3635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_StartDLLCalibration(HRTIM_TypeDef *HRTIMx)
3639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
3641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @}
3645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /** @defgroup HRTIM_LL_EF_HRTIM_Timer_Control HRTIM_Timer_Control
3648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @{
3649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable timer(s) counter.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 255


3653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MDIER        TFCEN         LL_HRTIM_TIM_CounterEnable\n
3654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TECEN         LL_HRTIM_TIM_CounterEnable\n
3655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TDCEN         LL_HRTIM_TIM_CounterEnable\n
3656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TCCEN         LL_HRTIM_TIM_CounterEnable\n
3657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TBCEN         LL_HRTIM_TIM_CounterEnable\n
3658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TACEN         LL_HRTIM_TIM_CounterEnable\n
3659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        MCEN          LL_HRTIM_TIM_CounterEnable
3660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timers This parameter can be a combination of the following values:
3662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_CounterEnable(HRTIM_TypeDef *HRTIMx, uint32_t Timers)
3672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(HRTIMx->sMasterRegs.MCR, Timers);
3674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable timer(s) counter.
3678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MDIER        TFCEN         LL_HRTIM_TIM_CounterDisable\n
3679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TECEN         LL_HRTIM_TIM_CounterDisable\n
3680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TDCEN         LL_HRTIM_TIM_CounterDisable\n
3681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TCCEN         LL_HRTIM_TIM_CounterDisable\n
3682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TBCEN         LL_HRTIM_TIM_CounterDisable\n
3683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TACEN         LL_HRTIM_TIM_CounterDisable\n
3684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        MCEN          LL_HRTIM_TIM_CounterDisable
3685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timers This parameter can be a combination of the following values:
3687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_CounterDisable(HRTIM_TypeDef *HRTIMx, uint32_t Timers)
3697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(HRTIMx->sMasterRegs.MCR, Timers);
3699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether the timer counter is enabled.
3703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MDIER        TFCEN         LL_HRTIM_TIM_IsCounterEnabled\n
3704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TECEN         LL_HRTIM_TIM_IsCounterEnabled\n
3705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TDCEN         LL_HRTIM_TIM_IsCounterEnabled\n
3706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TCCEN         LL_HRTIM_TIM_IsCounterEnabled\n
3707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TBCEN         LL_HRTIM_TIM_IsCounterEnabled\n
3708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        TACEN         LL_HRTIM_TIM_IsCounterEnabled\n
3709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MDIER        MCEN          LL_HRTIM_TIM_IsCounterEnabled
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 256


3710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of MCEN or TxCEN bit HRTIM_MCR register (1 or 0).
3720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsCounterEnabled(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(HRTIMx->sMasterRegs.MCR, Timer) == (Timer)) ? 1UL : 0UL);
3724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the timer clock prescaler ratio.
3728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        CKPSC         LL_HRTIM_TIM_SetPrescaler\n
3729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     CKPSC         LL_HRTIM_TIM_SetPrescaler
3730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note The counter clock equivalent frequency (CK_CNT) is equal to fHRCK / 2^CKPSC[2:0].
3731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note The prescaling ratio cannot be modified once the timer counter is enabled.
3732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Prescaler This parameter can be one of the following values:
3742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL32
3743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL16
3744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL8
3745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL4
3746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL2
3747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_DIV1
3748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_DIV2
3749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_DIV4
3750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetPrescaler(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Pres
3753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
3756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*pReg, HRTIM_MCR_CK_PSC, Prescaler);
3757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the timer clock prescaler ratio
3761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        CKPSC         LL_HRTIM_TIM_GetPrescaler\n
3762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     CKPSC         LL_HRTIM_TIM_GetPrescaler
3763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 257


3767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Prescaler Returned value can be one of the following values:
3773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL32
3774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL16
3775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL8
3776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL4
3777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_MUL2
3778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_DIV1
3779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_DIV2
3780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_PRESCALERRATIO_DIV4
3781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetPrescaler(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
3786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, HRTIM_MCR_CK_PSC));
3787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the counter operating mode mode (single-shot, continuous or re-triggerable).
3791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        CONT         LL_HRTIM_TIM_SetCounterMode\n
3792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MCR        RETRIG       LL_HRTIM_TIM_SetCounterMode\n
3793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     CONT         LL_HRTIM_TIM_SetCounterMode\n
3794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     RETRIG       LL_HRTIM_TIM_SetCounterMode
3795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Mode This parameter can be one of the following values:
3805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_MODE_CONTINUOUS
3806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_MODE_SINGLESHOT
3807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_MODE_RETRIGGERABLE
3808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetCounterMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Mo
3811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
3814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*pReg, (HRTIM_TIMCR_RETRIG | HRTIM_MCR_CONT), Mode);
3815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the counter operating mode mode
3819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        CONT         LL_HRTIM_TIM_GetCounterMode\n
3820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MCR        RETRIG       LL_HRTIM_TIM_GetCounterMode\n
3821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     CONT         LL_HRTIM_TIM_GetCounterMode\n
3822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     RETRIG       LL_HRTIM_TIM_GetCounterMode
3823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 258


3824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Mode Returned value can be one of the following values:
3833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_MODE_CONTINUOUS
3834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_MODE_SINGLESHOT
3835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_MODE_RETRIGGERABLE
3836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetCounterMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
3841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, (HRTIM_MCR_RETRIG | HRTIM_MCR_CONT)));
3842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the half duty-cycle mode.
3846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        HALF         LL_HRTIM_TIM_EnableHalfMode\n
3847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     HALF         LL_HRTIM_TIM_EnableHalfMode
3848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note When the half mode is enabled, HRTIM_MCMP1R (or HRTIM_CMP1xR)
3849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       active register is automatically updated with HRTIM_MPER/2
3850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       (or HRTIM_PERxR/2) value when HRTIM_MPER (or HRTIM_PERxR) register is written.
3851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_EnableHalfMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
3866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(*pReg, HRTIM_MCR_HALF);
3867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the half duty-cycle mode.
3871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        HALF         LL_HRTIM_TIM_DisableHalfMode\n
3872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     HALF         LL_HRTIM_TIM_DisableHalfMode
3873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 259


3881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_DisableHalfMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
3888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_MCR_HALF);
3889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_MCR_INTLVD << REG_SHIFT_TAB_INTLVD[iTimer]);
3890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether half duty-cycle mode is enabled for a given timer.
3894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        HALF         LL_HRTIM_TIM_IsEnabledHalfMode\n
3895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     HALF         LL_HRTIM_TIM_IsEnabledHalfMode
3896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of HALF bit to 1 in HRTIM_MCR or HRTIM_TIMxCR register (1 or 0).
3906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsEnabledHalfMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
3910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
3911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(*pReg, HRTIM_MCR_HALF) == (HRTIM_MCR_HALF)) ? 1UL : 0UL);
3913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the Re-Syncronisation Update.
3917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   The update coming from adjacent timers (when MSTU, TAU, TBU, TCU, TDU, TEU, TFU bit is 
3918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         or from a software update (TxSWU bit) is taken into account on the following reset/roll
3919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR     RSYNCU         LL_HRTIM_TIM_EnableResyncUpdate
3920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_EnableResyncUpdate(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
3933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs[0].TI
3934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
3935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(*pReg, HRTIM_TIMCR_RSYNCU);
3936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   /* This bit is significant only when UPDGAT[3:0] = 0000, it is ignored otherwise */
3937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 260


3938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the Re-Syncronisation Update.
3941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   The update coming from adjacent timers (when MSTU, TAU, TBU, TCU, TDU, TEU, TFU bit is 
3942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         or from a software update (TxSWU bit) is taken into account immediately.
3943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR     RSYNCU         LL_HRTIM_TIM_DisableResyncUpdate
3944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
3953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_DisableResyncUpdate(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
3957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs[0].TI
3958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
3959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_TIMCR_RSYNCU);
3961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   /* This bit is significant only when UPDGAT[3:0] = 0000, it is ignored otherwise */
3962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether the Re-Syncronisation Update is enabled.
3966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note   This bit specifies whether update source coming outside
3967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         from the timing unit must be synchronized
3968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR     RSYNCU         LL_HRTIM_TIM_IsEnabledResyncUpdate
3969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
3972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
3973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
3974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
3975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
3976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
3977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of RSYNC bit in HRTIM_TIMxCR register (1 or 0).
3978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
3979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsEnabledResyncUpdate(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
3980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
3981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
3982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs
3983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_TIMER[iTimer]));
3984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(*pReg, HRTIM_TIMCR_RSYNCU) == (HRTIM_TIMCR_RSYNCU)) ? 1UL : 0UL);
3986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   /* This bit is significant only when UPDGAT[3:0] = 0000, it is ignored otherwise */
3987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
3988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
3989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
3990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note Interleaved mode complements the Half mode and helps the implementation of interleaved to
3991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note When interleaved mode is enabled, the content of the compare registers is overridden.
3992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        HALF      LL_HRTIM_TIM_SetInterleavedMode\n
3993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         MCR        INTLVD    LL_HRTIM_TIM_SetInterleavedMode\n
3994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     HALF      LL_HRTIM_TIM_SetInterleavedMode\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 261


3995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     INTLVD    LL_HRTIM_TIM_SetInterleavedMode
3996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
3997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
3998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
3999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Mode This parameter can be one of the following values:
4006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_DISABLED
4007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_DUAL
4008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_TRIPLE
4009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_QUAD
4010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetInterleavedMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_
4013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*pReg, REG_MASK_TAB_INTLVD[iTimer],
4018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****              ((Mode & HRTIM_MCR_HALF) | ((Mode & HRTIM_MCR_INTLVD) << REG_SHIFT_TAB_INTLVD[iTimer])
4019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  get the Interleaved configuration.
4023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        INTLVD         LL_HRTIM_TIM_GetInterleavedMode\n
4024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     INTLVD         LL_HRTIM_TIM_GetInterleavedMode
4025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note The interleaved Mode is Triple or Quad if HALF bit is disabled
4026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *              the interleaved Mode is dual if HALF bit is set,
4027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *              HRTIM_MCMP1R (or HRTIM_CMP1xR) active register is automatically updated
4029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *              with HRTIM_MPER/2 or HRTIM_MPER/4
4030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       (or HRTIM_PERxR/2) value when HRTIM_MPER (or HRTIM_PERxR) register is written.
4031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval This parameter can be one of the following values:
4042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_DISABLED
4043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_DUAL
4044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_TRIPLE
4045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_INTERLEAVED_MODE_QUAD
4046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetInterleavedMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 262


4052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   uint32_t Mode = READ_BIT(*pReg, (REG_MASK_TAB_INTLVD[iTimer]));
4053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((Mode & HRTIM_MCR_HALF) | ((Mode  >> REG_SHIFT_TAB_INTLVD[iTimer]) &  HRTIM_MCR_INTLVD));
4054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the timer start when receiving a synchronization input event.
4058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        SYNCSTRTM        LL_HRTIM_TIM_EnableStartOnSync\n
4059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     SYNSTRTA         LL_HRTIM_TIM_EnableStartOnSync
4060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_EnableStartOnSync(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(*pReg, HRTIM_MCR_SYNCSTRTM);
4076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the timer start when receiving a synchronization input event.
4080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        SYNCSTRTM        LL_HRTIM_TIM_DisableStartOnSync\n
4081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     SYNSTRTA         LL_HRTIM_TIM_DisableStartOnSync
4082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_DisableStartOnSync(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_MCR_SYNCSTRTM);
4098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether the timer start when receiving a synchronization input event.
4102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        SYNCSTRTM        LL_HRTIM_TIM_IsEnabledStartOnSync\n
4103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     SYNSTRTA         LL_HRTIM_TIM_IsEnabledStartOnSync
4104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 263


4109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of SYNCSTRTx bit in HRTIM_MCR or HRTIM_TIMxCR register (1 or 0).
4114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsEnabledStartOnSync(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(*pReg, HRTIM_MCR_SYNCSTRTM) == (HRTIM_MCR_SYNCSTRTM)) ? 1UL : 0UL);
4121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the timer reset when receiving a synchronization input event.
4125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        SYNCRSTM        LL_HRTIM_TIM_EnableResetOnSync\n
4126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     SYNCRSTA        LL_HRTIM_TIM_EnableResetOnSync
4127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_EnableResetOnSync(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(*pReg, HRTIM_MCR_SYNCRSTM);
4143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the timer reset when receiving a synchronization input event.
4147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        SYNCRSTM        LL_HRTIM_TIM_DisableResetOnSync\n
4148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     SYNCRSTA        LL_HRTIM_TIM_DisableResetOnSync
4149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_DisableResetOnSync(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_MCR_SYNCRSTM);
4165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 264


4166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether the timer reset when receiving a synchronization input event.
4169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        SYNCRSTM        LL_HRTIM_TIM_IsEnabledResetOnSync\n
4170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     SYNCRSTA        LL_HRTIM_TIM_IsEnabledResetOnSync
4171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsEnabledResetOnSync(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(*pReg, HRTIM_MCR_SYNCRSTM) == (HRTIM_MCR_SYNCRSTM)) ? 1UL : 0UL);
4188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the HRTIM output the DAC synchronization event is generated on (DACtrigOutx).
4192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        DACSYNC        LL_HRTIM_TIM_SetDACTrig\n
4193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     DACSYNC        LL_HRTIM_TIM_SetDACTrig
4194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  DACTrig This parameter can be one of the following values:
4204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_NONE
4205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_DACTRIGOUT_1
4206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_DACTRIGOUT_2
4207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_DACTRIGOUT_3
4208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetDACTrig(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t DACTri
4211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*pReg, HRTIM_MCR_DACSYNC, DACTrig);
4215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the HRTIM output the DAC synchronization event is generated on (DACtrigOutx).
4219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        DACSYNC        LL_HRTIM_TIM_GetDACTrig\n
4220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     DACSYNC        LL_HRTIM_TIM_GetDACTrig
4221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 265


4223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval DACTrig Returned value can be one of the following values:
4231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_NONE
4232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_DACTRIGOUT_1
4233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_DACTRIGOUT_2
4234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_DACTRIG_DACTRIGOUT_3
4235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetDACTrig(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, HRTIM_MCR_DACSYNC));
4241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the timer registers preload mechanism.
4245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        PREEN        LL_HRTIM_TIM_EnablePreload\n
4246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     PREEN        LL_HRTIM_TIM_EnablePreload
4247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note When the preload mode is enabled, accessed registers are shadow registers.
4248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       Their content is transferred into the active register after an update request,
4249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       either software or synchronized with an event.
4250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_EnablePreload(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(*pReg, HRTIM_MCR_PREEN);
4266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the timer registers preload mechanism.
4270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        PREEN        LL_HRTIM_TIM_DisablePreload\n
4271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     PREEN        LL_HRTIM_TIM_DisablePreload
4272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 266


4280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_DisablePreload(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_MCR_PREEN);
4288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether the timer registers preload mechanism is enabled.
4292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR        PREEN        LL_HRTIM_TIM_IsEnabledPreload\n
4293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR     PREEN        LL_HRTIM_TIM_IsEnabledPreload
4294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of PREEN bit in HRTIM_MCR or HRTIM_TIMxCR register (1 or 0).
4304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsEnabledPreload(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(*pReg, HRTIM_MCR_PREEN) == (HRTIM_MCR_PREEN)) ? 1UL : 0UL);
4311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the timer register update trigger.
4315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR           MREPU      LL_HRTIM_TIM_SetUpdateTrig\n
4316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TAU        LL_HRTIM_TIM_SetUpdateTrig\n
4317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TBU        LL_HRTIM_TIM_SetUpdateTrig\n
4318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TCU        LL_HRTIM_TIM_SetUpdateTrig\n
4319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TDU        LL_HRTIM_TIM_SetUpdateTrig\n
4320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TEU        LL_HRTIM_TIM_SetUpdateTrig\n
4321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TFU        LL_HRTIM_TIM_SetUpdateTrig\n
4322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        MSTU       LL_HRTIM_TIM_SetUpdateTrig
4323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  UpdateTrig This parameter can be one of the following values:
4333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For the master timer this parameter can be one of the following values:
4335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_NONE
4336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_REPETITION
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 267


4337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For timer A..F this parameter can be:
4339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_NONE
4340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         or a combination of the following values:
4341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_MASTER
4342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_A
4343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_B
4344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_C
4345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_D
4346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_E
4347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_F
4348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_REPETITION
4349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_RESET
4350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetUpdateTrig(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Upd
4353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*pReg, REG_MASK_TAB_UPDATETRIG[iTimer], UpdateTrig << REG_SHIFT_TAB_UPDATETRIG[iTimer]
4357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the timer register update trigger.
4361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR           MREPU      LL_HRTIM_TIM_GetUpdateTrig\n
4362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TBU        LL_HRTIM_TIM_GetUpdateTrig\n
4363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TCU        LL_HRTIM_TIM_GetUpdateTrig\n
4364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TDU        LL_HRTIM_TIM_GetUpdateTrig\n
4365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TEU        LL_HRTIM_TIM_GetUpdateTrig\n
4366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        TFU        LL_HRTIM_TIM_GetUpdateTrig\n
4367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        MSTU       LL_HRTIM_TIM_GetUpdateTrig
4368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval UpdateTrig Returned value can be one of the following values:
4378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For the master timer this parameter can be one of the following values:
4380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_NONE
4381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_REPETITION
4382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For timer A..F this parameter can be:
4384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_NONE
4385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         or a combination of the following values:
4386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_MASTER
4387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_A
4388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_B
4389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_C
4390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_D
4391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_E
4392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_TIMER_F
4393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_REPETITION
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 268


4394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATETRIG_RESET
4395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetUpdateTrig(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, REG_MASK_TAB_UPDATETRIG[iTimer]) >>  REG_SHIFT_TAB_UPDATETRIG[iTimer]);
4401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set  the timer registers update condition (how the registers update occurs relatively t
4405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR           BRSTDMA      LL_HRTIM_TIM_SetUpdateGating\n
4406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        UPDGAT       LL_HRTIM_TIM_SetUpdateGating
4407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  UpdateGating This parameter can be one of the following values:
4417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For the master timer this parameter can be one of the following values:
4419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_INDEPENDENT
4420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST
4421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST_UPDATE
4422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For the timer A..F this parameter can be one of the following values:
4424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_INDEPENDENT
4425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST
4426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST_UPDATE
4427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN1
4428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN2
4429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN3
4430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN1_UPDATE
4431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN2_UPDATE
4432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN3_UPDATE
4433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetUpdateGating(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t U
4436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCR) 
4439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(*pReg, REG_MASK_TAB_UPDATEGATING[iTimer], (UpdateGating << REG_SHIFT_TAB_UPDATEGATING[
4440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get  the timer registers update condition.
4444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCR           BRSTDMA      LL_HRTIM_TIM_GetUpdateGating\n
4445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        UPDGAT       LL_HRTIM_TIM_GetUpdateGating
4446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 269


4451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval UpdateGating Returned value can be one of the following values:
4456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For the master timer this parameter can be one of the following values:
4458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_INDEPENDENT
4459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST
4460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST_UPDATE
4461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *
4462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         For the timer A..F this parameter can be one of the following values:
4463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_INDEPENDENT
4464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST
4465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_DMABURST_UPDATE
4466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN1
4467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN2
4468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN3
4469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN1_UPDATE
4470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN2_UPDATE
4471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_UPDATEGATING_UPDEN3_UPDATE
4472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetUpdateGating(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, REG_MASK_TAB_UPDATEGATING[iTimer]) >>  REG_SHIFT_TAB_UPDATEGATING[iTimer]
4478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Enable the push-pull mode.
4482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR        PSHPLL       LL_HRTIM_TIM_EnablePushPullMode
4483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_EnablePushPullMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
4496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs[0].TI
4497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
4498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   SET_BIT(*pReg, HRTIM_TIMCR_PSHPLL);
4499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Disable the push-pull mode.
4503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR        PSHPLL       LL_HRTIM_TIM_DisablePushPullMode
4504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 270


4508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_DisablePushPullMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
4517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs[0].TI
4518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
4519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   CLEAR_BIT(*pReg, HRTIM_TIMCR_PSHPLL);
4520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Indicate whether the push-pull mode is enabled.
4524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR        PSHPLL       LL_HRTIM_TIM_IsEnabledPushPullMode\n
4525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval State of PSHPLL bit in HRTIM_TIMxCR register (1 or 0).
4534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_IsEnabledPushPullMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
4538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs
4539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_TIMER[iTimer]));
4540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return ((READ_BIT(*pReg, HRTIM_TIMCR_PSHPLL) == (HRTIM_TIMCR_PSHPLL)) ? 1UL : 0UL);
4541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the functioning mode of the compare unit (CMP2 or CMP4 can operate in standard mode
4545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR        DELCMP2       LL_HRTIM_TIM_SetCompareMode\n
4546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        DELCMP4       LL_HRTIM_TIM_SetCompareMode
4547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note In auto-delayed mode  the compare match occurs independently from the timer counter value
4548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  CompareUnit This parameter can be one of the following values:
4557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREUNIT_2
4558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREUNIT_4
4559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Mode This parameter can be one of the following values:
4560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_REGULAR
4561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_DELAY_NOTIMEOUT
4562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_DELAY_CMP1
4563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_DELAY_CMP3
4564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 271


4565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetCompareMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Co
4567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                  uint32_t Mode)
4568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
4570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs[0].TI
4571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
4572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t shift = (((uint32_t)POSITION_VAL(CompareUnit) - (uint32_t)POSITION_VAL(LL_HRTIM
4573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(* pReg, (HRTIM_TIMCR_DELCMP2 << shift), (Mode << shift));
4574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get the functioning mode of the compare unit.
4578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll TIMxCR        DELCMP2       LL_HRTIM_TIM_GetCompareMode\n
4579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         TIMxCR        DELCMP4       LL_HRTIM_TIM_GetCompareMode
4580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  CompareUnit This parameter can be one of the following values:
4589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREUNIT_2
4590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREUNIT_4
4591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Mode Returned value can be one of the following values:
4592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_REGULAR
4593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_DELAY_NOTIMEOUT
4594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_DELAY_CMP1
4595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_COMPAREMODE_DELAY_CMP3
4596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetCompareMode(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_
4598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_TACEN_Pos);
4600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sTimerxRegs
4601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_TIMER[iTimer]));
4602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t shift = (((uint32_t)POSITION_VAL(CompareUnit) - (uint32_t)POSITION_VAL(LL_HRTIM
4603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, (HRTIM_TIMCR_DELCMP2 << shift)) >>  shift);
4604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the timer counter value.
4608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCNTR        MCNT       LL_HRTIM_TIM_SetCounter\n
4609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CNTxR        CNTx       LL_HRTIM_TIM_SetCounter
4610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note  This function can only be called when the timer is stopped.
4611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note  For HR clock prescaling ratio below 32 (CKPSC[2:0] < 5), the least
4612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *        significant bits of the counter are not significant. They cannot be
4613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *        written and return 0 when read.
4614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @note The timer behavior is not guaranteed if the counter value is set above
4615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *       the period.
4616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 272


4622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Counter Value between 0 and 0xFFFF
4626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetCounter(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Counte
4629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCNTR
4632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
4633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(* pReg, HRTIM_MCNTR_MCNTR, Counter);
4634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get actual timer counter value.
4638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCNTR        MCNT       LL_HRTIM_TIM_GetCounter\n
4639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CNTxR        CNTx       LL_HRTIM_TIM_GetCounter
4640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Counter Value between 0 and 0xFFFF
4650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetCounter(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_TIMER[iTimer]));
4656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, HRTIM_MCNTR_MCNTR));
4657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the timer period value.
4661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MPER        MPER       LL_HRTIM_TIM_SetPeriod\n
4662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         PERxR       PERx       LL_HRTIM_TIM_SetPeriod
4663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Period Value between 0 and 0xFFFF
4673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetPeriod(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Period)
4676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MPER)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 273


4679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
4680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(* pReg, HRTIM_MPER_MPER, Period);
4681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get actual timer period value.
4685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MPER        MPER       LL_HRTIM_TIM_GetPeriod\n
4686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         PERxR       PERx       LL_HRTIM_TIM_GetPeriod
4687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Period Value between 0 and 0xFFFF
4697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetPeriod(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 730              		.loc 4 4699 1
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 16
 733              		@ frame_needed = 1, uses_anonymous_args = 0
 734              		@ link register save eliminated.
 735 0000 90B4     		push	{r4, r7}
 736              	.LCFI32:
 737              		.cfi_def_cfa_offset 8
 738              		.cfi_offset 4, -8
 739              		.cfi_offset 7, -4
 740 0002 84B0     		sub	sp, sp, #16
 741              	.LCFI33:
 742              		.cfi_def_cfa_offset 24
 743 0004 00AF     		add	r7, sp, #0
 744              	.LCFI34:
 745              		.cfi_def_cfa_register 7
 746 0006 7860     		str	r0, [r7, #4]
 747 0008 3960     		str	r1, [r7]
 748 000a 3B68     		ldr	r3, [r7]
 749 000c FB60     		str	r3, [r7, #12]
 750              	.LBB14:
 751              	.LBB15:
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 274


 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 275


 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 752              		.loc 2 988 4
 753 000e FB68     		ldr	r3, [r7, #12]
 754              		.syntax unified
 755              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 756 0010 93FAA3F3 		rbit r3, r3
 757              	@ 0 "" 2
 758              		.thumb
 759              		.syntax unified
 760 0014 BB60     		str	r3, [r7, #8]
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 276


 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 761              		.loc 2 1001 10
 762 0016 BB68     		ldr	r3, [r7, #8]
 763              	.LBE15:
 764              	.LBE14:
4700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
 765              		.loc 4 4700 40
 766 0018 B3FA83F3 		clz	r3, r3
 767 001c DBB2     		uxtb	r3, r3
 768              		.loc 4 4700 30
 769 001e 103B     		subs	r3, r3, #16
 770 0020 DBB2     		uxtb	r3, r3
 771              		.loc 4 4700 21
 772 0022 1C46     		mov	r4, r3
4701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
 773              		.loc 4 4701 80
 774 0024 7B68     		ldr	r3, [r7, #4]
 775 0026 1433     		adds	r3, r3, #20
 776              		.loc 4 4701 69
 777 0028 1A46     		mov	r2, r3
4702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_TIMER[iTimer]));
 778              		.loc 4 4702 89
 779 002a 064B     		ldr	r3, .L15
 780 002c 33F81430 		ldrh	r3, [r3, r4, lsl #1]
4701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
 781              		.loc 4 4701 58
 782 0030 1344     		add	r3, r3, r2
4701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
 783              		.loc 4 4701 33
 784 0032 1C46     		mov	r4, r3
4703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, HRTIM_MPER_MPER));
 785              		.loc 4 4703 11
 786 0034 2368     		ldr	r3, [r4]
 787 0036 9BB2     		uxth	r3, r3
4704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
 788              		.loc 4 4704 1
 789 0038 1846     		mov	r0, r3
 790 003a 1037     		adds	r7, r7, #16
 791              	.LCFI35:
 792              		.cfi_def_cfa_offset 8
 793 003c BD46     		mov	sp, r7
 794              	.LCFI36:
 795              		.cfi_def_cfa_register 13
 796              		@ sp needed
 797 003e 90BC     		pop	{r4, r7}
 798              	.LCFI37:
 799              		.cfi_restore 7
 800              		.cfi_restore 4
 801              		.cfi_def_cfa_offset 0
 802 0040 7047     		bx	lr
 803              	.L16:
 804 0042 00BF     		.align	2
 805              	.L15:
 806 0044 00000000 		.word	REG_OFFSET_TAB_TIMER
 807              		.cfi_endproc
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 277


 808              	.LFE390:
 810              		.section	.text.LL_HRTIM_TIM_SetCompare1,"ax",%progbits
 811              		.align	1
 812              		.syntax unified
 813              		.thumb
 814              		.thumb_func
 815              		.fpu fpv4-sp-d16
 817              	LL_HRTIM_TIM_SetCompare1:
 818              	.LFB393:
4705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the timer repetition period value.
4708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MREP        MREP       LL_HRTIM_TIM_SetRepetition\n
4709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         REPxR       REPx       LL_HRTIM_TIM_SetRepetition
4710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Repetition Value between 0 and 0xFF
4720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetRepetition(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Rep
4723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MREP)
4726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
4727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(* pReg, HRTIM_MREP_MREP, Repetition);
4728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
4730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Get actual timer repetition period value.
4732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MREP        MREP       LL_HRTIM_TIM_GetRepetition\n
4733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         REPxR       REPx       LL_HRTIM_TIM_GetRepetition
4734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval Repetition Value between 0 and 0xFF
4744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE uint32_t LL_HRTIM_TIM_GetRepetition(HRTIM_TypeDef *HRTIMx, uint32_t Timer)
4746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
4747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
4748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs
4749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                                     REG_OFFSET_TAB_TIMER[iTimer]));
4750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   return (READ_BIT(*pReg, HRTIM_MREP_MREP));
4751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
4752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 278


4753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** /**
4754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @brief  Set the compare value of the compare unit 1.
4755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @rmtoll MCMP1R      MCMP1       LL_HRTIM_TIM_SetCompare1\n
4756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         CMP1xR      CMP1x       LL_HRTIM_TIM_SetCompare1
4757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  HRTIMx High Resolution Timer instance
4758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  Timer This parameter can be one of the following values:
4759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_MASTER
4760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_A
4761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_B
4762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_C
4763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_D
4764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_E
4765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         @arg @ref LL_HRTIM_TIMER_F
4766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @param  CompareValue Compare value must be above or equal to 3
4767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         periods of the fHRTIM clock, that is 0x60 if CKPSC[2:0] = 0,
4768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   *         0x30 if CKPSC[2:0] = 1, 0x18 if CKPSC[2:0] = 2,...
4769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   * @retval None
4770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   */
4771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** __STATIC_INLINE void LL_HRTIM_TIM_SetCompare1(HRTIM_TypeDef *HRTIMx, uint32_t Timer, uint32_t Compa
4772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** {
 819              		.loc 4 4772 1
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 24
 822              		@ frame_needed = 1, uses_anonymous_args = 0
 823              		@ link register save eliminated.
 824 0000 90B4     		push	{r4, r7}
 825              	.LCFI38:
 826              		.cfi_def_cfa_offset 8
 827              		.cfi_offset 4, -8
 828              		.cfi_offset 7, -4
 829 0002 86B0     		sub	sp, sp, #24
 830              	.LCFI39:
 831              		.cfi_def_cfa_offset 32
 832 0004 00AF     		add	r7, sp, #0
 833              	.LCFI40:
 834              		.cfi_def_cfa_register 7
 835 0006 F860     		str	r0, [r7, #12]
 836 0008 B960     		str	r1, [r7, #8]
 837 000a 7A60     		str	r2, [r7, #4]
 838 000c BB68     		ldr	r3, [r7, #8]
 839 000e 7B61     		str	r3, [r7, #20]
 840              	.LBB16:
 841              	.LBB17:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 842              		.loc 2 988 4
 843 0010 7B69     		ldr	r3, [r7, #20]
 844              		.syntax unified
 845              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 846 0012 93FAA3F3 		rbit r3, r3
 847              	@ 0 "" 2
 848              		.thumb
 849              		.syntax unified
 850 0016 3B61     		str	r3, [r7, #16]
 851              		.loc 2 1001 10
 852 0018 3B69     		ldr	r3, [r7, #16]
 853              	.LBE17:
 854              	.LBE16:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 279


4773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register uint32_t iTimer = (uint8_t)(POSITION_VAL(Timer) - HRTIM_MCR_MCEN_Pos);
 855              		.loc 4 4773 40
 856 001a B3FA83F3 		clz	r3, r3
 857 001e DBB2     		uxtb	r3, r3
 858              		.loc 4 4773 30
 859 0020 103B     		subs	r3, r3, #16
 860 0022 DBB2     		uxtb	r3, r3
 861              		.loc 4 4773 21
 862 0024 1C46     		mov	r4, r3
4774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCMP1
 863              		.loc 4 4774 74
 864 0026 FB68     		ldr	r3, [r7, #12]
 865 0028 1C33     		adds	r3, r3, #28
 866              		.loc 4 4774 63
 867 002a 1A46     		mov	r2, r3
4775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****                                                               REG_OFFSET_TAB_TIMER[iTimer]));
 868              		.loc 4 4775 83
 869 002c 074B     		ldr	r3, .L19
 870 002e 33F81430 		ldrh	r3, [r3, r4, lsl #1]
4774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCMP1
 871              		.loc 4 4774 52
 872 0032 1344     		add	r3, r3, r2
4774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&HRTIMx->sMasterRegs.MCMP1
 873              		.loc 4 4774 27
 874 0034 1C46     		mov	r4, r3
4776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h ****   MODIFY_REG(* pReg, HRTIM_MCMP1R_MCMP1R, CompareValue);
 875              		.loc 4 4776 3
 876 0036 2368     		ldr	r3, [r4]
 877 0038 1B0C     		lsrs	r3, r3, #16
 878 003a 1B04     		lsls	r3, r3, #16
 879 003c 7A68     		ldr	r2, [r7, #4]
 880 003e 1343     		orrs	r3, r3, r2
 881 0040 2360     		str	r3, [r4]
4777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_hrtim.h **** }
 882              		.loc 4 4777 1
 883 0042 00BF     		nop
 884 0044 1837     		adds	r7, r7, #24
 885              	.LCFI41:
 886              		.cfi_def_cfa_offset 8
 887 0046 BD46     		mov	sp, r7
 888              	.LCFI42:
 889              		.cfi_def_cfa_register 13
 890              		@ sp needed
 891 0048 90BC     		pop	{r4, r7}
 892              	.LCFI43:
 893              		.cfi_restore 7
 894              		.cfi_restore 4
 895              		.cfi_def_cfa_offset 0
 896 004a 7047     		bx	lr
 897              	.L20:
 898              		.align	2
 899              	.L19:
 900 004c 00000000 		.word	REG_OFFSET_TAB_TIMER
 901              		.cfi_endproc
 902              	.LFE393:
 904              		.section	.text.LL_RCC_HSE_Enable,"ax",%progbits
 905              		.align	1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 280


 906              		.syntax unified
 907              		.thumb
 908              		.thumb_func
 909              		.fpu fpv4-sp-d16
 911              	LL_RCC_HSE_Enable:
 912              	.LFB814:
 913              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @file    stm32g4xx_ll_rcc.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #ifndef STM32G4xx_LL_RCC_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define STM32G4xx_LL_RCC_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Constants RCC Private Constants
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 281


  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Defines used to perform offsets*/
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Offset used to access to RCC_CCIPR and RCC_CCIPR2 registers */
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define RCC_OFFSET_CCIPR        0U
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define RCC_OFFSET_CCIPR2       0x14U
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** typedef struct
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 282


 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *           HW set-up.
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define HSE_VALUE    10000000U   /*!< Value of the HSE oscillator in Hz */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* HSE_VALUE */
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* HSI_VALUE */
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* LSE_VALUE */
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* LSI_VALUE */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (HSI48_VALUE)
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define HSI48_VALUE  48000000U  /*!< Value of the HSI48 oscillator in Hz */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* HSI48_VALUE */
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if !defined  (EXTERNAL_CLOCK_VALUE)
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define EXTERNAL_CLOCK_VALUE    48000U     /*!< Value of the I2S_CKIN, I2S and SAI1 external clock 
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* EXTERNAL_CLOCK_VALUE */
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   /*!< HSI48 Ready Interrupt Clear */
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 283


 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   /*!< HSI48 Ready Interrupt flag */
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Inte
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrup
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   /*!< Low-Power reset flag */
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF    /*!< OBL reset flag */
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    /*!< PIN reset flag */
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    /*!< Software Reset flag */
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   /*!< Independent Watchdog reset flag 
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   /*!< Window watchdog reset flag */
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    /*!< BOR reset flag */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable *
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable *
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable *
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable *
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable *
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    /*!< HSI48 Ready Interrupt Enable
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable */
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving cap
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low drivin
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high drivi
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving ca
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U                 /*!< LSI selection for low s
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL            /*!< LSE selection for low s
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 284


 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                            /*!< MCO output d
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 285


 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                      /*!< SYSCLK selec
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI16 select
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                      /*!< HSE selectio
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  /*!< Main PLL sel
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  /*!< LSI selectio
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) 
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_3                      /*!< HSI48 select
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1       /*!< MCO not divided */
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2       /*!< MCO divided by 2 */
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4       /*!< MCO divided by 4 */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8       /*!< MCO divided by 8 */
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16      /*!< MCO divided by 16 */
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for th
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be pro
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx_CLKSOURCE  Peripheral USART clock source selection
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      (RCC_CCIPR_USART1SEL << 16U)                           /
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_0) /
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_1) /
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL)   /
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      (RCC_CCIPR_USART2SEL << 16U)                           /
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_0) /
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_1) /
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL)   /
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_PCLK1      (RCC_CCIPR_USART3SEL << 16U)                           /
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_0) /
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_HSI        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL_1) /
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE_LSE        ((RCC_CCIPR_USART3SEL << 16U) | RCC_CCIPR_USART3SEL)   /
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UARTx_CLKSOURCE  Peripheral UART clock source selection
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART4SEL)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 286


 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_PCLK1       (RCC_CCIPR_UART4SEL << 16U)                           /*
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL_0)  /*
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_HSI         ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL_1)  /*
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE_LSE         ((RCC_CCIPR_UART4SEL << 16U) | RCC_CCIPR_UART4SEL)    /*
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART4SEL */
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART5SEL)
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_PCLK1       (RCC_CCIPR_UART5SEL << 16U)                           /*
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL_0)  /*
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_HSI         ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL_1)  /*
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE_LSE         ((RCC_CCIPR_UART5SEL << 16U) | RCC_CCIPR_UART5SEL)    /*
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART5SEL */
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE  Peripheral LPUART clock source selection
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U                     /*!< PCLK1 clock used as
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0          /*!< SYSCLK clock used a
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1          /*!< HSI clock used as L
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL            /*!< LSE clock used as L
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE  Peripheral I2C clock source selection
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 1
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 1
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 1
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 1
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 1
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 1
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 1
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 1
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 1
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_I2C4SEL)
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_PCLK1        ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos <<
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_SYSCLK       ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos <<
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE_HSI          ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos <<
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_I2C4SEL */
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1_CLKSOURCE  Peripheral LPTIM clock source selection
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      0x00000000U                                            /
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        RCC_CCIPR_LPTIM1SEL_0                                  /
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        RCC_CCIPR_LPTIM1SEL_1                                  /
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        RCC_CCIPR_LPTIM1SEL                                    /
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 287


 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1_CLKSOURCE  Peripheral SAI clock source selection
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_SYSCLK       0x00000000U                                           /*
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLL          RCC_CCIPR_SAI1SEL_0                                   /*
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PIN          RCC_CCIPR_SAI1SEL_1                                   /*
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_HSI          (RCC_CCIPR_SAI1SEL_0 | RCC_CCIPR_SAI1SEL_1)           /*
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S_CLKSOURCE  Peripheral I2S clock source selection
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_SYSCLK       0x00000000U                                          /*!<
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_PLL          RCC_CCIPR_I2S23SEL_0                                 /*!<
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_PIN          RCC_CCIPR_I2S23SEL_1                                 /*!<
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE_HSI          (RCC_CCIPR_I2S23SEL_0 | RCC_CCIPR_I2S23SEL_1)        /*!<
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FDCAN_CLKSOURCE  Peripheral FDCAN clock source selection
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_HSE        0x00000000U             /*!< HSE clock used as FDCAN cloc
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_PLL        RCC_CCIPR_FDCANSEL_0    /*!< PLL clock used as FDCAN cloc
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE_PCLK1      RCC_CCIPR_FDCANSEL_1    /*!< PCLK1 clock used as FDCAN cl
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSOURCE  Peripheral RNG clock source selection
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_HSI48        0x00000000U             /*!< HSI48 clock used as RNG cloc
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL          RCC_CCIPR_CLK48SEL_1    /*!< PLL clock used as RNG clock 
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_HSI48        0x00000000U             /*!< HSI48 clock used as USB cloc
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL          RCC_CCIPR_CLK48SEL_1    /*!< PLL clock used as USB clock 
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSOURCE  Peripheral ADC clock source selection
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE_NONE        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC12SEL_Pos << 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 288


 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE_PLL         ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC12SEL_Pos << 
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE_SYSCLK      ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC12SEL_Pos << 
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_ADC345SEL)
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE_NONE       ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC345SEL_Pos <<
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE_PLL        ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC345SEL_Pos <<
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE_SYSCLK     ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC345SEL_Pos <<
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_ADC345SEL */
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_QUADSPI  Peripheral QUADSPI get clock source
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE_SYSCLK    0x00000000U              /*!< SYSCLK used as QuadSPI clo
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE_HSI       RCC_CCIPR2_QSPISEL_0     /*!< HSI used as QuadSPI clock 
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE_PLL       RCC_CCIPR2_QSPISEL_1     /*!< PLL used as QuadSPI clock 
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx Peripheral USART get clock source
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL /*!< USART1 Clock source selection *
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL /*!< USART2 Clock source selection *
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USART3_CLKSOURCE            RCC_CCIPR_USART3SEL /*!< USART3 Clock source selection *
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_UARTx Peripheral UART get clock source
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART4SEL)
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART4_CLKSOURCE             RCC_CCIPR_UART4SEL /*!< UART4 Clock source selection */
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART4SEL */
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_UART5SEL)
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_UART5_CLKSOURCE             RCC_CCIPR_UART5SEL /*!< UART5 Clock source selection */
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_UART5SEL */
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 Peripheral LPUART get clock source
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL /*!< LPUART1 Clock source selection
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2C1 Peripheral I2C get clock source
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C1SEL_Pos << 1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 289


 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE              ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C2SEL_Pos << 1
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_I2C3SEL_Pos << 1
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR2_I2C4SEL)
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2C4_CLKSOURCE              ((RCC_OFFSET_CCIPR2 << 24U) | (RCC_CCIPR2_I2C4SEL_Pos <<
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR2_I2C4SEL */
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1 Peripheral LPTIM get clock source
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL /*!< LPTIM1 Clock source selection *
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAI1  Peripheral SAI get clock source
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR_SAI1SEL /*!< SAI1 Clock source selection */
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S  Peripheral I2S get clock source
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_I2S_CLKSOURCE              RCC_CCIPR_I2S23SEL /*!< I2S Clock source selection */
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FDCAN  Peripheral FDCAN get clock source
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_FDCAN_CLKSOURCE             RCC_CCIPR_FDCANSEL /*!< FDCAN Clock source selection */
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG  Peripheral RNG get clock source
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_CLK48SEL /*!< RNG Clock source selection */
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_CLK48SEL /*!< USB Clock source selection */
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 290


 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC  Peripheral ADC get clock source
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC12_CLKSOURCE             ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC12SEL_Pos << 
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(RCC_CCIPR_ADC345SEL_Pos)
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ADC345_CLKSOURCE            ((RCC_OFFSET_CCIPR << 24U) | (RCC_CCIPR_ADC345SEL_Pos <<
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* RCC_CCIPR_ADC345SEL_Pos */
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_QUADSPI  Peripheral QUADSPI get clock source
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_QUADSPI_CLKSOURCE           RCC_CCIPR2_QSPISEL    /*!< QuadSPI Clock source selectio
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL entry clock source
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U             /*!< No clock */
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  /*!< HSI16 clock selected as PLL
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  /*!< HSE clock selected as PLL e
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL division factor
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_1                  0x00000000U                                             
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  RCC_PLLCFGR_PLLM_0                                      
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  RCC_PLLCFGR_PLLM_1                                      
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)               
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  RCC_PLLCFGR_PLLM_2                                      
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)               
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)               
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_9                  RCC_PLLCFGR_PLLM_3                                      
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0)               
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 291


 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1)               
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2)               
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  0x00000000U            /*!< Main PLL division factor for
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_0)   /*!< Main PLL division factor for
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_1)   /*!< Main PLL division factor for
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)     /*!< Main PLL division factor for
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLPDIV_1)                                 
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)           
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLPDIV_2)                                 
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)           
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)           
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLPDIV_3)                                 
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)           
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)           
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)           
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLPDIV_4)                                 
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_0)           
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1)           
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2)           
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3)           
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 292


 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  0x00000000U             /*!< Main PLL division factor fo
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_0)    /*!< Main PLL division factor fo
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_1)    /*!< Main PLL division factor fo
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)      /*!< Main PLL division factor fo
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Write a value in RCC register
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __REG__ Register to be written
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, __VALUE__)
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Read a value in RCC register
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __REG__ Register to be read
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Register value
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency on system domain
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 293


 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 127
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) * (
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****                    ((((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U))
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on ADC domain
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 127
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 294


 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__)
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****                    ((__PLLP__) >> RCC_PLLCFGR_PLLPDIV_Pos))
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on 48M domain
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 8 and Max_Data = 127
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 295


 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****                    ((((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U))
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__,__AHBPRESCALER__) ((__SYSCLKFREQ__) >> (AHBPrescTabl
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 296


 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 914              		.loc 5 947 1
 915              		.cfi_startproc
 916              		@ args = 0, pretend = 0, frame = 0
 917              		@ frame_needed = 1, uses_anonymous_args = 0
 918              		@ link register save eliminated.
 919 0000 80B4     		push	{r7}
 920              	.LCFI44:
 921              		.cfi_def_cfa_offset 4
 922              		.cfi_offset 7, -4
 923 0002 00AF     		add	r7, sp, #0
 924              	.LCFI45:
 925              		.cfi_def_cfa_register 7
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
 926              		.loc 5 948 3
 927 0004 054B     		ldr	r3, .L22
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 297


 928 0006 1B68     		ldr	r3, [r3]
 929 0008 044A     		ldr	r2, .L22
 930 000a 43F48033 		orr	r3, r3, #65536
 931 000e 1360     		str	r3, [r2]
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 932              		.loc 5 949 1
 933 0010 00BF     		nop
 934 0012 BD46     		mov	sp, r7
 935              	.LCFI46:
 936              		.cfi_def_cfa_register 13
 937              		@ sp needed
 938 0014 5DF8047B 		ldr	r7, [sp], #4
 939              	.LCFI47:
 940              		.cfi_restore 7
 941              		.cfi_def_cfa_offset 0
 942 0018 7047     		bx	lr
 943              	.L23:
 944 001a 00BF     		.align	2
 945              	.L22:
 946 001c 00100240 		.word	1073876992
 947              		.cfi_endproc
 948              	.LFE814:
 950              		.section	.text.LL_RCC_HSE_IsReady,"ax",%progbits
 951              		.align	1
 952              		.syntax unified
 953              		.thumb
 954              		.thumb_func
 955              		.fpu fpv4-sp-d16
 957              	LL_RCC_HSE_IsReady:
 958              	.LFB816:
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 959              		.loc 5 967 1
 960              		.cfi_startproc
 961              		@ args = 0, pretend = 0, frame = 0
 962              		@ frame_needed = 1, uses_anonymous_args = 0
 963              		@ link register save eliminated.
 964 0000 80B4     		push	{r7}
 965              	.LCFI48:
 966              		.cfi_def_cfa_offset 4
 967              		.cfi_offset 7, -4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 298


 968 0002 00AF     		add	r7, sp, #0
 969              	.LCFI49:
 970              		.cfi_def_cfa_register 7
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 971              		.loc 5 968 12
 972 0004 074B     		ldr	r3, .L28
 973 0006 1B68     		ldr	r3, [r3]
 974 0008 03F40033 		and	r3, r3, #131072
 975              		.loc 5 968 71
 976 000c B3F5003F 		cmp	r3, #131072
 977 0010 01D1     		bne	.L25
 978              		.loc 5 968 71 is_stmt 0 discriminator 1
 979 0012 0123     		movs	r3, #1
 980 0014 00E0     		b	.L27
 981              	.L25:
 982              		.loc 5 968 71 discriminator 2
 983 0016 0023     		movs	r3, #0
 984              	.L27:
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 985              		.loc 5 969 1 is_stmt 1 discriminator 5
 986 0018 1846     		mov	r0, r3
 987 001a BD46     		mov	sp, r7
 988              	.LCFI50:
 989              		.cfi_def_cfa_register 13
 990              		@ sp needed
 991 001c 5DF8047B 		ldr	r7, [sp], #4
 992              	.LCFI51:
 993              		.cfi_restore 7
 994              		.cfi_def_cfa_offset 0
 995 0020 7047     		bx	lr
 996              	.L29:
 997 0022 00BF     		.align	2
 998              	.L28:
 999 0024 00100240 		.word	1073876992
 1000              		.cfi_endproc
 1001              	.LFE816:
 1003              		.section	.text.LL_RCC_SetSysClkSource,"ax",%progbits
 1004              		.align	1
 1005              		.syntax unified
 1006              		.thumb
 1007              		.thumb_func
 1008              		.fpu fpv4-sp-d16
 1010              	LL_RCC_SetSysClkSource:
 1011              	.LFB846:
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 299


 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 300


1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 127
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 127
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI48 HSI48
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable HSI48
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Enable(void)
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable HSI48
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI48_Disable(void)
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if HSI48 oscillator Ready
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 301


1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get HSI48 Calibration value
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CRRCR          HSI48CAL      LL_RCC_HSI48_GetCalibration
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)
1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos);
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 302


1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_EnableCSS
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Clock security system can be disabled only after a LSE
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       failure detection. In that case it MUST be disabled by software.
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_DisableCSS
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 303


1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL);
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 304


1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSCO LSCO
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable Low speed clock
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Enable
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Enable(void)
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable Low speed clock
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Disable
1293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Disable(void)
1296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure Low speed clock selection
1302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_SetSource
1303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
1309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source);
1311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Low speed clock selection
1315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_GetSource
1316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)
1321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL));
1323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 305


1325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure the system clock source
1335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1012              		.loc 5 1343 1
 1013              		.cfi_startproc
 1014              		@ args = 0, pretend = 0, frame = 8
 1015              		@ frame_needed = 1, uses_anonymous_args = 0
 1016              		@ link register save eliminated.
 1017 0000 80B4     		push	{r7}
 1018              	.LCFI52:
 1019              		.cfi_def_cfa_offset 4
 1020              		.cfi_offset 7, -4
 1021 0002 83B0     		sub	sp, sp, #12
 1022              	.LCFI53:
 1023              		.cfi_def_cfa_offset 16
 1024 0004 00AF     		add	r7, sp, #0
 1025              	.LCFI54:
 1026              		.cfi_def_cfa_register 7
 1027 0006 7860     		str	r0, [r7, #4]
1344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 1028              		.loc 5 1344 3
 1029 0008 064B     		ldr	r3, .L31
 1030 000a 9B68     		ldr	r3, [r3, #8]
 1031 000c 23F00302 		bic	r2, r3, #3
 1032 0010 0449     		ldr	r1, .L31
 1033 0012 7B68     		ldr	r3, [r7, #4]
 1034 0014 1343     		orrs	r3, r3, r2
 1035 0016 8B60     		str	r3, [r1, #8]
1345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1036              		.loc 5 1345 1
 1037 0018 00BF     		nop
 1038 001a 0C37     		adds	r7, r7, #12
 1039              	.LCFI55:
 1040              		.cfi_def_cfa_offset 4
 1041 001c BD46     		mov	sp, r7
 1042              	.LCFI56:
 1043              		.cfi_def_cfa_register 13
 1044              		@ sp needed
 1045 001e 5DF8047B 		ldr	r7, [sp], #4
 1046              	.LCFI57:
 1047              		.cfi_restore 7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 306


 1048              		.cfi_def_cfa_offset 0
 1049 0022 7047     		bx	lr
 1050              	.L32:
 1051              		.align	2
 1052              	.L31:
 1053 0024 00100240 		.word	1073876992
 1054              		.cfi_endproc
 1055              	.LFE846:
 1057              		.section	.text.LL_RCC_GetSysClkSource,"ax",%progbits
 1058              		.align	1
 1059              		.syntax unified
 1060              		.thumb
 1061              		.thumb_func
 1062              		.fpu fpv4-sp-d16
 1064              	LL_RCC_GetSysClkSource:
 1065              	.LFB847:
1346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get the system clock source
1349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1066              		.loc 5 1356 1
 1067              		.cfi_startproc
 1068              		@ args = 0, pretend = 0, frame = 0
 1069              		@ frame_needed = 1, uses_anonymous_args = 0
 1070              		@ link register save eliminated.
 1071 0000 80B4     		push	{r7}
 1072              	.LCFI58:
 1073              		.cfi_def_cfa_offset 4
 1074              		.cfi_offset 7, -4
 1075 0002 00AF     		add	r7, sp, #0
 1076              	.LCFI59:
 1077              		.cfi_def_cfa_register 7
1357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 1078              		.loc 5 1357 21
 1079 0004 044B     		ldr	r3, .L35
 1080 0006 9B68     		ldr	r3, [r3, #8]
 1081              		.loc 5 1357 10
 1082 0008 03F00C03 		and	r3, r3, #12
1358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1083              		.loc 5 1358 1
 1084 000c 1846     		mov	r0, r3
 1085 000e BD46     		mov	sp, r7
 1086              	.LCFI60:
 1087              		.cfi_def_cfa_register 13
 1088              		@ sp needed
 1089 0010 5DF8047B 		ldr	r7, [sp], #4
 1090              	.LCFI61:
 1091              		.cfi_restore 7
 1092              		.cfi_def_cfa_offset 0
 1093 0014 7047     		bx	lr
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 307


 1094              	.L36:
 1095 0016 00BF     		.align	2
 1096              	.L35:
 1097 0018 00100240 		.word	1073876992
 1098              		.cfi_endproc
 1099              	.LFE847:
 1101              		.section	.text.LL_RCC_SetAHBPrescaler,"ax",%progbits
 1102              		.align	1
 1103              		.syntax unified
 1104              		.thumb
 1105              		.thumb_func
 1106              		.fpu fpv4-sp-d16
 1108              	LL_RCC_SetAHBPrescaler:
 1109              	.LFB848:
1359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set AHB prescaler
1362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1110              		.loc 5 1376 1
 1111              		.cfi_startproc
 1112              		@ args = 0, pretend = 0, frame = 8
 1113              		@ frame_needed = 1, uses_anonymous_args = 0
 1114              		@ link register save eliminated.
 1115 0000 80B4     		push	{r7}
 1116              	.LCFI62:
 1117              		.cfi_def_cfa_offset 4
 1118              		.cfi_offset 7, -4
 1119 0002 83B0     		sub	sp, sp, #12
 1120              	.LCFI63:
 1121              		.cfi_def_cfa_offset 16
 1122 0004 00AF     		add	r7, sp, #0
 1123              	.LCFI64:
 1124              		.cfi_def_cfa_register 7
 1125 0006 7860     		str	r0, [r7, #4]
1377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 1126              		.loc 5 1377 3
 1127 0008 064B     		ldr	r3, .L38
 1128 000a 9B68     		ldr	r3, [r3, #8]
 1129 000c 23F0F002 		bic	r2, r3, #240
 1130 0010 0449     		ldr	r1, .L38
 1131 0012 7B68     		ldr	r3, [r7, #4]
 1132 0014 1343     		orrs	r3, r3, r2
 1133 0016 8B60     		str	r3, [r1, #8]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 308


1378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1134              		.loc 5 1378 1
 1135 0018 00BF     		nop
 1136 001a 0C37     		adds	r7, r7, #12
 1137              	.LCFI65:
 1138              		.cfi_def_cfa_offset 4
 1139 001c BD46     		mov	sp, r7
 1140              	.LCFI66:
 1141              		.cfi_def_cfa_register 13
 1142              		@ sp needed
 1143 001e 5DF8047B 		ldr	r7, [sp], #4
 1144              	.LCFI67:
 1145              		.cfi_restore 7
 1146              		.cfi_def_cfa_offset 0
 1147 0022 7047     		bx	lr
 1148              	.L39:
 1149              		.align	2
 1150              	.L38:
 1151 0024 00100240 		.word	1073876992
 1152              		.cfi_endproc
 1153              	.LFE848:
 1155              		.section	.text.LL_RCC_SetAPB1Prescaler,"ax",%progbits
 1156              		.align	1
 1157              		.syntax unified
 1158              		.thumb
 1159              		.thumb_func
 1160              		.fpu fpv4-sp-d16
 1162              	LL_RCC_SetAPB1Prescaler:
 1163              	.LFB849:
1379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1164              		.loc 5 1392 1
 1165              		.cfi_startproc
 1166              		@ args = 0, pretend = 0, frame = 8
 1167              		@ frame_needed = 1, uses_anonymous_args = 0
 1168              		@ link register save eliminated.
 1169 0000 80B4     		push	{r7}
 1170              	.LCFI68:
 1171              		.cfi_def_cfa_offset 4
 1172              		.cfi_offset 7, -4
 1173 0002 83B0     		sub	sp, sp, #12
 1174              	.LCFI69:
 1175              		.cfi_def_cfa_offset 16
 1176 0004 00AF     		add	r7, sp, #0
 1177              	.LCFI70:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 309


 1178              		.cfi_def_cfa_register 7
 1179 0006 7860     		str	r0, [r7, #4]
1393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 1180              		.loc 5 1393 3
 1181 0008 064B     		ldr	r3, .L41
 1182 000a 9B68     		ldr	r3, [r3, #8]
 1183 000c 23F4E062 		bic	r2, r3, #1792
 1184 0010 0449     		ldr	r1, .L41
 1185 0012 7B68     		ldr	r3, [r7, #4]
 1186 0014 1343     		orrs	r3, r3, r2
 1187 0016 8B60     		str	r3, [r1, #8]
1394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1188              		.loc 5 1394 1
 1189 0018 00BF     		nop
 1190 001a 0C37     		adds	r7, r7, #12
 1191              	.LCFI71:
 1192              		.cfi_def_cfa_offset 4
 1193 001c BD46     		mov	sp, r7
 1194              	.LCFI72:
 1195              		.cfi_def_cfa_register 13
 1196              		@ sp needed
 1197 001e 5DF8047B 		ldr	r7, [sp], #4
 1198              	.LCFI73:
 1199              		.cfi_restore 7
 1200              		.cfi_def_cfa_offset 0
 1201 0022 7047     		bx	lr
 1202              	.L42:
 1203              		.align	2
 1204              	.L41:
 1205 0024 00100240 		.word	1073876992
 1206              		.cfi_endproc
 1207              	.LFE849:
 1209              		.section	.text.LL_RCC_SetAPB2Prescaler,"ax",%progbits
 1210              		.align	1
 1211              		.syntax unified
 1212              		.thumb
 1213              		.thumb_func
 1214              		.fpu fpv4-sp-d16
 1216              	LL_RCC_SetAPB2Prescaler:
 1217              	.LFB850:
1395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
1408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1218              		.loc 5 1408 1
 1219              		.cfi_startproc
 1220              		@ args = 0, pretend = 0, frame = 8
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 310


 1221              		@ frame_needed = 1, uses_anonymous_args = 0
 1222              		@ link register save eliminated.
 1223 0000 80B4     		push	{r7}
 1224              	.LCFI74:
 1225              		.cfi_def_cfa_offset 4
 1226              		.cfi_offset 7, -4
 1227 0002 83B0     		sub	sp, sp, #12
 1228              	.LCFI75:
 1229              		.cfi_def_cfa_offset 16
 1230 0004 00AF     		add	r7, sp, #0
 1231              	.LCFI76:
 1232              		.cfi_def_cfa_register 7
 1233 0006 7860     		str	r0, [r7, #4]
1409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 1234              		.loc 5 1409 3
 1235 0008 064B     		ldr	r3, .L44
 1236 000a 9B68     		ldr	r3, [r3, #8]
 1237 000c 23F46052 		bic	r2, r3, #14336
 1238 0010 0449     		ldr	r1, .L44
 1239 0012 7B68     		ldr	r3, [r7, #4]
 1240 0014 1343     		orrs	r3, r3, r2
 1241 0016 8B60     		str	r3, [r1, #8]
1410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1242              		.loc 5 1410 1
 1243 0018 00BF     		nop
 1244 001a 0C37     		adds	r7, r7, #12
 1245              	.LCFI77:
 1246              		.cfi_def_cfa_offset 4
 1247 001c BD46     		mov	sp, r7
 1248              	.LCFI78:
 1249              		.cfi_def_cfa_register 13
 1250              		@ sp needed
 1251 001e 5DF8047B 		ldr	r7, [sp], #4
 1252              	.LCFI79:
 1253              		.cfi_restore 7
 1254              		.cfi_def_cfa_offset 0
 1255 0022 7047     		bx	lr
 1256              	.L45:
 1257              		.align	2
 1258              	.L44:
 1259 0024 00100240 		.word	1073876992
 1260              		.cfi_endproc
 1261              	.LFE850:
 1263              		.section	.text.LL_RCC_SetUSARTClockSource,"ax",%progbits
 1264              		.align	1
 1265              		.syntax unified
 1266              		.thumb
 1267              		.thumb_func
 1268              		.fpu fpv4-sp-d16
 1270              	LL_RCC_SetUSARTClockSource:
 1271              	.LFB855:
1411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get AHB prescaler
1414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 311


1417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
1429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
1444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure MCOx
1471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
1472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
1473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 312


1474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
1475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
1476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
1477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
1478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI48
1479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
1480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
1481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
1482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
1485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
1486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
1487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
1488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
1489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
1490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
1493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
1495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
1502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure USARTx clock source
1507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_SetUSARTClockSource
1508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
1509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
1510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1
1518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
1519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
1520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
1521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
1524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1272              		.loc 5 1524 1
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 8
 1275              		@ frame_needed = 1, uses_anonymous_args = 0
 1276              		@ link register save eliminated.
 1277 0000 80B4     		push	{r7}
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 313


 1278              	.LCFI80:
 1279              		.cfi_def_cfa_offset 4
 1280              		.cfi_offset 7, -4
 1281 0002 83B0     		sub	sp, sp, #12
 1282              	.LCFI81:
 1283              		.cfi_def_cfa_offset 16
 1284 0004 00AF     		add	r7, sp, #0
 1285              	.LCFI82:
 1286              		.cfi_def_cfa_register 7
 1287 0006 7860     		str	r0, [r7, #4]
1525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 1288              		.loc 5 1525 3
 1289 0008 094B     		ldr	r3, .L47
 1290 000a D3F88820 		ldr	r2, [r3, #136]
 1291 000e 7B68     		ldr	r3, [r7, #4]
 1292 0010 1B0C     		lsrs	r3, r3, #16
 1293 0012 DB43     		mvns	r3, r3
 1294 0014 1A40     		ands	r2, r2, r3
 1295 0016 7B68     		ldr	r3, [r7, #4]
 1296 0018 9BB2     		uxth	r3, r3
 1297 001a 0549     		ldr	r1, .L47
 1298 001c 1343     		orrs	r3, r3, r2
 1299 001e C1F88830 		str	r3, [r1, #136]
1526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1300              		.loc 5 1526 1
 1301 0022 00BF     		nop
 1302 0024 0C37     		adds	r7, r7, #12
 1303              	.LCFI83:
 1304              		.cfi_def_cfa_offset 4
 1305 0026 BD46     		mov	sp, r7
 1306              	.LCFI84:
 1307              		.cfi_def_cfa_register 13
 1308              		@ sp needed
 1309 0028 5DF8047B 		ldr	r7, [sp], #4
 1310              	.LCFI85:
 1311              		.cfi_restore 7
 1312              		.cfi_def_cfa_offset 0
 1313 002c 7047     		bx	lr
 1314              	.L48:
 1315 002e 00BF     		.align	2
 1316              	.L47:
 1317 0030 00100240 		.word	1073876992
 1318              		.cfi_endproc
 1319              	.LFE855:
 1321              		.section	.text.LL_RCC_SetLPTIMClockSource,"ax",%progbits
 1322              		.align	1
 1323              		.syntax unified
 1324              		.thumb
 1325              		.thumb_func
 1326              		.fpu fpv4-sp-d16
 1328              	LL_RCC_SetLPTIMClockSource:
 1329              	.LFB859:
1527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(UART4)
1529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure UARTx clock source
1531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        UARTxSEL      LL_RCC_SetUARTClockSource
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 314


1532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  UARTxSource This parameter can be one of the following values:
1533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1 (*)
1534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK (*)
1535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI (*)
1536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE (*)
1537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1 (*)
1538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK (*)
1539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI (*)
1540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
1541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUARTClockSource(uint32_t UARTxSource)
1546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (UARTxSource >> 16U), (UARTxSource & 0x0000FFFFU));
1548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* UART4 */
1550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure LPUART1x clock source
1553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
1554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LPUARTxSource This parameter can be one of the following values:
1555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
1562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
1564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
1568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_SetI2CClockSource
1569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
1570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1
1574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK
1575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI
1576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1
1577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK
1578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI
1579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK1 (*)
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_SYSCLK (*)
1581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI (*)
1582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
1587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U));
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 315


1589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(*reg, 3UL << ((I2CxSource & 0x001F0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2C
1590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
1594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIM1SEL     LL_RCC_SetLPTIMClockSource
1595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
1596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
1603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1330              		.loc 5 1603 1
 1331              		.cfi_startproc
 1332              		@ args = 0, pretend = 0, frame = 8
 1333              		@ frame_needed = 1, uses_anonymous_args = 0
 1334              		@ link register save eliminated.
 1335 0000 80B4     		push	{r7}
 1336              	.LCFI86:
 1337              		.cfi_def_cfa_offset 4
 1338              		.cfi_offset 7, -4
 1339 0002 83B0     		sub	sp, sp, #12
 1340              	.LCFI87:
 1341              		.cfi_def_cfa_offset 16
 1342 0004 00AF     		add	r7, sp, #0
 1343              	.LCFI88:
 1344              		.cfi_def_cfa_register 7
 1345 0006 7860     		str	r0, [r7, #4]
1604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPTIM1SEL, LPTIMxSource);
 1346              		.loc 5 1604 3
 1347 0008 074B     		ldr	r3, .L50
 1348 000a D3F88830 		ldr	r3, [r3, #136]
 1349 000e 23F44022 		bic	r2, r3, #786432
 1350 0012 0549     		ldr	r1, .L50
 1351 0014 7B68     		ldr	r3, [r7, #4]
 1352 0016 1343     		orrs	r3, r3, r2
 1353 0018 C1F88830 		str	r3, [r1, #136]
1605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1354              		.loc 5 1605 1
 1355 001c 00BF     		nop
 1356 001e 0C37     		adds	r7, r7, #12
 1357              	.LCFI89:
 1358              		.cfi_def_cfa_offset 4
 1359 0020 BD46     		mov	sp, r7
 1360              	.LCFI90:
 1361              		.cfi_def_cfa_register 13
 1362              		@ sp needed
 1363 0022 5DF8047B 		ldr	r7, [sp], #4
 1364              	.LCFI91:
 1365              		.cfi_restore 7
 1366              		.cfi_def_cfa_offset 0
 1367 0026 7047     		bx	lr
 1368              	.L51:
 1369              		.align	2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 316


 1370              	.L50:
 1371 0028 00100240 		.word	1073876992
 1372              		.cfi_endproc
 1373              	.LFE859:
 1375              		.section	.text.LL_RCC_SetADCClockSource,"ax",%progbits
 1376              		.align	1
 1377              		.syntax unified
 1378              		.thumb
 1379              		.thumb_func
 1380              		.fpu fpv4-sp-d16
 1382              	LL_RCC_SetADCClockSource:
 1383              	.LFB865:
1606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure SAIx clock source
1609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_SetSAIClockSource
1610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  SAIxSource This parameter can be one of the following values:
1611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_SYSCLK
1612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
1613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
1614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
1615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)
1620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
1622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure I2S clock source
1626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2S23SEL      LL_RCC_SetI2SClockSource
1627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  I2SxSource This parameter can be one of the following values:
1628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PLL
1630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_HSI
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
1635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S23SEL, I2SxSource);
1637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
1640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure FDCAN clock source
1642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        FDCANSEL      LL_RCC_SetFDCANClockSource
1643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  FDCANxSource This parameter can be one of the following values:
1644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL
1646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PCLK1
1647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetFDCANClockSource(uint32_t FDCANxSource)
1650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 317


1651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_FDCANSEL, FDCANxSource);
1652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
1654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure RNG clock source
1657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetRNGClockSource
1658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
1659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
1664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, RNGxSource);
1666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure USB clock source
1670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_SetUSBClockSource
1671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
1672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
1673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
1677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, USBxSource);
1679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure ADC clock source
1683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        ADC12SEL         LL_RCC_SetADCClockSource\n
1684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         CCIPR        ADC345SEL        LL_RCC_SetADCClockSource
1685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
1686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_NONE
1687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_PLL
1688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_SYSCLK
1689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_NONE   (*)
1690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_PLL    (*)
1691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_SYSCLK (*)
1692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
1697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1384              		.loc 5 1697 1
 1385              		.cfi_startproc
 1386              		@ args = 0, pretend = 0, frame = 8
 1387              		@ frame_needed = 1, uses_anonymous_args = 0
 1388              		@ link register save eliminated.
 1389 0000 80B4     		push	{r7}
 1390              	.LCFI92:
 1391              		.cfi_def_cfa_offset 4
 1392              		.cfi_offset 7, -4
 1393 0002 83B0     		sub	sp, sp, #12
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 318


 1394              	.LCFI93:
 1395              		.cfi_def_cfa_offset 16
 1396 0004 00AF     		add	r7, sp, #0
 1397              	.LCFI94:
 1398              		.cfi_def_cfa_register 7
 1399 0006 7860     		str	r0, [r7, #4]
1698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << 
 1400              		.loc 5 1698 3
 1401 0008 0E4B     		ldr	r3, .L53
 1402 000a D3F88820 		ldr	r2, [r3, #136]
 1403 000e 7B68     		ldr	r3, [r7, #4]
 1404 0010 1B0C     		lsrs	r3, r3, #16
 1405 0012 03F01F03 		and	r3, r3, #31
 1406 0016 0321     		movs	r1, #3
 1407 0018 01FA03F3 		lsl	r3, r1, r3
 1408 001c DB43     		mvns	r3, r3
 1409 001e 1A40     		ands	r2, r2, r3
 1410 0020 7B68     		ldr	r3, [r7, #4]
 1411 0022 D9B2     		uxtb	r1, r3
 1412 0024 7B68     		ldr	r3, [r7, #4]
 1413 0026 1B0C     		lsrs	r3, r3, #16
 1414 0028 03F01F03 		and	r3, r3, #31
 1415 002c 01FA03F3 		lsl	r3, r1, r3
 1416 0030 0449     		ldr	r1, .L53
 1417 0032 1343     		orrs	r3, r3, r2
 1418 0034 C1F88830 		str	r3, [r1, #136]
1699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1419              		.loc 5 1699 1
 1420 0038 00BF     		nop
 1421 003a 0C37     		adds	r7, r7, #12
 1422              	.LCFI95:
 1423              		.cfi_def_cfa_offset 4
 1424 003c BD46     		mov	sp, r7
 1425              	.LCFI96:
 1426              		.cfi_def_cfa_register 13
 1427              		@ sp needed
 1428 003e 5DF8047B 		ldr	r7, [sp], #4
 1429              	.LCFI97:
 1430              		.cfi_restore 7
 1431              		.cfi_def_cfa_offset 0
 1432 0042 7047     		bx	lr
 1433              	.L54:
 1434              		.align	2
 1435              	.L53:
 1436 0044 00100240 		.word	1073876992
 1437              		.cfi_endproc
 1438              	.LFE865:
 1440              		.section	.text.LL_RCC_PLL_Enable,"ax",%progbits
 1441              		.align	1
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1445              		.fpu fpv4-sp-d16
 1447              	LL_RCC_PLL_Enable:
 1448              	.LFB886:
1700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(QUADSPI)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 319


1702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure QUADSPI clock source
1704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR2         QSPISEL     LL_RCC_SetQUADSPIClockSource
1705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_SYSCLK
1707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_HSI
1708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_PLL
1709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetQUADSPIClockSource(uint32_t Source)
1712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_QSPISEL, Source);
1714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* QUADSPI */
1716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get USARTx clock source
1719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        USARTxSEL     LL_RCC_GetUSARTClockSource
1720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
1721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
1722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE
1723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE
1724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
1726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
1727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
1728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
1729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
1730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
1731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
1732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
1733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_PCLK1
1734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
1735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
1736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
1737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
1739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(UART4)
1744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get UARTx clock source
1746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        UARTxSEL      LL_RCC_GetUARTClockSource
1747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  UARTx This parameter can be one of the following values:
1748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE (*)
1749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE (*)
1750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_PCLK1 (*)
1752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_SYSCLK (*)
1753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_HSI (*)
1754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART4_CLKSOURCE_LSE (*)
1755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_PCLK1 (*)
1756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_SYSCLK (*)
1757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_HSI (*)
1758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 320


1759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
1763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
1765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* UART4 */
1767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get LPUARTx clock source
1770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource
1771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LPUARTx This parameter can be one of the following values:
1772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
1773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
1775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
1777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
1778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
1780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
1782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get I2Cx clock source
1786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_GetI2CClockSource
1787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
1788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
1789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE
1790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE
1791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE (*)
1792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
1796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
1797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
1798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1
1799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK
1800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI
1801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1
1802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK
1803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI
1804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_PCLK1 (*)
1805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_SYSCLK (*)
1806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C4_CLKSOURCE_HSI (*)
1807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****  */
1810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
1811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   __IO const uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2Cx >> 24U));
1813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(*reg, 3UL << ((I2Cx & 0x001F0000U) >> 16U)) >> ((I2Cx & 0x001F0000U) 
1814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 321


1816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
1818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_GetLPTIMClockSource
1819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
1820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
1821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
1823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
1824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
1825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
1826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
1828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPTIMx));
1830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get SAIx clock source
1834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        SAI1SEL       LL_RCC_GetSAIClockSource
1835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  SAIx This parameter can be one of the following values:
1836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE
1837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_SYSCLK
1841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL
1842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN
1843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI
1844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)
1848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx));
1850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get I2Sx clock source
1854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        I2S23SEL      LL_RCC_GetI2SClockSource
1855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
1856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE
1857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_SYSCLK
1859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PLL
1860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_PIN
1861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S_CLKSOURCE_HSI
1862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
1864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, I2Sx));
1866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(FDCAN1)
1869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get FDCANx clock source
1871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        FDCANSEL      LL_RCC_GetFDCANClockSource
1872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  FDCANx This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 322


1873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE
1874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_HSE
1876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PLL
1877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FDCAN_CLKSOURCE_PCLK1
1878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetFDCANClockSource(uint32_t FDCANx)
1881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, FDCANx));
1883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* FDCAN1 */
1885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get RNGx clock source
1888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetRNGClockSource
1889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
1890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
1891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_HSI48
1893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
1894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
1896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
1898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get USBx clock source
1902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        CLK48SEL      LL_RCC_GetUSBClockSource
1903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
1904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
1905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_HSI48
1907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
1908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
1910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USBx));
1912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get ADCx clock source
1916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_GetADCClockSource
1917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
1918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE
1919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE        (*)
1920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_NONE
1922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_PLL
1923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC12_CLKSOURCE_SYSCLK
1924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_NONE   (*)
1925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_PLL    (*)
1926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC345_CLKSOURCE_SYSCLK (*)
1927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *
1928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 323


1930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
1931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, 3UL << ((ADCx & 0x001F0000U) >> 16U)) >> ((ADCx & 0x001F0
1933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #if defined(QUADSPI)
1936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get QUADSPI clock source
1938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CCIPR2         QSPISEL     LL_RCC_GetQUADSPIClockSource
1939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  QUADSPIx This parameter can be one of the following values:
1940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE
1941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_SYSCLK
1943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_HSI
1944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE_PLL
1945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetQUADSPIClockSource(uint32_t QUADSPIx)
1947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR2, QUADSPIx));
1949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** #endif /* QUADSPI */
1951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
1953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
1956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
1957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
1961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
1962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
1963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       set). The BDRST bit can be used to reset them.
1964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
1965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
1970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
1973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
1975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
1979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
1980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
1982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
1983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
1984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
1985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 324


1987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
1989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
1990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
1991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
1992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable RTC
1993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
1994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
1995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
1996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
1997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
1998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
1999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable RTC
2003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
2004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
2007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
2009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
2013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
2014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
2017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)) ? 1UL : 0UL);
2019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
2023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
2024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
2027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
2033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
2034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
2037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
2039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @}
2043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 325


2044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
2047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @{
2048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL
2052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
2053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
2056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1449              		.loc 5 2056 1
 1450              		.cfi_startproc
 1451              		@ args = 0, pretend = 0, frame = 0
 1452              		@ frame_needed = 1, uses_anonymous_args = 0
 1453              		@ link register save eliminated.
 1454 0000 80B4     		push	{r7}
 1455              	.LCFI98:
 1456              		.cfi_def_cfa_offset 4
 1457              		.cfi_offset 7, -4
 1458 0002 00AF     		add	r7, sp, #0
 1459              	.LCFI99:
 1460              		.cfi_def_cfa_register 7
2057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
 1461              		.loc 5 2057 3
 1462 0004 054B     		ldr	r3, .L56
 1463 0006 1B68     		ldr	r3, [r3]
 1464 0008 044A     		ldr	r2, .L56
 1465 000a 43F08073 		orr	r3, r3, #16777216
 1466 000e 1360     		str	r3, [r2]
2058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1467              		.loc 5 2058 1
 1468 0010 00BF     		nop
 1469 0012 BD46     		mov	sp, r7
 1470              	.LCFI100:
 1471              		.cfi_def_cfa_register 13
 1472              		@ sp needed
 1473 0014 5DF8047B 		ldr	r7, [sp], #4
 1474              	.LCFI101:
 1475              		.cfi_restore 7
 1476              		.cfi_def_cfa_offset 0
 1477 0018 7047     		bx	lr
 1478              	.L57:
 1479 001a 00BF     		.align	2
 1480              	.L56:
 1481 001c 00100240 		.word	1073876992
 1482              		.cfi_endproc
 1483              	.LFE886:
 1485              		.section	.text.LL_RCC_PLL_IsReady,"ax",%progbits
 1486              		.align	1
 1487              		.syntax unified
 1488              		.thumb
 1489              		.thumb_func
 1490              		.fpu fpv4-sp-d16
 1492              	LL_RCC_PLL_IsReady:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 326


 1493              	.LFB888:
2059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable PLL
2062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
2063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
2064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
2067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
2069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Check if PLL Ready
2073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
2074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
2077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1494              		.loc 5 2077 1
 1495              		.cfi_startproc
 1496              		@ args = 0, pretend = 0, frame = 0
 1497              		@ frame_needed = 1, uses_anonymous_args = 0
 1498              		@ link register save eliminated.
 1499 0000 80B4     		push	{r7}
 1500              	.LCFI102:
 1501              		.cfi_def_cfa_offset 4
 1502              		.cfi_offset 7, -4
 1503 0002 00AF     		add	r7, sp, #0
 1504              	.LCFI103:
 1505              		.cfi_def_cfa_register 7
2078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 1506              		.loc 5 2078 12
 1507 0004 074B     		ldr	r3, .L62
 1508 0006 1B68     		ldr	r3, [r3]
 1509 0008 03F00073 		and	r3, r3, #33554432
 1510              		.loc 5 2078 71
 1511 000c B3F1007F 		cmp	r3, #33554432
 1512 0010 01D1     		bne	.L59
 1513              		.loc 5 2078 71 is_stmt 0 discriminator 1
 1514 0012 0123     		movs	r3, #1
 1515 0014 00E0     		b	.L61
 1516              	.L59:
 1517              		.loc 5 2078 71 discriminator 2
 1518 0016 0023     		movs	r3, #0
 1519              	.L61:
2079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1520              		.loc 5 2079 1 is_stmt 1 discriminator 5
 1521 0018 1846     		mov	r0, r3
 1522 001a BD46     		mov	sp, r7
 1523              	.LCFI104:
 1524              		.cfi_def_cfa_register 13
 1525              		@ sp needed
 1526 001c 5DF8047B 		ldr	r7, [sp], #4
 1527              	.LCFI105:
 1528              		.cfi_restore 7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 327


 1529              		.cfi_def_cfa_offset 0
 1530 0020 7047     		bx	lr
 1531              	.L63:
 1532 0022 00BF     		.align	2
 1533              	.L62:
 1534 0024 00100240 		.word	1073876992
 1535              		.cfi_endproc
 1536              	.LFE888:
 1538              		.section	.text.LL_RCC_PLL_ConfigDomain_SYS,"ax",%progbits
 1539              		.align	1
 1540              		.syntax unified
 1541              		.thumb
 1542              		.thumb_func
 1543              		.fpu fpv4-sp-d16
 1545              	LL_RCC_PLL_ConfigDomain_SYS:
 1546              	.LFB889:
2080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
2083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL
2084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       is disabled.
2085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLL is disabled.
2086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
2087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SYS\n
2088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SYS\n
2089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SYS
2090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLN Between Min_Data = 8 and Max_Data = 127
2112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
2113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
2117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 328


 1547              		.loc 5 2120 1
 1548              		.cfi_startproc
 1549              		@ args = 0, pretend = 0, frame = 16
 1550              		@ frame_needed = 1, uses_anonymous_args = 0
 1551              		@ link register save eliminated.
 1552 0000 80B4     		push	{r7}
 1553              	.LCFI106:
 1554              		.cfi_def_cfa_offset 4
 1555              		.cfi_offset 7, -4
 1556 0002 85B0     		sub	sp, sp, #20
 1557              	.LCFI107:
 1558              		.cfi_def_cfa_offset 24
 1559 0004 00AF     		add	r7, sp, #0
 1560              	.LCFI108:
 1561              		.cfi_def_cfa_register 7
 1562 0006 F860     		str	r0, [r7, #12]
 1563 0008 B960     		str	r1, [r7, #8]
 1564 000a 7A60     		str	r2, [r7, #4]
 1565 000c 3B60     		str	r3, [r7]
2121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
 1566              		.loc 5 2121 3
 1567 000e 0A4B     		ldr	r3, .L65
 1568 0010 DA68     		ldr	r2, [r3, #12]
 1569 0012 0A4B     		ldr	r3, .L65+4
 1570 0014 1340     		ands	r3, r3, r2
 1571 0016 F968     		ldr	r1, [r7, #12]
 1572 0018 BA68     		ldr	r2, [r7, #8]
 1573 001a 1143     		orrs	r1, r1, r2
 1574 001c 7A68     		ldr	r2, [r7, #4]
 1575 001e 1202     		lsls	r2, r2, #8
 1576 0020 1143     		orrs	r1, r1, r2
 1577 0022 3A68     		ldr	r2, [r7]
 1578 0024 0A43     		orrs	r2, r2, r1
 1579 0026 0449     		ldr	r1, .L65
 1580 0028 1343     		orrs	r3, r3, r2
 1581 002a CB60     		str	r3, [r1, #12]
2122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
2123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1582              		.loc 5 2123 1
 1583 002c 00BF     		nop
 1584 002e 1437     		adds	r7, r7, #20
 1585              	.LCFI109:
 1586              		.cfi_def_cfa_offset 4
 1587 0030 BD46     		mov	sp, r7
 1588              	.LCFI110:
 1589              		.cfi_def_cfa_register 13
 1590              		@ sp needed
 1591 0032 5DF8047B 		ldr	r7, [sp], #4
 1592              	.LCFI111:
 1593              		.cfi_restore 7
 1594              		.cfi_def_cfa_offset 0
 1595 0036 7047     		bx	lr
 1596              	.L66:
 1597              		.align	2
 1598              	.L65:
 1599 0038 00100240 		.word	1073876992
 1600 003c 0C80FFF9 		.word	-100696052
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 329


 1601              		.cfi_endproc
 1602              	.LFE889:
 1604              		.section	.text.LL_RCC_PLL_ConfigDomain_ADC,"ax",%progbits
 1605              		.align	1
 1606              		.syntax unified
 1607              		.thumb
 1608              		.thumb_func
 1609              		.fpu fpv4-sp-d16
 1611              	LL_RCC_PLL_ConfigDomain_ADC:
 1612              	.LFB890:
2124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL used for ADC domain clock
2127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL
2128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       is disabled.
2129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLL is disabled.
2130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_ADC\n
2131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_ADC\n
2132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_ADC\n
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLPDIV       LL_RCC_PLL_ConfigDomain_ADC
2134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLN Between Min_Data = 8 and Max_Data = 127
2156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
2157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
2158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
2159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
2160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
2161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
2162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
2163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
2164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
2165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
2166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
2167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
2168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
2169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
2170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 330


2171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
2172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
2173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
2174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
2175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
2176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
2177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
2178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
2179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
2180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
2181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
2182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
2183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
2184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
2185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
2186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
2187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1613              		.loc 5 2190 1
 1614              		.cfi_startproc
 1615              		@ args = 0, pretend = 0, frame = 16
 1616              		@ frame_needed = 1, uses_anonymous_args = 0
 1617              		@ link register save eliminated.
 1618 0000 80B4     		push	{r7}
 1619              	.LCFI112:
 1620              		.cfi_def_cfa_offset 4
 1621              		.cfi_offset 7, -4
 1622 0002 85B0     		sub	sp, sp, #20
 1623              	.LCFI113:
 1624              		.cfi_def_cfa_offset 24
 1625 0004 00AF     		add	r7, sp, #0
 1626              	.LCFI114:
 1627              		.cfi_def_cfa_register 7
 1628 0006 F860     		str	r0, [r7, #12]
 1629 0008 B960     		str	r1, [r7, #8]
 1630 000a 7A60     		str	r2, [r7, #4]
 1631 000c 3B60     		str	r3, [r7]
2191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
 1632              		.loc 5 2191 3
 1633 000e 0A4B     		ldr	r3, .L68
 1634 0010 DA68     		ldr	r2, [r3, #12]
 1635 0012 0A4B     		ldr	r3, .L68+4
 1636 0014 1340     		ands	r3, r3, r2
 1637 0016 F968     		ldr	r1, [r7, #12]
 1638 0018 BA68     		ldr	r2, [r7, #8]
 1639 001a 1143     		orrs	r1, r1, r2
 1640 001c 7A68     		ldr	r2, [r7, #4]
 1641 001e 1202     		lsls	r2, r2, #8
 1642 0020 1143     		orrs	r1, r1, r2
 1643 0022 3A68     		ldr	r2, [r7]
 1644 0024 0A43     		orrs	r2, r2, r1
 1645 0026 0449     		ldr	r1, .L68
 1646 0028 1343     		orrs	r3, r3, r2
 1647 002a CB60     		str	r3, [r1, #12]
2192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 331


2193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1648              		.loc 5 2193 1
 1649 002c 00BF     		nop
 1650 002e 1437     		adds	r7, r7, #20
 1651              	.LCFI115:
 1652              		.cfi_def_cfa_offset 4
 1653 0030 BD46     		mov	sp, r7
 1654              	.LCFI116:
 1655              		.cfi_def_cfa_register 13
 1656              		@ sp needed
 1657 0032 5DF8047B 		ldr	r7, [sp], #4
 1658              	.LCFI117:
 1659              		.cfi_restore 7
 1660              		.cfi_def_cfa_offset 0
 1661 0036 7047     		bx	lr
 1662              	.L69:
 1663              		.align	2
 1664              	.L68:
 1665 0038 00100240 		.word	1073876992
 1666 003c 0C80FF07 		.word	134184972
 1667              		.cfi_endproc
 1668              	.LFE890:
 1670              		.section	.text.LL_RCC_PLL_EnableDomain_ADC,"ax",%progbits
 1671              		.align	1
 1672              		.syntax unified
 1673              		.thumb
 1674              		.thumb_func
 1675              		.fpu fpv4-sp-d16
 1677              	LL_RCC_PLL_EnableDomain_ADC:
 1678              	.LFB899:
2194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL used for 48Mhz domain clock
2197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
2198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       is disabled.
2199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLL is disabled.
2200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note This  can be selected for USB, RNG
2201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_48M\n
2202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_48M\n
2203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_48M\n
2204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_48M
2205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
2210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 332


2221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLN Between Min_Data = 8 and Max_Data = 127
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
2228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
2229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
2230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
2231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
2232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
2235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****              Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ);
2238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Configure PLL clock source
2242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_SetMainSource
2243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @param PLLSource This parameter can be one of the following values:
2244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)
2250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);
2252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get the oscillator used as PLL clock source.
2256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_GetMainSource
2257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_NONE
2259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
2260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
2261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
2263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
2265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL multiplication factor for VCO
2269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
2270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Between Min_Data = 8 and Max_Data = 127
2271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
2273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
2275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 333


2278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLP
2279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Used for PLLADCCLK (ADC clock)
2280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPDIV       LL_RCC_PLL_GetP\n
2281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLP          LL_RCC_PLL_GetP
2282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
2284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
2285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
2286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
2287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
2288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
2289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
2290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
2291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
2292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
2293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
2294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
2295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
2296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
2297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
2298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
2299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
2300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
2301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
2302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
2303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
2304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
2305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
2306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
2307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
2308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
2309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
2310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
2311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
2312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
2313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
2315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t) ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) != 0U) ? READ_BIT(RCC->PLLCFGR, R
2317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLQ
2321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Used for PLL48M1CLK selected for USB, RNG (48 MHz clock)
2322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQ          LL_RCC_PLL_GetQ
2323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
2325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
2326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
2327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
2328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)
2330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
2332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 334


2335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLR
2336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Used for PLLCLK (system clock)
2337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLR          LL_RCC_PLL_GetR
2338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
2343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
2345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
2347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Get Division factor for the main PLL and other PLL
2351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLM          LL_RCC_PLL_GetDivider
2352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
2354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
2371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
2373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on ADC domain clock
2377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_EnableDomain_ADC
2378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void)
2381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1679              		.loc 5 2381 1
 1680              		.cfi_startproc
 1681              		@ args = 0, pretend = 0, frame = 0
 1682              		@ frame_needed = 1, uses_anonymous_args = 0
 1683              		@ link register save eliminated.
 1684 0000 80B4     		push	{r7}
 1685              	.LCFI118:
 1686              		.cfi_def_cfa_offset 4
 1687              		.cfi_offset 7, -4
 1688 0002 00AF     		add	r7, sp, #0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 335


 1689              	.LCFI119:
 1690              		.cfi_def_cfa_register 7
2382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
 1691              		.loc 5 2382 3
 1692 0004 054B     		ldr	r3, .L71
 1693 0006 DB68     		ldr	r3, [r3, #12]
 1694 0008 044A     		ldr	r2, .L71
 1695 000a 43F48033 		orr	r3, r3, #65536
 1696 000e D360     		str	r3, [r2, #12]
2383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1697              		.loc 5 2383 1
 1698 0010 00BF     		nop
 1699 0012 BD46     		mov	sp, r7
 1700              	.LCFI120:
 1701              		.cfi_def_cfa_register 13
 1702              		@ sp needed
 1703 0014 5DF8047B 		ldr	r7, [sp], #4
 1704              	.LCFI121:
 1705              		.cfi_restore 7
 1706              		.cfi_def_cfa_offset 0
 1707 0018 7047     		bx	lr
 1708              	.L72:
 1709 001a 00BF     		.align	2
 1710              	.L71:
 1711 001c 00100240 		.word	1073876992
 1712              		.cfi_endproc
 1713              	.LFE899:
 1715              		.section	.text.LL_RCC_PLL_EnableDomain_SYS,"ax",%progbits
 1716              		.align	1
 1717              		.syntax unified
 1718              		.thumb
 1719              		.thumb_func
 1720              		.fpu fpv4-sp-d16
 1722              	LL_RCC_PLL_EnableDomain_SYS:
 1723              	.LFB903:
2384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable PLL output mapped on ADC domain clock
2387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system
2388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       clock
2389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
2390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       not used,  should be 0
2391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLPEN        LL_RCC_PLL_DisableDomain_ADC
2392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC(void)
2395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN);
2397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on 48MHz domain clock
2401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_EnableDomain_48M
2402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M(void)
2405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 336


2406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
2407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Disable PLL output mapped on 48MHz domain clock
2411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system
2412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       clock
2413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @note In order to save power, when the PLLCLK  of the PLL is
2414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   *       not used,  should be 0
2415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQEN        LL_RCC_PLL_DisableDomain_48M
2416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M(void)
2419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
2420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN);
2421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
2422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** 
2423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** /**
2424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @brief  Enable PLL output mapped on SYSCLK domain
2425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
2426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   * @retval None
2427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   */
2428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
2429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** {
 1724              		.loc 5 2429 1
 1725              		.cfi_startproc
 1726              		@ args = 0, pretend = 0, frame = 0
 1727              		@ frame_needed = 1, uses_anonymous_args = 0
 1728              		@ link register save eliminated.
 1729 0000 80B4     		push	{r7}
 1730              	.LCFI122:
 1731              		.cfi_def_cfa_offset 4
 1732              		.cfi_offset 7, -4
 1733 0002 00AF     		add	r7, sp, #0
 1734              	.LCFI123:
 1735              		.cfi_def_cfa_register 7
2430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h ****   SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 1736              		.loc 5 2430 3
 1737 0004 054B     		ldr	r3, .L74
 1738 0006 DB68     		ldr	r3, [r3, #12]
 1739 0008 044A     		ldr	r2, .L74
 1740 000a 43F08073 		orr	r3, r3, #16777216
 1741 000e D360     		str	r3, [r2, #12]
2431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_rcc.h **** }
 1742              		.loc 5 2431 1
 1743 0010 00BF     		nop
 1744 0012 BD46     		mov	sp, r7
 1745              	.LCFI124:
 1746              		.cfi_def_cfa_register 13
 1747              		@ sp needed
 1748 0014 5DF8047B 		ldr	r7, [sp], #4
 1749              	.LCFI125:
 1750              		.cfi_restore 7
 1751              		.cfi_def_cfa_offset 0
 1752 0018 7047     		bx	lr
 1753              	.L75:
 1754 001a 00BF     		.align	2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 337


 1755              	.L74:
 1756 001c 00100240 		.word	1073876992
 1757              		.cfi_endproc
 1758              	.LFE903:
 1760              		.section	.text.LL_APB1_GRP1_EnableClock,"ax",%progbits
 1761              		.align	1
 1762              		.syntax unified
 1763              		.thumb
 1764              		.thumb_func
 1765              		.fpu fpv4-sp-d16
 1767              	LL_APB1_GRP1_EnableClock:
 1768              	.LFB971:
 1769              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @file    stm32g4xx_ll_bus.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****     [..]
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****     [..]
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @attention
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   ******************************************************************************
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #ifndef STM32G4xx_LL_BUS_H
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define STM32G4xx_LL_BUS_H
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #ifdef __cplusplus
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** extern "C" {
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 338


  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #include "stm32g4xx.h"
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @addtogroup STM32G4xx_LL_Driver
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(RCC)
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CORDIC         RCC_AHB1ENR_CORDICEN
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FMAC           RCC_AHB1ENR_FMACEN
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHB1ENR_FLASHEN
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1          RCC_AHB1SMENR_SRAM1SMEN
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOD          RCC_AHB2ENR_GPIODEN
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOE          RCC_AHB2ENR_GPIOEEN
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOF          RCC_AHB2ENR_GPIOFEN
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOG          RCC_AHB2ENR_GPIOGEN
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_CCM            RCC_AHB2SMENR_CCMSMEN
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM2          RCC_AHB2SMENR_SRAM2SMEN
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC12          RCC_AHB2ENR_ADC12EN
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(ADC345_COMMON)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 339


 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC345         RCC_AHB2ENR_ADC345EN
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* ADC345_COMMON */
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC1           RCC_AHB2ENR_DAC1EN
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(DAC2)
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC2           RCC_AHB2ENR_DAC2EN
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* DAC2 */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC3           RCC_AHB2ENR_DAC3EN
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(DAC4)
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DAC4           RCC_AHB2ENR_DAC4EN
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* DAC4 */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(AES)
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* AES */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(FMC_Bank1_R)
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* FMC_Bank1_R */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(QUADSPI)
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_QSPI           RCC_AHB3ENR_QSPIEN
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* QUADSPI */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR1_TIM3EN
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR1_TIM4EN
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(TIM5)
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR1_TIM5EN
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* TIM5 */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR1_TIM6EN
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR1_TIM7EN
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR1_CRSEN
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR1_SPI3EN
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR1_USART3EN
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(UART4)
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR1_UART4EN
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* UART4 */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(UART5)
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR1_UART5EN
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* UART5 */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 340


 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR1_USBEN
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(FDCAN1)
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_FDCAN          RCC_APB1ENR1_FDCANEN
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* FDCAN1 */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR1_PWREN
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            0xFFFFFFFFU
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(I2C4)
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_I2C4           RCC_APB1ENR2_I2C4EN
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* I2C4 */
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_UCPD1         RCC_APB1ENR2_UCPD1EN
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(SPI4)
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4           RCC_APB2ENR_SPI4EN
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* SPI4 */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(TIM20)
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM20          RCC_APB2ENR_TIM20EN
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* TIM20 */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #if defined(HRTIM1)
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_HRTIM1         RCC_APB2ENR_HRTIM1EN
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** #endif /* HRTIM1 */
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 341


 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMMUXEN     LL_AHB1_GRP1_EnableClock\n
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_EnableClock\n
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_EnableClock\n
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_EnableClock\n
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMUXEN      LL_AHB1_GRP1_IsEnabledClock\n
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_IsEnabledClock\n
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_IsEnabledClock\n
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_IsEnabledClock\n
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 342


 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL);
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      DMAMUXEN      LL_AHB1_GRP1_DisableClock\n
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CORDICEN      LL_AHB1_GRP1_DisableClock\n
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FMACEN        LL_AHB1_GRP1_DisableClock\n
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_DisableClock\n
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUXRST     LL_AHB1_GRP1_ForceReset\n
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CORDICRST     LL_AHB1_GRP1_ForceReset\n
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FMACRST       LL_AHB1_GRP1_ForceReset\n
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ForceReset\n
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 343


 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     DMAMUXRST     LL_AHB1_GRP1_ReleaseReset\n
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CORDICRST     LL_AHB1_GRP1_ReleaseReset\n
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FMACRST       LL_AHB1_GRP1_ReleaseReset\n
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ReleaseReset\n
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in Sleep and Stop modes
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUXSMEN    LL_AHB1_GRP1_EnableClockStopSleep\n
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CORDICSMEN    LL_AHB1_GRP1_EnableClockStopSleep\n
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FMACSMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockStopSleep
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in Sleep and Stop modes
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    DMAMUXSMEN    LL_AHB1_GRP1_DisableClockStopSleep\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 344


 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CORDICSMEN    LL_AHB1_GRP1_DisableClockStopSleep\n
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FMACSMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockStopSleep
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CORDIC
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FMAC
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_EnableClock\n
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_EnableClock\n
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_EnableClock\n
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_EnableClock\n
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_EnableClock\n
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_EnableClock\n
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_EnableClock\n
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_EnableClock\n
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_EnableClock\n
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_EnableClock\n
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_EnableClock\n
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_EnableClock
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 345


 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_IsEnabledClock\n
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_IsEnabledClock\n
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_IsEnabledClock\n
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_IsEnabledClock\n
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_IsEnabledClock\n
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_IsEnabledClock\n
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_IsEnabledClock\n
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_IsEnabledClock\n
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_IsEnabledClock\n
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_IsEnabledClock\n
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_IsEnabledClock\n
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_IsEnabledClock
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 346


 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == Periphs) ? 1UL : 0UL);
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_DisableClock\n
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_DisableClock\n
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_DisableClock\n
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_DisableClock\n
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC12EN       LL_AHB2_GRP1_DisableClock\n
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      ADC345EN      LL_AHB2_GRP1_DisableClock\n
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC1EN        LL_AHB2_GRP1_DisableClock\n
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC2EN        LL_AHB2_GRP1_DisableClock\n
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC3EN        LL_AHB2_GRP1_DisableClock\n
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      DAC4EN        LL_AHB2_GRP1_DisableClock\n
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_DisableClock\n
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_DisableClock
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2RSTR      GPIOARST       LL_AHB2_GRP1_ForceReset\n
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOBRST       LL_AHB2_GRP1_ForceReset\n
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOCRST       LL_AHB2_GRP1_ForceReset\n
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIODRST       LL_AHB2_GRP1_ForceReset\n
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOERST       LL_AHB2_GRP1_ForceReset\n
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOFRST       LL_AHB2_GRP1_ForceReset\n
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOGRST       LL_AHB2_GRP1_ForceReset\n
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC12RST       LL_AHB2_GRP1_ForceReset\n
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC345RST      LL_AHB2_GRP1_ForceReset\n
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC1RST        LL_AHB2_GRP1_ForceReset\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 347


 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC2RST        LL_AHB2_GRP1_ForceReset\n
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC3RST        LL_AHB2_GRP1_ForceReset\n
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC4RST        LL_AHB2_GRP1_ForceReset\n
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      AESRST         LL_AHB2_GRP1_ForceReset\n
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      RNGRST         LL_AHB2_GRP1_ForceReset
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2RSTR      GPIOARST       LL_AHB2_GRP1_ReleaseReset\n
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOBRST       LL_AHB2_GRP1_ReleaseReset\n
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOCRST       LL_AHB2_GRP1_ReleaseReset\n
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIODRST       LL_AHB2_GRP1_ReleaseReset\n
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOERST       LL_AHB2_GRP1_ReleaseReset\n
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOFRST       LL_AHB2_GRP1_ReleaseReset\n
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      GPIOGRST       LL_AHB2_GRP1_ReleaseReset\n
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC12RST       LL_AHB2_GRP1_ReleaseReset\n
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      ADC345RST      LL_AHB2_GRP1_ReleaseReset\n
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC1RST        LL_AHB2_GRP1_ReleaseReset\n
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC2RST        LL_AHB2_GRP1_ReleaseReset\n
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC3RST        LL_AHB2_GRP1_ReleaseReset\n
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      DAC4RST        LL_AHB2_GRP1_ReleaseReset\n
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      AESRST         LL_AHB2_GRP1_ReleaseReset\n
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2RSTR      RNGRST         LL_AHB2_GRP1_ReleaseReset
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 348


 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB2 peripheral clocks in Sleep and Stop modes
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    CCMSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC12SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC345SMEN    LL_AHB2_GRP1_EnableClockStopSleep\n
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC1SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC2SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC3SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC4SMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_EnableClockStopSleep
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CCM
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockStopSleep(uint32_t Periphs)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 349


 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR, Periphs);
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs);
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB2 peripheral clocks in Sleep and Stop modes
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    CCMSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC12SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    ADC345SMEN    LL_AHB2_GRP1_DisableClockStopSleep\n
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC1SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC2SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC3SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    DAC4SMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_DisableClockStopSleep
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CCM
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC12
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC345 (*)
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC1
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC2 (*)
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC3
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DAC4 (*)
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockStopSleep(uint32_t Periphs)
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR, Periphs);
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 350


 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_EnableClock\n
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_EnableClock
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_IsEnabledClock\n
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_IsEnabledClock
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == Periphs) ? 1UL : 0UL);
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_DisableClock\n
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_DisableClock
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 351


 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ForceReset\n
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ForceReset
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ReleaseReset\n
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ReleaseReset
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable AHB3 peripheral clocks in Sleep and Stop modes
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_EnableClockStopSleep\n
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3SMENR    QSPISMEN      LL_AHB3_GRP1_EnableClockStopSleep
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC  (*)
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockStopSleep(uint32_t Periphs)
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->AHB3SMENR, Periphs);
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs);
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable AHB3 peripheral clocks in Sleep and Stop modes
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_DisableClockStopSleep\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 352


 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         AHB3SMENR    QSPISMEN      LL_AHB3_GRP1_DisableClockStopSleep
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockStopSleep(uint32_t Periphs)
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3SMENR, Periphs);
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_EnableClock\n
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_EnableClock\n
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_EnableClock\n
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_EnableClock\n
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_EnableClock\n
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_EnableClock\n
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_EnableClock\n
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_EnableClock\n
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_EnableClock\n
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_EnableClock\n
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_EnableClock\n
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_EnableClock\n
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_EnableClock\n
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_EnableClock\n
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_EnableClock\n
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_EnableClock\n
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_EnableClock\n
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_EnableClock\n
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     FDCANEN       LL_APB1_GRP1_EnableClock\n
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_EnableClock\n
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_EnableClock\n
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_EnableClock
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 353


 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 1770              		.loc 6 916 1
 1771              		.cfi_startproc
 1772              		@ args = 0, pretend = 0, frame = 16
 1773              		@ frame_needed = 1, uses_anonymous_args = 0
 1774              		@ link register save eliminated.
 1775 0000 80B4     		push	{r7}
 1776              	.LCFI126:
 1777              		.cfi_def_cfa_offset 4
 1778              		.cfi_offset 7, -4
 1779 0002 85B0     		sub	sp, sp, #20
 1780              	.LCFI127:
 1781              		.cfi_def_cfa_offset 24
 1782 0004 00AF     		add	r7, sp, #0
 1783              	.LCFI128:
 1784              		.cfi_def_cfa_register 7
 1785 0006 7860     		str	r0, [r7, #4]
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 1786              		.loc 6 918 3
 1787 0008 084B     		ldr	r3, .L77
 1788 000a 9A6D     		ldr	r2, [r3, #88]
 1789 000c 0749     		ldr	r1, .L77
 1790 000e 7B68     		ldr	r3, [r7, #4]
 1791 0010 1343     		orrs	r3, r3, r2
 1792 0012 8B65     		str	r3, [r1, #88]
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 1793              		.loc 6 920 12
 1794 0014 054B     		ldr	r3, .L77
 1795 0016 9A6D     		ldr	r2, [r3, #88]
 1796 0018 7B68     		ldr	r3, [r7, #4]
 1797 001a 1340     		ands	r3, r3, r2
 1798              		.loc 6 920 10
 1799 001c FB60     		str	r3, [r7, #12]
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 1800              		.loc 6 921 3
 1801 001e FB68     		ldr	r3, [r7, #12]
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 1802              		.loc 6 922 1
 1803 0020 00BF     		nop
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 354


 1804 0022 1437     		adds	r7, r7, #20
 1805              	.LCFI129:
 1806              		.cfi_def_cfa_offset 4
 1807 0024 BD46     		mov	sp, r7
 1808              	.LCFI130:
 1809              		.cfi_def_cfa_register 13
 1810              		@ sp needed
 1811 0026 5DF8047B 		ldr	r7, [sp], #4
 1812              	.LCFI131:
 1813              		.cfi_restore 7
 1814              		.cfi_def_cfa_offset 0
 1815 002a 7047     		bx	lr
 1816              	.L78:
 1817              		.align	2
 1818              	.L77:
 1819 002c 00100240 		.word	1073876992
 1820              		.cfi_endproc
 1821              	.LFE971:
 1823              		.section	.text.LL_APB2_GRP1_EnableClock,"ax",%progbits
 1824              		.align	1
 1825              		.syntax unified
 1826              		.thumb
 1827              		.thumb_func
 1828              		.fpu fpv4-sp-d16
 1830              	LL_APB2_GRP1_EnableClock:
 1831              	.LFB985:
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_EnableClock\n
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_EnableClock\n
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN       LL_APB1_GRP2_EnableClock
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR2, Periphs);
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 355


 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_IsEnabledClock\n
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock\n
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_IsEnabledClock\n
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_IsEnabledClock\n
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_IsEnabledClock\n
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_IsEnabledClock\n
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     FDCANEN       LL_APB1_GRP1_IsEnabledClock\n
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_IsEnabledClock\n
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_IsEnabledClock\n
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_IsEnabledClock\n
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN       LL_APB1_GRP2_IsEnabledClock
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 356


1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR2, Periphs) == Periphs) ? 1UL : 0UL);
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_DisableClock\n
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_DisableClock\n
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_DisableClock\n
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_DisableClock\n
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_DisableClock\n
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_DisableClock\n
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_DisableClock\n
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_DisableClock\n
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_DisableClock\n
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_DisableClock\n
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_DisableClock\n
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_DisableClock\n
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_DisableClock\n
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_DisableClock\n
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_DisableClock\n
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_DisableClock\n
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_DisableClock\n
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     USBEN         LL_APB1_GRP1_DisableClock\n
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     FDCANEN       LL_APB1_GRP1_DisableClock\n
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_DisableClock\n
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_DisableClock\n
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_DisableClock
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 357


1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR1, Periphs);
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_DisableClock\n
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_DisableClock\n
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN      LL_APB1_GRP2_DisableClock
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR2, Periphs);
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR1     TIM2RST        LL_APB1_GRP1_ForceReset\n
1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM3RST        LL_APB1_GRP1_ForceReset\n
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM4RST        LL_APB1_GRP1_ForceReset\n
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM5RST        LL_APB1_GRP1_ForceReset\n
1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM6RST        LL_APB1_GRP1_ForceReset\n
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM7RST        LL_APB1_GRP1_ForceReset\n
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     CRSRST         LL_APB1_GRP1_ForceReset\n
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI2RST        LL_APB1_GRP1_ForceReset\n
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI3RST        LL_APB1_GRP1_ForceReset\n
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART2RST      LL_APB1_GRP1_ForceReset\n
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART3RST      LL_APB1_GRP1_ForceReset\n
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART4RST       LL_APB1_GRP1_ForceReset\n
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART5RST       LL_APB1_GRP1_ForceReset\n
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C1RST        LL_APB1_GRP1_ForceReset\n
1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C2RST        LL_APB1_GRP1_ForceReset\n
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USBRST         LL_APB1_GRP1_ForceReset\n
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     FDCANRST       LL_APB1_GRP1_ForceReset\n
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     PWRRST         LL_APB1_GRP1_ForceReset\n
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C3RST        LL_APB1_GRP1_ForceReset\n
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     LPTIM1RST      LL_APB1_GRP1_ForceReset
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 358


1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR1, Periphs);
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR2     LPUART1RST     LL_APB1_GRP2_ForceReset\n
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     I2C4RST        LL_APB1_GRP2_ForceReset\n
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     UCPD1RST       LL_APB1_GRP2_ForceReset
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR2, Periphs);
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR1     TIM2RST        LL_APB1_GRP1_ReleaseReset\n
1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM3RST        LL_APB1_GRP1_ReleaseReset\n
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM4RST        LL_APB1_GRP1_ReleaseReset\n
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM5RST        LL_APB1_GRP1_ReleaseReset\n
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM6RST        LL_APB1_GRP1_ReleaseReset\n
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     TIM7RST        LL_APB1_GRP1_ReleaseReset\n
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     CRSRST         LL_APB1_GRP1_ReleaseReset\n
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI2RST        LL_APB1_GRP1_ReleaseReset\n
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     SPI3RST        LL_APB1_GRP1_ReleaseReset\n
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART2RST      LL_APB1_GRP1_ReleaseReset\n
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USART3RST      LL_APB1_GRP1_ReleaseReset\n
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART4RST       LL_APB1_GRP1_ReleaseReset\n
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     UART5RST       LL_APB1_GRP1_ReleaseReset\n
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C1RST        LL_APB1_GRP1_ReleaseReset\n
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C2RST        LL_APB1_GRP1_ReleaseReset\n
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     USBRST         LL_APB1_GRP1_ReleaseReset\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 359


1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     FDCANRST       LL_APB1_GRP1_ReleaseReset\n
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     PWRRST         LL_APB1_GRP1_ReleaseReset\n
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     I2C3RST        LL_APB1_GRP1_ReleaseReset\n
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR1     LPTIM1RST      LL_APB1_GRP1_ReleaseReset
1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR1, Periphs);
1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1RSTR2     LPUART1RST     LL_APB1_GRP2_ReleaseReset\n
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     I2C4RST        LL_APB1_GRP2_ReleaseReset\n
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1RSTR2     UCPD1RST       LL_APB1_GRP2_ReleaseReset
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR2, Periphs);
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripheral clocks in Sleep and Stop modes
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR1     TIM2SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM3SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM4SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 360


1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM5SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM6SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM7SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     CRSSMEN         LL_APB1_GRP1_EnableClockStopSleep\n
1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     RTCAPBSMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     WWDGSMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI2SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI3SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART2SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART3SMEN      LL_APB1_GRP1_EnableClockStopSleep\n
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART4SMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART5SMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C1SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C2SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USBSMEN         LL_APB1_GRP1_EnableClockStopSleep\n
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     FDCANSMEN       LL_APB1_GRP1_EnableClockStopSleep\n
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     PWRSMEN         LL_APB1_GRP1_EnableClockStopSleep\n
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C3SMEN        LL_APB1_GRP1_EnableClockStopSleep\n
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     LPTIM1SMEN      LL_APB1_GRP1_EnableClockStopSleep
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR1, Periphs);
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR1, Periphs);
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable APB1 peripheral clocks in Sleep and Stop modes
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 361


1296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR2     LPUART1SMEN     LL_APB1_GRP2_EnableClockStopSleep\n
1297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     I2C4SMEN        LL_APB1_GRP2_EnableClockStopSleep\n
1298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     UCPD1SMEN       LL_APB1_GRP2_EnableClockStopSleep
1299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
1303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClockStopSleep(uint32_t Periphs)
1308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB1SMENR2, Periphs);
1311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1SMENR2, Periphs);
1313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
1314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripheral clocks in Sleep and Stop modes
1318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR1     TIM2SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM3SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM4SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM5SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM6SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     TIM7SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     CRSSMEN         LL_APB1_GRP1_DisableClockStopSleep\n
1325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     RTCAPBSMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     WWDGSMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI2SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     SPI3SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART2SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USART3SMEN      LL_APB1_GRP1_DisableClockStopSleep\n
1331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART4SMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     UART5SMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C1SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C2SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     USBSMEN         LL_APB1_GRP1_DisableClockStopSleep\n
1336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     FDCANSMEN       LL_APB1_GRP1_DisableClockStopSleep\n
1337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     PWRSMEN         LL_APB1_GRP1_DisableClockStopSleep\n
1338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     I2C3SMEN        LL_APB1_GRP1_DisableClockStopSleep\n
1339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR1     LPTIM1SMEN      LL_APB1_GRP1_DisableClockStopSleep
1340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
1343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
1344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
1345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
1346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
1347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
1348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
1352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 362


1353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
1354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
1359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FDCAN (*)
1360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
1362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
1368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR1, Periphs);
1370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Disable APB1 peripheral clocks in Sleep and Stop modes
1374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB1SMENR2     LPUART1SMEN     LL_APB1_GRP2_DisableClockStopSleep\n
1375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     I2C4SMEN        LL_APB1_GRP2_DisableClockStopSleep\n
1376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB1SMENR2     UCPD1SMEN      LL_APB1_GRP2_DisableClockStopSleep
1377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
1379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4 (*)
1380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
1381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_DisableClockStopSleep(uint32_t Periphs)
1386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
1387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1SMENR2, Periphs);
1388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
1389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @}
1392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
1395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @{
1396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** 
1398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** /**
1399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
1400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @rmtoll APB2ENR      SYSCFGEN      LL_APB2_GRP1_EnableClock\n
1401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM1EN        LL_APB2_GRP1_EnableClock\n
1402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      SPI1EN        LL_APB2_GRP1_EnableClock\n
1403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM8EN        LL_APB2_GRP1_EnableClock\n
1404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      USART1EN      LL_APB2_GRP1_EnableClock\n
1405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      SPI4EN        LL_APB2_GRP1_EnableClock\n
1406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM15EN       LL_APB2_GRP1_EnableClock\n
1407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM16EN       LL_APB2_GRP1_EnableClock\n
1408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM17EN       LL_APB2_GRP1_EnableClock\n
1409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      TIM20EN       LL_APB2_GRP1_EnableClock\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 363


1410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      SAI1EN        LL_APB2_GRP1_EnableClock\n
1411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         APB2ENR      HRTIM1EN      LL_APB2_GRP1_EnableClock
1412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8
1417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
1419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM15
1420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
1421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
1422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM20 (*)
1423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
1424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_HRTIM1 (*)
1425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *
1426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   * @retval None
1428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   */
1429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
1430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** {
 1832              		.loc 6 1430 1
 1833              		.cfi_startproc
 1834              		@ args = 0, pretend = 0, frame = 16
 1835              		@ frame_needed = 1, uses_anonymous_args = 0
 1836              		@ link register save eliminated.
 1837 0000 80B4     		push	{r7}
 1838              	.LCFI132:
 1839              		.cfi_def_cfa_offset 4
 1840              		.cfi_offset 7, -4
 1841 0002 85B0     		sub	sp, sp, #20
 1842              	.LCFI133:
 1843              		.cfi_def_cfa_offset 24
 1844 0004 00AF     		add	r7, sp, #0
 1845              	.LCFI134:
 1846              		.cfi_def_cfa_register 7
 1847 0006 7860     		str	r0, [r7, #4]
1431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 1848              		.loc 6 1432 3
 1849 0008 084B     		ldr	r3, .L80
 1850 000a 1A6E     		ldr	r2, [r3, #96]
 1851 000c 0749     		ldr	r1, .L80
 1852 000e 7B68     		ldr	r3, [r7, #4]
 1853 0010 1343     		orrs	r3, r3, r2
 1854 0012 0B66     		str	r3, [r1, #96]
1433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 1855              		.loc 6 1434 12
 1856 0014 054B     		ldr	r3, .L80
 1857 0016 1A6E     		ldr	r2, [r3, #96]
 1858 0018 7B68     		ldr	r3, [r7, #4]
 1859 001a 1340     		ands	r3, r3, r2
 1860              		.loc 6 1434 10
 1861 001c FB60     		str	r3, [r7, #12]
1435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h ****   (void)tmpreg;
 1862              		.loc 6 1435 3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 364


 1863 001e FB68     		ldr	r3, [r7, #12]
1436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h **** }
 1864              		.loc 6 1436 1
 1865 0020 00BF     		nop
 1866 0022 1437     		adds	r7, r7, #20
 1867              	.LCFI135:
 1868              		.cfi_def_cfa_offset 4
 1869 0024 BD46     		mov	sp, r7
 1870              	.LCFI136:
 1871              		.cfi_def_cfa_register 13
 1872              		@ sp needed
 1873 0026 5DF8047B 		ldr	r7, [sp], #4
 1874              	.LCFI137:
 1875              		.cfi_restore 7
 1876              		.cfi_def_cfa_offset 0
 1877 002a 7047     		bx	lr
 1878              	.L81:
 1879              		.align	2
 1880              	.L80:
 1881 002c 00100240 		.word	1073876992
 1882              		.cfi_endproc
 1883              	.LFE985:
 1885              		.section	.text.LL_FLASH_SetLatency,"ax",%progbits
 1886              		.align	1
 1887              		.syntax unified
 1888              		.thumb
 1889              		.thumb_func
 1890              		.fpu fpv4-sp-d16
 1892              	LL_FLASH_SetLatency:
 1893              	.LFB1099:
 1894              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @file    stm32g4xx_ll_system.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   @verbatim
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   ==============================================================================
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                      ##### How to use this driver #####
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   ==============================================================================
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****     [..]
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****     used by user:
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****       (+) Access to VREFBUF registers
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   @endverbatim
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   ******************************************************************************
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @attention
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * All rights reserved.</center></h2>
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * the "License"; You may not use this file except in compliance with the
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 365


  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * License. You may obtain a copy of the License at:
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *                        opensource.org/licenses/BSD-3-Clause
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   ******************************************************************************
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #ifndef __STM32G4xx_LL_SYSTEM_H
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define __STM32G4xx_LL_SYSTEM_H
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #ifdef __cplusplus
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** extern "C" {
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #include "stm32g4xx.h"
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @addtogroup STM32G4xx_LL_Driver
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF)
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Defines used for position in the register */
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define DBGMCU_REVID_POSITION         (uint32_t)POSITION_VAL(DBGMCU_IDCODE_REV_ID)
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief Power-down in Run mode Flash key
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define FLASH_PDKEY1                  0x04152637U /*!< Flash power down key1 */
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define FLASH_PDKEY2                  0xFAFBFCFDU /*!< Flash power down key2: used with FLASH_PDKEY
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                        to unlock the RUN_PD bit in FLASH_ACR */
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 366


  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              0x00000000U                                           /*
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_MEMRMP_MEM_MODE_0                              /*
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) /*
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(FMC_Bank1_R)
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FMC                SYSCFG_MEMRMP_MEM_MODE_1                              /*
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* FMC_Bank1_R */
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_REMAP_QUADSPI            (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_1) /*
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_FB_MODE)
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BANKMODE SYSCFG BANK MODE
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK1           0x00000000U               /*!< Flash Bank1 mapped at 0x0
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                       and Flash Bank2 mapped at 0x0
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK2           SYSCFG_MEMRMP_FB_MODE     /*!< Flash Bank2 mapped at 0x0
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                       and Flash Bank1 mapped at 0x0
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_FB_MODE */
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6     SYSCFG_CFGR1_I2C_PB6_FMP  /*!< Enable Fast Mode Plus on 
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7     SYSCFG_CFGR1_I2C_PB7_FMP  /*!< Enable Fast Mode Plus on 
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_PB8_FMP)
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8     SYSCFG_CFGR1_I2C_PB8_FMP  /*!< Enable Fast Mode Plus on 
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* SYSCFG_CFGR1_I2C_PB8_FMP */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(SYSCFG_CFGR1_I2C_PB9_FMP)
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9     SYSCFG_CFGR1_I2C_PB9_FMP  /*!< Enable Fast Mode Plus on 
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* SYSCFG_CFGR1_I2C_PB9_FMP */
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1    SYSCFG_CFGR1_I2C1_FMP     /*!< Enable Fast Mode Plus on 
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(I2C2)
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2    SYSCFG_CFGR1_I2C2_FMP     /*!< Enable Fast Mode Plus on 
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* I2C2 */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3    SYSCFG_CFGR1_I2C3_FMP     /*!< Enable Fast Mode Plus on 
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(I2C4)
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C4    SYSCFG_CFGR1_I2C4_FMP     /*!< Enable Fast Mode Plus on 
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* I2C4 */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               0U                        /*!< EXTI PORT A              
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               1U                        /*!< EXTI PORT B              
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               2U                        /*!< EXTI PORT C              
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               3U                        /*!< EXTI PORT D              
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 367


 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               4U                        /*!< EXTI PORT E              
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF               5U                        /*!< EXTI PORT F              
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTG               6U                        /*!< EXTI PORT G              
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)((0x000FU << 16U) | 0U)  /* !< EXTI_POSITION_0
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)((0x00F0U << 16U) | 0U)  /* !< EXTI_POSITION_4
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)((0x0F00U << 16U) | 0U)  /* !< EXTI_POSITION_8
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)((0xF000U << 16U) | 0U)  /* !< EXTI_POSITION_1
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)((0x000FU << 16U) | 1U)  /* !< EXTI_POSITION_0
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)((0x00F0U << 16U) | 1U)  /* !< EXTI_POSITION_4
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)((0x0F00U << 16U) | 1U)  /* !< EXTI_POSITION_8
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)((0xF000U << 16U) | 1U)  /* !< EXTI_POSITION_1
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)((0x000FU << 16U) | 2U)  /* !< EXTI_POSITION_0
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)((0x00F0U << 16U) | 2U)  /* !< EXTI_POSITION_4
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)((0x0F00U << 16U) | 2U)  /* !< EXTI_POSITION_8
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)((0xF000U << 16U) | 2U)  /* !< EXTI_POSITION_1
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)((0x000FU << 16U) | 3U)  /* !< EXTI_POSITION_0
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)((0x00F0U << 16U) | 3U)  /* !< EXTI_POSITION_4
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)((0x0F00U << 16U) | 3U)  /* !< EXTI_POSITION_8
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)((0xF000U << 16U) | 3U)  /* !< EXTI_POSITION_1
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_ECC             SYSCFG_CFGR2_ECCL  /*!< Enables and locks the ECC error 
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                    with Break Input of TIM1/8/15/16
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVDL  /*!< Enables and locks the PVD connec
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                    with TIM1/8/15/16/17 Break Input
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                    and also the PVDE and PLS bits o
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM_PARITY     SYSCFG_CFGR2_SPL   /*!< Enables and locks the SRAM_PARIT
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                    with Break Input of TIM1/8/15/16
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_CLL   /*!< Enables and locks the LOCKUP out
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****                                                                    with Break Input of TIM1/15/16/1
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_CCMSRAMWRP SYSCFG CCMSRAM WRP
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE0         SYSCFG_SWPR_PAGE0  /*!< CCMSRAM Write protection page 0 
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE1         SYSCFG_SWPR_PAGE1  /*!< CCMSRAM Write protection page 1 
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE2         SYSCFG_SWPR_PAGE2  /*!< CCMSRAM Write protection page 2 
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE3         SYSCFG_SWPR_PAGE3  /*!< CCMSRAM Write protection page 3 
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE4         SYSCFG_SWPR_PAGE4  /*!< CCMSRAM Write protection page 4 
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE5         SYSCFG_SWPR_PAGE5  /*!< CCMSRAM Write protection page 5 
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE6         SYSCFG_SWPR_PAGE6  /*!< CCMSRAM Write protection page 6 
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE7         SYSCFG_SWPR_PAGE7  /*!< CCMSRAM Write protection page 7 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 368


 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE8         SYSCFG_SWPR_PAGE8  /*!< CCMSRAM Write protection page 8 
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE9         SYSCFG_SWPR_PAGE9  /*!< CCMSRAM Write protection page 9 
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(SYSCFG_SWPR_PAGE10)
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE10        SYSCFG_SWPR_PAGE10 /*!< CCMSRAM Write protection page 10
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE11        SYSCFG_SWPR_PAGE11 /*!< CCMSRAM Write protection page 11
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE12        SYSCFG_SWPR_PAGE12 /*!< CCMSRAM Write protection page 12
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE13        SYSCFG_SWPR_PAGE13 /*!< CCMSRAM Write protection page 13
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE14        SYSCFG_SWPR_PAGE14 /*!< CCMSRAM Write protection page 14
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE15        SYSCFG_SWPR_PAGE15 /*!< CCMSRAM Write protection page 15
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE16        SYSCFG_SWPR_PAGE16 /*!< CCMSRAM Write protection page 16
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE17        SYSCFG_SWPR_PAGE17 /*!< CCMSRAM Write protection page 17
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE18        SYSCFG_SWPR_PAGE18 /*!< CCMSRAM Write protection page 18
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE19        SYSCFG_SWPR_PAGE19 /*!< CCMSRAM Write protection page 19
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE20        SYSCFG_SWPR_PAGE20 /*!< CCMSRAM Write protection page 20
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE21        SYSCFG_SWPR_PAGE21 /*!< CCMSRAM Write protection page 21
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE22        SYSCFG_SWPR_PAGE22 /*!< CCMSRAM Write protection page 22
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE23        SYSCFG_SWPR_PAGE23 /*!< CCMSRAM Write protection page 23
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE24        SYSCFG_SWPR_PAGE24 /*!< CCMSRAM Write protection page 24
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE25        SYSCFG_SWPR_PAGE25 /*!< CCMSRAM Write protection page 25
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE26        SYSCFG_SWPR_PAGE26 /*!< CCMSRAM Write protection page 26
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE27        SYSCFG_SWPR_PAGE27 /*!< CCMSRAM Write protection page 27
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE28        SYSCFG_SWPR_PAGE28 /*!< CCMSRAM Write protection page 28
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE29        SYSCFG_SWPR_PAGE29 /*!< CCMSRAM Write protection page 29
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE30        SYSCFG_SWPR_PAGE30 /*!< CCMSRAM Write protection page 30
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_SYSCFG_CCMSRAMWRP_PAGE31        SYSCFG_SWPR_PAGE31 /*!< CCMSRAM Write protection page 31
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* SYSCFG_SWPR_PAGE10 */
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock o
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM3)
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1FZR1_DBG_TIM3_STOP   /*!< The counter clock o
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM3 */
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM4)
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1FZR1_DBG_TIM4_STOP   /*!< The counter clock o
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM4 */
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM5)
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1FZR1_DBG_TIM5_STOP   /*!< The counter clock o
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM5 */
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1FZR1_DBG_TIM6_STOP   /*!< The counter clock o
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM7)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 369


 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1FZR1_DBG_TIM7_STOP   /*!< The counter clock o
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM7 */
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1FZR1_DBG_RTC_STOP    /*!< The clock of the RT
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1FZR1_DBG_WWDG_STOP   /*!< The window watchdog
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1FZR1_DBG_IWDG_STOP   /*!< The independent wat
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus time
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(I2C2)
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1FZR1_DBG_I2C2_STOP   /*!< The I2C2 SMBus time
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* I2C2 */
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus time
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock o
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP2_STOP_IP DBGMCU APB1 GRP2 STOP IP
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(I2C4)
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_I2C4_STOP      DBGMCU_APB1FZR2_DBG_I2C4_STOP   /*!< The I2C4 SMBus time
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* I2C4 */
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2FZ_DBG_TIM1_STOP     /*!< The counter clock o
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM8)
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_APB2FZ_DBG_TIM8_STOP     /*!< The counter clock o
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM8 */
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM15_STOP     DBGMCU_APB2FZ_DBG_TIM15_STOP    /*!< The counter clock o
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2FZ_DBG_TIM16_STOP    /*!< The counter clock o
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM17)
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2FZ_DBG_TIM17_STOP    /*!< The counter clock o
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM17 */
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(TIM20)
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM20_STOP     DBGMCU_APB2FZ_DBG_TIM20_STOP    /*!< The counter clock o
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* TIM20 */
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(HRTIM1)
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_HRTIM1_STOP     DBGMCU_APB2FZ_DBG_HRTIM1_STOP    /*!< The counter clock
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* HRTIM1 */
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(VREFBUF)
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE0          ((uint32_t)0x00000000) /*!< Voltage reference scale 0 (V
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE1          VREFBUF_CSR_VRS_0      /*!< Voltage reference scale 1 (V
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE2          VREFBUF_CSR_VRS_1      /*!< Voltage reference scale 2 (V
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 370


 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* VREFBUF */
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero wait state */
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_1WS   /*!< FLASH One wait state */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_2WS   /*!< FLASH Two wait states */
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_3                 FLASH_ACR_LATENCY_3WS   /*!< FLASH Three wait states */
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_4                 FLASH_ACR_LATENCY_4WS   /*!< FLASH Four wait states */
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(FLASH_ACR_LATENCY_5WS)
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_5                 FLASH_ACR_LATENCY_5WS   /*!< FLASH five wait state */
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_6                 FLASH_ACR_LATENCY_6WS   /*!< FLASH six wait state */
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_7                 FLASH_ACR_LATENCY_7WS   /*!< FLASH seven wait states */
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_8                 FLASH_ACR_LATENCY_8WS   /*!< FLASH eight wait states */
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_9                 FLASH_ACR_LATENCY_9WS   /*!< FLASH nine wait states */
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_10                FLASH_ACR_LATENCY_10WS  /*!< FLASH ten wait states */
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_11                FLASH_ACR_LATENCY_11WS  /*!< FLASH eleven wait states */
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_12                FLASH_ACR_LATENCY_12WS  /*!< FLASH twelve wait states */
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_13                FLASH_ACR_LATENCY_13WS  /*!< FLASH thirteen wait states 
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_14                FLASH_ACR_LATENCY_14WS  /*!< FLASH fourteen wait states 
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #define LL_FLASH_LATENCY_15                FLASH_ACR_LATENCY_15WS  /*!< FLASH fifteen wait states *
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* FLASH_ACR_LATENCY_5WS */
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI (*)
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 371


 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI (*)
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_FB_MODE)
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Select Flash bank mode (Bank flashed at 0x08000000)
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP FB_MODE       LL_SYSCFG_SetFlashBankMode
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Bank This parameter can be one of the following values:
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetFlashBankMode(uint32_t Bank)
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE, Bank);
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get Flash bank mode (Bank flashed at 0x08000000)
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP FB_MODE       LL_SYSCFG_GetFlashBankMode
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetFlashBankMode(void)
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE));
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_FB_MODE */
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable I/O analog switch voltage booster.
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         using I/O in analog input: ADC, COMP, OPAMP.
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         However, COMP and OPAMP inputs have a high impedance and
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 372


 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         usage with ADC.
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_EnableAnalogBooster
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable I/O analog switch voltage booster.
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         using I/O in analog input: ADC, COMP, OPAMP.
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         However, COMP and OPAMP inputs have a high impedance and
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         usage with ADC.
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_DisableAnalogBooster
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void)
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*)
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*)
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 (*)
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 373


 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 (*)
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 (*)
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 (*)
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C4 (*)
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 374


 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 375


 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0)) ? 1UL : 0UL);
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1)) ? 1UL : 0UL);
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2)) ? 1UL : 0UL);
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 376


 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3)) ? 1UL : 0UL);
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4)) ? 1UL : 0UL);
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5)) ? 1UL : 0UL);
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_SetEXTISource\n
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_SetEXTISource\n
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_SetEXTISource\n
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_SetEXTISource
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 377


 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_GetEXTISource\n
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_GetEXTISource\n
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_GetEXTISource\n
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_GetEXTISource
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U)) >> (POSITION_VAL(Line >> 1
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable CCMSRAM Erase (starts a hardware CCMSRAM erase operation. This bit is
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * automatically cleared at the end of the CCMSRAM erase operation.)
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note This bit is write-protected: setting this bit is possible only after the
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *       correct key sequence is written in the SYSCFG_SKR register as described in
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *       the Reference Manual.
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  CCMER       LL_SYSCFG_EnableCCMSRAMErase
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableCCMSRAMErase(void)
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 378


 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   /* Starts a hardware CCMSRAM erase operation*/
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_CCMER);
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if CCMSRAM erase operation is on going
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  CCMBSY      LL_SYSCFG_IsCCMSRAMEraseOngoing
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsCCMSRAMEraseOngoing(void)
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_CCMBSY) == (SYSCFG_SCSR_CCMBSY)) ? 1UL : 0UL);
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Set connections to TIM1/8/15/16/17 Break inputs
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_SetTIMBreakInputs\n
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_SetTIMBreakInputs\n
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_SetTIMBreakInputs\n
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_SetTIMBreakInputs
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get connections to TIM1/8/15/16/17 Break inputs
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_GetTIMBreakInputs\n
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_GetTIMBreakInputs\n
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_GetTIMBreakInputs\n
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_GetTIMBreakInputs
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM_PARITY
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if SRAM parity error detected
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_IsActiveFlag_SP
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 379


 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Clear SRAM parity error flag
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_ClearFlag_SP
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF);
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable CCMSRAM page write protection
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SWPR  PAGEx         LL_SYSCFG_EnableCCMSRAMPageWRP
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  CCMSRAMWRP This parameter can be a combination of the following values:
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE0
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE1
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE2
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE3
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE4
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE5
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE6
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE7
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE8
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE9
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE10 (*)
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE11 (*)
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE12 (*)
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE13 (*)
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE14 (*)
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE15 (*)
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE16 (*)
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE17 (*)
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE18 (*)
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE19 (*)
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE20 (*)
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE21 (*)
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE22 (*)
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE23 (*)
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE24 (*)
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE25 (*)
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE26 (*)
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE27 (*)
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE28 (*)
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE29 (*)
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE30 (*)
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_CCMSRAMWRP_PAGE31 (*)
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableCCMSRAMPageWRP(uint32_t CCMSRAMWRP)
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(SYSCFG->SWPR, CCMSRAMWRP);
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 380


 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  CCMSRAM page write protection lock prior to erase
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_LockCCMSRAMWRP
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_LockCCMSRAMWRP(void)
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   /* Writing a wrong key reactivates the write protection */
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x00);
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  CCMSRAM page write protection unlock prior to erase
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_UnlockCCMSRAMWRP
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_UnlockCCMSRAMWRP(void)
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   /* unlock the write protection of the CCMER bit */
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0xCA);
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x53);
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Return the device identifier
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0x0FFF (ex: device ID is 0x6415)
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Return the device revision identifier
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @note This field indicates the revision of the device.
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> (DBGMCU_REVID_POSITION & 0x1F
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 381


 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 382


 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Set Trace pin assignment control
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get Trace pin assignment control
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR1, Periphs);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 383


1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group2 peripherals)
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_FreezePeriph
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_I2C4_STOP (*)
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR2, Periphs);
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP (*)
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR1, Periphs);
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group2 peripherals)
1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_UnFreezePeriph
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_I2C4_STOP (*)
1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR2, Periphs);
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 384


1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZ DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZ DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM15_STOP
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM20_STOP (*)
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_HRTIM1_STOP (*)
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #if defined(VREFBUF)
1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_VREFBUF VREFBUF
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable Internal voltage reference
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Enable
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Enable(void)
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 385


1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable Internal voltage reference
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Disable
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Disable(void)
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Enable high impedance (VREF+pin is high impedance)
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_EnableHIZ
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_EnableHIZ(void)
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Disable high impedance (VREF+pin is internally connected to the voltage reference buffe
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_DisableHIZ
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_DisableHIZ(void)
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Set the Voltage reference scale
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_SetVoltageScaling
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Scale This parameter can be one of the following values:
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE2
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale)
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale);
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get the Voltage reference scale
1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_GetVoltageScaling
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE2
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(void)
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRS));
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 386


1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Check if Voltage reference buffer is ready
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRR           LL_VREFBUF_IsVREFReady
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval State of bit (1 or 0).
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(void)
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return ((READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == (VREFBUF_CSR_VRR)) ? 1UL : 0UL);
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Get the trimming code for VREFBUF calibration
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_GetTrimming
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval Between 0 and 0x3F
1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(void)
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CCR, VREFBUF_CCR_TRIM));
1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Set the trimming code for VREFBUF calibration (Tune the internal reference buffer volta
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_SetTrimming
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Value Between 0 and 0x3F
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value)
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   WRITE_REG(VREFBUF->CCR, Value);
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @}
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** #endif /* VREFBUF */
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @{
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** 
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** /**
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @brief  Set FLASH Latency
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_4
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_5 (*)
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_6 (*)
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_7 (*)
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_8 (*)
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_9 (*)
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_10 (*)
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_11 (*)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 387


1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_12 (*)
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_13 (*)
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_14 (*)
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_15 (*)
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   *         (*) value not defined in all devices.
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   * @retval None
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   */
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** {
 1895              		.loc 7 1290 1
 1896              		.cfi_startproc
 1897              		@ args = 0, pretend = 0, frame = 8
 1898              		@ frame_needed = 1, uses_anonymous_args = 0
 1899              		@ link register save eliminated.
 1900 0000 80B4     		push	{r7}
 1901              	.LCFI138:
 1902              		.cfi_def_cfa_offset 4
 1903              		.cfi_offset 7, -4
 1904 0002 83B0     		sub	sp, sp, #12
 1905              	.LCFI139:
 1906              		.cfi_def_cfa_offset 16
 1907 0004 00AF     		add	r7, sp, #0
 1908              	.LCFI140:
 1909              		.cfi_def_cfa_register 7
 1910 0006 7860     		str	r0, [r7, #4]
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 1911              		.loc 7 1291 3
 1912 0008 064B     		ldr	r3, .L83
 1913 000a 1B68     		ldr	r3, [r3]
 1914 000c 23F00F02 		bic	r2, r3, #15
 1915 0010 0449     		ldr	r1, .L83
 1916 0012 7B68     		ldr	r3, [r7, #4]
 1917 0014 1343     		orrs	r3, r3, r2
 1918 0016 0B60     		str	r3, [r1]
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_system.h **** }
 1919              		.loc 7 1292 1
 1920 0018 00BF     		nop
 1921 001a 0C37     		adds	r7, r7, #12
 1922              	.LCFI141:
 1923              		.cfi_def_cfa_offset 4
 1924 001c BD46     		mov	sp, r7
 1925              	.LCFI142:
 1926              		.cfi_def_cfa_register 13
 1927              		@ sp needed
 1928 001e 5DF8047B 		ldr	r7, [sp], #4
 1929              	.LCFI143:
 1930              		.cfi_restore 7
 1931              		.cfi_def_cfa_offset 0
 1932 0022 7047     		bx	lr
 1933              	.L84:
 1934              		.align	2
 1935              	.L83:
 1936 0024 00200240 		.word	1073881088
 1937              		.cfi_endproc
 1938              	.LFE1099:
 1940              		.section	.text.LL_SYSTICK_SetClkSource,"ax",%progbits
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 388


 1941              		.align	1
 1942              		.syntax unified
 1943              		.thumb
 1944              		.thumb_func
 1945              		.fpu fpv4-sp-d16
 1947              	LL_SYSTICK_SetClkSource:
 1948              	.LFB1149:
 1949              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @file    stm32g4xx_ll_cortex.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief   Header file of CORTEX LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   @verbatim
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ==============================================================================
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****                      ##### How to use this driver #####
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ==============================================================================
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     [..]
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     The LL CORTEX driver contains a set of generic APIs that can be
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     used by user:
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) SYSTICK configuration used by @ref LL_mDelay and @ref LL_Init1msTick
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****           functions
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) Low power mode configuration (SCB register of Cortex-MCU)
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) MPU API to configure and enable regions
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) API to access to MCU info (CPUID register)
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****       (+) API to enable fault handler (SHCSR accesses)
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   @endverbatim
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ******************************************************************************
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @attention
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * All rights reserved.</center></h2>
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * the "License"; You may not use this file except in compliance with the
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * License. You may obtain a copy of the License at:
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *                        opensource.org/licenses/BSD-3-Clause
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   ******************************************************************************
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #ifndef __STM32G4xx_LL_CORTEX_H
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define __STM32G4xx_LL_CORTEX_H
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #ifdef __cplusplus
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** extern "C" {
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #endif
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Includes ------------------------------------------------------------------*/
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #include "stm32g4xx.h"
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @addtogroup STM32G4xx_LL_Driver
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 389


  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL CORTEX
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private types -------------------------------------------------------------*/
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private constants ---------------------------------------------------------*/
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Private macros ------------------------------------------------------------*/
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported types ------------------------------------------------------------*/
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported constants --------------------------------------------------------*/
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK_DIV8     0x00000000U                 /*!< AHB clock divided by 8 
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_SYSTICK_CLKSOURCE_HCLK          SysTick_CTRL_CLKSOURCE_Msk  /*!< AHB clock selected as S
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_FAULT Handler Fault type
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_USG               SCB_SHCSR_USGFAULTENA_Msk              /*!< Usage fault 
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_BUS               SCB_SHCSR_BUSFAULTENA_Msk              /*!< Bus fault */
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_HANDLER_FAULT_MEM               SCB_SHCSR_MEMFAULTENA_Msk              /*!< Memory manag
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #if __MPU_PRESENT
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE     0x00000000U                                       /*!< D
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_HARDFAULT_NMI          MPU_CTRL_HFNMIENA_Msk                             /*!< E
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_PRIVILEGED_DEFAULT     MPU_CTRL_PRIVDEFENA_Msk                           /*!< E
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_CTRL_HFNMI_PRIVDEF          (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< E
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION MPU Region Number
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER0              0x00U /*!< REGION Number 0 */
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER1              0x01U /*!< REGION Number 1 */
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER2              0x02U /*!< REGION Number 2 */
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER3              0x03U /*!< REGION Number 3 */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER4              0x04U /*!< REGION Number 4 */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 390


 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER5              0x05U /*!< REGION Number 5 */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER6              0x06U /*!< REGION Number 6 */
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NUMBER7              0x07U /*!< REGION Number 7 */
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32B             (0x04U << MPU_RASR_SIZE_Pos) /*!< 32B Size of the MPU pr
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64B             (0x05U << MPU_RASR_SIZE_Pos) /*!< 64B Size of the MPU pr
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128B            (0x06U << MPU_RASR_SIZE_Pos) /*!< 128B Size of the MPU p
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256B            (0x07U << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU p
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512B            (0x08U << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU p
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1KB             (0x09U << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU pr
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2KB             (0x0AU << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU pr
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4KB             (0x0BU << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU pr
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8KB             (0x0CU << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU pr
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16KB            (0x0DU << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU p
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32KB            (0x0EU << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU p
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64KB            (0x0FU << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU p
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128KB           (0x10U << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU 
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256KB           (0x11U << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU 
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512KB           (0x12U << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU 
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1MB             (0x13U << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU pr
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2MB             (0x14U << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU pr
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4MB             (0x15U << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU pr
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_8MB             (0x16U << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU pr
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_16MB            (0x17U << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU p
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_32MB            (0x18U << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU p
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_64MB            (0x19U << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU p
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_128MB           (0x1AU << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU 
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_256MB           (0x1BU << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU 
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_512MB           (0x1CU << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU 
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_1GB             (0x1DU << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU pr
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_2GB             (0x1EU << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU pr
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_SIZE_4GB             (0x1FU << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU pr
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_NO_ACCESS            (0x00U << MPU_RASR_AP_Pos) /*!< No access*/
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW              (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privilege
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RW_URO          (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user 
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_FULL_ACCESS          (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Fu
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO              (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privilege
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_REGION_PRIV_RO_URO          (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (re
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_TEX MPU TEX Level
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 391


 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL0                  (0x00U << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL1                  (0x01U << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL2                  (0x02U << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_TEX_LEVEL4                  (0x04U << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_ENABLE   0x00U            /*!< Instruction fetches enabled */
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_INSTRUCTION_ACCESS_DISABLE  MPU_RASR_XN_Msk  /*!< Instruction fetches disabled*/
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_SHAREABLE            MPU_RASR_S_Msk   /*!< Shareable memory attribute */
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_SHAREABLE        0x00U            /*!< Not Shareable memory attribute */
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_CACHEABLE            MPU_RASR_C_Msk   /*!< Cacheable memory attribute */
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_CACHEABLE        0x00U            /*!< Not Cacheable memory attribute */
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_BUFFERABLE           MPU_RASR_B_Msk   /*!< Bufferable memory attribute */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #define LL_MPU_ACCESS_NOT_BUFFERABLE       0x00U            /*!< Not Bufferable memory attribute */
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** #endif /* __MPU_PRESENT */
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @}
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported macro ------------------------------------------------------------*/
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /* Exported functions --------------------------------------------------------*/
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 392


 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @{
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief  This function checks if the Systick counter flag is active or not.
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @note   It can be used in timeout function on application side.
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @retval State of bit (1 or 0).
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** __STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   return (((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk)) ? 1UL : 0U
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** 
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** /**
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @brief  Configures the SysTick clock source
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_SetClkSource
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @param  Source This parameter can be one of the following values:
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   * @retval None
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   */
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** __STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** {
 1950              		.loc 8 244 1
 1951              		.cfi_startproc
 1952              		@ args = 0, pretend = 0, frame = 8
 1953              		@ frame_needed = 1, uses_anonymous_args = 0
 1954              		@ link register save eliminated.
 1955 0000 80B4     		push	{r7}
 1956              	.LCFI144:
 1957              		.cfi_def_cfa_offset 4
 1958              		.cfi_offset 7, -4
 1959 0002 83B0     		sub	sp, sp, #12
 1960              	.LCFI145:
 1961              		.cfi_def_cfa_offset 16
 1962 0004 00AF     		add	r7, sp, #0
 1963              	.LCFI146:
 1964              		.cfi_def_cfa_register 7
 1965 0006 7860     		str	r0, [r7, #4]
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 1966              		.loc 8 245 6
 1967 0008 7B68     		ldr	r3, [r7, #4]
 1968 000a 042B     		cmp	r3, #4
 1969 000c 06D1     		bne	.L86
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   {
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 1970              		.loc 8 247 5
 1971 000e 094B     		ldr	r3, .L89
 1972 0010 1B68     		ldr	r3, [r3]
 1973 0012 084A     		ldr	r2, .L89
 1974 0014 43F00403 		orr	r3, r3, #4
 1975 0018 1360     		str	r3, [r2]
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   }
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   else
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   {
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****     CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 393


 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   }
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h **** }
 1976              		.loc 8 253 1
 1977 001a 05E0     		b	.L88
 1978              	.L86:
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_cortex.h ****   }
 1979              		.loc 8 251 5
 1980 001c 054B     		ldr	r3, .L89
 1981 001e 1B68     		ldr	r3, [r3]
 1982 0020 044A     		ldr	r2, .L89
 1983 0022 23F00403 		bic	r3, r3, #4
 1984 0026 1360     		str	r3, [r2]
 1985              	.L88:
 1986              		.loc 8 253 1
 1987 0028 00BF     		nop
 1988 002a 0C37     		adds	r7, r7, #12
 1989              	.LCFI147:
 1990              		.cfi_def_cfa_offset 4
 1991 002c BD46     		mov	sp, r7
 1992              	.LCFI148:
 1993              		.cfi_def_cfa_register 13
 1994              		@ sp needed
 1995 002e 5DF8047B 		ldr	r7, [sp], #4
 1996              	.LCFI149:
 1997              		.cfi_restore 7
 1998              		.cfi_def_cfa_offset 0
 1999 0032 7047     		bx	lr
 2000              	.L90:
 2001              		.align	2
 2002              	.L89:
 2003 0034 10E000E0 		.word	-536813552
 2004              		.cfi_endproc
 2005              	.LFE1149:
 2007              		.section	.text.LL_PWR_EnableRange1BoostMode,"ax",%progbits
 2008              		.align	1
 2009              		.syntax unified
 2010              		.thumb
 2011              		.thumb_func
 2012              		.fpu fpv4-sp-d16
 2014              	LL_PWR_EnableRange1BoostMode:
 2015              	.LFB1186:
 2016              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @file    stm32g4xx_ll_pwr.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *                        opensource.org/licenses/BSD-3-Clause
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 394


  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #ifndef STM32G4xx_LL_PWR_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define STM32G4xx_LL_PWR_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR)
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CSBF                    PWR_SCR_CSBF
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF                    PWR_SCR_CWUF
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF5                   PWR_SCR_CWUF5
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF4                   PWR_SCR_CWUF4
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF3                   PWR_SCR_CWUF3
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF2                   PWR_SCR_CWUF2
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF1                   PWR_SCR_CWUF1
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 395


  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUFI                    PWR_SR1_WUFI
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_SBF                     PWR_SR1_SBF
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF5                    PWR_SR1_WUF5
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF4                    PWR_SR1_WUF4
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF3                    PWR_SR1_WUF3
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF2                    PWR_SR1_WUF2
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF1                    PWR_SR1_WUF1
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO4)
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO4                   PWR_SR2_PVMO4
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO4 */
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO3)
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO3                   PWR_SR2_PVMO3
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO3 */
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO2)
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO2                   PWR_SR2_PVMO2
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO2 */
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO1)
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO1                   PWR_SR2_PVMO1
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO1 */
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_PVDO                    PWR_SR2_PVDO
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_VOSF                    PWR_SR2_VOSF
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_REGLPF                  PWR_SR2_REGLPF
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_SR2_REGLPS                  PWR_SR2_REGLPS
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE REGU VOLTAGE
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR1_VOS_0)
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR1_VOS_1)
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR MODE PWR
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP0                  (PWR_CR1_LPMS_STOP0)
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP1                  (PWR_CR1_LPMS_STOP1)
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                (PWR_CR1_LPMS_STANDBY)
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_MODE_SHUTDOWN               (PWR_CR1_LPMS_SHUTDOWN)
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVM_VDDUSB_1 Peripheral voltage monitoring
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME1)
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_COMP               (PWR_CR2_PVME1)     /* Monitoring VDDA vs. x.xV */
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME2)
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_FASTDAC            (PWR_CR2_PVME2)     /* Monitoring VDDA vs. x.xV */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME3)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 396


 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_ADC                (PWR_CR2_PVME3)     /* Monitoring VDDA vs. 1.62V  */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME4)
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_OPAMP_DAC          (PWR_CR2_PVME4)     /* Monitoring VDDA vs. 1x.xV   */
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL PVDLEVEL
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (PWR_CR2_PLS_LEV0)  /* VPVD0 around 2.0 V */
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR2_PLS_LEV1)  /* VPVD1 around 2.2 V */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR2_PLS_LEV2)  /* VPVD2 around 2.4 V */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR2_PLS_LEV3)  /* VPVD3 around 2.5 V */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR2_PLS_LEV4)  /* VPVD4 around 2.6 V */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR2_PLS_LEV5)  /* VPVD5 around 2.8 V */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR2_PLS_LEV6)  /* VPVD6 around 2.9 V */
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR2_PLS_LEV7)  /* External input analog voltage   (
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP WAKEUP
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CR3_EWUP1)
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CR3_EWUP2)
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CR3_EWUP3)
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN4                 (PWR_CR3_EWUP4)
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN5                 (PWR_CR3_EWUP5)
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_BATT_CHARG_RESISTOR BATT CHARG RESISTOR
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_BATT_CHARG_RESISTOR_5K      ((uint32_t)0x00000000)
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_BATT_CHARGRESISTOR_1_5K     (PWR_CR4_VBRS)
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO GPIO
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_A                      ((uint32_t)(&(PWR->PUCRA)))
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_B                      ((uint32_t)(&(PWR->PUCRB)))
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_C                      ((uint32_t)(&(PWR->PUCRC)))
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_D                      ((uint32_t)(&(PWR->PUCRD)))
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_E                      ((uint32_t)(&(PWR->PUCRE)))
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_F                      ((uint32_t)(&(PWR->PUCRF)))
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_G                      ((uint32_t)(&(PWR->PUCRG)))
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 397


 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO_BIT GPIO BIT
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_0                  ((uint32_t)0x00000001)
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_1                  ((uint32_t)0x00000002)
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_2                  ((uint32_t)0x00000004)
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_3                  ((uint32_t)0x00000008)
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_4                  ((uint32_t)0x00000010)
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_5                  ((uint32_t)0x00000020)
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_6                  ((uint32_t)0x00000040)
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_7                  ((uint32_t)0x00000080)
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_8                  ((uint32_t)0x00000100)
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_9                  ((uint32_t)0x00000200)
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_10                 ((uint32_t)0x00000400)
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_11                 ((uint32_t)0x00000800)
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_12                 ((uint32_t)0x00001000)
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_13                 ((uint32_t)0x00002000)
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_14                 ((uint32_t)0x00004000)
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_15                 ((uint32_t)0x00008000)
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common Write and read registers Macros
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Write a value in PWR register
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  __REG__ Register to be written
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Read a value in PWR register
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  __REG__ Register to be read
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Register value
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 398


 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @}
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @{
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Switch the regulator from main mode to low-power mode
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_EnableLowPowerRunMode
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void)
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Switch the regulator from low-power mode to main mode
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_DisableLowPowerRunMode
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void)
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if the regulator is in low-power mode
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_IsEnabledLowPowerRunMode
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void)
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR1, PWR_CR1_LPR);
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PWR_CR1_LPR))?1U:0U);
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Switch from run main mode to run low-power mode.
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_EnterLowPowerRunMode
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void)
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   LL_PWR_EnableLowPowerRunMode();
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 399


 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Switch from run main mode to low-power mode.
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_ExitLowPowerRunMode
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void)
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   LL_PWR_DisableLowPowerRunMode();
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Set the main internal regulator output voltage
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          VOS           LL_PWR_SetRegulVoltageScaling
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Get the main internal regulator output voltage
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          VOS           LL_PWR_GetRegulVoltageScaling
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR5_R1MODE)
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable main regulator voltage range 1 boost mode
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 2017              		.loc 9 343 1
 2018              		.cfi_startproc
 2019              		@ args = 0, pretend = 0, frame = 0
 2020              		@ frame_needed = 1, uses_anonymous_args = 0
 2021              		@ link register save eliminated.
 2022 0000 80B4     		push	{r7}
 2023              	.LCFI150:
 2024              		.cfi_def_cfa_offset 4
 2025              		.cfi_offset 7, -4
 2026 0002 00AF     		add	r7, sp, #0
 2027              	.LCFI151:
 2028              		.cfi_def_cfa_register 7
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 2029              		.loc 9 344 3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 400


 2030 0004 064B     		ldr	r3, .L92
 2031 0006 D3F88030 		ldr	r3, [r3, #128]
 2032 000a 054A     		ldr	r2, .L92
 2033 000c 23F48073 		bic	r3, r3, #256
 2034 0010 C2F88030 		str	r3, [r2, #128]
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 2035              		.loc 9 345 1
 2036 0014 00BF     		nop
 2037 0016 BD46     		mov	sp, r7
 2038              	.LCFI152:
 2039              		.cfi_def_cfa_register 13
 2040              		@ sp needed
 2041 0018 5DF8047B 		ldr	r7, [sp], #4
 2042              	.LCFI153:
 2043              		.cfi_restore 7
 2044              		.cfi_def_cfa_offset 0
 2045 001c 7047     		bx	lr
 2046              	.L93:
 2047 001e 00BF     		.align	2
 2048              	.L92:
 2049 0020 00700040 		.word	1073770496
 2050              		.cfi_endproc
 2051              	.LFE1186:
 2053              		.section	.text.LL_PWR_DisableDeadBatteryPD,"ax",%progbits
 2054              		.align	1
 2055              		.syntax unified
 2056              		.thumb
 2057              		.thumb_func
 2058              		.fpu fpv4-sp-d16
 2060              	LL_PWR_DisableDeadBatteryPD:
 2061              	.LFB1212:
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable main regulator voltage range 1 boost mode
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_DisableRange1BoostMode
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableRange1BoostMode(void)
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if the main regulator voltage range 1 boost mode is enabled
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_IsEnabledRange1BoostMode
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Inverted state of bit (0 or 1).
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledRange1BoostMode(void)
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR5, PWR_CR5_R1MODE);
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (0U))?1U:0U);
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_CR5_R1MODE */
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 401


 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable access to the backup domain
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_DBP);
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable access to the backup domain
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_DisableBkUpAccess
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if the backup domain is enabled
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR1, PWR_CR1_DBP);
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PWR_CR1_DBP))?1U:0U);
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Set Low-Power mode
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPMS          LL_PWR_SetPowerMode
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  LowPowerMode This parameter can be one of the following values:
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP0
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP1
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_SHUTDOWN
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t LowPowerMode)
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Get Low-Power mode
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR1          LPMS          LL_PWR_GetPowerMode
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP0
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP1
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_SHUTDOWN
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 402


 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void)
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_LPMS));
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR3_UCPD_STDBY)
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable (write 1) the USB Type-C and Power Delivery standby mode.
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note Enable just before entering standby when using UCPD1.
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD1_STDBY           LL_PWR_EnableUSBStandByModePD
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableUSBStandByModePD(void)
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY);
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable (write 0) USB Type-C and Power Delivery standby mode.
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note Disable immediately after standby exit when using UCPD1,
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *      (and before writing any UCPD1 registers).
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD1_STDBY           LL_PWR_DisableUSBStandByModePD
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableUSBStandByModePD(void)
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY);
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check the USB Type-C and Power Delivery standby mode.
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD1_STDBY           LL_PWR_IsEnabledUSBStandByModePD
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledUSBStandByModePD(void)
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY) == (PWR_CR3_UCPD_STDBY))?1UL:0UL);
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_CR3_UCPD_STDBY */
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR3_UCPD_DBDIS)
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable (write 0) USB Type-C dead battery pull-down behavior
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * on UCPD1_CC1 and UCPD1_CC2 pins.
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note After exiting reset, the USB Type-C dead battery behavior will be enabled,
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * which may have a pull-down effect on CC1 and CC2 pins. It is recommended to disable it
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * in all cases, either to stop this pull-down or to hand over control to the UCPD1
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * (which should therefore be initialized before doing the disable).
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          PWR_CR3_UCPD_DBDIS           LL_PWR_EnableUSBDeadBattery
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableUSBDeadBattery(void)
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 403


 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable (write 1) USB Type-C dead battery pull-down behavior
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *  on UCPD1_CC1 and UCPD1_CC2 pins.
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note After exiting reset, the USB Type-C dead battery behavior will be enabled,
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * which may have a pull-down effect on CC1 and CC2 pins. It is recommended to disable it
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * in all cases, either to stop this pull-down or to hand over control to the UCPD1
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * (which should therefore be initialized before doing the disable).
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          PWR_CR3_UCPD_DBDIS           LL_PWR_DisableUSBDeadBattery
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableUSBDeadBattery(void)
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check USB Type-C dead battery pull-down behavior
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         on UCPD1_CC1 and UCPD1_CC2 pins.
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @note After exiting reset, the USB Type-C dead battery behavior will be enabled,
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * which may have a pull-down effect on CC1 and CC2 pins. It is recommended to disable it
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * in all cases, either to stop this pull-down or to hand over control to the UCPD1
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * (which should therefore be initialized before doing the disable).
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          PWR_CR3_UCPD_DBDIS           LL_PWR_IsEnabledUSBDeadBattery
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit.
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledUSBDeadBattery(void)
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS) == (PWR_CR3_UCPD_DBDIS))?1UL:0UL);
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif /* PWR_CR3_UCPD_DBDIS */
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_USV)
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable VDDUSB supply
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_EnableVddUSB
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableVddUSB(void)
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PWR_CR2_USV);
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable VDDUSB supply
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_DisableVddUSB
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableVddUSB(void)
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if VDDUSB supply is enabled
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 404


 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_IsEnabledVddUSB
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledVddUSB(void)
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR2, PWR_CR2_USV);
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PWR_CR2_USV))?1U:0U);
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined(PWR_CR2_IOSV)
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable VDDIO2 supply
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          IOSV          LL_PWR_EnableVddIO2
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableVddIO2(void)
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable VDDIO2 supply
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          IOSV          LL_PWR_DisableVddIO2
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableVddIO2(void)
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if VDDIO2 supply is enabled
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          IOSV          LL_PWR_IsEnabledVddIO2
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledVddIO2(void)
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR2, PWR_CR2_IOSV);
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PWR_CR2_IOSV))?1U:0U);
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #endif
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable the Power Voltage Monitoring on a peripheral
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PVME1         LL_PWR_EnablePVM\n
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME2         LL_PWR_EnablePVM\n
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME3         LL_PWR_EnablePVM\n
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME4         LL_PWR_EnablePVM
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  PeriphVoltage This parameter can be one of the following values:
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_COMP     (*)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 405


 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_FASTDAC  (*)
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_ADC      
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_OPAMP_DAC
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         (*) value not defined in all devices
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnablePVM(uint32_t PeriphVoltage)
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PeriphVoltage);
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable the Power Voltage Monitoring on a peripheral
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PVME1         LL_PWR_DisablePVM\n
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME2         LL_PWR_DisablePVM\n
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME3         LL_PWR_DisablePVM\n
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME4         LL_PWR_DisablePVM
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  PeriphVoltage This parameter can be one of the following values:
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_COMP     (*)
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_FASTDAC  (*)
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_ADC      
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_OPAMP_DAC
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         (*) value not defined in all devices
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisablePVM(uint32_t PeriphVoltage)
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PeriphVoltage);
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if Power Voltage Monitoring is enabled on a peripheral
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PVME1         LL_PWR_IsEnabledPVM\n
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME2         LL_PWR_IsEnabledPVM\n
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME3         LL_PWR_IsEnabledPVM\n
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         CR2          PVME4         LL_PWR_IsEnabledPVM
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  PeriphVoltage This parameter can be one of the following values:
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_COMP     (*)
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_FASTDAC  (*)
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_ADC      
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVM_VDDA_OPAMP_DAC
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         (*) value not defined in all devices
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledPVM(uint32_t PeriphVoltage)
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR2, PeriphVoltage);
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PeriphVoltage))?1U:0U);
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 406


 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Configure the voltage threshold detected by the Power Voltage Detector
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PLS           LL_PWR_SetPVDLevel
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @param  PVDLevel This parameter can be one of the following values:
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_0
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_1
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_2
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_3
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_4
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_5
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_6
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_7
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel)
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR2, PWR_CR2_PLS, PVDLevel);
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Get the voltage threshold detection
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PLS           LL_PWR_GetPVDLevel
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_0
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_1
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_2
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_3
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_4
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_5
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_6
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_PVDLEVEL_7
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void)
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR2, PWR_CR2_PLS));
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable Power Voltage Detector
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PVDE          LL_PWR_EnablePVD
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnablePVD(void)
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable Power Voltage Detector
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PVDE          LL_PWR_DisablePVD
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisablePVD(void)
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE);
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 407


 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if Power Voltage Detector is enabled
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR2          PVDE          LL_PWR_IsEnabledPVD
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void)
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   uint32_t temp;
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   temp = READ_BIT(PWR->CR2, PWR_CR2_PVDE);
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((temp == (PWR_CR2_PVDE))?1U:0U);
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable Internal Wake-up line
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          EIWF          LL_PWR_EnableInternWU
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableInternWU(void)
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable Internal Wake-up line
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          EIWF          LL_PWR_DisableInternWU
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableInternWU(void)
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Check if Internal Wake-up line is enabled
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          EIWF          LL_PWR_IsEnabledInternWU
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledInternWU(void)
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_EIWF) == (PWR_CR3_EIWF))?1UL:0UL);
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** #if defined (PWR_CR3_UCPD_DBDIS)
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Enable USB Type-C and Power Delivery Dead Battery disable
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD_DBDIS          LL_PWR_EnableDeadBatteryPD
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableDeadBatteryPD(void)
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** 
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** /**
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @brief  Disable USB Type-C and Power Delivery Dead Battery disable
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @rmtoll CR3          UCPD_DBDIS          LL_PWR_DisableDeadBatteryPD
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   * @retval None
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 408


 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   */
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableDeadBatteryPD(void)
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** {
 2062              		.loc 9 773 1
 2063              		.cfi_startproc
 2064              		@ args = 0, pretend = 0, frame = 0
 2065              		@ frame_needed = 1, uses_anonymous_args = 0
 2066              		@ link register save eliminated.
 2067 0000 80B4     		push	{r7}
 2068              	.LCFI154:
 2069              		.cfi_def_cfa_offset 4
 2070              		.cfi_offset 7, -4
 2071 0002 00AF     		add	r7, sp, #0
 2072              	.LCFI155:
 2073              		.cfi_def_cfa_register 7
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 2074              		.loc 9 774 3
 2075 0004 054B     		ldr	r3, .L95
 2076 0006 9B68     		ldr	r3, [r3, #8]
 2077 0008 044A     		ldr	r2, .L95
 2078 000a 23F48043 		bic	r3, r3, #16384
 2079 000e 9360     		str	r3, [r2, #8]
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_pwr.h **** }
 2080              		.loc 9 775 1
 2081 0010 00BF     		nop
 2082 0012 BD46     		mov	sp, r7
 2083              	.LCFI156:
 2084              		.cfi_def_cfa_register 13
 2085              		@ sp needed
 2086 0014 5DF8047B 		ldr	r7, [sp], #4
 2087              	.LCFI157:
 2088              		.cfi_restore 7
 2089              		.cfi_def_cfa_offset 0
 2090 0018 7047     		bx	lr
 2091              	.L96:
 2092 001a 00BF     		.align	2
 2093              	.L95:
 2094 001c 00700040 		.word	1073770496
 2095              		.cfi_endproc
 2096              	.LFE1212:
 2098              		.section	.rodata.CHANNEL_OFFSET_TAB,"a"
 2099              		.align	2
 2102              	CHANNEL_OFFSET_TAB:
 2103 0000 08       		.byte	8
 2104 0001 1C       		.byte	28
 2105 0002 30       		.byte	48
 2106 0003 44       		.byte	68
 2107 0004 58       		.byte	88
 2108 0005 6C       		.byte	108
 2109 0006 80       		.byte	-128
 2110 0007 94       		.byte	-108
 2111              		.section	.rodata.OFFSET_TAB_CCMRx,"a"
 2112              		.align	2
 2115              	OFFSET_TAB_CCMRx:
 2116 0000 00       		.byte	0
 2117 0001 00       		.byte	0
 2118 0002 00       		.byte	0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 409


 2119 0003 00       		.byte	0
 2120 0004 04       		.byte	4
 2121 0005 04       		.byte	4
 2122 0006 04       		.byte	4
 2123 0007 04       		.byte	4
 2124 0008 38       		.byte	56
 2125 0009 38       		.byte	56
 2126              		.section	.rodata.SHIFT_TAB_OCxx,"a"
 2127              		.align	2
 2130              	SHIFT_TAB_OCxx:
 2131 0000 00       		.byte	0
 2132 0001 00       		.byte	0
 2133 0002 08       		.byte	8
 2134 0003 00       		.byte	0
 2135 0004 00       		.byte	0
 2136 0005 00       		.byte	0
 2137 0006 08       		.byte	8
 2138 0007 00       		.byte	0
 2139 0008 00       		.byte	0
 2140 0009 08       		.byte	8
 2141              		.section	.rodata.SHIFT_TAB_ICxx,"a"
 2142              		.align	2
 2145              	SHIFT_TAB_ICxx:
 2146 0000 00       		.byte	0
 2147 0001 00       		.byte	0
 2148 0002 08       		.byte	8
 2149 0003 00       		.byte	0
 2150 0004 00       		.byte	0
 2151 0005 00       		.byte	0
 2152 0006 08       		.byte	8
 2153 0007 00       		.byte	0
 2154 0008 00       		.byte	0
 2155 0009 00       		.byte	0
 2156              		.section	.rodata.SHIFT_TAB_CCxP,"a"
 2157              		.align	2
 2160              	SHIFT_TAB_CCxP:
 2161 0000 00       		.byte	0
 2162 0001 02       		.byte	2
 2163 0002 04       		.byte	4
 2164 0003 06       		.byte	6
 2165 0004 08       		.byte	8
 2166 0005 0A       		.byte	10
 2167 0006 0C       		.byte	12
 2168 0007 0E       		.byte	14
 2169 0008 10       		.byte	16
 2170 0009 14       		.byte	20
 2171              		.section	.rodata.SHIFT_TAB_OISx,"a"
 2172              		.align	2
 2175              	SHIFT_TAB_OISx:
 2176 0000 00       		.byte	0
 2177 0001 01       		.byte	1
 2178 0002 02       		.byte	2
 2179 0003 03       		.byte	3
 2180 0004 04       		.byte	4
 2181 0005 05       		.byte	5
 2182 0006 06       		.byte	6
 2183 0007 07       		.byte	7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 410


 2184 0008 08       		.byte	8
 2185 0009 0A       		.byte	10
 2186              		.section	.text.LL_TIM_IC_GetCaptureCH1,"ax",%progbits
 2187              		.align	1
 2188              		.syntax unified
 2189              		.thumb
 2190              		.thumb_func
 2191              		.fpu fpv4-sp-d16
 2193              	LL_TIM_IC_GetCaptureCH1:
 2194              	.LFB1519:
 2195              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @file    stm32g4xx_ll_tim.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief   Header file of TIM LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #ifndef __STM32G4xx_LL_TIM_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __STM32G4xx_LL_TIM_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defin
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL TIM
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Variables TIM Private Variables
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** static const uint8_t OFFSET_TAB_CCMRx[] =
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 411


  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x00U,   /* 0: TIMx_CH1  */
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x00U,   /* 1: TIMx_CH1N */
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x00U,   /* 2: TIMx_CH2  */
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x00U,   /* 3: TIMx_CH2N */
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x04U,   /* 4: TIMx_CH3  */
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x04U,   /* 5: TIMx_CH3N */
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x04U,   /* 6: TIMx_CH4  */
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x04U,   /* 7: TIMx_CH4N */
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x38U,   /* 8: TIMx_CH5  */
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0x38U    /* 9: TIMx_CH6  */
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** };
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OCxx[] =
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 0: OC1M, OC1FE, OC1PE */
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 1: - NA */
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U,            /* 2: OC2M, OC2FE, OC2PE */
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 3: - NA */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 4: OC3M, OC3FE, OC3PE */
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 5: - NA */
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U,            /* 6: OC4M, OC4FE, OC4PE */
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 7: - NA */
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 8: OC5M, OC5FE, OC5PE */
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U             /* 9: OC6M, OC6FE, OC6PE */
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** };
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_ICxx[] =
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 0: CC1S, IC1PSC, IC1F */
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 1: - NA */
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U,            /* 2: CC2S, IC2PSC, IC2F */
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 3: - NA */
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 4: CC3S, IC3PSC, IC3F */
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 5: - NA */
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U,            /* 6: CC4S, IC4PSC, IC4F */
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 7: - NA */
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 8: - NA */
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U             /* 9: - NA */
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** };
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_CCxP[] =
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 0: CC1P */
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   2U,            /* 1: CC1NP */
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   4U,            /* 2: CC2P */
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   6U,            /* 3: CC2NP */
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U,            /* 4: CC3P */
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   10U,           /* 5: CC3NP */
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   12U,           /* 6: CC4P */
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   14U,           /* 7: CC4NP */
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   16U,           /* 8: CC5P */
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   20U            /* 9: CC6P */
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** };
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OISx[] =
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 412


 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   0U,            /* 0: OIS1 */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   1U,            /* 1: OIS1N */
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   2U,            /* 2: OIS2 */
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   3U,            /* 3: OIS2N */
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   4U,            /* 4: OIS3 */
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   5U,            /* 5: OIS3N */
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   6U,            /* 6: OIS4 */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   7U,            /* 7: OIS4N */
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   8U,            /* 8: OIS5 */
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   10U            /* 9: OIS6 */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** };
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Private constants ---------------------------------------------------------*/
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Constants TIM Private Constants
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Defines used for the bit position in the register and perform offsets */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIM_POSITION_BRK_SOURCE            (POSITION_VAL(Source) & 0x1FUL)
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Generic bit definitions for TIMx_AF1 register */
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKINE     TIM1_AF1_BKINE     /*!< BRK BKIN input enable */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP1E  TIM1_AF1_BKCMP1E   /*!< BRK COMP1 enable */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP2E  TIM1_AF1_BKCMP2E   /*!< BRK COMP2 enable */
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP3E  TIM1_AF1_BKCMP3E   /*!< BRK COMP3 enable */
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP4E  TIM1_AF1_BKCMP4E   /*!< BRK COMP4 enable */
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP5E  TIM1_AF1_BKCMP5E   /*!< BRK COMP5 enable */
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP6E  TIM1_AF1_BKCMP6E   /*!< BRK COMP6 enable */
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP7E  TIM1_AF1_BKCMP7E   /*!< BRK COMP7 enable */
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKINP     TIM1_AF1_BKINP     /*!< BRK BKIN input polarity */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP1P  TIM1_AF1_BKCMP1P   /*!< BRK COMP1 input polarity */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP2P  TIM1_AF1_BKCMP2P   /*!< BRK COMP2 input polarity */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP3P  TIM1_AF1_BKCMP3P   /*!< BRK COMP3 input polarity */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_BKCOMP4P  TIM1_AF1_BKCMP4P   /*!< BRK COMP4 input polarity */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF1_ETRSEL    TIM1_AF1_ETRSEL    /*!< TIMx ETR source selection */
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Generic bit definitions for TIMx_AF2 register */
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2INE    TIM1_AF2_BK2INE      /*!< BRK2 BKIN2 input enable */
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP1E TIM1_AF2_BK2CMP1E    /*!< BRK2 COMP1 enable */
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP2E TIM1_AF2_BK2CMP2E    /*!< BRK2 COMP2 enable */
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP3E TIM1_AF2_BK2CMP3E    /*!< BRK2 COMP3 enable */
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP4E TIM1_AF2_BK2CMP4E    /*!< BRK2 COMP4 enable */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP5E TIM1_AF2_BK2CMP5E    /*!< BRK2 COMP5 enable */
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP6E TIM1_AF2_BK2CMP6E    /*!< BRK2 COMP6 enable */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 413


 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP7E TIM1_AF2_BK2CMP7E    /*!< BRK2 COMP7 enable */
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2INP    TIM1_AF2_BK2INP      /*!< BRK2 BKIN2 input polarity */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP1P TIM1_AF2_BK2CMP1P    /*!< BRK2 COMP1 input polarity */
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP2P TIM1_AF2_BK2CMP2P    /*!< BRK2 COMP2 input polarity */
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP3P TIM1_AF2_BK2CMP3P    /*!< BRK2 COMP3 input polarity */
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIMx_AF2_BK2COMP4P TIM1_AF2_BK2CMP4P    /*!< BRK2 COMP4 input polarity */
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_DELAY_1 ((uint8_t)0x7F)
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_DELAY_2 ((uint8_t)0x3F)
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_DELAY_3 ((uint8_t)0x1F)
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_DELAY_4 ((uint8_t)0x1F)
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_RANGE_1 ((uint8_t)0x00)
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_RANGE_2 ((uint8_t)0x80)
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_RANGE_3 ((uint8_t)0xC0)
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define DT_RANGE_4 ((uint8_t)0xE0)
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** Legacy definitions for compatibility purpose
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** @cond 0
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** @endcond
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define OCREF_CLEAR_SELECT_Pos (28U)
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define OCREF_CLEAR_SELECT_Msk (0x1U << OCREF_CLEAR_SELECT_Pos)                /*!< 0x10000000 */
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Private macros ------------------------------------------------------------*/
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Macros TIM Private Macros
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @brief  Convert channel id into channel index.
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval none
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 414


 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH4N) ? 7U :\
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 8U : 9U)
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @brief  Calculate the deadtime sampling period(in ps).
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz).
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval none
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****    ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U)))
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Exported types ------------------------------------------------------------*/
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_ES_INIT TIM Exported Init structure
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  TIM Time Base configuration structure definition.
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** typedef struct
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint16_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This parameter can be a number between Min_Data=0x0000 and Max_D
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t CounterMode;       /*!< Specifies the counter mode.
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t Autoreload;        /*!< Specifies the auto reload value to be loaded into the active
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    Auto-Reload Register at the next update event.
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This parameter must be a number between Min_Data=0x0000 and Max_
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    Some timer instances may support 32 bits counters. In that case 
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t ClockDivision;     /*!< Specifies the clock division.
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 415


 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint8_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downco
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    reaches zero, an update event is generated and counting restarts
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    from the RCR value (N).
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This means in PWM mode that (N+1) corresponds to:
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       - the number of PWM periods in edge-aligned mode
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       - the number of half PWM period in center-aligned mode
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This parameter must be a number between 0x00 and 0xFF.
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function @
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** } LL_TIM_InitTypeDef;
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  TIM Output Compare configuration structure definition.
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** typedef struct
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCMode;        /*!< Specifies the output mode.
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCMODE.
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCState;       /*!< Specifies the TIM Output Compare state.
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions @ref
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCNState;      /*!< Specifies the TIM complementary Output Compare state.
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions @ref
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t CompareValue;  /*!< Specifies the Compare value to be loaded into the Capture Compare Re
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a number between Min_Data=0x0000 and Max_Data=
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function LL_TI
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCPolarity;    /*!< Specifies the output polarity.
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 416


 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** } LL_TIM_OC_InitTypeDef;
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  TIM Input Capture configuration structure definition.
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** typedef struct
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t ICActiveInput; /*!< Specifies the input.
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t ICPrescaler;   /*!< Specifies the Input Capture Prescaler.
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t ICFilter;      /*!< Specifies the input capture filter.
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function @ref 
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** } LL_TIM_IC_InitTypeDef;
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  TIM Encoder interface configuration structure definition.
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** typedef struct
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t EncoderMode;     /*!< Specifies the encoder resolution (x2 or x4).
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1Polarity;     /*!< Specifies the active edge of TI1 input.
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1ActiveInput;  /*!< Specifies the TI1 input source
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1Prescaler;    /*!< Specifies the TI1 input prescaler value.
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1Filter;       /*!< Specifies the TI1 input filter.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 417


 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC2Polarity;      /*!< Specifies the active edge of TI2 input.
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC2ActiveInput;  /*!< Specifies the TI2 input source
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC2Prescaler;    /*!< Specifies the TI2 input prescaler value.
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC2Filter;       /*!< Specifies the TI2 input filter.
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function @re
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** } LL_TIM_ENCODER_InitTypeDef;
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  TIM Hall sensor interface configuration structure definition.
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** typedef struct
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1Polarity;        /*!< Specifies the active edge of TI1 input.
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1Prescaler;       /*!< Specifies the TI1 input prescaler value.
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     Prescaler must be set to get a maximum counter period longer th
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     time interval between 2 consecutive changes on the Hall inputs.
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t IC1Filter;          /*!< Specifies the TI1 input filter.
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t CommutationDelay;   /*!< Specifies the compare value to be loaded into the Capture Compa
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     A positive pulse (TRGO event) is generated with a programmable 
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     a change occurs on the Hall inputs.
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This parameter can be a number between Min_Data = 0x0000 and Ma
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function 
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** } LL_TIM_HALLSENSOR_InitTypeDef;
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 418


 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  BDTR (Break and Dead Time) structure definition
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** typedef struct
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OSSRState;            /*!< Specifies the Off-State selection used in Run mode.
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSR
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t OSSIState;            /*!< Specifies the Off-State used in Idle state.
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSI
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t LockLevel;            /*!< Specifies the LOCK level parameters.
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note The LOCK bits can be written only once after the reset.
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                             has been written, their content is frozen until the nex
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint8_t DeadTime;              /*!< Specifies the delay time between the switching-off and the
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       switching-on of the outputs.
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a number between Min_Data = 0x00 and Ma
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint16_t BreakState;           /*!< Specifies whether the TIM Break input is enabled or not.
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t BreakPolarity;        /*!< Specifies the TIM Break Input pin polarity.
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARIT
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t BreakFilter;          /*!< Specifies the TIM Break Filter.
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_FILTER
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t BreakAFMode;           /*!< Specifies the alternate function mode of the break input.
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_AFMODE
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 419


 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note Bidirectional break input is only supported by advanced
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t Break2State;          /*!< Specifies whether the TIM Break2 input is enabled or not.
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_ENABLE
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t Break2Polarity;        /*!< Specifies the TIM Break2 Input pin polarity.
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_POLARI
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t Break2Filter;          /*!< Specifies the TIM Break2 Filter.
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_FILTER
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t Break2AFMode;          /*!< Specifies the alternate function mode of the break2 input.
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK2_AFMODE
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note Bidirectional break input is only supported by advanced
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   uint32_t AutomaticOutput;      /*!< Specifies whether the TIM Automatic Output feature is enabled
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTP
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** } LL_TIM_BDTR_InitTypeDef;
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Exported constants --------------------------------------------------------*/
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Constants TIM Exported Constants
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief    Flags defines which can be used with LL_TIM_ReadReg function.
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 420


 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_UIF                          TIM_SR_UIF           /*!< Update interrupt flag */
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         /*!< Capture/compare 1 interrup
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         /*!< Capture/compare 2 interrup
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         /*!< Capture/compare 3 interrup
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         /*!< Capture/compare 4 interrup
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         /*!< Capture/compare 5 interrup
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         /*!< Capture/compare 6 interrup
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_COMIF                        TIM_SR_COMIF         /*!< COM interrupt flag */
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_TIF                          TIM_SR_TIF           /*!< Trigger interrupt flag */
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_BIF                          TIM_SR_BIF           /*!< Break interrupt flag */
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_B2IF                         TIM_SR_B2IF          /*!< Second break interrupt fla
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         /*!< Capture/Compare 1 overcapt
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         /*!< Capture/Compare 2 overcapt
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         /*!< Capture/Compare 3 overcapt
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         /*!< Capture/Compare 4 overcapt
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_SBIF                         TIM_SR_SBIF          /*!< System Break interrupt fla
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_IDXF                         TIM_SR_IDXF          /*!< Index interrupt flag  */
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_DIRF                         TIM_SR_DIRF          /*!< Direction Change interrupt
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_IERRF                        TIM_SR_IERRF         /*!< Index Error flag  */
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SR_TERRF                        TIM_SR_TERRF         /*!< Transition Error flag  */
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_DISABLE            0x00000000U             /*!< Break function disabled */
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            /*!< Break function enabled */
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_ENABLE Break2 Enable
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_DISABLE            0x00000000U              /*!< Break2 function disabled */
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            /*!< Break2 function enabled */
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             /*!< MOE can be set only by 
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            /*!< MOE can be set by softw
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IT IT Defines
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief    IT defines which can be used with LL_TIM_ReadReg and  LL_TIM_WriteReg functions.
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 421


 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_UIE                        TIM_DIER_UIE         /*!< Update interrupt enable */
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       /*!< Capture/compare 1 interrup
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       /*!< Capture/compare 2 interrup
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       /*!< Capture/compare 3 interrup
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       /*!< Capture/compare 4 interrup
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       /*!< COM interrupt enable */
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_TIE                        TIM_DIER_TIE         /*!< Trigger interrupt enable *
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_BIE                        TIM_DIER_BIE         /*!< Break interrupt enable */
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_IDXIE                      TIM_DIER_IDXIE       /*!< Index interrupt enable */
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_DIRIE                      TIM_DIER_DIRIE       /*!< Direction Change interrupt
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_IERRIE                     TIM_DIER_IERRIE      /*!< Index Error interrupt enab
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DIER_TERRIE                     TIM_DIER_TERRIE      /*!< Transition Error interrupt
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_UPDATESOURCE Update Source
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          /*!< Counter overflow/underflow
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          /*!< Only counter overflow/unde
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          /*!< Counter is not stopped at 
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          /*!< Counter stops counting at 
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_UP                  0x00000000U          /*!<Counter used as upcounter *
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          /*!< Counter used as downcounte
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_0        /*!< The counter counts up and 
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_1        /*!<The counter counts up and d
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          /*!< The counter counts up and 
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          /*!< tDTS=tCK_INT */
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        /*!< tDTS=2*tCK_INT */
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        /*!< tDTS=4*tCK_INT */
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 422


 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          /*!< Timer counter counts up */
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          /*!< Timer counter counts down 
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCUPDATESOURCE Capture Compare  Update Source
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          /*!< Capture/compare control bi
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         /*!< Capture/compare control bi
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          /*!< CCx DMA request sent when 
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         /*!< CCx DMA requests sent when
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_LOCKLEVEL Lock Level
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          /*!< LOCK OFF - No bit is write
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      /*!< LOCK Level 1 */
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      /*!< LOCK Level 2 */
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        /*!< LOCK Level 3 */
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CHANNEL Channel
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    /*!< Timer complementary output ch
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    /*!< Timer complementary output ch
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    /*!< Timer complementary output ch
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4N                    TIM_CCER_CC4NE     /*!< Timer complementary output c
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     /*!< Timer output channel 5 */
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     /*!< Timer output channel 6 */
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCSTATE Output Configuration State
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 423


 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCSTATE_DISABLE                 0x00000000U             /*!< OCx is not active */
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           /*!< OCx signal is output on
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_FROZEN                   0x00000000U                                         
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                    
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                    
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)               
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                    
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)               
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)               
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                    
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)               
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)               
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_ASSYMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                 
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_PULSE_ON_COMPARE         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1)               
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCMODE_DIRECTION_OUTPUT         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 /*!< OCxactive high*/
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               /*!< OCxactive low*/
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCIDLESTATE Output Configuration Idle State
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             /*!<OCx=0 (after a dead-time
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            /*!<OCx=1 (after a dead-time
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GROUPCH5 GROUPCH5
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_NONE                   0x00000000U           /*!< No effect of OC5REF on OC
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        /*!< OC1REFC is the logical AN
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        /*!< OC2REFC is the logical AN
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        /*!< OC3REFC is the logical AN
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 424


 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 << 16U) /*!< ICx is mapped on TIx 
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 << 16U) /*!< ICx is mapped on TIy 
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S << 16U)   /*!< ICx is mapped on TRC 
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV1                      0x00000000U                    /*!< No prescaler, ca
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 << 16U)    /*!< Capture is done 
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 << 16U)    /*!< Capture is done 
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC << 16U)      /*!< Capture is done 
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                         
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 << 16U)                           
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 << 16U)                           
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)      
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 << 16U)                           
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)      
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)      
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 << 16U)                           
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) << 16U)      
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) << 16U)      
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) << 16U)      
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F << 16U)                             
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_RISING              0x00000000U                      /*!< The circuit is
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    /*!< The circuit is
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< The circuit is
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 425


 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                         
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)  
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                        
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                               
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                               
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)             
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1)             
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1 | TIM_SMCR_SM
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2       (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2)             
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12  (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SM
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X1_TI1                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SM
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X1_TI2                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SM
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO Trigger Output
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_RESET                      0x00000000U                                     /*!<
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   /*!<
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   /*!<
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 /*!<
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   /*!<
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 /*!<
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 /*!<
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!<
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO_ENCODERCLK                 TIM_CR2_MMS_3                                   /*!<
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO2 Trigger Output 2
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_RESET                     0x00000000U                                         
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                      
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                      
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                   
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                      
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                   
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                   
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                      
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                   
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                   
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 426


 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)  
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                   
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)  
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)   
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | 
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         /*!< Slave mode 
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      /*!< Reset Mode 
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   /*!< Gated Mode 
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   /*!< Trigger Mod
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      /*!< Combined re
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_COMBINED_GATEDRESET   (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_0)   /*!< Combined ga
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                                                                         Both start 
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_SMS_PRELOAD_SOURCE SMS Preload Source
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SMSPS_TIMUPDATE                 0x00000000U                         /*!< The SMS pre
 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_SMSPS_INDEX                     TIM_SMCR_SMSPS                      /*!< The SMS pre
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TS Trigger Selection
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR0                         0x00000000U                                         
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                       
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                       
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                     
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                       
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                     
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                     
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)     
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR4                         TIM_SMCR_TS_3                                       
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR5                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_0)                     
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR6                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1)                     
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR7                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)     
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR8                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_2)                     
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR9                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_0)     
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR10                        (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_1)     
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TS_ITR11                        (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity
 958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 427


 959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             /*!< ETR is non-inverted, ac
 961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            /*!< ETR is inverted, active
 962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler
 967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             /*!< ETR prescaler OFF */
 970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         /*!< ETR frequency is divide
 971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         /*!< ETR frequency is divide
 972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           /*!< ETR frequency is divide
 973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
 977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter
 978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
 979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                         
 981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                      
 982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                      
 983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                   
 984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                      
 985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                   
 986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                   
 987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                      
 989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                   
 990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                   
 991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                   
 993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)  
 994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)  
 995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                        
 996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
 997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
 998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
 999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_ETRSOURCE External Trigger Source TIM1
1001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_GPIO        0x00000000U                                              
1004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                        
1005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                        
1006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP3       (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                  
1007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP4       TIM1_AF1_ETRSEL_2                                        
1008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP5       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                  
1010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP6       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                  
1013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_COMP7       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 428


1016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1   TIM1_AF1_ETRSEL_3                                        
1018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                  
1019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                  
1020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(ADC4)
1021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD1   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                  
1023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_
1024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* ADC4 */
1025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_ETRSOURCE External Trigger Source TIM2
1030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_GPIO         0x00000000U                                             
1033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                       
1034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                       
1035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                 
1036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                       
1037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                 
1039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                 
1042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_TIM3_ETR     TIM1_AF1_ETRSEL_3                                       
1047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_TIM4_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                 
1048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(TIM5)
1049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_TIM5_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                 
1050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* TIM5 */
1051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_ETRSOURCE_LSE          (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_ETRSOURCE External Trigger Source TIM3
1057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_GPIO         0x00000000U                                             
1060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                       
1061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                       
1062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                 
1063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                       
1064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                 
1066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                 
1069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 429


1073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_TIM2_ETR     TIM1_AF1_ETRSEL_3                                       
1074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_TIM4_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                 
1075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD1    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD2    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                 
1077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD3    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL
1078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_ETRSOURCE External Trigger Source TIM4
1083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_GPIO         0x00000000U                                             
1086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                       
1087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                       
1088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                 
1089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                       
1090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                 
1092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                 
1095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_TIM3_ETR     TIM1_AF1_ETRSEL_3                                       
1100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(TIM5)
1101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_ETRSOURCE_TIM5_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                 
1102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* TIM5 */
1103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(TIM5)
1108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM5_ETRSOURCE External Trigger Source TIM5
1109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_GPIO         0x00000000U                                             
1112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                       
1113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                       
1114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                 
1115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                       
1116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                 
1118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                 
1121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL
1124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_TIM2_ETR     TIM1_AF1_ETRSEL_3                                       
1126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_ETRSOURCE_TIM3_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                 
1127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 430


1130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* TIM5 */
1131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_ETRSOURCE External Trigger Source TIM8
1133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_GPIO        0x00000000U                                              
1136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                        
1137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                        
1138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP3       (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                  
1139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP4       TIM1_AF1_ETRSEL_2                                        
1140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP5       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                  
1142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP6       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                  
1145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_COMP7       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD1   TIM1_AF1_ETRSEL_3                                        
1150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                  
1151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                  
1152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(ADC3)
1153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD1   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                  
1155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_
1156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* ADC3 */
1157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(TIM20)
1162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM20_ETRSOURCE External Trigger Source TIM20
1163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_GPIO       0x00000000U                                              
1166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP1      TIM1_AF1_ETRSEL_0                                        
1167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP2      TIM1_AF1_ETRSEL_1                                        
1168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP3      (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                  
1169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP4      TIM1_AF1_ETRSEL_2                                        
1170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP5      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                  
1172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP6      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                  
1175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_COMP7      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(ADC3)
1180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD1  TIM1_AF1_ETRSEL_3                                        
1181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD2  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                  
1182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD3  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                  
1183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* ADC3 */
1184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(ADC5)
1185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD1  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_
1186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD2  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                  
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 431


1187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD3  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_
1188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* ADC5 */
1189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* TIM20 */
1193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_POLARITY break polarity
1195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               /*!< Break input BRK is ac
1198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              /*!< Break input BRK is ac
1199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_FILTER break filter
1204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   /*!< No filter, BRK acts asynchronousl
1207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   /*!< fSAMPLING=fCK_INT, N=2 */
1208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   /*!< fSAMPLING=fCK_INT, N=4 */
1209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   /*!< fSAMPLING=fCK_INT, N=8 */
1210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   /*!< fSAMPLING=fDTS/2, N=6 */
1211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   /*!< fSAMPLING=fDTS/2, N=8 */
1212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   /*!< fSAMPLING=fDTS/4, N=6 */
1213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   /*!< fSAMPLING=fDTS/4, N=8 */
1214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   /*!< fSAMPLING=fDTS/8, N=6 */
1215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   /*!< fSAMPLING=fDTS/8, N=8 */
1216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   /*!< fSAMPLING=fDTS/16, N=5 */
1217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   /*!< fSAMPLING=fDTS/16, N=6 */
1218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   /*!< fSAMPLING=fDTS/16, N=8 */
1219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   /*!< fSAMPLING=fDTS/32, N=5 */
1220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   /*!< fSAMPLING=fDTS/32, N=6 */
1221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   /*!< fSAMPLING=fDTS/32, N=8 */
1222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_POLARITY BREAK2 POLARITY
1227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             /*!< Break input BRK2 is act
1230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           /*!< Break input BRK2 is act
1231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_FILTER BREAK2 FILTER
1236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   /*!< No filter, BRK acts asynchronousl
1239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   /*!< fSAMPLING=fCK_INT, N=2 */
1240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   /*!< fSAMPLING=fCK_INT, N=4 */
1241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   /*!< fSAMPLING=fCK_INT, N=8 */
1242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   /*!< fSAMPLING=fDTS/2, N=6 */
1243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   /*!< fSAMPLING=fDTS/2, N=8 */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 432


1244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   /*!< fSAMPLING=fDTS/4, N=6 */
1245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   /*!< fSAMPLING=fDTS/4, N=8 */
1246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   /*!< fSAMPLING=fDTS/8, N=6 */
1247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   /*!< fSAMPLING=fDTS/8, N=8 */
1248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   /*!< fSAMPLING=fDTS/16, N=5 */
1249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   /*!< fSAMPLING=fDTS/16, N=6 */
1250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   /*!< fSAMPLING=fDTS/16, N=8 */
1251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   /*!< fSAMPLING=fDTS/32, N=5 */
1252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   /*!< fSAMPLING=fDTS/32, N=6 */
1253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   /*!< fSAMPLING=fDTS/32, N=8 */
1254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSI OSSI
1259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OSSI_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
1262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           /*!< When inactive, OxC/OCxN
1263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSR OSSR
1268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OSSR_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
1271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           /*!< When inactive, OC/OCN o
1272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_INPUT BREAK INPUT
1277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_INPUT_BKIN                0x00000000U  /*!< TIMx_BKIN input */
1280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_INPUT_BKIN2               0x00000004U  /*!< TIMx_BKIN2 input */
1281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BKIN_SOURCE BKIN SOURCE
1286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKIN                TIM1_AF1_BKINE      /*!< BKIN input from AF controll
1289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP1             TIM1_AF1_BKCMP1E    /*!< internal signal: COMP1 outp
1290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP2             TIM1_AF1_BKCMP2E    /*!< internal signal: COMP2 outp
1291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP3             TIM1_AF1_BKCMP3E    /*!< internal signal: COMP3 outp
1292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP4             TIM1_AF1_BKCMP4E    /*!< internal signal: COMP4 outp
1293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP5             TIM1_AF1_BKCMP5E    /*!< internal signal: COMP5 outp
1295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP6             TIM1_AF1_BKCMP6E    /*!< internal signal: COMP6 outp
1298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_BKCOMP7             TIM1_AF1_BKCMP7E    /*!< internal signal: COMP7 outp
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 433


1301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BKIN_POLARITY BKIN POLARITY
1307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_POLARITY_LOW               TIM1_AF1_BKINP           /*!< BRK BKIN input is acti
1310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_POLARITY_HIGH              0x00000000U              /*!< BRK BKIN input is acti
1311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_AFMODE BREAK AF MODE
1316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_AFMODE_INPUT              0x00000000U              /*!< Break input BRK in inp
1319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK_AFMODE_BIDIRECTIONAL      TIM_BDTR_BKBID           /*!< Break input BRK in bid
1320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK2_AFMODE BREAK2 AF MODE
1325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_AFMODE_INPUT             0x00000000U             /*!< Break2 input BRK2 in in
1328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL     TIM_BDTR_BK2BID         /*!< Break2 input BRK2 in bi
1329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address
1334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                         
1337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                       
1338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                       
1339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                    
1340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                       
1341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                     
1342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                     
1343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                       
1345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                     
1346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                     
1347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                     
1349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
1350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
1351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
1352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                       
1353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                     
1354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1)                     
1355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
1356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                     
1357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_DTR2          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 434


1358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_ECR           (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
1359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_TISEL         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
1360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_AF1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3)                     
1361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_AF2           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_0)     
1362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_OR            (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_1)     
1363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length
1368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                         
1371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                       
1372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                       
1373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                    
1374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                       
1375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                     
1376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                     
1377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                       
1379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                     
1380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                     
1381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                     
1383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)     
1384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)     
1385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM
1386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                       
1387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                    
1388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_19TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1)                     
1389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_20TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
1390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_21TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2)                     
1391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_22TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)     
1392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_23TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)     
1393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_24TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM
1394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_25TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_3)                     
1395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_26TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_3 |  TIM_DCR_DBL_0)   
1396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM1_TI1_RMP  TIM1 Timer Input Ch1 Remap
1401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM1 inpu
1404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM1 inpu
1405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM1 inpu
1406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM1 inpu
1407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM1_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM1 inpu
1408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI1_RMP  TIM2 Timer Input Ch1 Remap
1413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 435


1415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM2 inpu
1416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM2 inpu
1417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM2 inpu
1418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM2 inpu
1419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM2 inpu
1420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM2 inpu
1422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI2_RMP  TIM2 Timer Input Ch2 Remap
1428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM2 inpu
1431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                /*!< TIM2 inpu
1432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                /*!< TIM2 inpu
1433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM2 inpu
1434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                /*!< TIM2 inpu
1435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         /*!< TIM2 inpu
1437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI3_RMP  TIM2 Timer Input Ch3 Remap
1443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI3_RMP_GPIO   0x00000000U                                       /*!< TIM2 inpu
1446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI3_RMP_COMP4  TIM_TISEL_TI3SEL_0                                /*!< TIM2 inpu
1447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_TI4_RMP  TIM2 Timer Input Ch4 Remap
1452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_GPIO   0x00000000U                                       /*!< TIM2 inpu
1455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP1  TIM_TISEL_TI4SEL_0                                /*!< TIM2 inpu
1456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM2_TI4_RMP_COMP2  TIM_TISEL_TI4SEL_1                                /*!< TIM2 inpu
1457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_TI1_RMP  TIM3 Timer Input Ch1 Remap
1462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM3 inpu
1465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM3 inpu
1466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM3 inpu
1467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM3 inpu
1468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM3 inpu
1469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM3 inpu
1471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 436


1472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         /*!< TIM3 inpu
1474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)  
1477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_TI2_RMP  TIM3 Timer Input Ch2 Remap
1483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM3 inpu
1486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                /*!< TIM3 inpu
1487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                /*!< TIM3 inpu
1488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM3 inpu
1489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                /*!< TIM3 inpu
1490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         /*!< TIM3 inpu
1492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         /*!< TIM3 inpu
1495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)  
1498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM3_TI3_RMP  TIM3 Timer Input Ch3 Remap
1504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI3_RMP_GPIO   0x00000000U                                       /*!< TIM3 inpu
1507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM3_TI3_RMP_COMP3  TIM_TISEL_TI3SEL_0                                /*!< TIM3 inpu
1508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_TI1_RMP  TIM4 Timer Input Ch1 Remap
1513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM4 inpu
1516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM4 inpu
1517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM4 inpu
1518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM4 inpu
1519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM4 inpu
1520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM4 inpu
1522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         /*!< TIM4 inpu
1525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)  
1528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 437


1529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_TI2_RMP  TIM4 Timer Input Ch2 Remap
1534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM4 inpu
1537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                /*!< TIM4 inpu
1538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                /*!< TIM4 inpu
1539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM4 inpu
1540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                /*!< TIM4 inpu
1541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         /*!< TIM4 inpu
1543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         /*!< TIM4 inpu
1546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)  
1549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_TI3_RMP  TIM4 Timer Input Ch3 Remap
1555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI3_RMP_GPIO   0x00000000U                                       /*!< TIM4 inpu
1558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI3_RMP_COMP5  TIM_TISEL_TI3SEL_0                                /*!< TIM4 inpu
1560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM4_TI4_RMP  TIM4 Timer Input Ch4 Remap
1566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI4_RMP_GPIO   0x00000000U                                       /*!< TIM4 inpu
1569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM4_TI4_RMP_COMP6  TIM_TISEL_TI4SEL_0                                /*!< TIM4 inpu
1571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(TIM5)
1577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM5_TI1_RMP  TIM5 Timer Input Ch1 Remap
1578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM5 inpu
1581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_LSI    TIM_TISEL_TI1SEL_0                                /*!< TIM5 inpu
1582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_LSE    TIM_TISEL_TI1SEL_1                                /*!< TIM5 inpu
1583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_RTC_WK (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM5 inpu
1584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_2                                /*!< TIM5 inpu
1585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP2  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM5 inpu
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 438


1586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         /*!< TIM5 inpu
1587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP4  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)  
1588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP5  TIM_TISEL_TI1SEL_3                                /*!< TIM5 inpu
1590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_0)         /*!< TIM5 inpu
1593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_1)         /*!< TIM5 inpu
1596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM5_TI2_RMP  TIM5 Timer Input Ch2 Remap
1602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_GPIO   0x00000000U                                       /*!< TIM5 inpu
1605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                /*!< TIM5 inpu
1606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                /*!< TIM5 inpu
1607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM5 inpu
1608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                /*!< TIM5 inpu
1609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         /*!< TIM5 inpu
1611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         /*!< TIM5 inpu
1614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM5_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)  
1617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* TIM5 */
1622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM8_TI1_RMP  TIM8 Timer Input Ch1 Remap
1624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_GPIO   0x00000000U                                       /*!< TIM8 inpu
1627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                /*!< TIM8 inpu
1628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                /*!< TIM8 inpu
1629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM8 inpu
1630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM8_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                /*!< TIM8 inpu
1631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM15_TI1_RMP  TIM15 Timer Input Ch1 Remap
1636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_GPIO  0x00000000U                                       /*!< TIM15 inp
1639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_LSE   TIM_TISEL_TI1SEL_0                                /*!< TIM15 inp
1640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_COMP1 TIM_TISEL_TI1SEL_1                                /*!< TIM15 inp
1641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_COMP2 (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         /*!< TIM15 inp
1642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 439


1643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_COMP5 TIM_TISEL_TI1SEL_2                                /*!< TIM15 inp
1644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI1_RMP_COMP7 (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         /*!< TIM15 inp
1647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM15_TI2_RMP  TIM15 Timer Input Ch2 Remap
1653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_GPIO  0x00000000U                                       /*!< TIM15 inp
1656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_COMP2 TIM_TISEL_TI2SEL_0                                /*!< TIM15 inp
1657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_COMP3 TIM_TISEL_TI2SEL_1                                /*!< TIM15 inp
1658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_COMP6 (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         /*!< TIM15 inp
1660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM15_TI2_RMP_COMP7 TIM_TISEL_TI2SEL_2                                /*!< TIM15 inp
1663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM16_TI1_RMP  TIM16 Timer Input Ch1 Remap
1669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_GPIO    0x00000000U                                     /*!< TIM16 inp
1672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_COMP6   TIM_TISEL_TI1SEL_0                              /*!< TIM16 inp
1674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_MCO     TIM_TISEL_TI1SEL_1                              /*!< TIM16 inp
1676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_HSE_32  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)       /*!< TIM16 inp
1677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_RTC_WK  TIM_TISEL_TI1SEL_2                              /*!< TIM16 inp
1678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_LSE     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)       /*!< TIM16 inp
1679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM16_TI1_RMP_LSI     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)       /*!< TIM16 inp
1680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM17_TI1_RMP  TIM17 Timer Input Ch1 Remap
1685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_GPIO    0x00000000U                                     /*!< TIM17 inp
1688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_COMP5   TIM_TISEL_TI1SEL_0                              /*!< TIM17 inp
1690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_MCO     TIM_TISEL_TI1SEL_1                              /*!< TIM17 inp
1692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_HSE_32  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)       /*!< TIM17 inp
1693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_RTC_WK  TIM_TISEL_TI1SEL_2                              /*!< TIM17 inp
1694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_LSE     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)       /*!< TIM17 inp
1695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM17_TI1_RMP_LSI     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)       /*!< TIM17 inp
1696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 440


1700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(TIM20)
1701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM20_TI1_RMP  TIM20 Timer Input Ch1 Remap
1702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_GPIO  0x00000000U                                      /*!< TIM20 inpu
1705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_COMP1 TIM_TISEL_TI1SEL_0                               /*!< TIM20 inpu
1706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_COMP2 TIM_TISEL_TI1SEL_1                               /*!< TIM20 inpu
1707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_COMP3 (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)        /*!< TIM20 inpu
1708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_TIM20_TI1_RMP_COMP4 TIM_TISEL_TI1SEL_2                               /*!< TIM20 inpu
1709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* TIM20 */
1713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCREF_CLR_INT OCREF clear input selection
1715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_ETR         OCREF_CLEAR_SELECT_Msk                   /*!< OCREF_CLR_IN
1718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP1       0x00000000U                              /*!< OCREF clear 
1719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP2       TIM1_AF2_OCRSEL_0                        /*!< OCREF clear 
1720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP3       TIM1_AF2_OCRSEL_1                        /*!< OCREF clear 
1721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP4       (TIM1_AF2_OCRSEL_1 | TIM1_AF2_OCRSEL_0)  /*!< OCREF clear 
1722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP5)
1723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP5       TIM1_AF2_OCRSEL_2                        /*!< OCREF clear 
1724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP5 */
1725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP6)
1726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP6       (TIM1_AF2_OCRSEL_2 | TIM1_AF2_OCRSEL_0)  /*!< OCREF clear 
1727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP6 */
1728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #if defined(COMP7)
1729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_OCREF_CLR_INT_COMP7       (TIM1_AF2_OCRSEL_2 | TIM1_AF2_OCRSEL_1)  /*!< OCREF clear 
1730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #endif /* COMP7 */
1731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_INDEX_DIR index direction selection
1736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_UP_DOWN     0x00000000U         /*!< Index resets the counter whatever the dir
1739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_UP          TIM_ECR_IDIR_0      /*!< Index resets the counter when up-counting
1740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_DOWN        TIM_ECR_IDIR_1      /*!< Index resets the counter when down-counti
1741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_INDEX_POSITION index positioning selection
1746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_DOWN_DOWN    0x00000000U                           /*!< Index resets 
1749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_DOWN_UP      TIM_ECR_IPOS_0                        /*!< Index resets 
1750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_UP_DOWN      TIM_ECR_IPOS_1                        /*!< Index resets 
1751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_UP_UP        (TIM_ECR_IPOS_1 | TIM_ECR_IPOS_0)     /*!< Index resets 
1752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_DOWN         0x00000000U                           /*!< Index resets 
1753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_POSITION_UP           TIM_ECR_IPOS_0                        /*!< Index resets 
1754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 441


1757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_FIRST_INDEX first index selection
1759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_ALL           0x00000000U                           /*!< Index is always activ
1762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_INDEX_FIRST_ONLY    TIM_ECR_FIDX                          /*!< The first Index only 
1763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_PWPRSC Pulse on compare pulse width prescaler
1767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X1     0x00000000U                                              /*!< Pulse on
1770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X2     TIM_ECR_PWPRSC_0                                         /*!< Pulse on
1771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X4     TIM_ECR_PWPRSC_1                                         /*!< Pulse on
1772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X8     (TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0)                    /*!< Pulse on
1773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X16    TIM_ECR_PWPRSC_2                                         /*!< Pulse on
1774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X32    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_0)                    /*!< Pulse on
1775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X64    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1)                    /*!< Pulse on
1776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_PWPRSC_X128   (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0) /*!< Pulse on
1777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_HSE_32_REQUEST Clock HSE/32 request
1782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_HSE_32_NOT_REQUEST     0x00000000U            /*!< Clock HSE/32 not requested */
1785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_HSE_32_REQUEST         TIM_OR_HSE32EN         /*!< Clock HSE/32 requested for TIM16/
1786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** Legacy definitions for compatibility purpose
1791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** @cond 0
1792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_BKIN_SOURCE_DFBK  LL_TIM_BKIN_SOURCE_DF1BK
1794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** @endcond
1796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Exported macro ------------------------------------------------------------*/
1802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Macros TIM Exported Macros
1803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros
1807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Write a value in TIM register.
1811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __REG__ Register to be written
1813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __VALUE__ Value to be written in the register
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 442


1814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
1815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VAL
1817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Read a value in TIM register.
1820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __REG__ Register to be read
1822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Register value
1823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
1825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros
1830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro retrieving the UIFCPY flag from the counter value.
1835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GETFLAG_UIFCPY (@ref LL_TIM_GetCounter ());
1836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  Relevant only if UIF flag remapping has been enabled  (UIF status bit is copied
1837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        to TIMx_CNT register bit 31)
1838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __CNT__ Counter value
1839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval UIF status bit
1840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \
1842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   (READ_BIT((__CNT__), TIM_CNT_UIFCPY) >> TIM_CNT_UIFCPY_Pos)
1843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested de
1846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120);
1847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
1849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __DT__ deadtime duration (in ns)
1853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval DTG[0:7]
1854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \
1856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?
1857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__C
1858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__C
1859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__
1860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****     0U)
1861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the prescaler value to achieve the required counter clock freq
1864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);
1865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __CNTCLK__ counter clock frequency (in Hz)
1867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Prescaler value  (between Min_Data=0 and Max_Data=65535)
1868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \
1870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 443


1871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required output signal fr
1874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);
1875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __FREQ__ output signal frequency (in Hz)
1878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
1881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))
1882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value, with dithering feature enabled, to achi
1885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_ARR_DITHER (1000000, @ref LL_TIM_GetPrescaler (), 10000);
1886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __FREQ__ output signal frequency (in Hz)
1889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_ARR_DITHER(__TIMCLK__, __PSC__, __FREQ__) \
1892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ?   (uint32_t)((((uint64_t)(__TIMCLK__) * 16U/((
1893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the compare value required to achieve the required timer outpu
1896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);
1897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
1901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \
1903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
1904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****               / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
1905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the compare value, with dithering feature enabled, to achieve 
1908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DELAY_DITHER (1000000, @ref LL_TIM_GetPrescaler (), 10);
1909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
1913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_DELAY_DITHER(__TIMCLK__, __PSC__, __DELAY__)  \
1915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__) * 16U) \
1916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****               / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
1917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required pulse duration (
1920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
1921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PULSE__ pulse duration (in us)
1925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 444


1928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
1929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****               + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
1930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value, with dithering feature enabled, to achi
1933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PULSE_DITHER (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
1934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __PULSE__ pulse duration (in us)
1938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_CALC_PULSE_DITHER(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
1941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((uint32_t)(__LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__PULSE__)) \
1942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****               + __LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__DELAY__))))
1943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  HELPER macro retrieving the ratio of the input capture prescaler
1946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());
1947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  __ICPSC__ This parameter can be one of the following values:
1948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
1949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
1950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
1951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
1952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Input capture prescaler ratio (1, 2, 4 or 8)
1953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** #define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \
1955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
1956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
1965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /* Exported functions --------------------------------------------------------*/
1968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Functions TIM Exported Functions
1969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Time_Base Time Base configuration
1973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
1974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable timer counter.
1977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_EnableCounter
1978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
1979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
1980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
1982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
1983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_CEN);
1984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 445


1985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable timer counter.
1988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_DisableCounter
1989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
1990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
1991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
1992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
1993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
1994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
1995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
1996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
1997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
1998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the timer counter is enabled.
1999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter
2000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)
2004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
2006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable update event generation.
2010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
2011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
2015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
2017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable update event generation.
2021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
2022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
2026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
2028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether update event generation is enabled.
2032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent
2033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Inverted state of bit (0 or 1).
2035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)
2037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL);
2039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 446


2042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set update event source
2043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
2044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       generate an update interrupt or DMA request if enabled:
2045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        - Counter overflow/underflow
2046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        - Setting the UG bit
2047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        - Update generation through the slave mode controller
2048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
2049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       overflow/underflow generates an update interrupt or DMA request if enabled.
2050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_SetUpdateSource
2051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  UpdateSource This parameter can be one of the following values:
2053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
2054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
2055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
2058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
2060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get actual event update source
2064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_GetUpdateSource
2065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
2068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
2069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)
2071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
2073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set one pulse mode (one shot v.s. repetitive).
2077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode
2078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  OnePulseMode This parameter can be one of the following values:
2080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
2081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
2082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
2085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
2087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get actual one pulse mode.
2091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode
2092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
2095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
2096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)
2098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 447


2099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
2100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the timer counter counting mode.
2104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
2105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
2106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       by a timer instance.
2107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
2108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       requires a timer reset to avoid unexpected direction
2109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       due to DIR bit readonly in center aligned mode.
2110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n
2111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_SetCounterMode
2112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CounterMode This parameter can be one of the following values:
2114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
2115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
2116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
2117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
2118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
2119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
2122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
2124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get actual counter mode.
2128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
2129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
2130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       by a timer instance.
2131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n
2132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_GetCounterMode
2133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
2136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
2137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
2138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
2139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
2140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)
2142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR | TIM_CR1_CMS));
2144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable auto-reload (ARR) preload.
2148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
2149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
2153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
2155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 448


2156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable auto-reload (ARR) preload.
2159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
2160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
2164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
2166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether auto-reload (ARR) preload is enabled.
2170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
2171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)
2175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL);
2177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead
2181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
2182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
2183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       instance.
2184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
2185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ClockDivision This parameter can be one of the following values:
2187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
2188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
2189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
2190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
2193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
2195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by t
2199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
2200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
2201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       instance.
2202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
2203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
2206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
2207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
2208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)
2210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
2212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 449


2213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the counter value.
2216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the Counter value interpretation
2219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_SetCounter
2220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
2222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
2225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CNT, Counter);
2227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the counter value.
2231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the Counter value interpretation
2234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_GetCounter
2235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
2237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
2239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CNT));
2241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the current direction of the counter
2245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetDirection
2246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
2249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
2250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)
2252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
2254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the prescaler value.
2258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
2259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note The prescaler can be changed on the fly as this control register is buffered. The new
2260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       prescaler ratio is taken into account at the next update event.
2261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
2262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
2263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Prescaler between Min_Data=0 and Max_Data=65535
2265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
2268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->PSC, Prescaler);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 450


2270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the prescaler value.
2274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
2275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
2277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)
2279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->PSC));
2281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the auto-reload value.
2285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note The counter is blocked while the auto-reload value is null.
2286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
2289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       In case dithering is activated,macro __LL_TIM_CALC_ARR_DITHER can be used instead, to cal
2290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
2291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  AutoReload between Min_Data=0 and Max_Data=65535
2293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
2296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->ARR, AutoReload);
2298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the auto-reload value.
2302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
2303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation
2306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Auto-reload value
2308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
2310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->ARR));
2312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the repetition counter value.
2316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note For advanced timer instances RepetitionCounter can be up to 65535.
2317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
2318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
2319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_SetRepetitionCounter
2320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
2322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
2325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->RCR, RepetitionCounter);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 451


2327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the repetition counter value.
2331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
2332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
2333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_GetRepetitionCounter
2334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Repetition counter value
2336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)
2338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->RCR));
2340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Force a continuous copy of the update interrupt flag (UIF) into the timer counter regis
2344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This allows both the counter value and a potential roll-over condition signalled by the U
2345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_EnableUIFRemap
2346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUIFRemap(TIM_TypeDef *TIMx)
2350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
2352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable update interrupt flag (UIF) remapping.
2356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          UIFREMAP      LL_TIM_DisableUIFRemap
2357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUIFRemap(TIM_TypeDef *TIMx)
2361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
2363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable dithering.
2367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_DITHERING_INSTANCE(TIMx) can be used to check whether or not
2368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides dithering.
2369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DITHEN          LL_TIM_EnableDithering
2370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDithering(TIM_TypeDef *TIMx)
2374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_DITHEN);
2376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable dithering.
2380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_DITHERING_INSTANCE(TIMx) can be used to check whether or not
2381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides dithering.
2382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DITHEN          LL_TIM_DisableDithering
2383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 452


2384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDithering(TIM_TypeDef *TIMx)
2387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_DITHEN);
2389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether dithering is activated.
2393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DITHERING_INSTANCE(TIMx) can be used to check whether or not
2394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides dithering.
2395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR1          DITHEN          LL_TIM_IsEnabledDithering
2396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDithering(TIM_TypeDef *TIMx)
2400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_DITHEN) == (TIM_CR1_DITHEN)) ? 1UL : 0UL);
2402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
2406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
2409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
2410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
2413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,
2414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       they are updated only when a commutation event (COM) occurs.
2415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Only on channels that have a complementary output.
2416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
2417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
2418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_EnablePreload
2419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)
2423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
2425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
2429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
2430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
2431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_DisablePreload
2432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)
2436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC);
2438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 453


2441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).
2442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
2443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
2444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCUS          LL_TIM_CC_SetUpdate
2445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CCUpdateSource This parameter can be one of the following values:
2447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY
2448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
2449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
2452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
2454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the trigger of the capture/compare DMA request.
2458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
2459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  DMAReqTrigger This parameter can be one of the following values:
2461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
2462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
2463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
2466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
2468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get actual trigger of the capture/compare DMA request.
2472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
2473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
2476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
2477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)
2479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
2481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the lock level to freeze the
2485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         configuration of several capture/compare parameters.
2486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       the lock mechanism is supported by a timer instance.
2488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         LOCK          LL_TIM_CC_SetLockLevel
2489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  LockLevel This parameter can be one of the following values:
2491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_OFF
2492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_1
2493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_2
2494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_3
2495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 454


2498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel);
2500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable capture/compare channels.
2504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
2505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_EnableChannel\n
2506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
2507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_EnableChannel\n
2508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
2509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_EnableChannel\n
2510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_EnableChannel\n
2511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NE         LL_TIM_CC_EnableChannel\n
2512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_EnableChannel\n
2513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_EnableChannel
2514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
2516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
2529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CCER, Channels);
2531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable capture/compare channels.
2535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
2536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_DisableChannel\n
2537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
2538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_DisableChannel\n
2539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
2540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_DisableChannel\n
2541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_DisableChannel\n
2542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NE         LL_TIM_CC_DisableChannel\n
2543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_DisableChannel\n
2544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_DisableChannel
2545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
2547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 455


2555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
2560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CCER, Channels);
2562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether channel(s) is(are) enabled.
2566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
2567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_IsEnabledChannel\n
2568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
2569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_IsEnabledChannel\n
2570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
2571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_IsEnabledChannel\n
2572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel\n
2573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NE         LL_TIM_CC_IsEnabledChannel\n
2574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC5E          LL_TIM_CC_IsEnabledChannel\n
2575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC6E          LL_TIM_CC_IsEnabledChannel
2576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
2578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
2591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
2593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
2597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
2600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
2601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configure an output channel.
2604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
2605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
2606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
2607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
2608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        CC5S          LL_TIM_OC_ConfigOutput\n
2609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        CC6S          LL_TIM_OC_ConfigOutput\n
2610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
2611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 456


2612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
2613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
2614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_ConfigOutput\n
2615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_ConfigOutput\n
2616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2          OIS1          LL_TIM_OC_ConfigOutput\n
2617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2          OIS2          LL_TIM_OC_ConfigOutput\n
2618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2          OIS3          LL_TIM_OC_ConfigOutput\n
2619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2          OIS4          LL_TIM_OC_ConfigOutput\n
2620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2          OIS5          LL_TIM_OC_ConfigOutput\n
2621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2          OIS6          LL_TIM_OC_ConfigOutput
2622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
2631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
2632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH
2633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configura
2636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
2640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
2641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****              (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
2642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),
2643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****              (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]);
2644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Define the behavior of the output reference signal OCxREF from which
2648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         OCx and OCxN (when relevant) are derived.
2649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
2650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
2651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
2652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_SetMode\n
2653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_SetMode\n
2654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_SetMode
2655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Mode This parameter can be one of the following values:
2664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 457


2669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
2670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PULSE_ON_COMPARE   (for channel 3 or channel 4 only)
2679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_DIRECTION_OUTPUT   (for channel 3 or channel 4 only)
2680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
2683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]),  Mode << SHIF
2687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the output compare mode of an output channel.
2691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
2692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
2693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
2694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_GetMode\n
2695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5M          LL_TIM_OC_GetMode\n
2696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6M          LL_TIM_OC_GetMode
2697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
2707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
2708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
2709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
2710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
2711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
2712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
2713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
2714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM1
2715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_RETRIG_OPM2
2716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM1
2717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_COMBINED_PWM2
2718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1
2719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2
2720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PULSE_ON_COMPARE   (for channel 3 or channel 4 only)
2721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_DIRECTION_OUTPUT   (for channel 3 or channel 4 only)
2722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)
2724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 458


2726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
2727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIF
2728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the polarity of an output channel.
2732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
2733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_SetPolarity\n
2734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
2735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_SetPolarity\n
2736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
2737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_SetPolarity\n
2738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_SetPolarity\n
2739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_OC_SetPolarity\n
2740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_SetPolarity\n
2741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_SetPolarity
2742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
2755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
2760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[i
2763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the polarity of an output channel.
2767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
2768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_GetPolarity\n
2769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
2770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_GetPolarity\n
2771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
2772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_GetPolarity\n
2773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_GetPolarity\n
2774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_OC_GetPolarity\n
2775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC5P          LL_TIM_OC_GetPolarity\n
2776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC6P          LL_TIM_OC_GetPolarity
2777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 459


2783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
2791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
2792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
2794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChan
2797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the IDLE state of an output channel
2801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This function is significant only for the timer instances
2802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       supporting the break feature. Macro IS_TIM_BREAK_INSTANCE(TIMx)
2803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       can be used to check whether or not a timer instance provides
2804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a break input.
2805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_SetIdleState\n
2806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_SetIdleState\n
2808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
2809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_SetIdleState\n
2810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_SetIdleState\n
2811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_SetIdleState\n
2812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS4N         LL_TIM_OC_SetIdleState\n
2813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_SetIdleState\n
2814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_SetIdleState
2815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  IdleState This parameter can be one of the following values:
2828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
2829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState
2833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),  IdleState << SHIFT_TAB_OISx[iC
2836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the IDLE state of an output channel
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 460


2840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_GetIdleState\n
2841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_GetIdleState\n
2843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
2844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_GetIdleState\n
2845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_GetIdleState\n
2846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_GetIdleState\n
2847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS4N         LL_TIM_OC_GetIdleState\n
2848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS5          LL_TIM_OC_GetIdleState\n
2849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CR2         OIS6          LL_TIM_OC_GetIdleState
2850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
2854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
2856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
2858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4N
2860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
2864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
2865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)
2867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChanne
2870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable fast mode for the output channel.
2874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
2875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
2876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
2877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
2878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_EnableFast\n
2879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_EnableFast\n
2880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_EnableFast
2881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
2896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 461


2897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable fast mode for the output channel.
2901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
2902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
2903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
2904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_DisableFast\n
2905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_DisableFast\n
2906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_DisableFast
2907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
2918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
2922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether fast mode is enabled for the output channel.
2927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
2928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
2929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
2930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
2931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5FE          LL_TIM_OC_IsEnabledFast\n
2932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6FE          LL_TIM_OC_IsEnabledFast
2933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
2944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
2947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
2948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
2953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 462


2954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
2955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
2956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload\n
2957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_EnablePreload\n
2958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_EnablePreload
2959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
2975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
2976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
2977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
2978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
2979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
2980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
2981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload\n
2982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_DisablePreload\n
2983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_DisablePreload
2984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
2985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
2991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
2992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
2993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
2994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
2995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
2996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
2998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
2999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channe
3003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
3004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
3005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
3006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
3007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5PE          LL_TIM_OC_IsEnabledPreload\n
3008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6PE          LL_TIM_OC_IsEnabledPreload
3009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 463


3011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
3016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
3017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)
3020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
3024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
3025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable clearing the output channel on an external event.
3029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
3030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
3031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
3032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
3033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
3034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
3035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_EnableClear\n
3036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_EnableClear\n
3037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_EnableClear
3038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
3045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
3046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
3049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
3053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable clearing the output channel on an external event.
3057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
3058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
3059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
3060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
3061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
3062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_DisableClear\n
3063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_DisableClear\n
3064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_DisableClear
3065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 464


3068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
3072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
3073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
3076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
3080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates clearing the output channel on an external event is enabled for the output ch
3084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This function enables clearing the output channel on an external event.
3085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
3086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
3087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
3088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
3089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
3090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
3091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
3092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC5CE          LL_TIM_OC_IsEnabledClear\n
3093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR3        OC6CE          LL_TIM_OC_IsEnabledClear
3094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH5
3101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH6
3102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)
3105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
3109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
3110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal an
3114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       dead-time insertion feature is supported by a timer instance.
3116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
3117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         DTG           LL_TIM_OC_SetDeadTime
3118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  DeadTime between Min_Data=0 and Max_Data=255
3120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
3123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 465


3125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 1 (TIMx_CCR1).
3129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
3130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
3133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
3134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
3136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
3141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR1, CompareValue);
3143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 2 (TIMx_CCR2).
3147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
3148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
3151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
3152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
3154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
3159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR2, CompareValue);
3161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 3 (TIMx_CCR3).
3165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
3166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
3169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel is supported by a timer instance.
3170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
3172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
3177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR3, CompareValue);
3179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 466


3182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 4 (TIMx_CCR4).
3183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
3184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
3187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
3188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
3190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
3195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR4, CompareValue);
3197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 5 (TIMx_CCR5).
3201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
3202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
3203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_SetCompareCH5
3205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
3210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
3212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set compare value for output channel 6 (TIMx_CCR6).
3216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
3217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
3218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, CompareValue can be calculated with macro @ref __LL_TIM_CALC_D
3219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_SetCompareCH6
3220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
3222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
3225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR6, CompareValue);
3227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
3231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
3232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
3235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
3236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
3238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 467


3239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
3242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
3244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
3248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
3249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
3252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
3253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
3255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
3259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
3261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
3265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
3266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
3269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 3 is supported by a timer instance.
3270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
3272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
3276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
3278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
3282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
3283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
3286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
3287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
3289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
3293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
3295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 468


3296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR5) set for  output channel 5.
3299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not
3300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 5 is supported by a timer instance.
3301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR5         CCR5          LL_TIM_OC_GetCompareCH5
3303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(TIM_TypeDef *TIMx)
3307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CCR5, TIM_CCR5_CCR5));
3309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR6) set for  output channel 6.
3313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not
3314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       output channel 6 is supported by a timer instance.
3315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR6         CCR6          LL_TIM_OC_GetCompareCH6
3317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
3319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(TIM_TypeDef *TIMx)
3321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR6));
3323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Select on which reference signal the OC5REF is combined to.
3327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_COMBINED3PHASEPWM_INSTANCE(TIMx) can be used to check
3328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the combined 3-phase PWM mode.
3329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR5         GC5C3          LL_TIM_SetCH5CombinedChannels\n
3330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCR5         GC5C2          LL_TIM_SetCH5CombinedChannels\n
3331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCR5         GC5C1          LL_TIM_SetCH5CombinedChannels
3332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  GroupCH5 This parameter can be a combination of the following values:
3334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_NONE
3335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC1REFC
3336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC2REFC
3337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_GROUPCH5_OC3REFC
3338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCH5CombinedChannels(TIM_TypeDef *TIMx, uint32_t GroupCH5)
3341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCR5, (TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1), GroupCH5);
3343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the pulse on compare pulse width prescaler.
3347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_PULSEONCOMPARE_INSTANCE(TIMx) can be used to check
3348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not the pulse on compare feature is supported by the timer
3349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       instance.
3350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          PWPRSC           LL_TIM_OC_SetPulseWidthPrescaler
3351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  PulseWidthPrescaler This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 469


3353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X1
3354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X2
3355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X4
3356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X8
3357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X16
3358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X32
3359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X64
3360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X128
3361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPulseWidthPrescaler(TIM_TypeDef *TIMx, uint32_t PulseWidthPrescal
3364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_PWPRSC, PulseWidthPrescaler);
3366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the pulse on compare pulse width prescaler.
3370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_PULSEONCOMPARE_INSTANCE(TIMx) can be used to check
3371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not the pulse on compare feature is supported by the timer
3372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       instance.
3373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          PWPRSC           LL_TIM_OC_GetPulseWidthPrescaler
3374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X1
3377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X2
3378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X4
3379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X8
3380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X16
3381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X32
3382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X64
3383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_PWPRSC_X128
3384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPulseWidthPrescaler(TIM_TypeDef *TIMx)
3386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->ECR, TIM_ECR_PWPRSC));
3388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the pulse on compare pulse width duration.
3392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_PULSEONCOMPARE_INSTANCE(TIMx) can be used to check
3393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not the pulse on compare feature is supported by the timer
3394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       instance.
3395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          PW           LL_TIM_OC_SetPulseWidth
3396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  PulseWidth This parameter can be between Min_Data=0 and Max_Data=255
3398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPulseWidth(TIM_TypeDef *TIMx, uint32_t PulseWidth)
3401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_PW, PulseWidth);
3403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the pulse on compare pulse width duration.
3407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_PULSEONCOMPARE_INSTANCE(TIMx) can be used to check
3408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not the pulse on compare feature is supported by the timer
3409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       instance.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 470


3410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          PW           LL_TIM_OC_GetPulseWidth
3411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be between Min_Data=0 and Max_Data=255:
3413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPulseWidth(TIM_TypeDef *TIMx)
3415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->ECR, TIM_ECR_PW));
3417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
3421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
3424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
3425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configure input channel.
3428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
3429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
3430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC1F          LL_TIM_IC_Config\n
3431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_Config\n
3432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
3433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_Config\n
3434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_Config\n
3435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
3436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_Config\n
3437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_Config\n
3438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
3439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_Config\n
3440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_IC_Config\n
3441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_Config\n
3442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_Config\n
3443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_Config\n
3444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_Config\n
3445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_Config\n
3446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_Config\n
3447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_Config
3448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
3455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_
3456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
3457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
3458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_I
3459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
3462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChanne
3466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****              ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))  << SH
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 471


3467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
3468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****              (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
3469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the active input.
3473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
3474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
3475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
3476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
3477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ICActiveInput This parameter can be one of the following values:
3484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
3485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
3486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
3487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiv
3490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT
3494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the current active input.
3498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
3499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
3500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
3501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
3502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
3510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
3511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
3512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
3514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
3518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the prescaler of input channel.
3522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
3523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 472


3524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
3525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
3526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ICPrescaler This parameter can be one of the following values:
3533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
3534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
3535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
3536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
3537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescal
3540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT
3544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the current prescaler value acting on an  input channel.
3548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
3549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
3550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
3551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
3552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
3560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
3561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
3562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
3563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
3565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iCha
3569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the input filter duration.
3573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
3574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
3575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
3576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_SetFilter
3577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 473


3581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ICFilter This parameter can be one of the following values:
3584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
3585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
3586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
3587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
3588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
3589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
3590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
3591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
3592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
3593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
3594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
3595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
3596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
3597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
3598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
3599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
3600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
3603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB
3606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_
3607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the input filter duration.
3611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
3612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
3613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
3614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_GetFilter
3615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
3623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
3624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
3625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
3626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
3627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
3628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
3629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
3630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
3631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
3632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
3633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
3634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
3635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
3636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
3637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 474


3638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
3640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFS
3643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
3644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the input channel polarity.
3648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
3649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
3650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
3651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
3652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
3653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
3654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
3655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_SetPolarity
3656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ICPolarity This parameter can be one of the following values:
3663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
3664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
3665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
3666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity
3669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
3672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****              ICPolarity << SHIFT_TAB_CCxP[iChannel]);
3673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the current input channel polarity.
3677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
3678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
3679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
3680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
3681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
3682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
3683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
3684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_GetPolarity
3685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
3687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
3688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
3689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
3690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
3691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
3692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
3693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
3694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 475


3695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
3697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
3699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
3700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****           SHIFT_TAB_CCxP[iChannel]);
3701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
3705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
3708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
3712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
3714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
3718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an XOR input.
3720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
3721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
3725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
3727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
3731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
3732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * a timer instance provides an XOR input.
3733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
3734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
3738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL);
3740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get captured value for input channel 1.
3744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
3748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       input channel 1 is supported by a timer instance.
3749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
3751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 476


3752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
3755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 2196              		.loc 10 3755 1
 2197              		.cfi_startproc
 2198              		@ args = 0, pretend = 0, frame = 8
 2199              		@ frame_needed = 1, uses_anonymous_args = 0
 2200              		@ link register save eliminated.
 2201 0000 80B4     		push	{r7}
 2202              	.LCFI158:
 2203              		.cfi_def_cfa_offset 4
 2204              		.cfi_offset 7, -4
 2205 0002 83B0     		sub	sp, sp, #12
 2206              	.LCFI159:
 2207              		.cfi_def_cfa_offset 16
 2208 0004 00AF     		add	r7, sp, #0
 2209              	.LCFI160:
 2210              		.cfi_def_cfa_register 7
 2211 0006 7860     		str	r0, [r7, #4]
3756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
 2212              		.loc 10 3756 10
 2213 0008 7B68     		ldr	r3, [r7, #4]
 2214 000a 5B6B     		ldr	r3, [r3, #52]
3757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
 2215              		.loc 10 3757 1
 2216 000c 1846     		mov	r0, r3
 2217 000e 0C37     		adds	r7, r7, #12
 2218              	.LCFI161:
 2219              		.cfi_def_cfa_offset 4
 2220 0010 BD46     		mov	sp, r7
 2221              	.LCFI162:
 2222              		.cfi_def_cfa_register 13
 2223              		@ sp needed
 2224 0012 5DF8047B 		ldr	r7, [sp], #4
 2225              	.LCFI163:
 2226              		.cfi_restore 7
 2227              		.cfi_def_cfa_offset 0
 2228 0016 7047     		bx	lr
 2229              		.cfi_endproc
 2230              	.LFE1519:
 2232              		.section	.text.LL_TIM_IC_GetCaptureCH2,"ax",%progbits
 2233              		.align	1
 2234              		.syntax unified
 2235              		.thumb
 2236              		.thumb_func
 2237              		.fpu fpv4-sp-d16
 2239              	LL_TIM_IC_GetCaptureCH2:
 2240              	.LFB1520:
3758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get captured value for input channel 2.
3761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
3765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       input channel 2 is supported by a timer instance.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 477


3766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
3768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
3772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 2241              		.loc 10 3772 1
 2242              		.cfi_startproc
 2243              		@ args = 0, pretend = 0, frame = 8
 2244              		@ frame_needed = 1, uses_anonymous_args = 0
 2245              		@ link register save eliminated.
 2246 0000 80B4     		push	{r7}
 2247              	.LCFI164:
 2248              		.cfi_def_cfa_offset 4
 2249              		.cfi_offset 7, -4
 2250 0002 83B0     		sub	sp, sp, #12
 2251              	.LCFI165:
 2252              		.cfi_def_cfa_offset 16
 2253 0004 00AF     		add	r7, sp, #0
 2254              	.LCFI166:
 2255              		.cfi_def_cfa_register 7
 2256 0006 7860     		str	r0, [r7, #4]
3773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
 2257              		.loc 10 3773 10
 2258 0008 7B68     		ldr	r3, [r7, #4]
 2259 000a 9B6B     		ldr	r3, [r3, #56]
3774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
 2260              		.loc 10 3774 1
 2261 000c 1846     		mov	r0, r3
 2262 000e 0C37     		adds	r7, r7, #12
 2263              	.LCFI167:
 2264              		.cfi_def_cfa_offset 4
 2265 0010 BD46     		mov	sp, r7
 2266              	.LCFI168:
 2267              		.cfi_def_cfa_register 13
 2268              		@ sp needed
 2269 0012 5DF8047B 		ldr	r7, [sp], #4
 2270              	.LCFI169:
 2271              		.cfi_restore 7
 2272              		.cfi_def_cfa_offset 0
 2273 0016 7047     		bx	lr
 2274              		.cfi_endproc
 2275              	.LFE1520:
 2277              		.section	.text.LL_TIM_ClearFlag_CC1,"ax",%progbits
 2278              		.align	1
 2279              		.syntax unified
 2280              		.thumb
 2281              		.thumb_func
 2282              		.fpu fpv4-sp-d16
 2284              	LL_TIM_ClearFlag_CC1:
 2285              	.LFB1589:
3775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get captured value for input channel 3.
3778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 478


3780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
3782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       input channel 3 is supported by a timer instance.
3783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
3785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
3789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
3791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get captured value for input channel 4.
3795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
3796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
3797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
3798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
3799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       input channel 4 is supported by a timer instance.
3800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note If dithering is activated, pay attention to the returned value interpretation.
3801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
3802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
3804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
3806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
3808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
3812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
3815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
3816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable external clock mode 2.
3819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ET
3820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
3823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
3827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
3829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable external clock mode 2.
3833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
3836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 479


3837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
3840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
3842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether external clock mode 2 is enabled.
3846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
3849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
3853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL);
3855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the clock source of the counter clock.
3859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note when selected clock source is external clock mode 1, the timer input
3860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
3861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       function. This timer input must be configured by calling
3862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       the @ref LL_TIM_IC_Config() function.
3863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
3864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode1.
3865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
3866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
3867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
3868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         SMCR         ECE           LL_TIM_SetClockSource
3869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ClockSource This parameter can be one of the following values:
3871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
3872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
3873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
3874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
3877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
3879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the encoder interface mode.
3883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
3884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the encoder mode.
3885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
3886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  EncoderMode This parameter can be one of the following values:
3888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
3889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
3890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
3891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2
3892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1
3893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 480


3894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12
3895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X1_TI1
3896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X1_TI2
3897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
3900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
3902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
3906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
3909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
3910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the trigger output (TRGO) used for timer synchronization .
3913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
3914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance can operate as a master timer.
3915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
3916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TimerSynchronization This parameter can be one of the following values:
3918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_RESET
3919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_ENABLE
3920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_UPDATE
3921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_CC1IF
3922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC1REF
3923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC2REF
3924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC3REF
3925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC4REF
3926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_ENCODERCLK
3927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
3930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
3932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the trigger output 2 (TRGO2) used for ADC synchronization .
3936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_TRGO2_INSTANCE(TIMx) can be used to check
3937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance can be used for ADC synchronization.
3938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll CR2          MMS2          LL_TIM_SetTriggerOutput2
3939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer Instance
3940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ADCSynchronization This parameter can be one of the following values:
3941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_RESET
3942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_ENABLE
3943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_UPDATE
3944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_CC1F
3945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC1
3946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC2
3947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC3
3948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4
3949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5
3950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 481


3951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISINGFALLING
3952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC6_RISINGFALLING
3953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_RISING
3954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_FALLING
3955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING
3956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING
3957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization)
3960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
3962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the synchronization mode of a slave timer.
3966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
3969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  SlaveMode This parameter can be one of the following values:
3971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
3972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_RESET
3973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_GATED
3974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
3975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER
3976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_COMBINED_GATEDRESET
3977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
3978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
3979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
3980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
3981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
3982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
3983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
3984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
3985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the selects the trigger input to be used to synchronize the counter.
3986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
3987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
3988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
3989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
3990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TriggerInput This parameter can be one of the following values:
3991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR0
3992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR1
3993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR2
3994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR3
3995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1F_ED
3996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1FP1
3997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI2FP2
3998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ETRF
3999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR4
4000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR5
4001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR6
4002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR7
4003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR8
4004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR9
4005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR10
4006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR11
4007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 482


4008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
4010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
4012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable the Master/Slave mode.
4016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
4017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
4018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
4019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
4023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
4025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable the Master/Slave mode.
4029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
4030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
4031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
4032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
4036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
4038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief Indicates whether the Master/Slave mode is enabled.
4042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
4043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * a timer instance can operate as a slave timer.
4044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_IsEnabledMasterSlaveMode
4045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)
4049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL);
4051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configure the external trigger (ETR) input.
4055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not
4056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an external trigger input.
4057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         ETP           LL_TIM_ConfigETR\n
4058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         SMCR         ETPS          LL_TIM_ConfigETR\n
4059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         SMCR         ETF           LL_TIM_ConfigETR
4060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ETRPolarity This parameter can be one of the following values:
4062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED
4063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_INVERTED
4064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ETRPrescaler This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 483


4065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV1
4066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV2
4067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV4
4068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV8
4069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ETRFilter This parameter can be one of the following values:
4070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1
4071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2
4072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4
4073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8
4074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6
4075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8
4076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6
4077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8
4078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6
4079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8
4080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5
4081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6
4082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8
4083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5
4084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6
4085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
4086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescale
4089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       uint32_t ETRFilter)
4090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | 
4092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Select the external trigger (ETR) input source.
4096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_ETRSEL_INSTANCE(TIMx) can be used to check whether or
4097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       not a timer instance supports ETR source selection.
4098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll AF1          ETRSEL        LL_TIM_SetETRSource
4099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  ETRSource This parameter can be one of the following values:
4101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM1: any combination of ETR_RMP where
4103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_GPIO
4105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP1
4106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP2
4107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP3
4108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP4
4109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP5       (*)
4110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP6       (*)
4111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_COMP7       (*)
4112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1
4113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC1_AWD2
4114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3
4115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC4_AWD1   (*)
4116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC4_AWD2   (*)
4117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ETRSOURCE_ADC4_AWD3   (*)
4118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM2: any combination of ETR_RMP where
4120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_GPIO
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 484


4122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP1
4123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP2
4124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP3
4125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP4
4126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP5       (*)
4127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP6       (*)
4128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_COMP7       (*)
4129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_TIM3_ETR
4130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_TIM4_ETR
4131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_TIM5_ETR    (*)
4132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ETRSOURCE_LSE
4133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM3: any combination of ETR_RMP where
4135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_GPIO
4137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP1
4138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP2
4139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP3
4140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP4
4141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP5       (*)
4142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP6       (*)
4143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_COMP7       (*)
4144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_TIM2_ETR
4145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_TIM4_ETR
4146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_ADC2_AWD1
4147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_ADC2_AWD2
4148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_ETRSOURCE_ADC2_AWD3
4149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM4: any combination of ETR_RMP where
4151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_GPIO
4153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP1
4154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP2
4155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP3
4156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP4
4157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP5       (*)
4158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP6       (*)
4159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_COMP7       (*)
4160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_TIM3_ETR
4161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_ETRSOURCE_TIM5_ETR    (*)
4162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM5: any combination of ETR_RMP where       (**)
4164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_GPIO        (*)
4166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP1       (*)
4167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP2       (*)
4168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP3       (*)
4169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP4       (*)
4170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP5       (*)
4171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP6       (*)
4172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_COMP7       (*)
4173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_TIM2_ETR    (*)
4174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ETRSOURCE_TIM3_ETR    (*)
4175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM8: any combination of ETR_RMP where
4177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 485


4179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_GPIO
4180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP1
4181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP2
4182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP3
4183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP4
4184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP5       (*)
4185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP6       (*)
4186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_COMP7       (*)
4187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC2_AWD1
4188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC2_AWD2
4189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC2_AWD3
4190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC3_AWD1   (*)
4191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC3_AWD2   (*)
4192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_ETRSOURCE_ADC3_AWD3   (*)
4193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM20: any combination of ETR_RMP where       (**)
4195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . ETR_RMP can be one of the following values
4197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_GPIO       (*)
4198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP1      (*)
4199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP2      (*)
4200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP3      (*)
4201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP4      (*)
4202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP5      (*)
4203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP6      (*)
4204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_COMP7      (*)
4205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC3_AWD1  (*)
4206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC3_AWD2  (*)
4207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC3_AWD3  (*)
4208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC5_AWD1  (*)
4209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC5_AWD2  (*)
4210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_ETRSOURCE_ADC5_AWD3  (*)
4211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices. \n
4213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (**) Register not available in all devices.
4214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetETRSource(TIM_TypeDef *TIMx, uint32_t ETRSource)
4217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->AF1, TIMx_AF1_ETRSEL, ETRSource);
4220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable SMS preload.
4224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPE           LL_TIM_EnableSMSPreload
4227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableSMSPreload(TIM_TypeDef *TIMx)
4231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_SMSPE);
4233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 486


4236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable SMS preload.
4237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPE           LL_TIM_DisableSMSPreload
4240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableSMSPreload(TIM_TypeDef *TIMx)
4244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_SMSPE);
4246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether  SMS preload is enabled.
4250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPE           LL_TIM_IsEnabledSMSPreload
4253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledSMSPreload(TIM_TypeDef *TIMx)
4257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_SMSPE) == (TIM_SMCR_SMSPE)) ? 1UL : 0UL);
4259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the preload source of SMS.
4263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPS        LL_TIM_SetSMSPreloadSource\n
4266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  PreloadSource This parameter can be one of the following values:
4268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SMSPS_TIMUPDATE
4269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SMSPS_INDEX
4270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetSMSPreloadSource(TIM_TypeDef *TIMx, uint32_t PreloadSource)
4273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMSPS, PreloadSource);
4275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the preload source of SMS.
4279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_SMS_PRELOAD_INSTANCE(TIMx) can be used to check
4280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       whether or not a timer instance supports the preload of SMS field in SMCR register.
4281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR         SMSPS        LL_TIM_GetSMSPreloadSource\n
4282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
4284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SMSPS_TIMUPDATE
4285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SMSPS_INDEX
4286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetSMSPreloadSource(TIM_TypeDef *TIMx)
4288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->SMCR, TIM_SMCR_SMSPS));
4290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 487


4293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
4294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Break_Function Break function configuration
4297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
4298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable the break function.
4301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_EnableBRK
4304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)
4308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BKE);
4310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable the break function.
4314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_DisableBRK
4315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)
4321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE);
4323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configure the break input.
4327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Bidirectional mode is only supported by advanced timer instances.
4330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       Macro IS_TIM_ADVANCED_INSTANCE(TIMx) can be used to check whether or not
4331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance is an advanced-control timer.
4332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In bidirectional mode (BKBID bit set), the Break input is configured both
4333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        in input mode and in open drain output mode. Any active Break event will
4334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        assert a low logic level on the Break input to indicate an internal break
4335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        event to external devices.
4336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note When bidirectional mode isn't supported, BreakAFMode must be set to
4337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       LL_TIM_BREAK_AFMODE_INPUT.
4338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKP           LL_TIM_ConfigBRK\n
4339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         BDTR         BKF           LL_TIM_ConfigBRK\n
4340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         BDTR         BKBID         LL_TIM_ConfigBRK
4341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  BreakPolarity This parameter can be one of the following values:
4343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_LOW
4344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_HIGH
4345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  BreakFilter This parameter can be one of the following values:
4346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1
4347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N2
4348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N4
4349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N8
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 488


4350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N6
4351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N8
4352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N6
4353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N8
4354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N6
4355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N8
4356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N5
4357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N6
4358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N8
4359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N5
4360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N6
4361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N8
4362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  BreakAFMode This parameter can be one of the following values:
4363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_AFMODE_INPUT
4364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_AFMODE_BIDIRECTIONAL
4365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity, uint32_t BreakFilt
4368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                       uint32_t BreakAFMode)
4369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP | TIM_BDTR_BKF | TIM_BDTR_BKBID, BreakPolarity | BreakFilter 
4371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disarm the break input (when it operates in bidirectional mode).
4375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  The break input can be disarmed only when it is configured in
4376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        bidirectional mode and when when MOE is reset.
4377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  Purpose is to be able to have the input voltage back to high-state,
4378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        whatever the time constant on the output .
4379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKDSRM        LL_TIM_DisarmBRK
4380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisarmBRK(TIM_TypeDef *TIMx)
4384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BKDSRM);
4386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Re-arm the break input (when it operates in bidirectional mode).
4390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  The Break input is automatically armed as soon as MOE bit is set.
4391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BKDSRM        LL_TIM_ReArmBRK
4392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ReArmBRK(TIM_TypeDef *TIMx)
4396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKDSRM);
4398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable the break 2 function.
4402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
4403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a second break input.
4404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2E          LL_TIM_EnableBRK2
4405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 489


4407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBRK2(TIM_TypeDef *TIMx)
4409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
4411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable the break  2 function.
4415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
4416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a second break input.
4417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2E          LL_TIM_DisableBRK2
4418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBRK2(TIM_TypeDef *TIMx)
4422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2E);
4424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configure the break 2 input.
4428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not
4429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a second break input.
4430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Bidirectional mode is only supported by advanced timer instances.
4431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       Macro IS_TIM_ADVANCED_INSTANCE(TIMx) can be used to check whether or not
4432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance is an advanced-control timer.
4433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note In bidirectional mode (BK2BID bit set), the Break 2 input is configured both
4434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        in input mode and in open drain output mode. Any active Break event will
4435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        assert a low logic level on the Break 2 input to indicate an internal break
4436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        event to external devices.
4437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note When bidirectional mode isn't supported, Break2AFMode must be set to
4438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       LL_TIM_BREAK2_AFMODE_INPUT.
4439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2P          LL_TIM_ConfigBRK2\n
4440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         BDTR         BK2F          LL_TIM_ConfigBRK2\n
4441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         BDTR         BK2BID        LL_TIM_ConfigBRK2
4442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Break2Polarity This parameter can be one of the following values:
4444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_POLARITY_LOW
4445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_POLARITY_HIGH
4446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Break2Filter This parameter can be one of the following values:
4447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1
4448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N2
4449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N4
4450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N8
4451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N6
4452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N8
4453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N6
4454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N8
4455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N6
4456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N8
4457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N5
4458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N6
4459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N8
4460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N5
4461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N6
4462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N8
4463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Break2AFMode This parameter can be one of the following values:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 490


4464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_AFMODE_INPUT
4465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL
4466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK2(TIM_TypeDef *TIMx, uint32_t Break2Polarity, uint32_t Break2F
4469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                        uint32_t Break2AFMode)
4470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BK2P | TIM_BDTR_BK2F | TIM_BDTR_BK2BID, Break2Polarity | Break2Fi
4472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disarm the break 2 input (when it operates in bidirectional mode).
4476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  The break 2 input can be disarmed only when it is configured in
4477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        bidirectional mode and when when MOE is reset.
4478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  Purpose is to be able to have the input voltage back to high-state,
4479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *        whatever the time constant on the output.
4480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2DSRM       LL_TIM_DisarmBRK2
4481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisarmBRK2(TIM_TypeDef *TIMx)
4485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BK2DSRM);
4487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Re-arm the break 2 input (when it operates in bidirectional mode).
4491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note  The Break 2 input is automatically armed as soon as MOE bit is set.
4492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         BK2DSRM       LL_TIM_ReArmBRK2
4493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ReArmBRK2(TIM_TypeDef *TIMx)
4497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2DSRM);
4499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.
4503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         OSSI          LL_TIM_SetOffStates\n
4506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         BDTR         OSSR          LL_TIM_SetOffStates
4507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  OffStateIdle This parameter can be one of the following values:
4509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_DISABLE
4510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_ENABLE
4511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  OffStateRun This parameter can be one of the following values:
4512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_DISABLE
4513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_ENABLE
4514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStat
4517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun);
4519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 491


4521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable automatic output (MOE can be set by software or automatically when a break input
4523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_EnableAutomaticOutput
4526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)
4530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
4532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable automatic output (MOE can be set only by software).
4536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_DisableAutomaticOutput
4539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)
4543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE);
4545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether automatic output is enabled.
4549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_IsEnabledAutomaticOutput
4552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)
4556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE)) ? 1UL : 0UL);
4558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable the outputs (set the MOE bit in TIMx_BDTR register).
4562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
4563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       software and is reset in case of break or break2 event
4564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
4567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
4571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
4573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable the outputs (reset the MOE bit in TIMx_BDTR register).
4577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 492


4578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       software and is reset in case of break or break2 event.
4579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_DisableAllOutputs
4582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)
4586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
4588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether outputs are enabled.
4592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides a break input.
4594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_IsEnabledAllOutputs
4595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx)
4599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL);
4601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable the signals connected to the designated timer break input.
4605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
4606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
4607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll AF1          BKINE         LL_TIM_EnableBreakInputSource\n
4608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP1E       LL_TIM_EnableBreakInputSource\n
4609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP2E       LL_TIM_EnableBreakInputSource\n
4610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP3E       LL_TIM_EnableBreakInputSource\n
4611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP4E       LL_TIM_EnableBreakInputSource\n
4612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP5E       LL_TIM_EnableBreakInputSource\n
4613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP6E       LL_TIM_EnableBreakInputSource\n
4614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP7E       LL_TIM_EnableBreakInputSource\n
4615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2NE         LL_TIM_EnableBreakInputSource\n
4616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP1E      LL_TIM_EnableBreakInputSource\n
4617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP2E      LL_TIM_EnableBreakInputSource\n
4618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP3E      LL_TIM_EnableBreakInputSource\n
4619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP4E      LL_TIM_EnableBreakInputSource\n
4620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP5E      LL_TIM_EnableBreakInputSource\n
4621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP6E      LL_TIM_EnableBreakInputSource\n
4622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP7E      LL_TIM_EnableBreakInputSource
4623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
4625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
4626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
4627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
4628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
4629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
4630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
4631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3
4632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP4
4633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP5 (*)
4634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP6 (*)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 493


4635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP7 (*)
4636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices.
4638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t
4641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput))
4643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(*pReg, Source);
4644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable the signals connected to the designated timer break input.
4648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
4649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
4650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll AF1          BKINE         LL_TIM_DisableBreakInputSource\n
4651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP1E       LL_TIM_DisableBreakInputSource\n
4652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP2E       LL_TIM_DisableBreakInputSource\n
4653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP3E       LL_TIM_DisableBreakInputSource\n
4654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP4E       LL_TIM_DisableBreakInputSource\n
4655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP5E       LL_TIM_DisableBreakInputSource\n
4656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP6E       LL_TIM_DisableBreakInputSource\n
4657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP7E       LL_TIM_DisableBreakInputSource\n
4658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKINE         LL_TIM_DisableBreakInputSource\n
4659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP1E       LL_TIM_DisableBreakInputSource\n
4660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP2E       LL_TIM_DisableBreakInputSource\n
4661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP3E       LL_TIM_DisableBreakInputSource\n
4662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP4E       LL_TIM_DisableBreakInputSource\n
4663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP5E       LL_TIM_DisableBreakInputSource\n
4664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP6E       LL_TIM_DisableBreakInputSource\n
4665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BKCMP7E       LL_TIM_DisableBreakInputSource
4666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
4668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
4669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
4670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
4671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
4672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
4673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
4674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3
4675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP4
4676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP5 (*)
4677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP6 (*)
4678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP7 (*)
4679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
4680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices.
4681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_
4684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput))
4686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(*pReg, Source);
4687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the polarity of the break signal for the timer break input.
4691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 494


4692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance allows for break input selection.
4693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll AF1          BKINP         LL_TIM_SetBreakInputSourcePolarity\n
4694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP1P       LL_TIM_SetBreakInputSourcePolarity\n
4695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP2P       LL_TIM_SetBreakInputSourcePolarity\n
4696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP3P       LL_TIM_SetBreakInputSourcePolarity\n
4697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF1          BKCMP4P       LL_TIM_SetBreakInputSourcePolarity\n
4698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2INP        LL_TIM_SetBreakInputSourcePolarity\n
4699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP1P      LL_TIM_SetBreakInputSourcePolarity\n
4700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP2P      LL_TIM_SetBreakInputSourcePolarity\n
4701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP3P      LL_TIM_SetBreakInputSourcePolarity\n
4702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         AF2          BK2CMP4P      LL_TIM_SetBreakInputSourcePolarity
4703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  BreakInput This parameter can be one of the following values:
4705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN
4706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_INPUT_BKIN2
4707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Source This parameter can be one of the following values:
4708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKIN
4709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1
4710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2
4711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP3
4712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP4
4713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
4714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_POLARITY_LOW
4715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BKIN_POLARITY_HIGH
4716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetBreakInputSourcePolarity(TIM_TypeDef *TIMx, uint32_t BreakInput, uin
4719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****                                                         uint32_t Polarity)
4720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput))
4722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(*pReg, (TIMx_AF1_BKINP << TIM_POSITION_BRK_SOURCE), (Polarity << TIM_POSITION_BRK_SOUR
4723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable asymmetrical deadtime.
4726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or n
4727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides asymmetrical deadtime.
4728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTAE          LL_TIM_EnableAsymmetricalDeadTime
4729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAsymmetricalDeadTime(TIM_TypeDef *TIMx)
4733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DTR2, TIM_DTR2_DTAE);
4735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable asymmetrical dead-time.
4739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or n
4740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides asymmetrical deadtime.
4741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTAE          LL_TIM_DisableAsymmetricalDeadTime
4742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAsymmetricalDeadTime(TIM_TypeDef *TIMx)
4746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DTR2, TIM_DTR2_DTAE);
4748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 495


4749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether asymmetrical deadtime is activated.
4752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or not
4753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides asymmetrical deadtime.
4754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTAE          LL_TIM_IsEnabledAsymmetricalDeadTime
4755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAsymmetricalDeadTime(TIM_TypeDef *TIMx)
4759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DTR2, TIM_DTR2_DTAE) == (TIM_DTR2_DTAE)) ? 1UL : 0UL);
4761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the falling egde dead-time delay (delay inserted between the falling edge of the OC
4765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or not
4766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       asymmetrical dead-time insertion feature is supported by a timer instance.
4767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
4768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed
4769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       (LOCK bits in TIMx_BDTR register).
4770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2         DTGF           LL_TIM_SetFallingDeadTime
4771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  DeadTime between Min_Data=0 and Max_Data=255
4773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetFallingDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
4776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->DTR2, TIM_DTR2_DTGF, DeadTime);
4778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get the falling egde dead-time delay (delay inserted between the falling edge of the OC
4782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DEADTIME_ASYMMETRICAL_INSTANCE(TIMx) can be used to check whether or not
4783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       asymmetrical dead-time insertion feature is supported by a timer instance.
4784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed
4785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       (LOCK bits in TIMx_BDTR register).
4786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTGF           LL_TIM_GetFallingDeadTime
4787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be between Min_Data=0 and Max_Data=255:
4789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetFallingDeadTime(TIM_TypeDef *TIMx)
4791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->DTR2, TIM_DTR2_DTGF));
4793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable deadtime preload.
4797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides deadtime preload.
4799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTPE          LL_TIM_EnableDeadTimePreload
4800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableDeadTimePreload(TIM_TypeDef *TIMx)
4804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->DTR2, TIM_DTR2_DTPE);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 496


4806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable dead-time preload.
4810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro @ref  IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides deadtime preload.
4812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTPE          LL_TIM_DisableDeadTimePreload
4813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableDeadTimePreload(TIM_TypeDef *TIMx)
4817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->DTR2, TIM_DTR2_DTPE);
4819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether deadtime preload is activated.
4823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
4824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides deadtime preload.
4825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DTR2          DTPE          LL_TIM_IsEnabledDeadTimePreload
4826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledDeadTimePreload(TIM_TypeDef *TIMx)
4830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->DTR2, TIM_DTR2_DTPE) == (TIM_DTR2_DTPE)) ? 1UL : 0UL);
4832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
4836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration
4839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
4840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configures the timer DMA burst feature.
4843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or
4844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       not a timer instance supports the DMA burst mode.
4845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll DCR          DBL           LL_TIM_ConfigDMABurst\n
4846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         DCR          DBA           LL_TIM_ConfigDMABurst
4847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  DMABurstBaseAddress This parameter can be one of the following values:
4849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR1
4850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR2
4851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR
4852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_DIER
4853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SR
4854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_EGR
4855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1
4856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2
4857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCER
4858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CNT
4859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_PSC
4860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_ARR
4861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_RCR
4862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 497


4863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2
4864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3
4865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4
4866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR
4867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR3
4868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR5
4869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR6
4870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_DTR2
4871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_ECR
4872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_TISEL
4873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_AF1
4874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_AF2
4875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_OR
4876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  DMABurstLength This parameter can be one of the following values:
4877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER
4878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS
4879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS
4880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS
4881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS
4882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS
4883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS
4884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS
4885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS
4886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS
4887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS
4888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS
4889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS
4890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS
4891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS
4892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS
4893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS
4894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS
4895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_19TRANSFERS
4896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_20TRANSFERS
4897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_21TRANSFERS
4898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_22TRANSFERS
4899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_23TRANSFERS
4900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_24TRANSFERS
4901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_25TRANSFERS
4902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_26TRANSFERS
4903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_
4906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));
4908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
4912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Encoder Encoder configuration
4915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
4916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable encoder index.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 498


4920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR         IE           LL_TIM_EnableEncoderIndex
4923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableEncoderIndex(TIM_TypeDef *TIMx)
4927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->ECR, TIM_ECR_IE);
4929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable encoder index.
4933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR         IE           LL_TIM_DisableEncoderIndex
4936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableEncoderIndex(TIM_TypeDef *TIMx)
4940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->ECR, TIM_ECR_IE);
4942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether encoder index is enabled.
4946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR         IE           LL_TIM_IsEnabledEncoderIndex
4949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
4951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledEncoderIndex(TIM_TypeDef *TIMx)
4953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->ECR, TIM_ECR_IE) == (TIM_ECR_IE)) ? 1U : 0U);
4955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4957:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4958:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set index direction
4959:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4960:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4961:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IDIR           LL_TIM_SetIndexDirection
4962:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4963:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  IndexDirection This parameter can be one of the following values:
4964:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP_DOWN
4965:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP
4966:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_DOWN
4967:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4968:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4969:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetIndexDirection(TIM_TypeDef *TIMx, uint32_t IndexDirection)
4970:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4971:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_IDIR, IndexDirection);
4972:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4973:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4974:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4975:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get actual index direction
4976:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 499


4977:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4978:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IDIR           LL_TIM_GetIndexDirection
4979:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4980:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
4981:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP_DOWN
4982:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP
4983:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_DOWN
4984:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4985:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetIndexDirection(TIM_TypeDef *TIMx)
4986:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
4987:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->ECR, TIM_ECR_IDIR));
4988:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
4989:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
4990:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
4991:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable first index.
4992:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
4993:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
4994:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          FIDX          LL_TIM_EnableFirstIndex
4995:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
4996:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
4997:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
4998:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableFirstIndex(TIM_TypeDef *TIMx)
4999:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5000:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->ECR, TIM_ECR_FIDX);
5001:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5002:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5003:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5004:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable first index.
5005:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5006:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5007:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          FIDX          LL_TIM_DisableFirstIndex
5008:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5009:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5010:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5011:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableFirstIndex(TIM_TypeDef *TIMx)
5012:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5013:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->ECR, TIM_ECR_FIDX);
5014:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5015:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5016:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5017:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicates whether first index is enabled.
5018:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5019:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5020:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          FIDX          LL_TIM_IsEnabledFirstIndex
5021:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5022:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5023:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5024:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledFirstIndex(TIM_TypeDef *TIMx)
5025:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5026:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->ECR, TIM_ECR_FIDX) == (TIM_ECR_FIDX)) ? 1UL : 0UL);
5027:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5028:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5029:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5030:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set index positionning
5031:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5032:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5033:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IPOS           LL_TIM_SetIndexPositionning
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 500


5034:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5035:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  IndexPositionning This parameter can be one of the following values:
5036:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_DOWN
5037:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_UP
5038:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP_DOWN
5039:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP_UP
5040:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN
5041:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP
5042:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5043:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5044:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetIndexPositionning(TIM_TypeDef *TIMx, uint32_t IndexPositionning)
5045:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5046:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_IPOS, IndexPositionning);
5047:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5048:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5049:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5050:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Get actual index positionning
5051:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5052:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5053:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IPOS           LL_TIM_GetIndexPositionning
5054:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5055:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
5056:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_DOWN
5057:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_UP
5058:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP_DOWN
5059:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP_UP
5060:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN
5061:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_UP
5062:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5063:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetIndexPositionning(TIM_TypeDef *TIMx)
5064:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5065:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->ECR, TIM_ECR_IPOS));
5066:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5067:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5068:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5069:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Configure encoder index.
5070:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_INDEX_INSTANCE(TIMx) can be used to check whether or not
5071:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a timer instance provides an index input.
5072:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll ECR          IDIR          LL_TIM_ConfigIDX\n
5073:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         ECR          FIDX          LL_TIM_ConfigIDX\n
5074:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         ECR          IPOS          LL_TIM_ConfigIDX
5075:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5076:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
5077:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_UP or @ref LL_TIM_INDEX_DOWN or @ref LL_TIM_INDEX_UP_DOWN
5078:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_ALL or @ref LL_TIM_INDEX_FIRST_ONLY
5079:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_INDEX_POSITION_DOWN_DOWN or ... or @ref LL_TIM_INDEX_POSITION_UP
5080:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5081:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5082:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigIDX(TIM_TypeDef *TIMx, uint32_t Configuration)
5083:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5084:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->ECR, TIM_ECR_IDIR | TIM_ECR_FIDX | TIM_ECR_IPOS, Configuration);
5085:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5086:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5087:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5088:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
5089:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5090:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 501


5091:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping
5092:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
5093:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5094:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5095:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Remap TIM inputs (input channel, internal/external triggers).
5096:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not
5097:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       a some timer inputs can be remapped.
5098:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll TIM1_TISEL    TI1SEL      LL_TIM_SetRemap\n
5099:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM2_TISEL    TI1SEL      LL_TIM_SetRemap\n
5100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM2_TISEL    TI2SEL      LL_TIM_SetRemap\n
5101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM2_TISEL    TI3SEL      LL_TIM_SetRemap\n
5102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM2_TISEL    TI4SEL      LL_TIM_SetRemap\n
5103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM3_TISEL    TI1SEL      LL_TIM_SetRemap\n
5104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM3_TISEL    TI2SEL      LL_TIM_SetRemap\n
5105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM3_TISEL    TI3SEL      LL_TIM_SetRemap\n
5106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM4_TISEL    TI1SEL      LL_TIM_SetRemap\n
5107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM4_TISEL    TI2SEL      LL_TIM_SetRemap\n
5108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM4_TISEL    TI3SEL      LL_TIM_SetRemap\n
5109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM4_TISEL    TI4SEL      LL_TIM_SetRemap\n
5110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM5_TISEL    TI1SEL      LL_TIM_SetRemap\n
5111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM5_TISEL    TI2SEL      LL_TIM_SetRemap\n
5112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM8_TISEL    TI1SEL      LL_TIM_SetRemap\n
5113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM15_TISEL   TI1SEL      LL_TIM_SetRemap\n
5114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM15_TISEL   TI2SEL      LL_TIM_SetRemap\n
5115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM16_TISEL   TI1SEL      LL_TIM_SetRemap\n
5116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM17_TISEL   TI1SEL      LL_TIM_SetRemap\n
5117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM20_TISEL   TI1SEL      LL_TIM_SetRemap
5118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  Remap Remap param depends on the TIMx. Description available only
5120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         in CHM version of the User Manual (not in .pdf).
5121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         Otherwise see Reference Manual description of TISEL registers.
5122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         Below description summarizes "Timer Instance" and "Remap" param combinations:
5124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM1: one of the following values
5126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_GPIO
5128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP1
5129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP2
5130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP3
5131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_TI1_RMP_COMP4
5132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM2: any combination of TI1_RMP, TI2_RMP, TI3_RMP and TI4_RMP where
5134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_GPIO
5137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP1
5138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP2
5139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP3
5140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP4
5141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI1_RMP_COMP5 (*)
5142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_GPIO
5145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP1
5146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP2
5147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 502


5148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP4
5149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI2_RMP_COMP6 (*)
5150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI3_RMP can be one of the following values
5152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI3_RMP_GPIO
5153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI3_RMP_COMP4
5154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI4_RMP can be one of the following values
5156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_GPIO
5157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1
5158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_TI4_RMP_COMP2
5159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM3: any combination of TI1_RMP and TI2_RMP where
5161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_GPIO
5164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP1
5165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP2
5166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP3
5167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP4
5168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP5 (*)
5169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP6 (*)
5170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI1_RMP_COMP7 (*)
5171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_GPIO
5174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP1
5175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP2
5176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP3
5177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP4
5178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP5 (*)
5179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP6 (*)
5180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI2_RMP_COMP7 (*)
5181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI3_RMP can be one of the following values
5183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI3_RMP_GPIO
5184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM3_TI3_RMP_COMP3
5185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM4: any combination of TI1_RMP, TI2_RMP, TI3_RMP and TI4_RMP where
5187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_GPIO
5190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP1
5191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP2
5192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP3
5193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP4
5194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP5 (*)
5195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP6 (*)
5196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI1_RMP_COMP7 (*)
5197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_GPIO
5200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP1
5201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP2
5202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP3
5203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP4
5204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP5 (*)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 503


5205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP6 (*)
5206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI2_RMP_COMP7 (*)
5207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI3_RMP can be one of the following values
5209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI3_RMP_GPIO
5210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI3_RMP_COMP5 (*)
5211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI4_RMP can be one of the following values
5213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI4_RMP_GPIO
5214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM4_TI4_RMP_COMP6 (*)
5215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM5: any combination of TI1_RMP and TI2_RMP where (**)
5217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_GPIO   (*)
5220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_LSI    (*)
5221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_LSE    (*)
5222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_RTC_WK (*)
5223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP1  (*)
5224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP2  (*)
5225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP3  (*)
5226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP4  (*)
5227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP5  (*)
5228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP6  (*)
5229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI1_RMP_COMP7  (*)
5230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_GPIO  (*)
5233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP1 (*)
5234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP2 (*)
5235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP3 (*)
5236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP4 (*)
5237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP5 (*)
5238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP6 (*)
5239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI2_RMP_COMP7 (*)
5240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM8: one of the following values
5242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_GPIO
5244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP1
5245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP2
5246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP3
5247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM8_TI1_RMP_COMP4
5248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM15: any combination of TI1_RMP and TI2_RMP where
5250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI1_RMP can be one of the following values
5252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_GPIO
5253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_LSE
5254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_COMP1
5255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_COMP2
5256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_COMP5 (*)
5257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI1_RMP_COMP7 (*)
5258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            . . TI2_RMP can be one of the following values
5260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_GPIO
5261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_COMP2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 504


5262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_COMP3
5263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_COMP6 (*)
5264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM15_TI2_RMP_COMP7 (*)
5265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM16: one of the following values
5267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_GPIO
5269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_COMP6 (*)
5270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_MCO
5271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_HSE_32
5272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_RTC_WK
5273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSE
5274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM16_TI1_RMP_LSI
5275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM17: one of the following values
5277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_GPIO
5279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_COMP5 (*)
5280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_MCO
5281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_HSE_32
5282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_RTC_WK
5283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_LSE
5284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM17_TI1_RMP_LSI
5285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         TIM20: one of the following values (**)
5287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_GPIO  (*)
5289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_COMP1 (*)
5290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_COMP2 (*)
5291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_COMP3 (*)
5292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM20_TI1_RMP_COMP4 (*)
5293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices. \n
5295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (**) Register not available in all devices.
5296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)
5301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->TISEL, (TIM_TISEL_TI1SEL | TIM_TISEL_TI2SEL | TIM_TISEL_TI3SEL | TIM_TISEL_TI4SE
5303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Enable request for HSE/32 clock used for TISEL remap.
5307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Only TIM16 and TIM17 support HSE/32 remap
5308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll OR         HSE32EN           LL_TIM_EnableHSE32
5309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableHSE32(TIM_TypeDef *TIMx)
5313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   SET_BIT(TIMx->OR, TIM_OR_HSE32EN);
5315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Disable request for HSE/32 clock used for TISEL remap.
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 505


5319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Only TIM16 and TIM17 support HSE/32 remap
5320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll OR         HSE32EN           LL_TIM_DisableHSE32
5321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableHSE32(TIM_TypeDef *TIMx)
5325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   CLEAR_BIT(TIMx->OR, TIM_OR_HSE32EN);
5327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether request for HSE/32 clock is enabled.
5331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Only TIM16 and TIM17 support HSE/32 remap
5332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll OR         HSE32EN           LL_TIM_IsEnabledHSE32
5333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledHSE32(TIM_TypeDef *TIMx)
5337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->OR, TIM_OR_HSE32EN) == (TIM_OR_HSE32EN)) ? 1UL : 0UL);
5339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
5342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
5346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_OCREF_Clear OCREF_Clear_Management
5349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
5350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Set the OCREF clear input source
5353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note The OCxREF signal of a given channel can be cleared when a high level is applied on the O
5354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes.
5355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @note Macro IS_TIM_OCCS_INSTANCE(TIMx) can be used to check whether
5356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *       or not a timer instance can configure OCREF clear input source.
5357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SMCR          OCCS                LL_TIM_SetOCRefClearInputSource
5358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll AF2           OCRSEL              LL_TIM_SetOCRefClearInputSource
5359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  OCRefClearInputSource This parameter can be one of the following values:
5361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_ETR
5362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP1
5363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP2
5364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP3
5365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP4
5366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP5 (*)
5367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP6 (*)
5368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCREF_CLR_INT_COMP7 (*)
5369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *
5370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   *         (*)  Value not defined in all devices. \n
5371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOCRefClearInputSource(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSou
5374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS,
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 506


5376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****              ((OCRefClearInputSource & OCREF_CLEAR_SELECT_Msk) >> OCREF_CLEAR_SELECT_Pos) << TIM_SM
5377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   MODIFY_REG(TIMx->AF2, TIM1_AF2_OCRSEL, OCRefClearInputSource);
5378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @}
5381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management
5384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @{
5385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Clear the update interrupt flag (UIF).
5388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
5389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
5393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
5395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).
5399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
5400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
5404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
5405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
5406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
5407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Clear the Capture/Compare 1 interrupt flag (CC1F).
5410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
5411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval None
5413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
5415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 2286              		.loc 10 5415 1
 2287              		.cfi_startproc
 2288              		@ args = 0, pretend = 0, frame = 8
 2289              		@ frame_needed = 1, uses_anonymous_args = 0
 2290              		@ link register save eliminated.
 2291 0000 80B4     		push	{r7}
 2292              	.LCFI170:
 2293              		.cfi_def_cfa_offset 4
 2294              		.cfi_offset 7, -4
 2295 0002 83B0     		sub	sp, sp, #12
 2296              	.LCFI171:
 2297              		.cfi_def_cfa_offset 16
 2298 0004 00AF     		add	r7, sp, #0
 2299              	.LCFI172:
 2300              		.cfi_def_cfa_register 7
 2301 0006 7860     		str	r0, [r7, #4]
5416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 507


 2302              		.loc 10 5416 3
 2303 0008 7B68     		ldr	r3, [r7, #4]
 2304 000a 6FF00202 		mvn	r2, #2
 2305 000e 1A61     		str	r2, [r3, #16]
5417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
 2306              		.loc 10 5417 1
 2307 0010 00BF     		nop
 2308 0012 0C37     		adds	r7, r7, #12
 2309              	.LCFI173:
 2310              		.cfi_def_cfa_offset 4
 2311 0014 BD46     		mov	sp, r7
 2312              	.LCFI174:
 2313              		.cfi_def_cfa_register 13
 2314              		@ sp needed
 2315 0016 5DF8047B 		ldr	r7, [sp], #4
 2316              	.LCFI175:
 2317              		.cfi_restore 7
 2318              		.cfi_def_cfa_offset 0
 2319 001a 7047     		bx	lr
 2320              		.cfi_endproc
 2321              	.LFE1589:
 2323              		.section	.text.LL_TIM_IsActiveFlag_CC1,"ax",%progbits
 2324              		.align	1
 2325              		.syntax unified
 2326              		.thumb
 2327              		.thumb_func
 2328              		.fpu fpv4-sp-d16
 2330              	LL_TIM_IsActiveFlag_CC1:
 2331              	.LFB1590:
5418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** 
5419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** /**
5420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @brief  Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 inte
5421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
5422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @param  TIMx Timer instance
5423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
5424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   */
5425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)
5426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** {
 2332              		.loc 10 5426 1
 2333              		.cfi_startproc
 2334              		@ args = 0, pretend = 0, frame = 8
 2335              		@ frame_needed = 1, uses_anonymous_args = 0
 2336              		@ link register save eliminated.
 2337 0000 80B4     		push	{r7}
 2338              	.LCFI176:
 2339              		.cfi_def_cfa_offset 4
 2340              		.cfi_offset 7, -4
 2341 0002 83B0     		sub	sp, sp, #12
 2342              	.LCFI177:
 2343              		.cfi_def_cfa_offset 16
 2344 0004 00AF     		add	r7, sp, #0
 2345              	.LCFI178:
 2346              		.cfi_def_cfa_register 7
 2347 0006 7860     		str	r0, [r7, #4]
5427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 2348              		.loc 10 5427 12
 2349 0008 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 508


 2350 000a 1B69     		ldr	r3, [r3, #16]
 2351 000c 03F00203 		and	r3, r3, #2
 2352              		.loc 10 5427 70
 2353 0010 022B     		cmp	r3, #2
 2354 0012 01D1     		bne	.L103
 2355              		.loc 10 5427 70 is_stmt 0 discriminator 1
 2356 0014 0123     		movs	r3, #1
 2357 0016 00E0     		b	.L105
 2358              	.L103:
 2359              		.loc 10 5427 70 discriminator 2
 2360 0018 0023     		movs	r3, #0
 2361              	.L105:
5428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h **** }
 2362              		.loc 10 5428 1 is_stmt 1 discriminator 5
 2363 001a 1846     		mov	r0, r3
 2364 001c 0C37     		adds	r7, r7, #12
 2365              	.LCFI179:
 2366              		.cfi_def_cfa_offset 4
 2367 001e BD46     		mov	sp, r7
 2368              	.LCFI180:
 2369              		.cfi_def_cfa_register 13
 2370              		@ sp needed
 2371 0020 5DF8047B 		ldr	r7, [sp], #4
 2372              	.LCFI181:
 2373              		.cfi_restore 7
 2374              		.cfi_def_cfa_offset 0
 2375 0024 7047     		bx	lr
 2376              		.cfi_endproc
 2377              	.LFE1590:
 2379              		.section	.rodata.USART_PRESCALER_TAB,"a"
 2380              		.align	2
 2383              	USART_PRESCALER_TAB:
 2384 0000 01000000 		.word	1
 2385 0004 02000000 		.word	2
 2386 0008 04000000 		.word	4
 2387 000c 06000000 		.word	6
 2388 0010 08000000 		.word	8
 2389 0014 0A000000 		.word	10
 2390 0018 0C000000 		.word	12
 2391 001c 10000000 		.word	16
 2392 0020 20000000 		.word	32
 2393 0024 40000000 		.word	64
 2394 0028 80000000 		.word	128
 2395 002c 00010000 		.word	256
 2396              		.section	.text.LL_GPIO_IsInputPinSet,"ax",%progbits
 2397              		.align	1
 2398              		.syntax unified
 2399              		.thumb
 2400              		.thumb_func
 2401              		.fpu fpv4-sp-d16
 2403              	LL_GPIO_IsInputPinSet:
 2404              	.LFB1958:
 2405              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @file    stm32g4xx_ll_gpio.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @author  MCD Application Team
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 509


   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #ifndef STM32G4xx_LL_GPIO_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define STM32G4xx_LL_GPIO_H
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #ifdef __cplusplus
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** extern "C" {
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #include "stm32g4xx.h"
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @addtogroup STM32G4xx_LL_Driver
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** MISRA C:2012 deviation rule has been granted for following rules:
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..]
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * which may be out of array bounds [..,UNKNOWN] in following APIs:
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_0_7
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_0_7
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_8_15
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_8_15
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 510


  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** typedef struct
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS0 /*!< Select pin 0 */
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS1 /*!< Select pin 1 */
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS2 /*!< Select pin 2 */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 511


 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS3 /*!< Select pin 3 */
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS4 /*!< Select pin 4 */
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS5 /*!< Select pin 5 */
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS6 /*!< Select pin 6 */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS7 /*!< Select pin 7 */
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS8 /*!< Select pin 8 */
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS9 /*!< Select pin 9 */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS10 /*!< Select pin 10 */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS11 /*!< Select pin 11 */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS12 /*!< Select pin 12 */
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS13 /*!< Select pin 13 */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS14 /*!< Select pin 14 */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS15 /*!< Select pin 15 */
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS0 | GPIO_BSRR_BS1  | GPIO_BSRR_BS2  | \
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS3  | GPIO_BSRR_BS4  | GPIO_BSRR_BS5  | \
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS6  | GPIO_BSRR_BS7  | GPIO_BSRR_BS8  | \
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS9  | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS15) /*!< Select all pins */
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODE0_0  /*!< Select output mode */
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODE0_1  /*!< Select alternate function mode 
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODE0    /*!< Select analog mode */
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT0 /*!< Select open-drain as output type */
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output spe
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDR_OSPEED0   /*!< Select I/O high output speed
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FAST                 LL_GPIO_SPEED_FREQ_HIGH
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_VERY_HIGH
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 512


 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 513


 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Register value
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(P
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 514


 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 515


 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 516


 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 517


 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(P
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(P
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 518


 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 519


 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) 
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 520


 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 521


 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         next reset.
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         (control and alternate function registers).
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   __IO uint32_t temp;
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   /* Read LCKR register. This read is mandatory to complete key lock sequence */
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   (void) temp;
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 522


 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL);
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL);
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Input data register value of port
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 523


 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 2406              		.loc 11 815 1
 2407              		.cfi_startproc
 2408              		@ args = 0, pretend = 0, frame = 8
 2409              		@ frame_needed = 1, uses_anonymous_args = 0
 2410              		@ link register save eliminated.
 2411 0000 80B4     		push	{r7}
 2412              	.LCFI182:
 2413              		.cfi_def_cfa_offset 4
 2414              		.cfi_offset 7, -4
 2415 0002 83B0     		sub	sp, sp, #12
 2416              	.LCFI183:
 2417              		.cfi_def_cfa_offset 16
 2418 0004 00AF     		add	r7, sp, #0
 2419              	.LCFI184:
 2420              		.cfi_def_cfa_register 7
 2421 0006 7860     		str	r0, [r7, #4]
 2422 0008 3960     		str	r1, [r7]
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 2423              		.loc 11 816 12
 2424 000a 7B68     		ldr	r3, [r7, #4]
 2425 000c 1A69     		ldr	r2, [r3, #16]
 2426 000e 3B68     		ldr	r3, [r7]
 2427 0010 1340     		ands	r3, r3, r2
 2428              		.loc 11 816 62
 2429 0012 3A68     		ldr	r2, [r7]
 2430 0014 9A42     		cmp	r2, r3
 2431 0016 01D1     		bne	.L107
 2432              		.loc 11 816 62 is_stmt 0 discriminator 1
 2433 0018 0123     		movs	r3, #1
 2434 001a 00E0     		b	.L109
 2435              	.L107:
 2436              		.loc 11 816 62 discriminator 2
 2437 001c 0023     		movs	r3, #0
 2438              	.L109:
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 2439              		.loc 11 817 1 is_stmt 1 discriminator 5
 2440 001e 1846     		mov	r0, r3
 2441 0020 0C37     		adds	r7, r7, #12
 2442              	.LCFI185:
 2443              		.cfi_def_cfa_offset 4
 2444 0022 BD46     		mov	sp, r7
 2445              	.LCFI186:
 2446              		.cfi_def_cfa_register 13
 2447              		@ sp needed
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 524


 2448 0024 5DF8047B 		ldr	r7, [sp], #4
 2449              	.LCFI187:
 2450              		.cfi_restore 7
 2451              		.cfi_def_cfa_offset 0
 2452 0028 7047     		bx	lr
 2453              		.cfi_endproc
 2454              	.LFE1958:
 2456              		.section	.text.LL_GPIO_ResetOutputPin,"ax",%progbits
 2457              		.align	1
 2458              		.syntax unified
 2459              		.thumb
 2460              		.thumb_func
 2461              		.fpu fpv4-sp-d16
 2463              	LL_GPIO_ResetOutputPin:
 2464              	.LFB1963:
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Output data register value of port
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 525


 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 526


 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 2465              		.loc 11 925 1
 2466              		.cfi_startproc
 2467              		@ args = 0, pretend = 0, frame = 8
 2468              		@ frame_needed = 1, uses_anonymous_args = 0
 2469              		@ link register save eliminated.
 2470 0000 80B4     		push	{r7}
 2471              	.LCFI188:
 2472              		.cfi_def_cfa_offset 4
 2473              		.cfi_offset 7, -4
 2474 0002 83B0     		sub	sp, sp, #12
 2475              	.LCFI189:
 2476              		.cfi_def_cfa_offset 16
 2477 0004 00AF     		add	r7, sp, #0
 2478              	.LCFI190:
 2479              		.cfi_def_cfa_register 7
 2480 0006 7860     		str	r0, [r7, #4]
 2481 0008 3960     		str	r1, [r7]
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
 2482              		.loc 11 926 3
 2483 000a 7B68     		ldr	r3, [r7, #4]
 2484 000c 3A68     		ldr	r2, [r7]
 2485 000e 9A62     		str	r2, [r3, #40]
 927:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 2486              		.loc 11 927 1
 2487 0010 00BF     		nop
 2488 0012 0C37     		adds	r7, r7, #12
 2489              	.LCFI191:
 2490              		.cfi_def_cfa_offset 4
 2491 0014 BD46     		mov	sp, r7
 2492              	.LCFI192:
 2493              		.cfi_def_cfa_register 13
 2494              		@ sp needed
 2495 0016 5DF8047B 		ldr	r7, [sp], #4
 2496              	.LCFI193:
 2497              		.cfi_restore 7
 2498              		.cfi_def_cfa_offset 0
 2499 001a 7047     		bx	lr
 2500              		.cfi_endproc
 2501              	.LFE1963:
 2503              		.section	.text.LL_GPIO_TogglePin,"ax",%progbits
 2504              		.align	1
 2505              		.syntax unified
 2506              		.thumb
 2507              		.thumb_func
 2508              		.fpu fpv4-sp-d16
 2510              	LL_GPIO_TogglePin:
 2511              	.LFB1964:
 928:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 527


 929:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 930:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Toggle data value for several pin of dedicated port.
 931:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_TogglePin
 932:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 933:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 934:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 935:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 936:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 937:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 938:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 939:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 940:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 941:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 942:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 943:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 944:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 945:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 946:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 947:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 948:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 949:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 950:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 951:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 952:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 953:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 954:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 2512              		.loc 11 954 1
 2513              		.cfi_startproc
 2514              		@ args = 0, pretend = 0, frame = 8
 2515              		@ frame_needed = 1, uses_anonymous_args = 0
 2516              		@ link register save eliminated.
 2517 0000 80B4     		push	{r7}
 2518              	.LCFI194:
 2519              		.cfi_def_cfa_offset 4
 2520              		.cfi_offset 7, -4
 2521 0002 83B0     		sub	sp, sp, #12
 2522              	.LCFI195:
 2523              		.cfi_def_cfa_offset 16
 2524 0004 00AF     		add	r7, sp, #0
 2525              	.LCFI196:
 2526              		.cfi_def_cfa_register 7
 2527 0006 7860     		str	r0, [r7, #4]
 2528 0008 3960     		str	r1, [r7]
 955:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ PinMask);
 2529              		.loc 11 955 3
 2530 000a 7B68     		ldr	r3, [r7, #4]
 2531 000c 5A69     		ldr	r2, [r3, #20]
 2532 000e 3B68     		ldr	r3, [r7]
 2533 0010 5A40     		eors	r2, r2, r3
 2534 0012 7B68     		ldr	r3, [r7, #4]
 2535 0014 5A61     		str	r2, [r3, #20]
 956:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 2536              		.loc 11 956 1
 2537 0016 00BF     		nop
 2538 0018 0C37     		adds	r7, r7, #12
 2539              	.LCFI197:
 2540              		.cfi_def_cfa_offset 4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 528


 2541 001a BD46     		mov	sp, r7
 2542              	.LCFI198:
 2543              		.cfi_def_cfa_register 13
 2544              		@ sp needed
 2545 001c 5DF8047B 		ldr	r7, [sp], #4
 2546              	.LCFI199:
 2547              		.cfi_restore 7
 2548              		.cfi_def_cfa_offset 0
 2549 0020 7047     		bx	lr
 2550              		.cfi_endproc
 2551              	.LFE1964:
 2553              		.section	.text.LPF_calc,"ax",%progbits
 2554              		.align	1
 2555              		.syntax unified
 2556              		.thumb
 2557              		.thumb_func
 2558              		.fpu fpv4-sp-d16
 2560              	LPF_calc:
 2561              	.LFB1965:
 2562              		.file 12 "Inc/digitalFilters.h"
   1:Inc/digitalFilters.h **** /**
   2:Inc/digitalFilters.h ****  * Digital 1-st order filters 
   3:Inc/digitalFilters.h ****  * if f >> f_cut: Amp = sqrt(1 + w^2*Tf^2). In f_cut Amp = -3db = 0.70794578
   4:Inc/digitalFilters.h ****  * Phase = -arctg(w*T). In f_cut, Phase = 45deg = PI/4 = 0.78539816
   5:Inc/digitalFilters.h ****  * for LPF: T = Ts / (Tf + Ts), Ts - sample time, Tf - filter time constant
   6:Inc/digitalFilters.h ****  * for HPF: T = Tf/(Tf + Ts)
   7:Inc/digitalFilters.h ****  * 
   8:Inc/digitalFilters.h ****  * cast example:
   9:Inc/digitalFilters.h ****  * Init: lpf1.T = T_S / (1.0f / (M_2PI * F_CUT) + T_S);
  10:Inc/digitalFilters.h ****  * Update: lpf1.in = adcData;
  11:Inc/digitalFilters.h ****  *  	   LPF_calc(&lpf1);
  12:Inc/digitalFilters.h ****  *		   filteredData = lpf1.out;
  13:Inc/digitalFilters.h ****  */
  14:Inc/digitalFilters.h **** #ifndef __DIGITALFILTERS_H__
  15:Inc/digitalFilters.h **** #define __DIGITALFILTERS_H__
  16:Inc/digitalFilters.h **** 
  17:Inc/digitalFilters.h **** 
  18:Inc/digitalFilters.h **** struct filterData_s
  19:Inc/digitalFilters.h **** {
  20:Inc/digitalFilters.h **** 	float in;
  21:Inc/digitalFilters.h **** 	float inPr;
  22:Inc/digitalFilters.h **** 	float out;
  23:Inc/digitalFilters.h **** 	float T; 
  24:Inc/digitalFilters.h **** };
  25:Inc/digitalFilters.h **** typedef volatile struct filterData_s filterData_t;
  26:Inc/digitalFilters.h **** 
  27:Inc/digitalFilters.h **** #define FILTER_DEFAULTS \
  28:Inc/digitalFilters.h **** 	{                   \
  29:Inc/digitalFilters.h **** 		0.0f, 1e-20f, 0.0f, 0.0f     \
  30:Inc/digitalFilters.h **** 	}
  31:Inc/digitalFilters.h **** 
  32:Inc/digitalFilters.h **** static inline void LPF_calc(filterData_t *p)
  33:Inc/digitalFilters.h **** {
 2563              		.loc 12 33 1
 2564              		.cfi_startproc
 2565              		@ args = 0, pretend = 0, frame = 8
 2566              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 529


 2567              		@ link register save eliminated.
 2568 0000 80B4     		push	{r7}
 2569              	.LCFI200:
 2570              		.cfi_def_cfa_offset 4
 2571              		.cfi_offset 7, -4
 2572 0002 83B0     		sub	sp, sp, #12
 2573              	.LCFI201:
 2574              		.cfi_def_cfa_offset 16
 2575 0004 00AF     		add	r7, sp, #0
 2576              	.LCFI202:
 2577              		.cfi_def_cfa_register 7
 2578 0006 7860     		str	r0, [r7, #4]
  34:Inc/digitalFilters.h **** 	p->out = (p->T * (p->in - p->out)) + p->out;
 2579              		.loc 12 34 13
 2580 0008 7B68     		ldr	r3, [r7, #4]
 2581 000a 93ED037A 		vldr.32	s14, [r3, #12]
 2582              		.loc 12 34 21
 2583 000e 7B68     		ldr	r3, [r7, #4]
 2584 0010 D3ED006A 		vldr.32	s13, [r3]
 2585              		.loc 12 34 29
 2586 0014 7B68     		ldr	r3, [r7, #4]
 2587 0016 D3ED027A 		vldr.32	s15, [r3, #8]
 2588              		.loc 12 34 26
 2589 001a 76EEE77A 		vsub.f32	s15, s13, s15
 2590              		.loc 12 34 17
 2591 001e 27EE277A 		vmul.f32	s14, s14, s15
 2592              		.loc 12 34 40
 2593 0022 7B68     		ldr	r3, [r7, #4]
 2594 0024 D3ED027A 		vldr.32	s15, [r3, #8]
 2595              		.loc 12 34 37
 2596 0028 77EE277A 		vadd.f32	s15, s14, s15
 2597              		.loc 12 34 9
 2598 002c 7B68     		ldr	r3, [r7, #4]
 2599 002e C3ED027A 		vstr.32	s15, [r3, #8]
  35:Inc/digitalFilters.h **** }
 2600              		.loc 12 35 1
 2601 0032 00BF     		nop
 2602 0034 0C37     		adds	r7, r7, #12
 2603              	.LCFI203:
 2604              		.cfi_def_cfa_offset 4
 2605 0036 BD46     		mov	sp, r7
 2606              	.LCFI204:
 2607              		.cfi_def_cfa_register 13
 2608              		@ sp needed
 2609 0038 5DF8047B 		ldr	r7, [sp], #4
 2610              	.LCFI205:
 2611              		.cfi_restore 7
 2612              		.cfi_def_cfa_offset 0
 2613 003c 7047     		bx	lr
 2614              		.cfi_endproc
 2615              	.LFE1965:
 2617              		.section	.text.HPF_calc,"ax",%progbits
 2618              		.align	1
 2619              		.syntax unified
 2620              		.thumb
 2621              		.thumb_func
 2622              		.fpu fpv4-sp-d16
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 530


 2624              	HPF_calc:
 2625              	.LFB1966:
  36:Inc/digitalFilters.h **** 
  37:Inc/digitalFilters.h **** static inline void HPF_calc(filterData_t *p)
  38:Inc/digitalFilters.h **** {
 2626              		.loc 12 38 1
 2627              		.cfi_startproc
 2628              		@ args = 0, pretend = 0, frame = 8
 2629              		@ frame_needed = 1, uses_anonymous_args = 0
 2630              		@ link register save eliminated.
 2631 0000 80B4     		push	{r7}
 2632              	.LCFI206:
 2633              		.cfi_def_cfa_offset 4
 2634              		.cfi_offset 7, -4
 2635 0002 83B0     		sub	sp, sp, #12
 2636              	.LCFI207:
 2637              		.cfi_def_cfa_offset 16
 2638 0004 00AF     		add	r7, sp, #0
 2639              	.LCFI208:
 2640              		.cfi_def_cfa_register 7
 2641 0006 7860     		str	r0, [r7, #4]
  39:Inc/digitalFilters.h **** 	p->out = p->T * (p->out + (p->in - p->inPr));
 2642              		.loc 12 39 12
 2643 0008 7B68     		ldr	r3, [r7, #4]
 2644 000a 93ED037A 		vldr.32	s14, [r3, #12]
 2645              		.loc 12 39 20
 2646 000e 7B68     		ldr	r3, [r7, #4]
 2647 0010 D3ED026A 		vldr.32	s13, [r3, #8]
 2648              		.loc 12 39 30
 2649 0014 7B68     		ldr	r3, [r7, #4]
 2650 0016 93ED006A 		vldr.32	s12, [r3]
 2651              		.loc 12 39 38
 2652 001a 7B68     		ldr	r3, [r7, #4]
 2653 001c D3ED017A 		vldr.32	s15, [r3, #4]
 2654              		.loc 12 39 35
 2655 0020 76EE677A 		vsub.f32	s15, s12, s15
 2656              		.loc 12 39 26
 2657 0024 76EEA77A 		vadd.f32	s15, s13, s15
 2658              		.loc 12 39 16
 2659 0028 67EE277A 		vmul.f32	s15, s14, s15
 2660              		.loc 12 39 9
 2661 002c 7B68     		ldr	r3, [r7, #4]
 2662 002e C3ED027A 		vstr.32	s15, [r3, #8]
  40:Inc/digitalFilters.h **** 	p->inPr = p->in;
 2663              		.loc 12 40 13
 2664 0032 7B68     		ldr	r3, [r7, #4]
 2665 0034 1A68     		ldr	r2, [r3]	@ float
 2666              		.loc 12 40 10
 2667 0036 7B68     		ldr	r3, [r7, #4]
 2668 0038 5A60     		str	r2, [r3, #4]	@ float
  41:Inc/digitalFilters.h **** }
 2669              		.loc 12 41 1
 2670 003a 00BF     		nop
 2671 003c 0C37     		adds	r7, r7, #12
 2672              	.LCFI209:
 2673              		.cfi_def_cfa_offset 4
 2674 003e BD46     		mov	sp, r7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 531


 2675              	.LCFI210:
 2676              		.cfi_def_cfa_register 13
 2677              		@ sp needed
 2678 0040 5DF8047B 		ldr	r7, [sp], #4
 2679              	.LCFI211:
 2680              		.cfi_restore 7
 2681              		.cfi_def_cfa_offset 0
 2682 0044 7047     		bx	lr
 2683              		.cfi_endproc
 2684              	.LFE1966:
 2686              		.section	.text.utSinPU,"ax",%progbits
 2687              		.align	1
 2688              		.syntax unified
 2689              		.thumb
 2690              		.thumb_func
 2691              		.fpu fpv4-sp-d16
 2693              	utSinPU:
 2694              	.LFB1967:
 2695              		.file 13 "Inc/utils.h"
   1:Inc/utils.h   **** /*
   2:Inc/utils.h   **** 	Copyright 2016 - 2019 Benjamin Vedder	benjamin@vedder.se
   3:Inc/utils.h   **** 
   4:Inc/utils.h   **** 	This file is part of the VESC firmware.
   5:Inc/utils.h   **** 
   6:Inc/utils.h   **** 	The VESC firmware is free software: you can redistribute it and/or modify
   7:Inc/utils.h   ****     it under the terms of the GNU General Public License as published by
   8:Inc/utils.h   ****     the Free Software Foundation, either version 3 of the License, or
   9:Inc/utils.h   ****     (at your option) any later version.
  10:Inc/utils.h   **** 
  11:Inc/utils.h   ****     The VESC firmware is distributed in the hope that it will be useful,
  12:Inc/utils.h   ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:Inc/utils.h   ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:Inc/utils.h   ****     GNU General Public License for more details.
  15:Inc/utils.h   **** 
  16:Inc/utils.h   ****     You should have received a copy of the GNU General Public License
  17:Inc/utils.h   ****     along with this program.  If not, see <http://www.gnu.org/licenses/>.
  18:Inc/utils.h   ****     */
  19:Inc/utils.h   **** 
  20:Inc/utils.h   **** #ifndef UTILS_H_
  21:Inc/utils.h   **** #define UTILS_H_
  22:Inc/utils.h   **** 
  23:Inc/utils.h   **** #include <stdbool.h>
  24:Inc/utils.h   **** #include <stdint.h>
  25:Inc/utils.h   **** #include <math.h>
  26:Inc/utils.h   **** 
  27:Inc/utils.h   **** float utSin(float angle); // tested - OK, ~111 cpuCycles
  28:Inc/utils.h   **** float utCos(float angle); // tested - OK, ~120 cpuCycles
  29:Inc/utils.h   **** 
  30:Inc/utils.h   **** void utils_step_towards(float *value, float goal, float step);
  31:Inc/utils.h   **** float utils_calc_ratio(float low, float high, float val);
  32:Inc/utils.h   **** void utils_norm_angle(float *angle);
  33:Inc/utils.h   **** void utils_norm_angle_rad(float *angle);
  34:Inc/utils.h   **** int utils_truncate_number(float *number, float min, float max);
  35:Inc/utils.h   **** int utils_truncate_number_int(int *number, int min, int max);
  36:Inc/utils.h   **** int utils_truncate_number_abs(float *number, float max);
  37:Inc/utils.h   **** float utils_map(float x, float in_min, float in_max, float out_min, float out_max);
  38:Inc/utils.h   **** int utils_map_int(int x, int in_min, int in_max, int out_min, int out_max);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 532


  39:Inc/utils.h   **** void utils_deadband(float *value, float tres, float max);
  40:Inc/utils.h   **** float utils_angle_difference(float angle1, float angle2);
  41:Inc/utils.h   **** float utils_angle_difference_rad(float angle1, float angle2);
  42:Inc/utils.h   **** float utils_avg_angles_rad_fast(float *angles, float *weights, int angles_num);
  43:Inc/utils.h   **** float utils_middle_of_3(float a, float b, float c);
  44:Inc/utils.h   **** int utils_middle_of_3_int(int a, int b, int c);
  45:Inc/utils.h   **** float utils_fast_inv_sqrt(float x);
  46:Inc/utils.h   **** float utils_fast_atan2(float y, float x);
  47:Inc/utils.h   **** bool utils_saturate_vector_2d(float *x, float *y, float max);
  48:Inc/utils.h   **** void utils_fast_sincos(float angle, float *sin, float *cos);
  49:Inc/utils.h   **** float utils_min_abs(float va, float vb);
  50:Inc/utils.h   **** float utils_max_abs(float va, float vb);
  51:Inc/utils.h   **** void utils_byte_to_binary(int x, char *b);
  52:Inc/utils.h   **** float utils_throttle_curve(float val, float curve_acc, float curve_brake, int mode);
  53:Inc/utils.h   **** uint32_t utils_crc32c(uint8_t *data, uint32_t len);
  54:Inc/utils.h   **** void utils_fft32_bin2(float *real_in, float *real, float *imag);
  55:Inc/utils.h   **** void utils_fft16_bin0(float *real_in, float *real, float *imag);
  56:Inc/utils.h   **** void utils_fft8_bin0(float *real_in, float *real, float *imag);
  57:Inc/utils.h   **** uint8_t utils_second_motor_id(void);
  58:Inc/utils.h   **** float utils_batt_liion_norm_v_to_capacity(float norm_v);
  59:Inc/utils.h   **** uint16_t utils_median_filter_uint16_run(uint16_t *buffer,
  60:Inc/utils.h   **** 										unsigned int *buffer_index, unsigned int filter_len, uint16_t sample);
  61:Inc/utils.h   **** 
  62:Inc/utils.h   **** // Return the sign of the argument. -1 if negative, 1 if zero or positive.
  63:Inc/utils.h   **** #define SIGN(x) ((x < 0) ? -1 : 1)
  64:Inc/utils.h   **** 
  65:Inc/utils.h   **** #define SAT(A, Pos, Neg) (((A) > (Pos)) ? (Pos) : (((A) < (Neg)) ? (Neg) : (A)))
  66:Inc/utils.h   **** #define ABS(x) ((x < 0.0f) ? x = -x : x)
  67:Inc/utils.h   **** 
  68:Inc/utils.h   **** // Squared
  69:Inc/utils.h   **** #define SQ(x) ((x) * (x))
  70:Inc/utils.h   **** 
  71:Inc/utils.h   **** // nan and infinity check for floats
  72:Inc/utils.h   **** #define UTILS_IS_INF(x) ((x) == (1.0 / 0.0) || (x) == (-1.0 / 0.0))
  73:Inc/utils.h   **** #define UTILS_IS_NAN(x) ((x) != (x))
  74:Inc/utils.h   **** #define UTILS_NAN_ZERO(x) (x = UTILS_IS_NAN(x) ? 0.0 : x)
  75:Inc/utils.h   **** 
  76:Inc/utils.h   **** /**
  77:Inc/utils.h   ****  * A simple low pass filter.
  78:Inc/utils.h   ****  *
  79:Inc/utils.h   ****  * @param value
  80:Inc/utils.h   ****  * The filtered value.
  81:Inc/utils.h   ****  *
  82:Inc/utils.h   ****  * @param sample
  83:Inc/utils.h   ****  * Next sample.
  84:Inc/utils.h   ****  *
  85:Inc/utils.h   ****  * @param filter_constant
  86:Inc/utils.h   ****  * Filter constant. Range 0.0 to 1.0, where 1.0 gives the unfiltered value.
  87:Inc/utils.h   ****  */
  88:Inc/utils.h   **** #define UTILS_LP_FAST(value, sample, filter_constant) (value -= (filter_constant) * ((value) - (sam
  89:Inc/utils.h   **** 
  90:Inc/utils.h   **** // Constants
  91:Inc/utils.h   **** #define ONE_BY_SQRT3 (0.57735026919f)
  92:Inc/utils.h   **** #define TWO_BY_SQRT3 (2.0f * 0.57735026919f)
  93:Inc/utils.h   **** #define SQRT3_BY_2 (0.86602540378f)
  94:Inc/utils.h   **** #define SQRT2 (1.414213562f)
  95:Inc/utils.h   **** #define COS_30_DEG (0.86602540378f)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 533


  96:Inc/utils.h   **** #define SIN_30_DEG (0.5f)
  97:Inc/utils.h   **** #define COS_MINUS_30_DEG (0.86602540378f)
  98:Inc/utils.h   **** #define SIN_MINUS_30_DEG (-0.5f)
  99:Inc/utils.h   **** #define RADS2RPM 9.54929658f
 100:Inc/utils.h   **** #define RPM2RADS (1.f / RADS2RPM)
 101:Inc/utils.h   **** 
 102:Inc/utils.h   **** #define MF_PI 3.14159265358979f
 103:Inc/utils.h   **** #define M_2PI MF_PI * 2.0f
 104:Inc/utils.h   **** #define M_PI2 MF_PI * 0.5f
 105:Inc/utils.h   **** #define M_PI4 MF_PI * 0.25f
 106:Inc/utils.h   **** #define M_PI3 MF_PI / 3.0f
 107:Inc/utils.h   **** 
 108:Inc/utils.h   **** #define _IQ(A) (int32_t)((A)*16777216.0f)
 109:Inc/utils.h   **** #define _IQmpy(A, B) (int32_t)(((int64_t)(A) * (B)) >> 24)
 110:Inc/utils.h   **** #define _IQtoF(A) ((float)(A) * (1.0f / 16777216.0f))
 111:Inc/utils.h   **** 
 112:Inc/utils.h   **** /** Fast fixed point sin()
 113:Inc/utils.h   ****  * ~12-bit, ~30 CPU cycles
 114:Inc/utils.h   ****  * A sine approximation via  a fourth-order cosine approx.
 115:Inc/utils.h   ****  * floatingPoint cast example: msin = _IQtoF(utSinAbs( _IQ(angle) ));
 116:Inc/utils.h   ****  * http://www.coranac.com/2009/07/sines/
 117:Inc/utils.h   ****  * */
 118:Inc/utils.h   **** 
 119:Inc/utils.h   **** static inline int32_t utSinPU(int32_t x)
 120:Inc/utils.h   **** {
 2696              		.loc 13 120 1
 2697              		.cfi_startproc
 2698              		@ args = 0, pretend = 0, frame = 16
 2699              		@ frame_needed = 1, uses_anonymous_args = 0
 2700              		@ link register save eliminated.
 2701 0000 80B4     		push	{r7}
 2702              	.LCFI212:
 2703              		.cfi_def_cfa_offset 4
 2704              		.cfi_offset 7, -4
 2705 0002 85B0     		sub	sp, sp, #20
 2706              	.LCFI213:
 2707              		.cfi_def_cfa_offset 24
 2708 0004 00AF     		add	r7, sp, #0
 2709              	.LCFI214:
 2710              		.cfi_def_cfa_register 7
 2711 0006 7860     		str	r0, [r7, #4]
 121:Inc/utils.h   **** 	int32_t c, y;
 122:Inc/utils.h   **** 	static const int32_t qN = 13, qA = 12, B = 19900, C = 3516;
 123:Inc/utils.h   **** 	x = x >> 9;			//from 8.24
 2712              		.loc 13 123 4
 2713 0008 7B68     		ldr	r3, [r7, #4]
 2714 000a 5B12     		asrs	r3, r3, #9
 2715 000c 7B60     		str	r3, [r7, #4]
 124:Inc/utils.h   **** 	c = x << (30 - qN); // Semi-circle info into carry.
 2716              		.loc 13 124 15
 2717 000e 284B     		ldr	r3, .L118
 2718 0010 1B68     		ldr	r3, [r3]
 2719 0012 C3F11E03 		rsb	r3, r3, #30
 2720              		.loc 13 124 4
 2721 0016 7A68     		ldr	r2, [r7, #4]
 2722 0018 02FA03F3 		lsl	r3, r2, r3
 2723 001c FB60     		str	r3, [r7, #12]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 534


 125:Inc/utils.h   **** 	x -= 1 << qN;		// sine -> cosine calc
 2724              		.loc 13 125 9
 2725 001e 244B     		ldr	r3, .L118
 2726 0020 1B68     		ldr	r3, [r3]
 2727 0022 0122     		movs	r2, #1
 2728 0024 02FA03F3 		lsl	r3, r2, r3
 2729              		.loc 13 125 4
 2730 0028 7A68     		ldr	r2, [r7, #4]
 2731 002a D31A     		subs	r3, r2, r3
 2732 002c 7B60     		str	r3, [r7, #4]
 126:Inc/utils.h   **** 
 127:Inc/utils.h   **** 	x = x << (31 - qN);			// Mask with PI
 2733              		.loc 13 127 15
 2734 002e 204B     		ldr	r3, .L118
 2735 0030 1B68     		ldr	r3, [r3]
 2736 0032 C3F11F03 		rsb	r3, r3, #31
 2737              		.loc 13 127 4
 2738 0036 7A68     		ldr	r2, [r7, #4]
 2739 0038 02FA03F3 		lsl	r3, r2, r3
 2740 003c 7B60     		str	r3, [r7, #4]
 128:Inc/utils.h   **** 	x = x >> (31 - qN);			// Note: SIGNED shift! (to qN)
 2741              		.loc 13 128 15
 2742 003e 1C4B     		ldr	r3, .L118
 2743 0040 1B68     		ldr	r3, [r3]
 2744 0042 C3F11F03 		rsb	r3, r3, #31
 2745              		.loc 13 128 4
 2746 0046 7A68     		ldr	r2, [r7, #4]
 2747 0048 42FA03F3 		asr	r3, r2, r3
 2748 004c 7B60     		str	r3, [r7, #4]
 129:Inc/utils.h   **** 	x = x * x >> (2 * qN - 14); // x=x^2 To Q14
 2749              		.loc 13 129 8
 2750 004e 7B68     		ldr	r3, [r7, #4]
 2751 0050 7A68     		ldr	r2, [r7, #4]
 2752 0052 02FB03F2 		mul	r2, r2, r3
 2753              		.loc 13 129 23
 2754 0056 164B     		ldr	r3, .L118
 2755 0058 1B68     		ldr	r3, [r3]
 2756 005a 073B     		subs	r3, r3, #7
 2757 005c 5B00     		lsls	r3, r3, #1
 2758              		.loc 13 129 4
 2759 005e 42FA03F3 		asr	r3, r2, r3
 2760 0062 7B60     		str	r3, [r7, #4]
 130:Inc/utils.h   **** 
 131:Inc/utils.h   **** 	y = B - (x * C >> 14);		   // B - x^2*C
 2761              		.loc 13 131 8
 2762 0064 134B     		ldr	r3, .L118+4
 2763 0066 1A68     		ldr	r2, [r3]
 2764              		.loc 13 131 13
 2765 0068 134B     		ldr	r3, .L118+8
 2766 006a 1B68     		ldr	r3, [r3]
 2767 006c 7968     		ldr	r1, [r7, #4]
 2768 006e 01FB03F3 		mul	r3, r1, r3
 2769              		.loc 13 131 17
 2770 0072 9B13     		asrs	r3, r3, #14
 2771              		.loc 13 131 4
 2772 0074 D31A     		subs	r3, r2, r3
 2773 0076 BB60     		str	r3, [r7, #8]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 535


 132:Inc/utils.h   **** 	y = (1 << qA) - (x * y >> 16); // A - x^2*(B-x^2*C)
 2774              		.loc 13 132 9
 2775 0078 104B     		ldr	r3, .L118+12
 2776 007a 1B68     		ldr	r3, [r3]
 2777 007c 0122     		movs	r2, #1
 2778 007e 9A40     		lsls	r2, r2, r3
 2779              		.loc 13 132 21
 2780 0080 7B68     		ldr	r3, [r7, #4]
 2781 0082 B968     		ldr	r1, [r7, #8]
 2782 0084 01FB03F3 		mul	r3, r1, r3
 2783              		.loc 13 132 25
 2784 0088 1B14     		asrs	r3, r3, #16
 2785              		.loc 13 132 4
 2786 008a D31A     		subs	r3, r2, r3
 2787 008c BB60     		str	r3, [r7, #8]
 133:Inc/utils.h   **** 	y = y << 12;				   // to 8.24
 2788              		.loc 13 133 4
 2789 008e BB68     		ldr	r3, [r7, #8]
 2790 0090 1B03     		lsls	r3, r3, #12
 2791 0092 BB60     		str	r3, [r7, #8]
 134:Inc/utils.h   **** 	return c >= 0 ? y : -y;
 2792              		.loc 13 134 20
 2793 0094 FB68     		ldr	r3, [r7, #12]
 2794 0096 002B     		cmp	r3, #0
 2795 0098 02DA     		bge	.L115
 2796              		.loc 13 134 20 is_stmt 0 discriminator 1
 2797 009a BB68     		ldr	r3, [r7, #8]
 2798 009c 5B42     		rsbs	r3, r3, #0
 2799 009e 00E0     		b	.L117
 2800              	.L115:
 2801              		.loc 13 134 20 discriminator 2
 2802 00a0 BB68     		ldr	r3, [r7, #8]
 2803              	.L117:
 135:Inc/utils.h   **** }
 2804              		.loc 13 135 1 is_stmt 1 discriminator 5
 2805 00a2 1846     		mov	r0, r3
 2806 00a4 1437     		adds	r7, r7, #20
 2807              	.LCFI215:
 2808              		.cfi_def_cfa_offset 4
 2809 00a6 BD46     		mov	sp, r7
 2810              	.LCFI216:
 2811              		.cfi_def_cfa_register 13
 2812              		@ sp needed
 2813 00a8 5DF8047B 		ldr	r7, [sp], #4
 2814              	.LCFI217:
 2815              		.cfi_restore 7
 2816              		.cfi_def_cfa_offset 0
 2817 00ac 7047     		bx	lr
 2818              	.L119:
 2819 00ae 00BF     		.align	2
 2820              	.L118:
 2821 00b0 00000000 		.word	qN.15481
 2822 00b4 00000000 		.word	B.15483
 2823 00b8 00000000 		.word	C.15484
 2824 00bc 00000000 		.word	qA.15482
 2825              		.cfi_endproc
 2826              	.LFE1967:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 536


 2828              		.section	.text.utSinAbs,"ax",%progbits
 2829              		.align	1
 2830              		.syntax unified
 2831              		.thumb
 2832              		.thumb_func
 2833              		.fpu fpv4-sp-d16
 2835              	utSinAbs:
 2836              	.LFB1969:
 136:Inc/utils.h   **** static inline int32_t utCosPU(int32_t inAngle)
 137:Inc/utils.h   **** {
 138:Inc/utils.h   **** 	return utSinPU(inAngle + _IQ(0.25));
 139:Inc/utils.h   **** }
 140:Inc/utils.h   **** 
 141:Inc/utils.h   **** static inline int32_t utSinAbs(int32_t x)
 142:Inc/utils.h   **** {
 2837              		.loc 13 142 1
 2838              		.cfi_startproc
 2839              		@ args = 0, pretend = 0, frame = 8
 2840              		@ frame_needed = 1, uses_anonymous_args = 0
 2841 0000 90B5     		push	{r4, r7, lr}
 2842              	.LCFI218:
 2843              		.cfi_def_cfa_offset 12
 2844              		.cfi_offset 4, -12
 2845              		.cfi_offset 7, -8
 2846              		.cfi_offset 14, -4
 2847 0002 83B0     		sub	sp, sp, #12
 2848              	.LCFI219:
 2849              		.cfi_def_cfa_offset 24
 2850 0004 00AF     		add	r7, sp, #0
 2851              	.LCFI220:
 2852              		.cfi_def_cfa_register 7
 2853 0006 7860     		str	r0, [r7, #4]
 143:Inc/utils.h   **** 	x = _IQmpy(x, _IQ(0.15915494309189533576f));
 2854              		.loc 13 143 6
 2855 0008 7B68     		ldr	r3, [r7, #4]
 2856 000a 4FEAE374 		asr	r4, r3, #31
 2857 000e 0F4A     		ldr	r2, .L122
 2858 0010 02FB04F1 		mul	r1, r2, r4
 2859 0014 0022     		movs	r2, #0
 2860 0016 02FB03F2 		mul	r2, r2, r3
 2861 001a 0A44     		add	r2, r2, r1
 2862 001c 0B49     		ldr	r1, .L122
 2863 001e A3FB0134 		umull	r3, r4, r3, r1
 2864 0022 2244     		add	r2, r2, r4
 2865 0024 1446     		mov	r4, r2
 2866 0026 4FF00001 		mov	r1, #0
 2867 002a 4FF00002 		mov	r2, #0
 2868 002e 190E     		lsrs	r1, r3, #24
 2869 0030 41EA0421 		orr	r1, r1, r4, lsl #8
 2870 0034 2216     		asrs	r2, r4, #24
 2871              		.loc 13 143 4
 2872 0036 0B46     		mov	r3, r1
 2873 0038 7B60     		str	r3, [r7, #4]
 144:Inc/utils.h   **** 	return utSinPU(x);
 2874              		.loc 13 144 9
 2875 003a 7868     		ldr	r0, [r7, #4]
 2876 003c FFF7FEFF 		bl	utSinPU
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 537


 2877 0040 0346     		mov	r3, r0
 145:Inc/utils.h   **** }
 2878              		.loc 13 145 1
 2879 0042 1846     		mov	r0, r3
 2880 0044 0C37     		adds	r7, r7, #12
 2881              	.LCFI221:
 2882              		.cfi_def_cfa_offset 12
 2883 0046 BD46     		mov	sp, r7
 2884              	.LCFI222:
 2885              		.cfi_def_cfa_register 13
 2886              		@ sp needed
 2887 0048 90BD     		pop	{r4, r7, pc}
 2888              	.L123:
 2889 004a 00BF     		.align	2
 2890              	.L122:
 2891 004c 60BE2800 		.word	2670176
 2892              		.cfi_endproc
 2893              	.LFE1969:
 2895              		.section	.text.utCosAbs,"ax",%progbits
 2896              		.align	1
 2897              		.syntax unified
 2898              		.thumb
 2899              		.thumb_func
 2900              		.fpu fpv4-sp-d16
 2902              	utCosAbs:
 2903              	.LFB1970:
 146:Inc/utils.h   **** 
 147:Inc/utils.h   **** static inline int32_t utCosAbs(int32_t x)
 148:Inc/utils.h   **** {
 2904              		.loc 13 148 1
 2905              		.cfi_startproc
 2906              		@ args = 0, pretend = 0, frame = 8
 2907              		@ frame_needed = 1, uses_anonymous_args = 0
 2908 0000 90B5     		push	{r4, r7, lr}
 2909              	.LCFI223:
 2910              		.cfi_def_cfa_offset 12
 2911              		.cfi_offset 4, -12
 2912              		.cfi_offset 7, -8
 2913              		.cfi_offset 14, -4
 2914 0002 83B0     		sub	sp, sp, #12
 2915              	.LCFI224:
 2916              		.cfi_def_cfa_offset 24
 2917 0004 00AF     		add	r7, sp, #0
 2918              	.LCFI225:
 2919              		.cfi_def_cfa_register 7
 2920 0006 7860     		str	r0, [r7, #4]
 149:Inc/utils.h   **** 	x = _IQmpy(x, _IQ(0.15915494309189533576f));
 2921              		.loc 13 149 6
 2922 0008 7B68     		ldr	r3, [r7, #4]
 2923 000a 4FEAE374 		asr	r4, r3, #31
 2924 000e 104A     		ldr	r2, .L126
 2925 0010 02FB04F1 		mul	r1, r2, r4
 2926 0014 0022     		movs	r2, #0
 2927 0016 02FB03F2 		mul	r2, r2, r3
 2928 001a 0A44     		add	r2, r2, r1
 2929 001c 0C49     		ldr	r1, .L126
 2930 001e A3FB0134 		umull	r3, r4, r3, r1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 538


 2931 0022 2244     		add	r2, r2, r4
 2932 0024 1446     		mov	r4, r2
 2933 0026 4FF00001 		mov	r1, #0
 2934 002a 4FF00002 		mov	r2, #0
 2935 002e 190E     		lsrs	r1, r3, #24
 2936 0030 41EA0421 		orr	r1, r1, r4, lsl #8
 2937 0034 2216     		asrs	r2, r4, #24
 2938              		.loc 13 149 4
 2939 0036 0B46     		mov	r3, r1
 2940 0038 7B60     		str	r3, [r7, #4]
 150:Inc/utils.h   **** 	return utSinPU(x + _IQ(0.25f));
 2941              		.loc 13 150 9
 2942 003a 7B68     		ldr	r3, [r7, #4]
 2943 003c 03F58003 		add	r3, r3, #4194304
 2944 0040 1846     		mov	r0, r3
 2945 0042 FFF7FEFF 		bl	utSinPU
 2946 0046 0346     		mov	r3, r0
 151:Inc/utils.h   **** }
 2947              		.loc 13 151 1
 2948 0048 1846     		mov	r0, r3
 2949 004a 0C37     		adds	r7, r7, #12
 2950              	.LCFI226:
 2951              		.cfi_def_cfa_offset 12
 2952 004c BD46     		mov	sp, r7
 2953              	.LCFI227:
 2954              		.cfi_def_cfa_register 13
 2955              		@ sp needed
 2956 004e 90BD     		pop	{r4, r7, pc}
 2957              	.L127:
 2958              		.align	2
 2959              	.L126:
 2960 0050 60BE2800 		.word	2670176
 2961              		.cfi_endproc
 2962              	.LFE1970:
 2964              		.section	.text.ModelBLDC_Init,"ax",%progbits
 2965              		.align	1
 2966              		.syntax unified
 2967              		.thumb
 2968              		.thumb_func
 2969              		.fpu fpv4-sp-d16
 2971              	ModelBLDC_Init:
 2972              	.LFB1972:
 2973              		.file 14 "Inc/model_bldc.h"
   1:Inc/model_bldc.h **** #ifndef MODEL_BLDC_H
   2:Inc/model_bldc.h **** #define MODEL_BLDC_H
   3:Inc/model_bldc.h **** 
   4:Inc/model_bldc.h **** #define MOTOR_MODEL_PI 3.1415926f
   5:Inc/model_bldc.h **** #define MODEL_INV_2PI 0.15915494f
   6:Inc/model_bldc.h **** #define SQRT3_DIV2 0.8660254f
   7:Inc/model_bldc.h **** #define _2DIV_SQRT3 1.154700538f
   8:Inc/model_bldc.h **** #define _1DIV_SQRT3 0.577350269f
   9:Inc/model_bldc.h **** #define SQRT3 1.7320508f
  10:Inc/model_bldc.h **** /*******************************************************************
  11:Inc/model_bldc.h ****  * Motor/Drive parameters
  12:Inc/model_bldc.h ****  * ****************************************************************/
  13:Inc/model_bldc.h **** #define T_SAMPLING 1.0f / 20000.0f // F_PWM = F_MAIN_LOOP = 20kHz
  14:Inc/model_bldc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 539


  15:Inc/model_bldc.h **** #define BLDC_PARAM_RS 1.46f	   // Ohm, stator resistance
  16:Inc/model_bldc.h **** #define BLDC_PARAM_LSD 0.0051f//0.021033f  // H, stator inductance
  17:Inc/model_bldc.h **** #define BLDC_PARAM_LSQ 0.0059f//0.021033f  // H, stator inductance
  18:Inc/model_bldc.h **** #define BLDC_PARAM_PP 1.0f		   // rotor pole pairs
  19:Inc/model_bldc.h **** #define BLDC_PARAM_J 0.000003f	   // kg*m^2, rotor inertia 83.67kv
  20:Inc/model_bldc.h **** #define BLDC_PARAM_FLUX 0.08435f //0.0843521f // Wb. lambda = 60 / (sqrt(3) * pi * kv * poles), m->
  21:Inc/model_bldc.h **** 
  22:Inc/model_bldc.h **** #define BLDC_PARAM_VDC 24.0f
  23:Inc/model_bldc.h **** /******************************************************************/
  24:Inc/model_bldc.h **** struct modelBLDC_s
  25:Inc/model_bldc.h **** {
  26:Inc/model_bldc.h **** 	float ua, ub, uc;					//!<  
  27:Inc/model_bldc.h **** 	float fia, fib, fic, fiav;			//!<  
  28:Inc/model_bldc.h **** 	float cmpr0, cmpr1, cmpr2;			//!<   "0.0 - 1.0"
  29:Inc/model_bldc.h **** 	float isa, isb, isd, isq;			//!<     , 
  30:Inc/model_bldc.h **** 	float usa, usb, usd, usq;			//!<    
  31:Inc/model_bldc.h **** 	float udc;							//!<  
  32:Inc/model_bldc.h **** 	float omega, omega_rpm, torque;		//!<  ( ), 
  33:Inc/model_bldc.h **** 	float j;							//!<     
  34:Inc/model_bldc.h **** 	float MechLoss;						//!<  
  35:Inc/model_bldc.h **** 	float pp;							//!<   
  36:Inc/model_bldc.h **** 	float tetaR;						//!<   , 
  37:Inc/model_bldc.h **** 	float tetaRM;						//!<   , 
  38:Inc/model_bldc.h **** 	float cosTetaR, sinTetaR;			//!< cos  sin   
  39:Inc/model_bldc.h **** 	float ls, lsd, lsq;					//!<  - , , 
  40:Inc/model_bldc.h **** 	float rs;							//!<    
  41:Inc/model_bldc.h **** 	float psd, psq;						//!<      
  42:Inc/model_bldc.h **** 	float ppsd, ppsq;					//!<    
  43:Inc/model_bldc.h **** 	float dpsd, dpsq;					//!<    
  44:Inc/model_bldc.h **** 	float t, t2;						//!<  ,   
  45:Inc/model_bldc.h **** 	float m;							//!<    
  46:Inc/model_bldc.h **** 	float _1_lsd, _1_lsq;				//!<   lsd, lsq
  47:Inc/model_bldc.h **** 	float isPhaseA, isPhaseB, isPhaseC; //!<   A,B,C
  48:Inc/model_bldc.h **** 	float power;						//!<   
  49:Inc/model_bldc.h **** 	float load;							//!<  
  50:Inc/model_bldc.h **** 	float loadTmp;						//!<    
  51:Inc/model_bldc.h **** };
  52:Inc/model_bldc.h **** 
  53:Inc/model_bldc.h **** typedef volatile struct modelBLDC_s modelBLDC_t;
  54:Inc/model_bldc.h **** 
  55:Inc/model_bldc.h **** static inline void ModelBLDC_Init(modelBLDC_t *p)
  56:Inc/model_bldc.h **** {
 2974              		.loc 14 56 1
 2975              		.cfi_startproc
 2976              		@ args = 0, pretend = 0, frame = 8
 2977              		@ frame_needed = 1, uses_anonymous_args = 0
 2978              		@ link register save eliminated.
 2979 0000 80B4     		push	{r7}
 2980              	.LCFI228:
 2981              		.cfi_def_cfa_offset 4
 2982              		.cfi_offset 7, -4
 2983 0002 83B0     		sub	sp, sp, #12
 2984              	.LCFI229:
 2985              		.cfi_def_cfa_offset 16
 2986 0004 00AF     		add	r7, sp, #0
 2987              	.LCFI230:
 2988              		.cfi_def_cfa_register 7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 540


 2989 0006 7860     		str	r0, [r7, #4]
  57:Inc/model_bldc.h **** 	//   (   10
  58:Inc/model_bldc.h **** 	p->t = T_SAMPLING;
 2990              		.loc 14 58 7
 2991 0008 7B68     		ldr	r3, [r7, #4]
 2992 000a 304A     		ldr	r2, .L129
 2993 000c C3F89C20 		str	r2, [r3, #156]	@ float
  59:Inc/model_bldc.h **** 	p->t2 = p->t / 2.0f; //  
 2994              		.loc 14 59 11
 2995 0010 7B68     		ldr	r3, [r7, #4]
 2996 0012 93ED277A 		vldr.32	s14, [r3, #156]
 2997              		.loc 14 59 15
 2998 0016 F0EE006A 		vmov.f32	s13, #2.0e+0
 2999 001a C7EE267A 		vdiv.f32	s15, s14, s13
 3000              		.loc 14 59 8
 3001 001e 7B68     		ldr	r3, [r7, #4]
 3002 0020 C3ED287A 		vstr.32	s15, [r3, #160]
  60:Inc/model_bldc.h **** 
  61:Inc/model_bldc.h **** 	p->udc = BLDC_PARAM_VDC;
 3003              		.loc 14 61 9
 3004 0024 7B68     		ldr	r3, [r7, #4]
 3005 0026 2A4A     		ldr	r2, .L129+4
 3006 0028 9A64     		str	r2, [r3, #72]	@ float
  62:Inc/model_bldc.h **** 
  63:Inc/model_bldc.h **** 	//   
  64:Inc/model_bldc.h **** 	p->rs = BLDC_PARAM_RS;				// , 
 3007              		.loc 14 64 8
 3008 002a 7B68     		ldr	r3, [r7, #4]
 3009 002c 294A     		ldr	r2, .L129+8
 3010 002e C3F88020 		str	r2, [r3, #128]	@ float
  65:Inc/model_bldc.h **** 	p->lsd = BLDC_PARAM_LSD;				// , 
 3011              		.loc 14 65 9
 3012 0032 7B68     		ldr	r3, [r7, #4]
 3013 0034 284A     		ldr	r2, .L129+12
 3014 0036 9A67     		str	r2, [r3, #120]	@ float
  66:Inc/model_bldc.h **** 	p->lsq = BLDC_PARAM_LSQ;				// , 
 3015              		.loc 14 66 9
 3016 0038 7B68     		ldr	r3, [r7, #4]
 3017 003a 284A     		ldr	r2, .L129+16
 3018 003c DA67     		str	r2, [r3, #124]	@ float
  67:Inc/model_bldc.h **** 	p->pp = BLDC_PARAM_PP;				//  
 3019              		.loc 14 67 8
 3020 003e 7B68     		ldr	r3, [r7, #4]
 3021 0040 4FF07E52 		mov	r2, #1065353216
 3022 0044 1A66     		str	r2, [r3, #96]	@ float
  68:Inc/model_bldc.h **** 	p->j = BLDC_PARAM_J;				//  *^2
 3023              		.loc 14 68 7
 3024 0046 7B68     		ldr	r3, [r7, #4]
 3025 0048 254A     		ldr	r2, .L129+20
 3026 004a 9A65     		str	r2, [r3, #88]	@ float
  69:Inc/model_bldc.h **** 	p->m = BLDC_PARAM_FLUX;				//    
 3027              		.loc 14 69 7
 3028 004c 7B68     		ldr	r3, [r7, #4]
 3029 004e 254A     		ldr	r2, .L129+24
 3030 0050 C3F8A420 		str	r2, [r3, #164]	@ float
  70:Inc/model_bldc.h **** 	p->MechLoss = BLDC_PARAM_J * 10.0f; // 
 3031              		.loc 14 70 14
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 541


 3032 0054 7B68     		ldr	r3, [r7, #4]
 3033 0056 244A     		ldr	r2, .L129+28
 3034 0058 DA65     		str	r2, [r3, #92]	@ float
  71:Inc/model_bldc.h **** 	//     , 
  72:Inc/model_bldc.h **** 
  73:Inc/model_bldc.h **** 	p->_1_lsd = 1.0f / (p->lsd); // 
 3035              		.loc 14 73 23
 3036 005a 7B68     		ldr	r3, [r7, #4]
 3037 005c 93ED1E7A 		vldr.32	s14, [r3, #120]
 3038              		.loc 14 73 19
 3039 0060 F7EE006A 		vmov.f32	s13, #1.0e+0
 3040 0064 C6EE877A 		vdiv.f32	s15, s13, s14
 3041              		.loc 14 73 12
 3042 0068 7B68     		ldr	r3, [r7, #4]
 3043 006a C3ED2A7A 		vstr.32	s15, [r3, #168]
  74:Inc/model_bldc.h **** 	p->_1_lsq = 1.0f / (p->lsq); // 
 3044              		.loc 14 74 23
 3045 006e 7B68     		ldr	r3, [r7, #4]
 3046 0070 93ED1F7A 		vldr.32	s14, [r3, #124]
 3047              		.loc 14 74 19
 3048 0074 F7EE006A 		vmov.f32	s13, #1.0e+0
 3049 0078 C6EE877A 		vdiv.f32	s15, s13, s14
 3050              		.loc 14 74 12
 3051 007c 7B68     		ldr	r3, [r7, #4]
 3052 007e C3ED2B7A 		vstr.32	s15, [r3, #172]
  75:Inc/model_bldc.h **** 
  76:Inc/model_bldc.h **** 	p->psd = p->m; //    d,q
 3053              		.loc 14 76 12
 3054 0082 7B68     		ldr	r3, [r7, #4]
 3055 0084 D3F8A420 		ldr	r2, [r3, #164]	@ float
 3056              		.loc 14 76 9
 3057 0088 7B68     		ldr	r3, [r7, #4]
 3058 008a C3F88420 		str	r2, [r3, #132]	@ float
  77:Inc/model_bldc.h **** 	p->psq = 0.0f;
 3059              		.loc 14 77 9
 3060 008e 7B68     		ldr	r3, [r7, #4]
 3061 0090 4FF00002 		mov	r2, #0
 3062 0094 C3F88820 		str	r2, [r3, #136]	@ float
  78:Inc/model_bldc.h **** 
  79:Inc/model_bldc.h **** 	//   
  80:Inc/model_bldc.h **** 	p->tetaR = 0.0f;  //   
 3063              		.loc 14 80 11
 3064 0098 7B68     		ldr	r3, [r7, #4]
 3065 009a 4FF00002 		mov	r2, #0
 3066 009e 5A66     		str	r2, [r3, #100]	@ float
  81:Inc/model_bldc.h **** 	p->tetaRM = 0.0f; //   
 3067              		.loc 14 81 12
 3068 00a0 7B68     		ldr	r3, [r7, #4]
 3069 00a2 4FF00002 		mov	r2, #0
 3070 00a6 9A66     		str	r2, [r3, #104]	@ float
  82:Inc/model_bldc.h **** 	p->omega = 0.0f;  //, /
 3071              		.loc 14 82 11
 3072 00a8 7B68     		ldr	r3, [r7, #4]
 3073 00aa 4FF00002 		mov	r2, #0
 3074 00ae DA64     		str	r2, [r3, #76]	@ float
  83:Inc/model_bldc.h **** 	p->isa = 0.0f;	  //    ,
 3075              		.loc 14 83 9
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 542


 3076 00b0 7B68     		ldr	r3, [r7, #4]
 3077 00b2 4FF00002 		mov	r2, #0
 3078 00b6 9A62     		str	r2, [r3, #40]	@ float
  84:Inc/model_bldc.h **** 	p->isb = 0.0f;
 3079              		.loc 14 84 9
 3080 00b8 7B68     		ldr	r3, [r7, #4]
 3081 00ba 4FF00002 		mov	r2, #0
 3082 00be DA62     		str	r2, [r3, #44]	@ float
  85:Inc/model_bldc.h **** }
 3083              		.loc 14 85 1
 3084 00c0 00BF     		nop
 3085 00c2 0C37     		adds	r7, r7, #12
 3086              	.LCFI231:
 3087              		.cfi_def_cfa_offset 4
 3088 00c4 BD46     		mov	sp, r7
 3089              	.LCFI232:
 3090              		.cfi_def_cfa_register 13
 3091              		@ sp needed
 3092 00c6 5DF8047B 		ldr	r7, [sp], #4
 3093              	.LCFI233:
 3094              		.cfi_restore 7
 3095              		.cfi_def_cfa_offset 0
 3096 00ca 7047     		bx	lr
 3097              	.L130:
 3098              		.align	2
 3099              	.L129:
 3100 00cc 17B75138 		.word	944879383
 3101 00d0 0000C041 		.word	1103101952
 3102 00d4 48E1BA3F 		.word	1069211976
 3103 00d8 E71DA73B 		.word	1000807911
 3104 00dc CA54C13B 		.word	1002525898
 3105 00e0 9C534936 		.word	910775196
 3106 00e4 B1BFAC3D 		.word	1034731441
 3107 00e8 83A8FB37 		.word	939239555
 3108              		.cfi_endproc
 3109              	.LFE1972:
 3111              		.global	__aeabi_f2d
 3112              		.global	__aeabi_dmul
 3113              		.global	__aeabi_d2f
 3114              		.section	.text.ModelBLDC_Calc,"ax",%progbits
 3115              		.align	1
 3116              		.syntax unified
 3117              		.thumb
 3118              		.thumb_func
 3119              		.fpu fpv4-sp-d16
 3121              	ModelBLDC_Calc:
 3122              	.LFB1973:
  86:Inc/model_bldc.h **** 
  87:Inc/model_bldc.h **** static inline void ModelBLDC_Calc(modelBLDC_t *p)
  88:Inc/model_bldc.h **** {
 3123              		.loc 14 88 1
 3124              		.cfi_startproc
 3125              		@ args = 0, pretend = 0, frame = 16
 3126              		@ frame_needed = 1, uses_anonymous_args = 0
 3127 0000 90B5     		push	{r4, r7, lr}
 3128              	.LCFI234:
 3129              		.cfi_def_cfa_offset 12
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 543


 3130              		.cfi_offset 4, -12
 3131              		.cfi_offset 7, -8
 3132              		.cfi_offset 14, -4
 3133 0002 85B0     		sub	sp, sp, #20
 3134              	.LCFI235:
 3135              		.cfi_def_cfa_offset 32
 3136 0004 00AF     		add	r7, sp, #0
 3137              	.LCFI236:
 3138              		.cfi_def_cfa_register 7
 3139 0006 7860     		str	r0, [r7, #4]
  89:Inc/model_bldc.h **** 	//      
  90:Inc/model_bldc.h **** 	p->fia = p->udc * p->cmpr0;
 3140              		.loc 14 90 12
 3141 0008 7B68     		ldr	r3, [r7, #4]
 3142 000a 93ED127A 		vldr.32	s14, [r3, #72]
 3143              		.loc 14 90 21
 3144 000e 7B68     		ldr	r3, [r7, #4]
 3145 0010 D3ED077A 		vldr.32	s15, [r3, #28]
 3146              		.loc 14 90 18
 3147 0014 67EE277A 		vmul.f32	s15, s14, s15
 3148              		.loc 14 90 9
 3149 0018 7B68     		ldr	r3, [r7, #4]
 3150 001a C3ED037A 		vstr.32	s15, [r3, #12]
  91:Inc/model_bldc.h **** 	p->fib = p->udc * p->cmpr1;
 3151              		.loc 14 91 12
 3152 001e 7B68     		ldr	r3, [r7, #4]
 3153 0020 93ED127A 		vldr.32	s14, [r3, #72]
 3154              		.loc 14 91 21
 3155 0024 7B68     		ldr	r3, [r7, #4]
 3156 0026 D3ED087A 		vldr.32	s15, [r3, #32]
 3157              		.loc 14 91 18
 3158 002a 67EE277A 		vmul.f32	s15, s14, s15
 3159              		.loc 14 91 9
 3160 002e 7B68     		ldr	r3, [r7, #4]
 3161 0030 C3ED047A 		vstr.32	s15, [r3, #16]
  92:Inc/model_bldc.h **** 	p->fic = p->udc * p->cmpr2;
 3162              		.loc 14 92 12
 3163 0034 7B68     		ldr	r3, [r7, #4]
 3164 0036 93ED127A 		vldr.32	s14, [r3, #72]
 3165              		.loc 14 92 21
 3166 003a 7B68     		ldr	r3, [r7, #4]
 3167 003c D3ED097A 		vldr.32	s15, [r3, #36]
 3168              		.loc 14 92 18
 3169 0040 67EE277A 		vmul.f32	s15, s14, s15
 3170              		.loc 14 92 9
 3171 0044 7B68     		ldr	r3, [r7, #4]
 3172 0046 C3ED057A 		vstr.32	s15, [r3, #20]
  93:Inc/model_bldc.h **** 	p->fiav = (p->fia + p->fib + p->fic) * 0.3333333f; //  
 3173              		.loc 14 93 14
 3174 004a 7B68     		ldr	r3, [r7, #4]
 3175 004c 93ED037A 		vldr.32	s14, [r3, #12]
 3176              		.loc 14 93 23
 3177 0050 7B68     		ldr	r3, [r7, #4]
 3178 0052 D3ED047A 		vldr.32	s15, [r3, #16]
 3179              		.loc 14 93 20
 3180 0056 37EE277A 		vadd.f32	s14, s14, s15
 3181              		.loc 14 93 32
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 544


 3182 005a 7B68     		ldr	r3, [r7, #4]
 3183 005c D3ED057A 		vldr.32	s15, [r3, #20]
 3184              		.loc 14 93 29
 3185 0060 77EE277A 		vadd.f32	s15, s14, s15
 3186              		.loc 14 93 39
 3187 0064 9FEDCF7A 		vldr.32	s14, .L156
 3188 0068 67EE877A 		vmul.f32	s15, s15, s14
 3189              		.loc 14 93 10
 3190 006c 7B68     		ldr	r3, [r7, #4]
 3191 006e C3ED067A 		vstr.32	s15, [r3, #24]
  94:Inc/model_bldc.h **** 	p->ua = p->fia - p->fiav;								  
 3192              		.loc 14 94 11
 3193 0072 7B68     		ldr	r3, [r7, #4]
 3194 0074 93ED037A 		vldr.32	s14, [r3, #12]
 3195              		.loc 14 94 20
 3196 0078 7B68     		ldr	r3, [r7, #4]
 3197 007a D3ED067A 		vldr.32	s15, [r3, #24]
 3198              		.loc 14 94 17
 3199 007e 77EE677A 		vsub.f32	s15, s14, s15
 3200              		.loc 14 94 8
 3201 0082 7B68     		ldr	r3, [r7, #4]
 3202 0084 C3ED007A 		vstr.32	s15, [r3]
  95:Inc/model_bldc.h **** 	p->ub = p->fib - p->fiav;
 3203              		.loc 14 95 11
 3204 0088 7B68     		ldr	r3, [r7, #4]
 3205 008a 93ED047A 		vldr.32	s14, [r3, #16]
 3206              		.loc 14 95 20
 3207 008e 7B68     		ldr	r3, [r7, #4]
 3208 0090 D3ED067A 		vldr.32	s15, [r3, #24]
 3209              		.loc 14 95 17
 3210 0094 77EE677A 		vsub.f32	s15, s14, s15
 3211              		.loc 14 95 8
 3212 0098 7B68     		ldr	r3, [r7, #4]
 3213 009a C3ED017A 		vstr.32	s15, [r3, #4]
  96:Inc/model_bldc.h **** 	p->uc = p->fic - p->fiav;
 3214              		.loc 14 96 11
 3215 009e 7B68     		ldr	r3, [r7, #4]
 3216 00a0 93ED057A 		vldr.32	s14, [r3, #20]
 3217              		.loc 14 96 20
 3218 00a4 7B68     		ldr	r3, [r7, #4]
 3219 00a6 D3ED067A 		vldr.32	s15, [r3, #24]
 3220              		.loc 14 96 17
 3221 00aa 77EE677A 		vsub.f32	s15, s14, s15
 3222              		.loc 14 96 8
 3223 00ae 7B68     		ldr	r3, [r7, #4]
 3224 00b0 C3ED027A 		vstr.32	s15, [r3, #8]
  97:Inc/model_bldc.h **** 
  98:Inc/model_bldc.h **** 	//   ,
  99:Inc/model_bldc.h **** 	p->usa = p->ua;
 3225              		.loc 14 99 12
 3226 00b4 7B68     		ldr	r3, [r7, #4]
 3227 00b6 1A68     		ldr	r2, [r3]	@ float
 3228              		.loc 14 99 9
 3229 00b8 7B68     		ldr	r3, [r7, #4]
 3230 00ba 9A63     		str	r2, [r3, #56]	@ float
 100:Inc/model_bldc.h **** 	p->usb = 0.577350269f * p->ua + 1.154700538f * p->ub;
 3231              		.loc 14 100 27
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 545


 3232 00bc 7B68     		ldr	r3, [r7, #4]
 3233 00be D3ED007A 		vldr.32	s15, [r3]
 3234              		.loc 14 100 24
 3235 00c2 9FEDB97A 		vldr.32	s14, .L156+4
 3236 00c6 27EE877A 		vmul.f32	s14, s15, s14
 3237              		.loc 14 100 50
 3238 00ca 7B68     		ldr	r3, [r7, #4]
 3239 00cc D3ED017A 		vldr.32	s15, [r3, #4]
 3240              		.loc 14 100 47
 3241 00d0 DFEDB66A 		vldr.32	s13, .L156+8
 3242 00d4 67EEA67A 		vmul.f32	s15, s15, s13
 3243              		.loc 14 100 32
 3244 00d8 77EE277A 		vadd.f32	s15, s14, s15
 3245              		.loc 14 100 9
 3246 00dc 7B68     		ldr	r3, [r7, #4]
 3247 00de C3ED0F7A 		vstr.32	s15, [r3, #60]
 101:Inc/model_bldc.h **** 
 102:Inc/model_bldc.h **** 	//      
 103:Inc/model_bldc.h **** 	p->cosTetaR = _IQtoF(utCosAbs(_IQ(p->tetaR))); //    
 3248              		.loc 14 103 16
 3249 00e2 7B68     		ldr	r3, [r7, #4]
 3250 00e4 D3ED197A 		vldr.32	s15, [r3, #100]
 3251 00e8 9FEDB17A 		vldr.32	s14, .L156+12
 3252 00ec 67EE877A 		vmul.f32	s15, s15, s14
 3253 00f0 FDEEE77A 		vcvt.s32.f32	s15, s15
 3254 00f4 17EE900A 		vmov	r0, s15	@ int
 3255 00f8 FFF7FEFF 		bl	utCosAbs
 3256 00fc 07EE900A 		vmov	s15, r0	@ int
 3257 0100 F8EEE77A 		vcvt.f32.s32	s15, s15
 3258 0104 9FEDAB7A 		vldr.32	s14, .L156+16
 3259 0108 67EE877A 		vmul.f32	s15, s15, s14
 3260              		.loc 14 103 14
 3261 010c 7B68     		ldr	r3, [r7, #4]
 3262 010e C3ED1B7A 		vstr.32	s15, [r3, #108]
 104:Inc/model_bldc.h **** 	p->sinTetaR = _IQtoF(utSinAbs(_IQ(p->tetaR))); //   
 3263              		.loc 14 104 16
 3264 0112 7B68     		ldr	r3, [r7, #4]
 3265 0114 D3ED197A 		vldr.32	s15, [r3, #100]
 3266 0118 9FEDA57A 		vldr.32	s14, .L156+12
 3267 011c 67EE877A 		vmul.f32	s15, s15, s14
 3268 0120 FDEEE77A 		vcvt.s32.f32	s15, s15
 3269 0124 17EE900A 		vmov	r0, s15	@ int
 3270 0128 FFF7FEFF 		bl	utSinAbs
 3271 012c 07EE900A 		vmov	s15, r0	@ int
 3272 0130 F8EEE77A 		vcvt.f32.s32	s15, s15
 3273 0134 9FED9F7A 		vldr.32	s14, .L156+16
 3274 0138 67EE877A 		vmul.f32	s15, s15, s14
 3275              		.loc 14 104 14
 3276 013c 7B68     		ldr	r3, [r7, #4]
 3277 013e C3ED1C7A 		vstr.32	s15, [r3, #112]
 105:Inc/model_bldc.h **** 
 106:Inc/model_bldc.h **** 	//     .   d,q
 107:Inc/model_bldc.h **** 	p->usd = p->usa * p->cosTetaR + p->usb * p->sinTetaR;
 3278              		.loc 14 107 12
 3279 0142 7B68     		ldr	r3, [r7, #4]
 3280 0144 93ED0E7A 		vldr.32	s14, [r3, #56]
 3281              		.loc 14 107 21
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 546


 3282 0148 7B68     		ldr	r3, [r7, #4]
 3283 014a D3ED1B7A 		vldr.32	s15, [r3, #108]
 3284              		.loc 14 107 18
 3285 014e 27EE277A 		vmul.f32	s14, s14, s15
 3286              		.loc 14 107 35
 3287 0152 7B68     		ldr	r3, [r7, #4]
 3288 0154 D3ED0F6A 		vldr.32	s13, [r3, #60]
 3289              		.loc 14 107 44
 3290 0158 7B68     		ldr	r3, [r7, #4]
 3291 015a D3ED1C7A 		vldr.32	s15, [r3, #112]
 3292              		.loc 14 107 41
 3293 015e 66EEA77A 		vmul.f32	s15, s13, s15
 3294              		.loc 14 107 32
 3295 0162 77EE277A 		vadd.f32	s15, s14, s15
 3296              		.loc 14 107 9
 3297 0166 7B68     		ldr	r3, [r7, #4]
 3298 0168 C3ED107A 		vstr.32	s15, [r3, #64]
 108:Inc/model_bldc.h **** 	p->usq = -p->usa * p->sinTetaR + p->usb * p->cosTetaR;
 3299              		.loc 14 108 13
 3300 016c 7B68     		ldr	r3, [r7, #4]
 3301 016e D3ED0E7A 		vldr.32	s15, [r3, #56]
 3302              		.loc 14 108 11
 3303 0172 B1EE677A 		vneg.f32	s14, s15
 3304              		.loc 14 108 22
 3305 0176 7B68     		ldr	r3, [r7, #4]
 3306 0178 D3ED1C7A 		vldr.32	s15, [r3, #112]
 3307              		.loc 14 108 19
 3308 017c 27EE277A 		vmul.f32	s14, s14, s15
 3309              		.loc 14 108 36
 3310 0180 7B68     		ldr	r3, [r7, #4]
 3311 0182 D3ED0F6A 		vldr.32	s13, [r3, #60]
 3312              		.loc 14 108 45
 3313 0186 7B68     		ldr	r3, [r7, #4]
 3314 0188 D3ED1B7A 		vldr.32	s15, [r3, #108]
 3315              		.loc 14 108 42
 3316 018c 66EEA77A 		vmul.f32	s15, s13, s15
 3317              		.loc 14 108 33
 3318 0190 77EE277A 		vadd.f32	s15, s14, s15
 3319              		.loc 14 108 9
 3320 0194 7B68     		ldr	r3, [r7, #4]
 3321 0196 C3ED117A 		vstr.32	s15, [r3, #68]
 109:Inc/model_bldc.h **** 
 110:Inc/model_bldc.h **** 	//    ()
 111:Inc/model_bldc.h **** 	p->dpsd = (p->usd - p->isd * p->rs + p->psq * p->omega);
 3322              		.loc 14 111 14
 3323 019a 7B68     		ldr	r3, [r7, #4]
 3324 019c 93ED107A 		vldr.32	s14, [r3, #64]
 3325              		.loc 14 111 23
 3326 01a0 7B68     		ldr	r3, [r7, #4]
 3327 01a2 D3ED0C6A 		vldr.32	s13, [r3, #48]
 3328              		.loc 14 111 32
 3329 01a6 7B68     		ldr	r3, [r7, #4]
 3330 01a8 D3ED207A 		vldr.32	s15, [r3, #128]
 3331              		.loc 14 111 29
 3332 01ac 66EEA77A 		vmul.f32	s15, s13, s15
 3333              		.loc 14 111 20
 3334 01b0 37EE677A 		vsub.f32	s14, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 547


 3335              		.loc 14 111 40
 3336 01b4 7B68     		ldr	r3, [r7, #4]
 3337 01b6 D3ED226A 		vldr.32	s13, [r3, #136]
 3338              		.loc 14 111 49
 3339 01ba 7B68     		ldr	r3, [r7, #4]
 3340 01bc D3ED137A 		vldr.32	s15, [r3, #76]
 3341              		.loc 14 111 46
 3342 01c0 66EEA77A 		vmul.f32	s15, s13, s15
 3343              		.loc 14 111 37
 3344 01c4 77EE277A 		vadd.f32	s15, s14, s15
 3345              		.loc 14 111 10
 3346 01c8 7B68     		ldr	r3, [r7, #4]
 3347 01ca C3ED257A 		vstr.32	s15, [r3, #148]
 112:Inc/model_bldc.h **** 	p->dpsq = (p->usq - p->isq * p->rs - p->psd * p->omega);
 3348              		.loc 14 112 14
 3349 01ce 7B68     		ldr	r3, [r7, #4]
 3350 01d0 93ED117A 		vldr.32	s14, [r3, #68]
 3351              		.loc 14 112 23
 3352 01d4 7B68     		ldr	r3, [r7, #4]
 3353 01d6 D3ED0D6A 		vldr.32	s13, [r3, #52]
 3354              		.loc 14 112 32
 3355 01da 7B68     		ldr	r3, [r7, #4]
 3356 01dc D3ED207A 		vldr.32	s15, [r3, #128]
 3357              		.loc 14 112 29
 3358 01e0 66EEA77A 		vmul.f32	s15, s13, s15
 3359              		.loc 14 112 20
 3360 01e4 37EE677A 		vsub.f32	s14, s14, s15
 3361              		.loc 14 112 40
 3362 01e8 7B68     		ldr	r3, [r7, #4]
 3363 01ea D3ED216A 		vldr.32	s13, [r3, #132]
 3364              		.loc 14 112 49
 3365 01ee 7B68     		ldr	r3, [r7, #4]
 3366 01f0 D3ED137A 		vldr.32	s15, [r3, #76]
 3367              		.loc 14 112 46
 3368 01f4 66EEA77A 		vmul.f32	s15, s13, s15
 3369              		.loc 14 112 37
 3370 01f8 77EE677A 		vsub.f32	s15, s14, s15
 3371              		.loc 14 112 10
 3372 01fc 7B68     		ldr	r3, [r7, #4]
 3373 01fe C3ED267A 		vstr.32	s15, [r3, #152]
 113:Inc/model_bldc.h **** 
 114:Inc/model_bldc.h **** 	//   
 115:Inc/model_bldc.h **** 	p->ppsd = p->psd + p->dpsd * p->t;
 3374              		.loc 14 115 13
 3375 0202 7B68     		ldr	r3, [r7, #4]
 3376 0204 93ED217A 		vldr.32	s14, [r3, #132]
 3377              		.loc 14 115 22
 3378 0208 7B68     		ldr	r3, [r7, #4]
 3379 020a D3ED256A 		vldr.32	s13, [r3, #148]
 3380              		.loc 14 115 32
 3381 020e 7B68     		ldr	r3, [r7, #4]
 3382 0210 D3ED277A 		vldr.32	s15, [r3, #156]
 3383              		.loc 14 115 29
 3384 0214 66EEA77A 		vmul.f32	s15, s13, s15
 3385              		.loc 14 115 19
 3386 0218 77EE277A 		vadd.f32	s15, s14, s15
 3387              		.loc 14 115 10
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 548


 3388 021c 7B68     		ldr	r3, [r7, #4]
 3389 021e C3ED237A 		vstr.32	s15, [r3, #140]
 116:Inc/model_bldc.h **** 	p->ppsq = p->psq + p->dpsq * p->t;
 3390              		.loc 14 116 13
 3391 0222 7B68     		ldr	r3, [r7, #4]
 3392 0224 93ED227A 		vldr.32	s14, [r3, #136]
 3393              		.loc 14 116 22
 3394 0228 7B68     		ldr	r3, [r7, #4]
 3395 022a D3ED266A 		vldr.32	s13, [r3, #152]
 3396              		.loc 14 116 32
 3397 022e 7B68     		ldr	r3, [r7, #4]
 3398 0230 D3ED277A 		vldr.32	s15, [r3, #156]
 3399              		.loc 14 116 29
 3400 0234 66EEA77A 		vmul.f32	s15, s13, s15
 3401              		.loc 14 116 19
 3402 0238 77EE277A 		vadd.f32	s15, s14, s15
 3403              		.loc 14 116 10
 3404 023c 7B68     		ldr	r3, [r7, #4]
 3405 023e C3ED247A 		vstr.32	s15, [r3, #144]
 117:Inc/model_bldc.h **** 
 118:Inc/model_bldc.h **** 	//     
 119:Inc/model_bldc.h **** 	p->isd = (p->ppsd - p->m) * p->_1_lsd;
 3406              		.loc 14 119 13
 3407 0242 7B68     		ldr	r3, [r7, #4]
 3408 0244 93ED237A 		vldr.32	s14, [r3, #140]
 3409              		.loc 14 119 23
 3410 0248 7B68     		ldr	r3, [r7, #4]
 3411 024a D3ED297A 		vldr.32	s15, [r3, #164]
 3412              		.loc 14 119 20
 3413 024e 37EE677A 		vsub.f32	s14, s14, s15
 3414              		.loc 14 119 31
 3415 0252 7B68     		ldr	r3, [r7, #4]
 3416 0254 D3ED2A7A 		vldr.32	s15, [r3, #168]
 3417              		.loc 14 119 28
 3418 0258 67EE277A 		vmul.f32	s15, s14, s15
 3419              		.loc 14 119 9
 3420 025c 7B68     		ldr	r3, [r7, #4]
 3421 025e C3ED0C7A 		vstr.32	s15, [r3, #48]
 120:Inc/model_bldc.h **** 	p->isq = p->ppsq * p->_1_lsq;
 3422              		.loc 14 120 12
 3423 0262 7B68     		ldr	r3, [r7, #4]
 3424 0264 93ED247A 		vldr.32	s14, [r3, #144]
 3425              		.loc 14 120 22
 3426 0268 7B68     		ldr	r3, [r7, #4]
 3427 026a D3ED2B7A 		vldr.32	s15, [r3, #172]
 3428              		.loc 14 120 19
 3429 026e 67EE277A 		vmul.f32	s15, s14, s15
 3430              		.loc 14 120 9
 3431 0272 7B68     		ldr	r3, [r7, #4]
 3432 0274 C3ED0D7A 		vstr.32	s15, [r3, #52]
 121:Inc/model_bldc.h **** 
 122:Inc/model_bldc.h **** 	//     - 
 123:Inc/model_bldc.h **** 	p->psd = p->psd + p->t2 * (p->dpsd + (p->usd - p->isd * p->rs + p->psq * p->omega));
 3433              		.loc 14 123 12
 3434 0278 7B68     		ldr	r3, [r7, #4]
 3435 027a 93ED217A 		vldr.32	s14, [r3, #132]
 3436              		.loc 14 123 21
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 549


 3437 027e 7B68     		ldr	r3, [r7, #4]
 3438 0280 D3ED286A 		vldr.32	s13, [r3, #160]
 3439              		.loc 14 123 30
 3440 0284 7B68     		ldr	r3, [r7, #4]
 3441 0286 93ED256A 		vldr.32	s12, [r3, #148]
 3442              		.loc 14 123 41
 3443 028a 7B68     		ldr	r3, [r7, #4]
 3444 028c D3ED105A 		vldr.32	s11, [r3, #64]
 3445              		.loc 14 123 50
 3446 0290 7B68     		ldr	r3, [r7, #4]
 3447 0292 93ED0C5A 		vldr.32	s10, [r3, #48]
 3448              		.loc 14 123 59
 3449 0296 7B68     		ldr	r3, [r7, #4]
 3450 0298 D3ED207A 		vldr.32	s15, [r3, #128]
 3451              		.loc 14 123 56
 3452 029c 65EE277A 		vmul.f32	s15, s10, s15
 3453              		.loc 14 123 47
 3454 02a0 75EEE75A 		vsub.f32	s11, s11, s15
 3455              		.loc 14 123 67
 3456 02a4 7B68     		ldr	r3, [r7, #4]
 3457 02a6 93ED225A 		vldr.32	s10, [r3, #136]
 3458              		.loc 14 123 76
 3459 02aa 7B68     		ldr	r3, [r7, #4]
 3460 02ac D3ED137A 		vldr.32	s15, [r3, #76]
 3461              		.loc 14 123 73
 3462 02b0 65EE277A 		vmul.f32	s15, s10, s15
 3463              		.loc 14 123 64
 3464 02b4 75EEA77A 		vadd.f32	s15, s11, s15
 3465              		.loc 14 123 37
 3466 02b8 76EE277A 		vadd.f32	s15, s12, s15
 3467              		.loc 14 123 26
 3468 02bc 66EEA77A 		vmul.f32	s15, s13, s15
 3469              		.loc 14 123 18
 3470 02c0 77EE277A 		vadd.f32	s15, s14, s15
 3471              		.loc 14 123 9
 3472 02c4 7B68     		ldr	r3, [r7, #4]
 3473 02c6 C3ED217A 		vstr.32	s15, [r3, #132]
 124:Inc/model_bldc.h **** 	p->psq = p->psq + p->t2 * (p->dpsq + (p->usq - p->isq * p->rs - p->psd * p->omega));
 3474              		.loc 14 124 12
 3475 02ca 7B68     		ldr	r3, [r7, #4]
 3476 02cc 93ED227A 		vldr.32	s14, [r3, #136]
 3477              		.loc 14 124 21
 3478 02d0 7B68     		ldr	r3, [r7, #4]
 3479 02d2 D3ED286A 		vldr.32	s13, [r3, #160]
 3480              		.loc 14 124 30
 3481 02d6 7B68     		ldr	r3, [r7, #4]
 3482 02d8 93ED266A 		vldr.32	s12, [r3, #152]
 3483              		.loc 14 124 41
 3484 02dc 7B68     		ldr	r3, [r7, #4]
 3485 02de D3ED115A 		vldr.32	s11, [r3, #68]
 3486              		.loc 14 124 50
 3487 02e2 7B68     		ldr	r3, [r7, #4]
 3488 02e4 93ED0D5A 		vldr.32	s10, [r3, #52]
 3489              		.loc 14 124 59
 3490 02e8 7B68     		ldr	r3, [r7, #4]
 3491 02ea D3ED207A 		vldr.32	s15, [r3, #128]
 3492              		.loc 14 124 56
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 550


 3493 02ee 65EE277A 		vmul.f32	s15, s10, s15
 3494              		.loc 14 124 47
 3495 02f2 75EEE75A 		vsub.f32	s11, s11, s15
 3496              		.loc 14 124 67
 3497 02f6 7B68     		ldr	r3, [r7, #4]
 3498 02f8 93ED215A 		vldr.32	s10, [r3, #132]
 3499              		.loc 14 124 76
 3500 02fc 7B68     		ldr	r3, [r7, #4]
 3501 02fe D3ED137A 		vldr.32	s15, [r3, #76]
 3502              		.loc 14 124 73
 3503 0302 65EE277A 		vmul.f32	s15, s10, s15
 3504              		.loc 14 124 64
 3505 0306 75EEE77A 		vsub.f32	s15, s11, s15
 3506              		.loc 14 124 37
 3507 030a 76EE277A 		vadd.f32	s15, s12, s15
 3508              		.loc 14 124 26
 3509 030e 66EEA77A 		vmul.f32	s15, s13, s15
 3510              		.loc 14 124 18
 3511 0312 77EE277A 		vadd.f32	s15, s14, s15
 3512              		.loc 14 124 9
 3513 0316 7B68     		ldr	r3, [r7, #4]
 3514 0318 C3ED227A 		vstr.32	s15, [r3, #136]
 125:Inc/model_bldc.h **** 
 126:Inc/model_bldc.h **** 	//      
 127:Inc/model_bldc.h **** 	p->isd = (p->psd - p->m) * p->_1_lsd;
 3515              		.loc 14 127 13
 3516 031c 7B68     		ldr	r3, [r7, #4]
 3517 031e 93ED217A 		vldr.32	s14, [r3, #132]
 3518              		.loc 14 127 22
 3519 0322 7B68     		ldr	r3, [r7, #4]
 3520 0324 D3ED297A 		vldr.32	s15, [r3, #164]
 3521              		.loc 14 127 19
 3522 0328 37EE677A 		vsub.f32	s14, s14, s15
 3523              		.loc 14 127 30
 3524 032c 7B68     		ldr	r3, [r7, #4]
 3525 032e D3ED2A7A 		vldr.32	s15, [r3, #168]
 3526              		.loc 14 127 27
 3527 0332 67EE277A 		vmul.f32	s15, s14, s15
 3528              		.loc 14 127 9
 3529 0336 7B68     		ldr	r3, [r7, #4]
 3530 0338 C3ED0C7A 		vstr.32	s15, [r3, #48]
 128:Inc/model_bldc.h **** 	p->isq = p->psq * p->_1_lsq;
 3531              		.loc 14 128 12
 3532 033c 7B68     		ldr	r3, [r7, #4]
 3533 033e 93ED227A 		vldr.32	s14, [r3, #136]
 3534              		.loc 14 128 21
 3535 0342 7B68     		ldr	r3, [r7, #4]
 3536 0344 D3ED2B7A 		vldr.32	s15, [r3, #172]
 3537              		.loc 14 128 18
 3538 0348 67EE277A 		vmul.f32	s15, s14, s15
 3539              		.loc 14 128 9
 3540 034c 7B68     		ldr	r3, [r7, #4]
 3541 034e C3ED0D7A 		vstr.32	s15, [r3, #52]
 129:Inc/model_bldc.h **** 
 130:Inc/model_bldc.h **** 	//    , (   )
 131:Inc/model_bldc.h **** 	p->isa = p->isd * p->cosTetaR - p->isq * p->sinTetaR;
 3542              		.loc 14 131 12
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 551


 3543 0352 7B68     		ldr	r3, [r7, #4]
 3544 0354 93ED0C7A 		vldr.32	s14, [r3, #48]
 3545              		.loc 14 131 21
 3546 0358 7B68     		ldr	r3, [r7, #4]
 3547 035a D3ED1B7A 		vldr.32	s15, [r3, #108]
 3548              		.loc 14 131 18
 3549 035e 27EE277A 		vmul.f32	s14, s14, s15
 3550              		.loc 14 131 35
 3551 0362 7B68     		ldr	r3, [r7, #4]
 3552 0364 D3ED0D6A 		vldr.32	s13, [r3, #52]
 3553              		.loc 14 131 44
 3554 0368 7B68     		ldr	r3, [r7, #4]
 3555 036a D3ED1C7A 		vldr.32	s15, [r3, #112]
 3556              		.loc 14 131 41
 3557 036e 66EEA77A 		vmul.f32	s15, s13, s15
 3558              		.loc 14 131 32
 3559 0372 77EE677A 		vsub.f32	s15, s14, s15
 3560              		.loc 14 131 9
 3561 0376 7B68     		ldr	r3, [r7, #4]
 3562 0378 C3ED0A7A 		vstr.32	s15, [r3, #40]
 132:Inc/model_bldc.h **** 	p->isb = +p->isd * p->sinTetaR + p->isq * p->cosTetaR;
 3563              		.loc 14 132 13
 3564 037c 7B68     		ldr	r3, [r7, #4]
 3565 037e 93ED0C7A 		vldr.32	s14, [r3, #48]
 3566              		.loc 14 132 22
 3567 0382 7B68     		ldr	r3, [r7, #4]
 3568 0384 D3ED1C7A 		vldr.32	s15, [r3, #112]
 3569              		.loc 14 132 19
 3570 0388 27EE277A 		vmul.f32	s14, s14, s15
 3571              		.loc 14 132 36
 3572 038c 7B68     		ldr	r3, [r7, #4]
 3573 038e D3ED0D6A 		vldr.32	s13, [r3, #52]
 3574              		.loc 14 132 45
 3575 0392 7B68     		ldr	r3, [r7, #4]
 3576 0394 D3ED1B7A 		vldr.32	s15, [r3, #108]
 3577              		.loc 14 132 42
 3578 0398 66EEA77A 		vmul.f32	s15, s13, s15
 3579              		.loc 14 132 33
 3580 039c 77EE277A 		vadd.f32	s15, s14, s15
 3581 03a0 0AE0     		b	.L157
 3582              	.L158:
 3583 03a2 00BF     		.align	2
 3584              	.L156:
 3585 03a4 AAAAAA3E 		.word	1051372202
 3586 03a8 3ACD133F 		.word	1058262330
 3587 03ac 3ACD933F 		.word	1066650938
 3588 03b0 0000804B 		.word	1266679808
 3589 03b4 00008033 		.word	864026624
 3590              	.L157:
 3591              		.loc 14 132 9
 3592 03b8 7B68     		ldr	r3, [r7, #4]
 3593 03ba C3ED0B7A 		vstr.32	s15, [r3, #44]
 133:Inc/model_bldc.h **** 
 134:Inc/model_bldc.h **** 	//  
 135:Inc/model_bldc.h **** 	p->torque = 1.5f * p->pp * (p->psd * p->isq - p->psq * p->isd);
 3594              		.loc 14 135 22
 3595 03be 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 552


 3596 03c0 D3ED187A 		vldr.32	s15, [r3, #96]
 3597              		.loc 14 135 19
 3598 03c4 B7EE087A 		vmov.f32	s14, #1.5e+0
 3599 03c8 27EE877A 		vmul.f32	s14, s15, s14
 3600              		.loc 14 135 31
 3601 03cc 7B68     		ldr	r3, [r7, #4]
 3602 03ce D3ED216A 		vldr.32	s13, [r3, #132]
 3603              		.loc 14 135 40
 3604 03d2 7B68     		ldr	r3, [r7, #4]
 3605 03d4 D3ED0D7A 		vldr.32	s15, [r3, #52]
 3606              		.loc 14 135 37
 3607 03d8 66EEA76A 		vmul.f32	s13, s13, s15
 3608              		.loc 14 135 49
 3609 03dc 7B68     		ldr	r3, [r7, #4]
 3610 03de 93ED226A 		vldr.32	s12, [r3, #136]
 3611              		.loc 14 135 58
 3612 03e2 7B68     		ldr	r3, [r7, #4]
 3613 03e4 D3ED0C7A 		vldr.32	s15, [r3, #48]
 3614              		.loc 14 135 55
 3615 03e8 66EE277A 		vmul.f32	s15, s12, s15
 3616              		.loc 14 135 46
 3617 03ec 76EEE77A 		vsub.f32	s15, s13, s15
 3618              		.loc 14 135 27
 3619 03f0 67EE277A 		vmul.f32	s15, s14, s15
 3620              		.loc 14 135 12
 3621 03f4 7B68     		ldr	r3, [r7, #4]
 3622 03f6 C3ED157A 		vstr.32	s15, [r3, #84]
 136:Inc/model_bldc.h **** 
 137:Inc/model_bldc.h **** 	//  
 138:Inc/model_bldc.h **** 	float d_omega;
 139:Inc/model_bldc.h **** 	p->loadTmp = 0.0f;
 3623              		.loc 14 139 13
 3624 03fa 7B68     		ldr	r3, [r7, #4]
 3625 03fc 4FF00002 		mov	r2, #0
 3626 0400 C3F8C420 		str	r2, [r3, #196]	@ float
 140:Inc/model_bldc.h **** 	if (p->omega > 0.0f)
 3627              		.loc 14 140 7
 3628 0404 7B68     		ldr	r3, [r7, #4]
 3629 0406 D3ED137A 		vldr.32	s15, [r3, #76]
 3630              		.loc 14 140 5
 3631 040a F5EEC07A 		vcmpe.f32	s15, #0
 3632 040e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3633 0412 0ADD     		ble	.L132
 141:Inc/model_bldc.h **** 		p->loadTmp = p->load + p->MechLoss;
 3634              		.loc 14 141 17
 3635 0414 7B68     		ldr	r3, [r7, #4]
 3636 0416 93ED307A 		vldr.32	s14, [r3, #192]
 3637              		.loc 14 141 27
 3638 041a 7B68     		ldr	r3, [r7, #4]
 3639 041c D3ED177A 		vldr.32	s15, [r3, #92]
 3640              		.loc 14 141 24
 3641 0420 77EE277A 		vadd.f32	s15, s14, s15
 3642              		.loc 14 141 14
 3643 0424 7B68     		ldr	r3, [r7, #4]
 3644 0426 C3ED317A 		vstr.32	s15, [r3, #196]
 3645              	.L132:
 142:Inc/model_bldc.h **** 	if (p->omega < 0.0f)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 553


 3646              		.loc 14 142 7
 3647 042a 7B68     		ldr	r3, [r7, #4]
 3648 042c D3ED137A 		vldr.32	s15, [r3, #76]
 3649              		.loc 14 142 5
 3650 0430 F5EEC07A 		vcmpe.f32	s15, #0
 3651 0434 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3652 0438 0CD5     		bpl	.L134
 143:Inc/model_bldc.h **** 		p->loadTmp = -p->load - p->MechLoss;
 3653              		.loc 14 143 18
 3654 043a 7B68     		ldr	r3, [r7, #4]
 3655 043c D3ED307A 		vldr.32	s15, [r3, #192]
 3656              		.loc 14 143 16
 3657 0440 B1EE677A 		vneg.f32	s14, s15
 3658              		.loc 14 143 28
 3659 0444 7B68     		ldr	r3, [r7, #4]
 3660 0446 D3ED177A 		vldr.32	s15, [r3, #92]
 3661              		.loc 14 143 25
 3662 044a 77EE677A 		vsub.f32	s15, s14, s15
 3663              		.loc 14 143 14
 3664 044e 7B68     		ldr	r3, [r7, #4]
 3665 0450 C3ED317A 		vstr.32	s15, [r3, #196]
 3666              	.L134:
 144:Inc/model_bldc.h **** 
 145:Inc/model_bldc.h **** 	d_omega = p->t / p->j * (p->torque - p->loadTmp); // 
 3667              		.loc 14 145 13
 3668 0454 7B68     		ldr	r3, [r7, #4]
 3669 0456 D3ED276A 		vldr.32	s13, [r3, #156]
 3670              		.loc 14 145 20
 3671 045a 7B68     		ldr	r3, [r7, #4]
 3672 045c D3ED167A 		vldr.32	s15, [r3, #88]
 3673              		.loc 14 145 17
 3674 0460 86EEA77A 		vdiv.f32	s14, s13, s15
 3675              		.loc 14 145 28
 3676 0464 7B68     		ldr	r3, [r7, #4]
 3677 0466 D3ED156A 		vldr.32	s13, [r3, #84]
 3678              		.loc 14 145 40
 3679 046a 7B68     		ldr	r3, [r7, #4]
 3680 046c D3ED317A 		vldr.32	s15, [r3, #196]
 3681              		.loc 14 145 37
 3682 0470 76EEE77A 		vsub.f32	s15, s13, s15
 3683              		.loc 14 145 10
 3684 0474 67EE277A 		vmul.f32	s15, s14, s15
 3685 0478 C7ED037A 		vstr.32	s15, [r7, #12]
 146:Inc/model_bldc.h **** 
 147:Inc/model_bldc.h **** 	if ((fabs(d_omega) > fabs(p->omega)) && (fabs(p->torque) < p->load))
 3686              		.loc 14 147 7
 3687 047c D7ED037A 		vldr.32	s15, [r7, #12]
 3688 0480 B0EEE77A 		vabs.f32	s14, s15
 3689              		.loc 14 147 29
 3690 0484 7B68     		ldr	r3, [r7, #4]
 3691 0486 D3ED137A 		vldr.32	s15, [r3, #76]
 3692              		.loc 14 147 23
 3693 048a F0EEE77A 		vabs.f32	s15, s15
 3694              		.loc 14 147 5
 3695 048e B4EEE77A 		vcmpe.f32	s14, s15
 3696 0492 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3697 0496 13DD     		ble	.L136
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 554


 3698              		.loc 14 147 49 discriminator 1
 3699 0498 7B68     		ldr	r3, [r7, #4]
 3700 049a D3ED157A 		vldr.32	s15, [r3, #84]
 3701              		.loc 14 147 43 discriminator 1
 3702 049e B0EEE77A 		vabs.f32	s14, s15
 3703              		.loc 14 147 62 discriminator 1
 3704 04a2 7B68     		ldr	r3, [r7, #4]
 3705 04a4 D3ED307A 		vldr.32	s15, [r3, #192]
 3706              		.loc 14 147 39 discriminator 1
 3707 04a8 B4EEE77A 		vcmpe.f32	s14, s15
 3708 04ac F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3709 04b0 06D5     		bpl	.L136
 148:Inc/model_bldc.h **** 	{
 149:Inc/model_bldc.h **** 		p->omega = 0.0f;
 3710              		.loc 14 149 12
 3711 04b2 7B68     		ldr	r3, [r7, #4]
 3712 04b4 4FF00002 		mov	r2, #0
 3713 04b8 DA64     		str	r2, [r3, #76]	@ float
 150:Inc/model_bldc.h **** 		d_omega = 0.0f;
 3714              		.loc 14 150 11
 3715 04ba 4FF00003 		mov	r3, #0
 3716 04be FB60     		str	r3, [r7, #12]	@ float
 3717              	.L136:
 151:Inc/model_bldc.h **** 	}
 152:Inc/model_bldc.h **** 	p->omega = p->omega + d_omega;		 //
 3718              		.loc 14 152 14
 3719 04c0 7B68     		ldr	r3, [r7, #4]
 3720 04c2 93ED137A 		vldr.32	s14, [r3, #76]
 3721              		.loc 14 152 22
 3722 04c6 D7ED037A 		vldr.32	s15, [r7, #12]
 3723 04ca 77EE277A 		vadd.f32	s15, s14, s15
 3724              		.loc 14 152 11
 3725 04ce 7B68     		ldr	r3, [r7, #4]
 3726 04d0 C3ED137A 		vstr.32	s15, [r3, #76]
 153:Inc/model_bldc.h **** 	p->omega_rpm = p->omega * 9.5492965; // coef: (1/(2*pi)) * 60
 3727              		.loc 14 153 18
 3728 04d4 7B68     		ldr	r3, [r7, #4]
 3729 04d6 DB6C     		ldr	r3, [r3, #76]	@ float
 3730 04d8 1846     		mov	r0, r3	@ float
 3731 04da FFF7FEFF 		bl	__aeabi_f2d
 3732              	.LVL0:
 3733              		.loc 14 153 26
 3734 04de 5FA3     		adr	r3, .L159+20
 3735 04e0 D3E90023 		ldrd	r2, [r3]
 3736 04e4 FFF7FEFF 		bl	__aeabi_dmul
 3737              	.LVL1:
 3738 04e8 0346     		mov	r3, r0
 3739 04ea 0C46     		mov	r4, r1
 3740 04ec 1846     		mov	r0, r3
 3741 04ee 2146     		mov	r1, r4
 3742 04f0 FFF7FEFF 		bl	__aeabi_d2f
 3743              	.LVL2:
 3744 04f4 0246     		mov	r2, r0	@ float
 3745              		.loc 14 153 15
 3746 04f6 7B68     		ldr	r3, [r7, #4]
 3747 04f8 1A65     		str	r2, [r3, #80]	@ float
 154:Inc/model_bldc.h **** 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 555


 155:Inc/model_bldc.h **** 	p->power = p->omega * p->torque;
 3748              		.loc 14 155 14
 3749 04fa 7B68     		ldr	r3, [r7, #4]
 3750 04fc 93ED137A 		vldr.32	s14, [r3, #76]
 3751              		.loc 14 155 25
 3752 0500 7B68     		ldr	r3, [r7, #4]
 3753 0502 D3ED157A 		vldr.32	s15, [r3, #84]
 3754              		.loc 14 155 22
 3755 0506 67EE277A 		vmul.f32	s15, s14, s15
 3756              		.loc 14 155 11
 3757 050a 7B68     		ldr	r3, [r7, #4]
 3758 050c C3ED2F7A 		vstr.32	s15, [r3, #188]
 156:Inc/model_bldc.h **** 
 157:Inc/model_bldc.h **** 	//     
 158:Inc/model_bldc.h **** 	p->isPhaseA = p->isa;
 3759              		.loc 14 158 17
 3760 0510 7B68     		ldr	r3, [r7, #4]
 3761 0512 9A6A     		ldr	r2, [r3, #40]	@ float
 3762              		.loc 14 158 14
 3763 0514 7B68     		ldr	r3, [r7, #4]
 3764 0516 C3F8B020 		str	r2, [r3, #176]	@ float
 159:Inc/model_bldc.h **** 	p->isPhaseB = -0.5f * p->isa + SQRT3_DIV2 * p->isb;
 3765              		.loc 14 159 25
 3766 051a 7B68     		ldr	r3, [r7, #4]
 3767 051c D3ED0A7A 		vldr.32	s15, [r3, #40]
 3768              		.loc 14 159 22
 3769 0520 BEEE007A 		vmov.f32	s14, #-5.0e-1
 3770 0524 27EE877A 		vmul.f32	s14, s15, s14
 3771              		.loc 14 159 47
 3772 0528 7B68     		ldr	r3, [r7, #4]
 3773 052a D3ED0B7A 		vldr.32	s15, [r3, #44]
 3774              		.loc 14 159 44
 3775 052e DFED466A 		vldr.32	s13, .L159
 3776 0532 67EEA67A 		vmul.f32	s15, s15, s13
 3777              		.loc 14 159 31
 3778 0536 77EE277A 		vadd.f32	s15, s14, s15
 3779              		.loc 14 159 14
 3780 053a 7B68     		ldr	r3, [r7, #4]
 3781 053c C3ED2D7A 		vstr.32	s15, [r3, #180]
 160:Inc/model_bldc.h **** 	p->isPhaseC = -0.5f * p->isa - SQRT3_DIV2 * p->isb;
 3782              		.loc 14 160 25
 3783 0540 7B68     		ldr	r3, [r7, #4]
 3784 0542 D3ED0A7A 		vldr.32	s15, [r3, #40]
 3785              		.loc 14 160 22
 3786 0546 BEEE007A 		vmov.f32	s14, #-5.0e-1
 3787 054a 27EE877A 		vmul.f32	s14, s15, s14
 3788              		.loc 14 160 47
 3789 054e 7B68     		ldr	r3, [r7, #4]
 3790 0550 D3ED0B7A 		vldr.32	s15, [r3, #44]
 3791              		.loc 14 160 44
 3792 0554 DFED3C6A 		vldr.32	s13, .L159
 3793 0558 67EEA67A 		vmul.f32	s15, s15, s13
 3794              		.loc 14 160 31
 3795 055c 77EE677A 		vsub.f32	s15, s14, s15
 3796              		.loc 14 160 14
 3797 0560 7B68     		ldr	r3, [r7, #4]
 3798 0562 C3ED2E7A 		vstr.32	s15, [r3, #184]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 556


 161:Inc/model_bldc.h **** 
 162:Inc/model_bldc.h **** 	//  
 163:Inc/model_bldc.h **** 	// p->tetaRM = p->tetaRM + p->t * p->omega; //  
 164:Inc/model_bldc.h **** 	// if (p->tetaRM > 2.0f * MOTOR_MODEL_PI)	 // 0..2
 165:Inc/model_bldc.h **** 	// 	p->tetaRM -= 2.0f * MOTOR_MODEL_PI;
 166:Inc/model_bldc.h **** 	// if (p->tetaRM < 0.0f)
 167:Inc/model_bldc.h **** 	// 	p->tetaRM += 2.0f * MOTOR_MODEL_PI;
 168:Inc/model_bldc.h **** 
 169:Inc/model_bldc.h **** 	// p->tetaR = p->tetaRM * p->pp;
 170:Inc/model_bldc.h **** 	// if (p->tetaR > 2.0f * MOTOR_MODEL_PI) // 0..2
 171:Inc/model_bldc.h **** 	// 	p->tetaR -= 2.0f * MOTOR_MODEL_PI;
 172:Inc/model_bldc.h **** 	// if (p->tetaR < 0.0f)
 173:Inc/model_bldc.h **** 	// 	p->tetaR += 2.0f * MOTOR_MODEL_PI;
 174:Inc/model_bldc.h **** 		
 175:Inc/model_bldc.h **** 		p->tetaRM = p->tetaRM + p->t * p->omega; //  
 3799              		.loc 14 175 16
 3800 0566 7B68     		ldr	r3, [r7, #4]
 3801 0568 93ED1A7A 		vldr.32	s14, [r3, #104]
 3802              		.loc 14 175 28
 3803 056c 7B68     		ldr	r3, [r7, #4]
 3804 056e D3ED276A 		vldr.32	s13, [r3, #156]
 3805              		.loc 14 175 35
 3806 0572 7B68     		ldr	r3, [r7, #4]
 3807 0574 D3ED137A 		vldr.32	s15, [r3, #76]
 3808              		.loc 14 175 32
 3809 0578 66EEA77A 		vmul.f32	s15, s13, s15
 3810              		.loc 14 175 25
 3811 057c 77EE277A 		vadd.f32	s15, s14, s15
 3812              		.loc 14 175 13
 3813 0580 7B68     		ldr	r3, [r7, #4]
 3814 0582 C3ED1A7A 		vstr.32	s15, [r3, #104]
 176:Inc/model_bldc.h **** 	if (p->tetaRM > MOTOR_MODEL_PI)	 // 0..2
 3815              		.loc 14 176 7
 3816 0586 7B68     		ldr	r3, [r7, #4]
 3817 0588 D3ED1A7A 		vldr.32	s15, [r3, #104]
 3818              		.loc 14 176 5
 3819 058c 9FED2F7A 		vldr.32	s14, .L159+4
 3820 0590 F4EEC77A 		vcmpe.f32	s15, s14
 3821 0594 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3822 0598 09DD     		ble	.L139
 177:Inc/model_bldc.h **** 		p->tetaRM = -2.0f * MOTOR_MODEL_PI - p->tetaRM;
 3823              		.loc 14 177 41
 3824 059a 7B68     		ldr	r3, [r7, #4]
 3825 059c D3ED1A7A 		vldr.32	s15, [r3, #104]
 3826              		.loc 14 177 38
 3827 05a0 9FED2B7A 		vldr.32	s14, .L159+8
 3828 05a4 77EE677A 		vsub.f32	s15, s14, s15
 3829              		.loc 14 177 13
 3830 05a8 7B68     		ldr	r3, [r7, #4]
 3831 05aa C3ED1A7A 		vstr.32	s15, [r3, #104]
 3832              	.L139:
 178:Inc/model_bldc.h **** 	if (p->tetaRM < -MOTOR_MODEL_PI)
 3833              		.loc 14 178 7
 3834 05ae 7B68     		ldr	r3, [r7, #4]
 3835 05b0 D3ED1A7A 		vldr.32	s15, [r3, #104]
 3836              		.loc 14 178 5
 3837 05b4 9FED277A 		vldr.32	s14, .L159+12
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 557


 3838 05b8 F4EEC77A 		vcmpe.f32	s15, s14
 3839 05bc F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3840 05c0 09D5     		bpl	.L141
 179:Inc/model_bldc.h **** 		p->tetaRM = 2.0f * MOTOR_MODEL_PI + p->tetaRM;
 3841              		.loc 14 179 40
 3842 05c2 7B68     		ldr	r3, [r7, #4]
 3843 05c4 D3ED1A7A 		vldr.32	s15, [r3, #104]
 3844              		.loc 14 179 37
 3845 05c8 9FED237A 		vldr.32	s14, .L159+16
 3846 05cc 77EE877A 		vadd.f32	s15, s15, s14
 3847              		.loc 14 179 13
 3848 05d0 7B68     		ldr	r3, [r7, #4]
 3849 05d2 C3ED1A7A 		vstr.32	s15, [r3, #104]
 3850              	.L141:
 180:Inc/model_bldc.h **** 
 181:Inc/model_bldc.h **** 	p->tetaR = p->tetaRM * p->pp;
 3851              		.loc 14 181 14
 3852 05d6 7B68     		ldr	r3, [r7, #4]
 3853 05d8 93ED1A7A 		vldr.32	s14, [r3, #104]
 3854              		.loc 14 181 26
 3855 05dc 7B68     		ldr	r3, [r7, #4]
 3856 05de D3ED187A 		vldr.32	s15, [r3, #96]
 3857              		.loc 14 181 23
 3858 05e2 67EE277A 		vmul.f32	s15, s14, s15
 3859              		.loc 14 181 11
 3860 05e6 7B68     		ldr	r3, [r7, #4]
 3861 05e8 C3ED197A 		vstr.32	s15, [r3, #100]
 182:Inc/model_bldc.h **** 	if (p->tetaR > MOTOR_MODEL_PI)	 // 0..2
 3862              		.loc 14 182 7
 3863 05ec 7B68     		ldr	r3, [r7, #4]
 3864 05ee D3ED197A 		vldr.32	s15, [r3, #100]
 3865              		.loc 14 182 5
 3866 05f2 9FED167A 		vldr.32	s14, .L159+4
 3867 05f6 F4EEC77A 		vcmpe.f32	s15, s14
 3868 05fa F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3869 05fe 09DD     		ble	.L143
 183:Inc/model_bldc.h **** 		p->tetaR = -2.0f * MOTOR_MODEL_PI - p->tetaR;
 3870              		.loc 14 183 40
 3871 0600 7B68     		ldr	r3, [r7, #4]
 3872 0602 D3ED197A 		vldr.32	s15, [r3, #100]
 3873              		.loc 14 183 37
 3874 0606 9FED127A 		vldr.32	s14, .L159+8
 3875 060a 77EE677A 		vsub.f32	s15, s14, s15
 3876              		.loc 14 183 12
 3877 060e 7B68     		ldr	r3, [r7, #4]
 3878 0610 C3ED197A 		vstr.32	s15, [r3, #100]
 3879              	.L143:
 184:Inc/model_bldc.h **** 	if (p->tetaR < -MOTOR_MODEL_PI)
 3880              		.loc 14 184 7
 3881 0614 7B68     		ldr	r3, [r7, #4]
 3882 0616 D3ED197A 		vldr.32	s15, [r3, #100]
 3883              		.loc 14 184 5
 3884 061a 9FED0E7A 		vldr.32	s14, .L159+12
 3885 061e F4EEC77A 		vcmpe.f32	s15, s14
 3886 0622 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 3887 0626 00D4     		bmi	.L154
 185:Inc/model_bldc.h **** 		p->tetaR = 2.0f * MOTOR_MODEL_PI + p->tetaR;
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 558


 186:Inc/model_bldc.h **** }
 3888              		.loc 14 186 1
 3889 0628 09E0     		b	.L155
 3890              	.L154:
 185:Inc/model_bldc.h **** 		p->tetaR = 2.0f * MOTOR_MODEL_PI + p->tetaR;
 3891              		.loc 14 185 39
 3892 062a 7B68     		ldr	r3, [r7, #4]
 3893 062c D3ED197A 		vldr.32	s15, [r3, #100]
 185:Inc/model_bldc.h **** 		p->tetaR = 2.0f * MOTOR_MODEL_PI + p->tetaR;
 3894              		.loc 14 185 36
 3895 0630 9FED097A 		vldr.32	s14, .L159+16
 3896 0634 77EE877A 		vadd.f32	s15, s15, s14
 185:Inc/model_bldc.h **** 		p->tetaR = 2.0f * MOTOR_MODEL_PI + p->tetaR;
 3897              		.loc 14 185 12
 3898 0638 7B68     		ldr	r3, [r7, #4]
 3899 063a C3ED197A 		vstr.32	s15, [r3, #100]
 3900              	.L155:
 3901              		.loc 14 186 1
 3902 063e 00BF     		nop
 3903 0640 1437     		adds	r7, r7, #20
 3904              	.LCFI237:
 3905              		.cfi_def_cfa_offset 12
 3906 0642 BD46     		mov	sp, r7
 3907              	.LCFI238:
 3908              		.cfi_def_cfa_register 13
 3909              		@ sp needed
 3910 0644 90BD     		pop	{r4, r7, pc}
 3911              	.L160:
 3912 0646 00BF     		.align	3
 3913              	.L159:
 3914 0648 D7B35D3F 		.word	1063105495
 3915 064c DA0F4940 		.word	1078530010
 3916 0650 DA0FC9C0 		.word	-1060565030
 3917 0654 DA0F49C0 		.word	-1068953638
 3918 0658 DA0FC940 		.word	1086918618
 3919 065c 529D0E64 		.word	1678679378
 3920 0660 3D192340 		.word	1076042045
 3921              		.cfi_endproc
 3922              	.LFE1973:
 3924              		.section	.text.bldcpwm_update,"ax",%progbits
 3925              		.align	1
 3926              		.syntax unified
 3927              		.thumb
 3928              		.thumb_func
 3929              		.fpu fpv4-sp-d16
 3931              	bldcpwm_update:
 3932              	.LFB1974:
 3933              		.file 15 "Inc/bldcpwm.h"
   1:Inc/bldcpwm.h **** /* =================================================================================
   2:Inc/bldcpwm.h **** File name:        BLDCPWM.H                  
   3:Inc/bldcpwm.h ****                     
   4:Inc/bldcpwm.h **** Description: 
   5:Inc/bldcpwm.h **** Hardware-dependent PWM macro with BLDC motor commutation logic
   6:Inc/bldcpwm.h **** for STM32G474 (HRTIM1)
   7:Inc/bldcpwm.h **** 
   8:Inc/bldcpwm.h **** Config (#define PWM_METHOD):
   9:Inc/bldcpwm.h **** Switching mode 1: terminal 1 - disable
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 559


  10:Inc/bldcpwm.h ****                   terminal 2 - PWM
  11:Inc/bldcpwm.h ****                   terminal 3 - PWM
  12:Inc/bldcpwm.h **** 
  13:Inc/bldcpwm.h **** Switching mode 2: terminal 1 - disable
  14:Inc/bldcpwm.h ****                   terminal 2 - PWM
  15:Inc/bldcpwm.h ****                   terminal 3 - force low side
  16:Inc/bldcpwm.h **** =====================================================================================
  17:Inc/bldcpwm.h ****  
  18:Inc/bldcpwm.h **** ------------------------------------------------------------------------------*/
  19:Inc/bldcpwm.h **** #ifndef __BLDCPWM_H__
  20:Inc/bldcpwm.h **** #define __BLDCPWM_H__
  21:Inc/bldcpwm.h **** //------------------------------------------------
  22:Inc/bldcpwm.h **** // Configure driver in this section:
  23:Inc/bldcpwm.h **** #define PWM_METHOD 1
  24:Inc/bldcpwm.h **** 
  25:Inc/bldcpwm.h **** #define AH (LL_HRTIM_OUTPUT_TA1)
  26:Inc/bldcpwm.h **** #define AL (LL_HRTIM_OUTPUT_TA2)
  27:Inc/bldcpwm.h **** #define BH (LL_HRTIM_OUTPUT_TC1)
  28:Inc/bldcpwm.h **** #define BL (LL_HRTIM_OUTPUT_TC2)
  29:Inc/bldcpwm.h **** #define CH (LL_HRTIM_OUTPUT_TD1)
  30:Inc/bldcpwm.h **** #define CL (LL_HRTIM_OUTPUT_TD2)
  31:Inc/bldcpwm.h **** 
  32:Inc/bldcpwm.h **** #if (PWM_METHOD == 1)
  33:Inc/bldcpwm.h **** static inline void bldcpwm_update(uint32_t halfPwmPeriod, uint32_t duty, uint32_t sector)
  34:Inc/bldcpwm.h **** {                                                                            
 3934              		.loc 15 34 1
 3935              		.cfi_startproc
 3936              		@ args = 0, pretend = 0, frame = 16
 3937              		@ frame_needed = 1, uses_anonymous_args = 0
 3938 0000 80B5     		push	{r7, lr}
 3939              	.LCFI239:
 3940              		.cfi_def_cfa_offset 8
 3941              		.cfi_offset 7, -8
 3942              		.cfi_offset 14, -4
 3943 0002 84B0     		sub	sp, sp, #16
 3944              	.LCFI240:
 3945              		.cfi_def_cfa_offset 24
 3946 0004 00AF     		add	r7, sp, #0
 3947              	.LCFI241:
 3948              		.cfi_def_cfa_register 7
 3949 0006 F860     		str	r0, [r7, #12]
 3950 0008 B960     		str	r1, [r7, #8]
 3951 000a 7A60     		str	r2, [r7, #4]
  35:Inc/bldcpwm.h **** switch (sector)                                                                                   
 3952              		.loc 15 35 1
 3953 000c 7B68     		ldr	r3, [r7, #4]
 3954 000e 052B     		cmp	r3, #5
 3955 0010 00F2B280 		bhi	.L171
 3956 0014 01A2     		adr	r2, .L164
 3957 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 3958 001a 00BF     		.p2align 2
 3959              	.L164:
 3960 001c 35000000 		.word	.L169+1
 3961 0020 6B000000 		.word	.L168+1
 3962 0024 A1000000 		.word	.L167+1
 3963 0028 D7000000 		.word	.L166+1
 3964 002c 0D010000 		.word	.L165+1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 560


 3965 0030 43010000 		.word	.L163+1
 3966              		.p2align 1
 3967              	.L169:
  36:Inc/bldcpwm.h ****     {                                                                                              
  37:Inc/bldcpwm.h ****     case 0:                                                                                        
  38:Inc/bldcpwm.h ****       /* State s1: current flows to motor windings from phase A->B, de-energized phase = C */      
  39:Inc/bldcpwm.h ****       LL_HRTIM_DisableOutput(HRTIM1, CH | CL);                                                   
 3968              		.loc 15 39 7
 3969 0034 C021     		movs	r1, #192
 3970 0036 5348     		ldr	r0, .L172
 3971 0038 FFF7FEFF 		bl	LL_HRTIM_DisableOutput
  40:Inc/bldcpwm.h ****       LL_HRTIM_EnableOutput(HRTIM1, AH | AL | BH | BL);                                       
 3972              		.loc 15 40 7
 3973 003c 3321     		movs	r1, #51
 3974 003e 5148     		ldr	r0, .L172
 3975 0040 FFF7FEFF 		bl	LL_HRTIM_EnableOutput
  41:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, halfPwmPeriod + duty);                    
 3976              		.loc 15 41 7
 3977 0044 FA68     		ldr	r2, [r7, #12]
 3978 0046 BB68     		ldr	r3, [r7, #8]
 3979 0048 1344     		add	r3, r3, r2
 3980 004a 1A46     		mov	r2, r3
 3981 004c 4FF40031 		mov	r1, #131072
 3982 0050 4C48     		ldr	r0, .L172
 3983 0052 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  42:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, halfPwmPeriod - duty);                    
 3984              		.loc 15 42 7
 3985 0056 FA68     		ldr	r2, [r7, #12]
 3986 0058 BB68     		ldr	r3, [r7, #8]
 3987 005a D31A     		subs	r3, r2, r3
 3988 005c 1A46     		mov	r2, r3
 3989 005e 4FF40021 		mov	r1, #524288
 3990 0062 4848     		ldr	r0, .L172
 3991 0064 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  43:Inc/bldcpwm.h ****       break;                                                                                       
 3992              		.loc 15 43 7
 3993 0068 87E0     		b	.L170
 3994              	.L168:
  44:Inc/bldcpwm.h ****     case 1:                                                                                        
  45:Inc/bldcpwm.h ****       /* State s2: current flows to motor windings from phase A->C, de-energized phase = B */      
  46:Inc/bldcpwm.h ****       LL_HRTIM_DisableOutput(HRTIM1, BH | BL);                                                   
 3995              		.loc 15 46 7
 3996 006a 3021     		movs	r1, #48
 3997 006c 4548     		ldr	r0, .L172
 3998 006e FFF7FEFF 		bl	LL_HRTIM_DisableOutput
  47:Inc/bldcpwm.h ****       LL_HRTIM_EnableOutput(HRTIM1, AH | AL | CH | CL);                                       
 3999              		.loc 15 47 7
 4000 0072 C321     		movs	r1, #195
 4001 0074 4348     		ldr	r0, .L172
 4002 0076 FFF7FEFF 		bl	LL_HRTIM_EnableOutput
  48:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, halfPwmPeriod + duty);                    
 4003              		.loc 15 48 7
 4004 007a FA68     		ldr	r2, [r7, #12]
 4005 007c BB68     		ldr	r3, [r7, #8]
 4006 007e 1344     		add	r3, r3, r2
 4007 0080 1A46     		mov	r2, r3
 4008 0082 4FF40031 		mov	r1, #131072
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 561


 4009 0086 3F48     		ldr	r0, .L172
 4010 0088 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  49:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, halfPwmPeriod - duty);                    
 4011              		.loc 15 49 7
 4012 008c FA68     		ldr	r2, [r7, #12]
 4013 008e BB68     		ldr	r3, [r7, #8]
 4014 0090 D31A     		subs	r3, r2, r3
 4015 0092 1A46     		mov	r2, r3
 4016 0094 4FF48011 		mov	r1, #1048576
 4017 0098 3A48     		ldr	r0, .L172
 4018 009a FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  50:Inc/bldcpwm.h ****       break;                                                                                       
 4019              		.loc 15 50 7
 4020 009e 6CE0     		b	.L170
 4021              	.L167:
  51:Inc/bldcpwm.h ****     case 2:                                                                                        
  52:Inc/bldcpwm.h ****       /* State s3: current flows to motor windings from phase B->C, de-energized phase = A */      
  53:Inc/bldcpwm.h ****       LL_HRTIM_DisableOutput(HRTIM1, AH | AL);                                                   
 4022              		.loc 15 53 7
 4023 00a0 0321     		movs	r1, #3
 4024 00a2 3848     		ldr	r0, .L172
 4025 00a4 FFF7FEFF 		bl	LL_HRTIM_DisableOutput
  54:Inc/bldcpwm.h ****       LL_HRTIM_EnableOutput(HRTIM1, BH | BL | CH | CL);                                            
 4026              		.loc 15 54 7
 4027 00a8 F021     		movs	r1, #240
 4028 00aa 3648     		ldr	r0, .L172
 4029 00ac FFF7FEFF 		bl	LL_HRTIM_EnableOutput
  55:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, halfPwmPeriod + duty);                    
 4030              		.loc 15 55 7
 4031 00b0 FA68     		ldr	r2, [r7, #12]
 4032 00b2 BB68     		ldr	r3, [r7, #8]
 4033 00b4 1344     		add	r3, r3, r2
 4034 00b6 1A46     		mov	r2, r3
 4035 00b8 4FF40021 		mov	r1, #524288
 4036 00bc 3148     		ldr	r0, .L172
 4037 00be FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  56:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, halfPwmPeriod - duty);                    
 4038              		.loc 15 56 7
 4039 00c2 FA68     		ldr	r2, [r7, #12]
 4040 00c4 BB68     		ldr	r3, [r7, #8]
 4041 00c6 D31A     		subs	r3, r2, r3
 4042 00c8 1A46     		mov	r2, r3
 4043 00ca 4FF48011 		mov	r1, #1048576
 4044 00ce 2D48     		ldr	r0, .L172
 4045 00d0 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  57:Inc/bldcpwm.h ****       break;                                                                                       
 4046              		.loc 15 57 7
 4047 00d4 51E0     		b	.L170
 4048              	.L166:
  58:Inc/bldcpwm.h ****     case 3:                                                                                        
  59:Inc/bldcpwm.h ****       /* State s4: current flows to motor windings from phase B->A, de-energized phase = C */      
  60:Inc/bldcpwm.h ****       LL_HRTIM_DisableOutput(HRTIM1, CH | CL);                                                   
 4049              		.loc 15 60 7
 4050 00d6 C021     		movs	r1, #192
 4051 00d8 2A48     		ldr	r0, .L172
 4052 00da FFF7FEFF 		bl	LL_HRTIM_DisableOutput
  61:Inc/bldcpwm.h ****       LL_HRTIM_EnableOutput(HRTIM1, BH | BL | AH | AL);                                       
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 562


 4053              		.loc 15 61 7
 4054 00de 3321     		movs	r1, #51
 4055 00e0 2848     		ldr	r0, .L172
 4056 00e2 FFF7FEFF 		bl	LL_HRTIM_EnableOutput
  62:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, halfPwmPeriod - duty);                    
 4057              		.loc 15 62 7
 4058 00e6 FA68     		ldr	r2, [r7, #12]
 4059 00e8 BB68     		ldr	r3, [r7, #8]
 4060 00ea D31A     		subs	r3, r2, r3
 4061 00ec 1A46     		mov	r2, r3
 4062 00ee 4FF40031 		mov	r1, #131072
 4063 00f2 2448     		ldr	r0, .L172
 4064 00f4 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  63:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, halfPwmPeriod + duty);                    
 4065              		.loc 15 63 7
 4066 00f8 FA68     		ldr	r2, [r7, #12]
 4067 00fa BB68     		ldr	r3, [r7, #8]
 4068 00fc 1344     		add	r3, r3, r2
 4069 00fe 1A46     		mov	r2, r3
 4070 0100 4FF40021 		mov	r1, #524288
 4071 0104 1F48     		ldr	r0, .L172
 4072 0106 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  64:Inc/bldcpwm.h ****       break;                                                                                       
 4073              		.loc 15 64 7
 4074 010a 36E0     		b	.L170
 4075              	.L165:
  65:Inc/bldcpwm.h ****     case 4:                                                                                        
  66:Inc/bldcpwm.h ****       /* State s5: current flows to motor windings from phase C->A, de-energized phase = B */      
  67:Inc/bldcpwm.h ****       LL_HRTIM_DisableOutput(HRTIM1, BH | BL);                                                   
 4076              		.loc 15 67 7
 4077 010c 3021     		movs	r1, #48
 4078 010e 1D48     		ldr	r0, .L172
 4079 0110 FFF7FEFF 		bl	LL_HRTIM_DisableOutput
  68:Inc/bldcpwm.h ****       LL_HRTIM_EnableOutput(HRTIM1, CH | CL | AH | AL);                                       
 4080              		.loc 15 68 7
 4081 0114 C321     		movs	r1, #195
 4082 0116 1B48     		ldr	r0, .L172
 4083 0118 FFF7FEFF 		bl	LL_HRTIM_EnableOutput
  69:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, halfPwmPeriod - duty);                    
 4084              		.loc 15 69 7
 4085 011c FA68     		ldr	r2, [r7, #12]
 4086 011e BB68     		ldr	r3, [r7, #8]
 4087 0120 D31A     		subs	r3, r2, r3
 4088 0122 1A46     		mov	r2, r3
 4089 0124 4FF40031 		mov	r1, #131072
 4090 0128 1648     		ldr	r0, .L172
 4091 012a FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  70:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, halfPwmPeriod + duty);                    
 4092              		.loc 15 70 7
 4093 012e FA68     		ldr	r2, [r7, #12]
 4094 0130 BB68     		ldr	r3, [r7, #8]
 4095 0132 1344     		add	r3, r3, r2
 4096 0134 1A46     		mov	r2, r3
 4097 0136 4FF48011 		mov	r1, #1048576
 4098 013a 1248     		ldr	r0, .L172
 4099 013c FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  71:Inc/bldcpwm.h ****       break;                                                                                       
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 563


 4100              		.loc 15 71 7
 4101 0140 1BE0     		b	.L170
 4102              	.L163:
  72:Inc/bldcpwm.h ****     case 5:                                                                                        
  73:Inc/bldcpwm.h ****       /* State s6: current flows to motor windings from phase C->B, de-energized phase = A */      
  74:Inc/bldcpwm.h ****       LL_HRTIM_DisableOutput(HRTIM1, AH | AL);                                                   
 4103              		.loc 15 74 7
 4104 0142 0321     		movs	r1, #3
 4105 0144 0F48     		ldr	r0, .L172
 4106 0146 FFF7FEFF 		bl	LL_HRTIM_DisableOutput
  75:Inc/bldcpwm.h ****       LL_HRTIM_EnableOutput(HRTIM1, CH | CL | BH | BL);                                            
 4107              		.loc 15 75 7
 4108 014a F021     		movs	r1, #240
 4109 014c 0D48     		ldr	r0, .L172
 4110 014e FFF7FEFF 		bl	LL_HRTIM_EnableOutput
  76:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, halfPwmPeriod - duty);                    
 4111              		.loc 15 76 7
 4112 0152 FA68     		ldr	r2, [r7, #12]
 4113 0154 BB68     		ldr	r3, [r7, #8]
 4114 0156 D31A     		subs	r3, r2, r3
 4115 0158 1A46     		mov	r2, r3
 4116 015a 4FF40021 		mov	r1, #524288
 4117 015e 0948     		ldr	r0, .L172
 4118 0160 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  77:Inc/bldcpwm.h ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, halfPwmPeriod + duty);                    
 4119              		.loc 15 77 7
 4120 0164 FA68     		ldr	r2, [r7, #12]
 4121 0166 BB68     		ldr	r3, [r7, #8]
 4122 0168 1344     		add	r3, r3, r2
 4123 016a 1A46     		mov	r2, r3
 4124 016c 4FF48011 		mov	r1, #1048576
 4125 0170 0448     		ldr	r0, .L172
 4126 0172 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
  78:Inc/bldcpwm.h ****       break;                                                                                       
 4127              		.loc 15 78 7
 4128 0176 00E0     		b	.L170
 4129              	.L171:
  79:Inc/bldcpwm.h ****     default:                                                                                       
  80:Inc/bldcpwm.h ****       break;                                                                                       
 4130              		.loc 15 80 7
 4131 0178 00BF     		nop
 4132              	.L170:
  81:Inc/bldcpwm.h ****     }
  82:Inc/bldcpwm.h **** }
 4133              		.loc 15 82 1
 4134 017a 00BF     		nop
 4135 017c 1037     		adds	r7, r7, #16
 4136              	.LCFI242:
 4137              		.cfi_def_cfa_offset 8
 4138 017e BD46     		mov	sp, r7
 4139              	.LCFI243:
 4140              		.cfi_def_cfa_register 13
 4141              		@ sp needed
 4142 0180 80BD     		pop	{r7, pc}
 4143              	.L173:
 4144 0182 00BF     		.align	2
 4145              	.L172:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 564


 4146 0184 00680140 		.word	1073833984
 4147              		.cfi_endproc
 4148              	.LFE1974:
 4150              		.section	.text.Svgen_calc,"ax",%progbits
 4151              		.align	1
 4152              		.syntax unified
 4153              		.thumb
 4154              		.thumb_func
 4155              		.fpu fpv4-sp-d16
 4157              	Svgen_calc:
 4158              	.LFB1975:
 4159              		.file 16 "Inc/foc.h"
   1:Inc/foc.h     **** /**
   2:Inc/foc.h     ****  ***********************************************************************
   3:Inc/foc.h     ****  * File name: foc.h
   4:Inc/foc.h     ****  * Discription: Implementation math library for BLDC/PMSM
   5:Inc/foc.h     ****  *  field-oriented control.
   6:Inc/foc.h     ****  * Cast exmpl: bldc1.pi_id.Ref = 1.0f;
   7:Inc/foc.h     ****  *             bldc1.calc.pi_reg(&bldc1.pi_id); 
   8:Inc/foc.h     ****  *  */
   9:Inc/foc.h     **** 
  10:Inc/foc.h     **** #ifndef FOC_H
  11:Inc/foc.h     **** #define FOC_H
  12:Inc/foc.h     **** 
  13:Inc/foc.h     **** #define FOC_TS 1.0f / 32000.0f // Calc frequency
  14:Inc/foc.h     **** 
  15:Inc/foc.h     **** #define SQRT3_DIV2 0.8660254f
  16:Inc/foc.h     **** #define SAT(A, Pos, Neg) (((A) > (Pos)) ? (Pos) : (((A) < (Neg)) ? (Neg) : (A)))
  17:Inc/foc.h     **** 
  18:Inc/foc.h     **** /*********************************************************************
  19:Inc/foc.h     ****  * Space-vector PWM generator.
  20:Inc/foc.h     ****  * Input: usa, usb - voltages in alpha/beta reference frame
  21:Inc/foc.h     ****  * Output: Ta, Tb, Tc - switching functions for half-bridges
  22:Inc/foc.h     ****  ****************************************************************** */
  23:Inc/foc.h     **** struct svgen_s
  24:Inc/foc.h     **** {
  25:Inc/foc.h     ****     float usa, usb;    // Input: reference voltages alfa-beta ref.frame
  26:Inc/foc.h     ****     float Ta;          // Output: reference phase-a switching function
  27:Inc/foc.h     ****     float Tb;          // Output: reference phase-b switching function
  28:Inc/foc.h     ****     float Tc;          // Output: reference phase-c switching function
  29:Inc/foc.h     ****     float tmp1;        // Variable: temp variable
  30:Inc/foc.h     ****     float tmp2;        // Variable: temp variable
  31:Inc/foc.h     ****     float tmp3;        // Variable: temp variable
  32:Inc/foc.h     ****     uint8_t VecSector; // Variable: Space vector sector
  33:Inc/foc.h     **** };
  34:Inc/foc.h     **** typedef volatile struct svgen_s svgen_t;
  35:Inc/foc.h     **** #define SVGEN_DEFAULTS  \
  36:Inc/foc.h     ****     {                   \
  37:Inc/foc.h     ****         0, 0, 0, 0,     \
  38:Inc/foc.h     ****             0, 0, 0, 0, \
  39:Inc/foc.h     ****     }
  40:Inc/foc.h     **** 
  41:Inc/foc.h     **** static inline void Svgen_calc(svgen_t *p)
  42:Inc/foc.h     **** {
 4160              		.loc 16 42 1
 4161              		.cfi_startproc
 4162              		@ args = 0, pretend = 0, frame = 8
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 565


 4163              		@ frame_needed = 1, uses_anonymous_args = 0
 4164              		@ link register save eliminated.
 4165 0000 80B4     		push	{r7}
 4166              	.LCFI244:
 4167              		.cfi_def_cfa_offset 4
 4168              		.cfi_offset 7, -4
 4169 0002 83B0     		sub	sp, sp, #12
 4170              	.LCFI245:
 4171              		.cfi_def_cfa_offset 16
 4172 0004 00AF     		add	r7, sp, #0
 4173              	.LCFI246:
 4174              		.cfi_def_cfa_register 7
 4175 0006 7860     		str	r0, [r7, #4]
  43:Inc/foc.h     ****     p->tmp1 = p->usb;
 4176              		.loc 16 43 16
 4177 0008 7B68     		ldr	r3, [r7, #4]
 4178 000a 5A68     		ldr	r2, [r3, #4]	@ float
 4179              		.loc 16 43 13
 4180 000c 7B68     		ldr	r3, [r7, #4]
 4181 000e 5A61     		str	r2, [r3, #20]	@ float
  44:Inc/foc.h     ****     p->tmp2 = p->usb * 0.5f + p->usa * SQRT3_DIV2;
 4182              		.loc 16 44 16
 4183 0010 7B68     		ldr	r3, [r7, #4]
 4184 0012 D3ED017A 		vldr.32	s15, [r3, #4]
 4185              		.loc 16 44 22
 4186 0016 B6EE007A 		vmov.f32	s14, #5.0e-1
 4187 001a 27EE877A 		vmul.f32	s14, s15, s14
 4188              		.loc 16 44 32
 4189 001e 7B68     		ldr	r3, [r7, #4]
 4190 0020 D3ED007A 		vldr.32	s15, [r3]
 4191              		.loc 16 44 38
 4192 0024 DFED606A 		vldr.32	s13, .L195
 4193 0028 67EEA67A 		vmul.f32	s15, s15, s13
 4194              		.loc 16 44 29
 4195 002c 77EE277A 		vadd.f32	s15, s14, s15
 4196              		.loc 16 44 13
 4197 0030 7B68     		ldr	r3, [r7, #4]
 4198 0032 C3ED067A 		vstr.32	s15, [r3, #24]
  45:Inc/foc.h     ****     p->tmp3 = p->tmp2 - p->tmp1;
 4199              		.loc 16 45 16
 4200 0036 7B68     		ldr	r3, [r7, #4]
 4201 0038 93ED067A 		vldr.32	s14, [r3, #24]
 4202              		.loc 16 45 26
 4203 003c 7B68     		ldr	r3, [r7, #4]
 4204 003e D3ED057A 		vldr.32	s15, [r3, #20]
 4205              		.loc 16 45 23
 4206 0042 77EE677A 		vsub.f32	s15, s14, s15
 4207              		.loc 16 45 13
 4208 0046 7B68     		ldr	r3, [r7, #4]
 4209 0048 C3ED077A 		vstr.32	s15, [r3, #28]
  46:Inc/foc.h     **** 
  47:Inc/foc.h     ****     p->VecSector = 3;
 4210              		.loc 16 47 18
 4211 004c 7B68     		ldr	r3, [r7, #4]
 4212 004e 0322     		movs	r2, #3
 4213 0050 83F82020 		strb	r2, [r3, #32]
  48:Inc/foc.h     ****     p->VecSector = (p->tmp2 > 0) ? (p->VecSector - 1) : p->VecSector;
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 566


 4214              		.loc 16 48 22
 4215 0054 7B68     		ldr	r3, [r7, #4]
 4216 0056 D3ED067A 		vldr.32	s15, [r3, #24]
 4217              		.loc 16 48 18
 4218 005a F5EEC07A 		vcmpe.f32	s15, #0
 4219 005e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4220 0062 06DD     		ble	.L192
 4221              		.loc 16 48 38 discriminator 1
 4222 0064 7B68     		ldr	r3, [r7, #4]
 4223 0066 93F82030 		ldrb	r3, [r3, #32]
 4224 006a DBB2     		uxtb	r3, r3
 4225              		.loc 16 48 18 discriminator 1
 4226 006c 013B     		subs	r3, r3, #1
 4227 006e DBB2     		uxtb	r3, r3
 4228 0070 03E0     		b	.L177
 4229              	.L192:
 4230              		.loc 16 48 18 is_stmt 0 discriminator 2
 4231 0072 7B68     		ldr	r3, [r7, #4]
 4232 0074 93F82030 		ldrb	r3, [r3, #32]
 4233 0078 DBB2     		uxtb	r3, r3
 4234              	.L177:
 4235              		.loc 16 48 18 discriminator 4
 4236 007a 7A68     		ldr	r2, [r7, #4]
 4237 007c 82F82030 		strb	r3, [r2, #32]
  49:Inc/foc.h     ****     p->VecSector = (p->tmp3 > 0) ? (p->VecSector - 1) : p->VecSector;
 4238              		.loc 16 49 22 is_stmt 1 discriminator 4
 4239 0080 7B68     		ldr	r3, [r7, #4]
 4240 0082 D3ED077A 		vldr.32	s15, [r3, #28]
 4241              		.loc 16 49 18 discriminator 4
 4242 0086 F5EEC07A 		vcmpe.f32	s15, #0
 4243 008a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4244 008e 06DD     		ble	.L193
 4245              		.loc 16 49 38 discriminator 1
 4246 0090 7B68     		ldr	r3, [r7, #4]
 4247 0092 93F82030 		ldrb	r3, [r3, #32]
 4248 0096 DBB2     		uxtb	r3, r3
 4249              		.loc 16 49 18 discriminator 1
 4250 0098 013B     		subs	r3, r3, #1
 4251 009a DBB2     		uxtb	r3, r3
 4252 009c 03E0     		b	.L180
 4253              	.L193:
 4254              		.loc 16 49 18 is_stmt 0 discriminator 2
 4255 009e 7B68     		ldr	r3, [r7, #4]
 4256 00a0 93F82030 		ldrb	r3, [r3, #32]
 4257 00a4 DBB2     		uxtb	r3, r3
 4258              	.L180:
 4259              		.loc 16 49 18 discriminator 4
 4260 00a6 7A68     		ldr	r2, [r7, #4]
 4261 00a8 82F82030 		strb	r3, [r2, #32]
  50:Inc/foc.h     ****     p->VecSector = (p->tmp1 < 0) ? (7 - p->VecSector) : p->VecSector;
 4262              		.loc 16 50 22 is_stmt 1 discriminator 4
 4263 00ac 7B68     		ldr	r3, [r7, #4]
 4264 00ae D3ED057A 		vldr.32	s15, [r3, #20]
 4265              		.loc 16 50 18 discriminator 4
 4266 00b2 F5EEC07A 		vcmpe.f32	s15, #0
 4267 00b6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4268 00ba 07D5     		bpl	.L194
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 567


 4269              		.loc 16 50 42 discriminator 1
 4270 00bc 7B68     		ldr	r3, [r7, #4]
 4271 00be 93F82030 		ldrb	r3, [r3, #32]
 4272 00c2 DBB2     		uxtb	r3, r3
 4273              		.loc 16 50 18 discriminator 1
 4274 00c4 C3F10703 		rsb	r3, r3, #7
 4275 00c8 DBB2     		uxtb	r3, r3
 4276 00ca 03E0     		b	.L183
 4277              	.L194:
 4278              		.loc 16 50 18 is_stmt 0 discriminator 2
 4279 00cc 7B68     		ldr	r3, [r7, #4]
 4280 00ce 93F82030 		ldrb	r3, [r3, #32]
 4281 00d2 DBB2     		uxtb	r3, r3
 4282              	.L183:
 4283              		.loc 16 50 18 discriminator 4
 4284 00d4 7A68     		ldr	r2, [r7, #4]
 4285 00d6 82F82030 		strb	r3, [r2, #32]
  51:Inc/foc.h     **** 
  52:Inc/foc.h     ****     if (p->VecSector == 1 || p->VecSector == 4)
 4286              		.loc 16 52 10 is_stmt 1 discriminator 4
 4287 00da 7B68     		ldr	r3, [r7, #4]
 4288 00dc 93F82030 		ldrb	r3, [r3, #32]
 4289 00e0 DBB2     		uxtb	r3, r3
 4290              		.loc 16 52 8 discriminator 4
 4291 00e2 012B     		cmp	r3, #1
 4292 00e4 05D0     		beq	.L184
 4293              		.loc 16 52 31 discriminator 1
 4294 00e6 7B68     		ldr	r3, [r7, #4]
 4295 00e8 93F82030 		ldrb	r3, [r3, #32]
 4296 00ec DBB2     		uxtb	r3, r3
 4297              		.loc 16 52 27 discriminator 1
 4298 00ee 042B     		cmp	r3, #4
 4299 00f0 17D1     		bne	.L185
 4300              	.L184:
  53:Inc/foc.h     ****     {
  54:Inc/foc.h     ****         p->Ta = p->tmp2;
 4301              		.loc 16 54 18
 4302 00f2 7B68     		ldr	r3, [r7, #4]
 4303 00f4 9A69     		ldr	r2, [r3, #24]	@ float
 4304              		.loc 16 54 15
 4305 00f6 7B68     		ldr	r3, [r7, #4]
 4306 00f8 9A60     		str	r2, [r3, #8]	@ float
  55:Inc/foc.h     ****         p->Tb = p->tmp1 - p->tmp3;
 4307              		.loc 16 55 18
 4308 00fa 7B68     		ldr	r3, [r7, #4]
 4309 00fc 93ED057A 		vldr.32	s14, [r3, #20]
 4310              		.loc 16 55 28
 4311 0100 7B68     		ldr	r3, [r7, #4]
 4312 0102 D3ED077A 		vldr.32	s15, [r3, #28]
 4313              		.loc 16 55 25
 4314 0106 77EE677A 		vsub.f32	s15, s14, s15
 4315              		.loc 16 55 15
 4316 010a 7B68     		ldr	r3, [r7, #4]
 4317 010c C3ED037A 		vstr.32	s15, [r3, #12]
  56:Inc/foc.h     ****         p->Tc = -p->tmp2;
 4318              		.loc 16 56 19
 4319 0110 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 568


 4320 0112 D3ED067A 		vldr.32	s15, [r3, #24]
 4321              		.loc 16 56 17
 4322 0116 F1EE677A 		vneg.f32	s15, s15
 4323              		.loc 16 56 15
 4324 011a 7B68     		ldr	r3, [r7, #4]
 4325 011c C3ED047A 		vstr.32	s15, [r3, #16]
 4326 0120 3CE0     		b	.L186
 4327              	.L185:
  57:Inc/foc.h     ****     }
  58:Inc/foc.h     **** 
  59:Inc/foc.h     ****     else if (p->VecSector == 2 || p->VecSector == 5)
 4328              		.loc 16 59 15
 4329 0122 7B68     		ldr	r3, [r7, #4]
 4330 0124 93F82030 		ldrb	r3, [r3, #32]
 4331 0128 DBB2     		uxtb	r3, r3
 4332              		.loc 16 59 13
 4333 012a 022B     		cmp	r3, #2
 4334 012c 05D0     		beq	.L187
 4335              		.loc 16 59 36 discriminator 1
 4336 012e 7B68     		ldr	r3, [r7, #4]
 4337 0130 93F82030 		ldrb	r3, [r3, #32]
 4338 0134 DBB2     		uxtb	r3, r3
 4339              		.loc 16 59 32 discriminator 1
 4340 0136 052B     		cmp	r3, #5
 4341 0138 17D1     		bne	.L188
 4342              	.L187:
  60:Inc/foc.h     ****     {
  61:Inc/foc.h     ****         p->Ta = p->tmp3 + p->tmp2;
 4343              		.loc 16 61 18
 4344 013a 7B68     		ldr	r3, [r7, #4]
 4345 013c 93ED077A 		vldr.32	s14, [r3, #28]
 4346              		.loc 16 61 28
 4347 0140 7B68     		ldr	r3, [r7, #4]
 4348 0142 D3ED067A 		vldr.32	s15, [r3, #24]
 4349              		.loc 16 61 25
 4350 0146 77EE277A 		vadd.f32	s15, s14, s15
 4351              		.loc 16 61 15
 4352 014a 7B68     		ldr	r3, [r7, #4]
 4353 014c C3ED027A 		vstr.32	s15, [r3, #8]
  62:Inc/foc.h     ****         p->Tb = p->tmp1;
 4354              		.loc 16 62 18
 4355 0150 7B68     		ldr	r3, [r7, #4]
 4356 0152 5A69     		ldr	r2, [r3, #20]	@ float
 4357              		.loc 16 62 15
 4358 0154 7B68     		ldr	r3, [r7, #4]
 4359 0156 DA60     		str	r2, [r3, #12]	@ float
  63:Inc/foc.h     ****         p->Tc = -p->tmp1;
 4360              		.loc 16 63 19
 4361 0158 7B68     		ldr	r3, [r7, #4]
 4362 015a D3ED057A 		vldr.32	s15, [r3, #20]
 4363              		.loc 16 63 17
 4364 015e F1EE677A 		vneg.f32	s15, s15
 4365              		.loc 16 63 15
 4366 0162 7B68     		ldr	r3, [r7, #4]
 4367 0164 C3ED047A 		vstr.32	s15, [r3, #16]
 4368 0168 18E0     		b	.L186
 4369              	.L188:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 569


  64:Inc/foc.h     ****     }
  65:Inc/foc.h     **** 
  66:Inc/foc.h     ****     else
  67:Inc/foc.h     ****     {
  68:Inc/foc.h     ****         p->Ta = p->tmp3;
 4370              		.loc 16 68 18
 4371 016a 7B68     		ldr	r3, [r7, #4]
 4372 016c DA69     		ldr	r2, [r3, #28]	@ float
 4373              		.loc 16 68 15
 4374 016e 7B68     		ldr	r3, [r7, #4]
 4375 0170 9A60     		str	r2, [r3, #8]	@ float
  69:Inc/foc.h     ****         p->Tb = -p->tmp3;
 4376              		.loc 16 69 19
 4377 0172 7B68     		ldr	r3, [r7, #4]
 4378 0174 D3ED077A 		vldr.32	s15, [r3, #28]
 4379              		.loc 16 69 17
 4380 0178 F1EE677A 		vneg.f32	s15, s15
 4381              		.loc 16 69 15
 4382 017c 7B68     		ldr	r3, [r7, #4]
 4383 017e C3ED037A 		vstr.32	s15, [r3, #12]
  70:Inc/foc.h     ****         p->Tc = -(p->tmp1 + p->tmp2);
 4384              		.loc 16 70 20
 4385 0182 7B68     		ldr	r3, [r7, #4]
 4386 0184 93ED057A 		vldr.32	s14, [r3, #20]
 4387              		.loc 16 70 30
 4388 0188 7B68     		ldr	r3, [r7, #4]
 4389 018a D3ED067A 		vldr.32	s15, [r3, #24]
 4390              		.loc 16 70 27
 4391 018e 77EE277A 		vadd.f32	s15, s14, s15
 4392              		.loc 16 70 17
 4393 0192 F1EE677A 		vneg.f32	s15, s15
 4394              		.loc 16 70 15
 4395 0196 7B68     		ldr	r3, [r7, #4]
 4396 0198 C3ED047A 		vstr.32	s15, [r3, #16]
 4397              	.L186:
  71:Inc/foc.h     ****     }
  72:Inc/foc.h     **** }
 4398              		.loc 16 72 1
 4399 019c 00BF     		nop
 4400 019e 0C37     		adds	r7, r7, #12
 4401              	.LCFI247:
 4402              		.cfi_def_cfa_offset 4
 4403 01a0 BD46     		mov	sp, r7
 4404              	.LCFI248:
 4405              		.cfi_def_cfa_register 13
 4406              		@ sp needed
 4407 01a2 5DF8047B 		ldr	r7, [sp], #4
 4408              	.LCFI249:
 4409              		.cfi_restore 7
 4410              		.cfi_def_cfa_offset 0
 4411 01a6 7047     		bx	lr
 4412              	.L196:
 4413              		.align	2
 4414              	.L195:
 4415 01a8 D7B35D3F 		.word	1063105495
 4416              		.cfi_endproc
 4417              	.LFE1975:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 570


 4419              		.section	.text.PI_calc,"ax",%progbits
 4420              		.align	1
 4421              		.syntax unified
 4422              		.thumb
 4423              		.thumb_func
 4424              		.fpu fpv4-sp-d16
 4426              	PI_calc:
 4427              	.LFB1976:
  73:Inc/foc.h     **** 
  74:Inc/foc.h     **** /*********************************************************************
  75:Inc/foc.h     ****  * Digital PI controller (Antiwindup: back calculation)
  76:Inc/foc.h     ****  * Input: Ref, Fdb - reference and feadback
  77:Inc/foc.h     ****  * Output: Out - output from controller
  78:Inc/foc.h     ****  ****************************************************************** */
  79:Inc/foc.h     **** struct pidReg_s
  80:Inc/foc.h     **** {
  81:Inc/foc.h     ****     float Ref;       // Input: Reference input
  82:Inc/foc.h     ****     float Fdb;       // Input: Feedback input
  83:Inc/foc.h     ****     float Err;       // Variable: Error
  84:Inc/foc.h     ****     float Kp;        // Parameter: Proportional gain
  85:Inc/foc.h     ****     float Up;        // Variable: Proportional output
  86:Inc/foc.h     ****     float Ui;        // Variable: Integral output
  87:Inc/foc.h     ****     float Ud;        // Variable: Derivative output
  88:Inc/foc.h     ****     float OutPreSat; // Variable: Pre-saturated output
  89:Inc/foc.h     ****     float OutMax;    // Parameter: Maximum output
  90:Inc/foc.h     ****     float OutMin;    // Parameter: Minimum output
  91:Inc/foc.h     ****     float Out;       // Output: PID output
  92:Inc/foc.h     ****     float SatErr;    // Variable: Saturated difference
  93:Inc/foc.h     ****     float Ki;        // Parameter: Integral gain
  94:Inc/foc.h     ****     float Kc;        // Parameter: Integral correction gain
  95:Inc/foc.h     ****     float Kd;        // Parameter: Derivative gain
  96:Inc/foc.h     ****     float Up1;       // History: Previous proportional output
  97:Inc/foc.h     **** };
  98:Inc/foc.h     **** typedef volatile struct pidReg_s pidReg_t;
  99:Inc/foc.h     **** #define PIDREG_DEFAULTS \
 100:Inc/foc.h     ****     {                   \
 101:Inc/foc.h     ****         0, 0, 0, 0,     \
 102:Inc/foc.h     ****             0, 0, 0, 0, \
 103:Inc/foc.h     ****             0, 0, 0, 0, \
 104:Inc/foc.h     ****             0, 0, 0, 0, \
 105:Inc/foc.h     ****     }
 106:Inc/foc.h     **** 
 107:Inc/foc.h     **** static inline void PI_calc(pidReg_t *p)
 108:Inc/foc.h     **** {
 4428              		.loc 16 108 1
 4429              		.cfi_startproc
 4430              		@ args = 0, pretend = 0, frame = 8
 4431              		@ frame_needed = 1, uses_anonymous_args = 0
 4432              		@ link register save eliminated.
 4433 0000 80B4     		push	{r7}
 4434              	.LCFI250:
 4435              		.cfi_def_cfa_offset 4
 4436              		.cfi_offset 7, -4
 4437 0002 83B0     		sub	sp, sp, #12
 4438              	.LCFI251:
 4439              		.cfi_def_cfa_offset 16
 4440 0004 00AF     		add	r7, sp, #0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 571


 4441              	.LCFI252:
 4442              		.cfi_def_cfa_register 7
 4443 0006 7860     		str	r0, [r7, #4]
 109:Inc/foc.h     ****     p->Err = p->Ref - p->Fdb;                         /* Compute the error */
 4444              		.loc 16 109 15
 4445 0008 7B68     		ldr	r3, [r7, #4]
 4446 000a 93ED007A 		vldr.32	s14, [r3]
 4447              		.loc 16 109 24
 4448 000e 7B68     		ldr	r3, [r7, #4]
 4449 0010 D3ED017A 		vldr.32	s15, [r3, #4]
 4450              		.loc 16 109 21
 4451 0014 77EE677A 		vsub.f32	s15, s14, s15
 4452              		.loc 16 109 12
 4453 0018 7B68     		ldr	r3, [r7, #4]
 4454 001a C3ED027A 		vstr.32	s15, [r3, #8]
 110:Inc/foc.h     ****     p->Up = p->Kp * p->Err;                           /* Compute the proportional output */
 4455              		.loc 16 110 14
 4456 001e 7B68     		ldr	r3, [r7, #4]
 4457 0020 93ED037A 		vldr.32	s14, [r3, #12]
 4458              		.loc 16 110 22
 4459 0024 7B68     		ldr	r3, [r7, #4]
 4460 0026 D3ED027A 		vldr.32	s15, [r3, #8]
 4461              		.loc 16 110 19
 4462 002a 67EE277A 		vmul.f32	s15, s14, s15
 4463              		.loc 16 110 11
 4464 002e 7B68     		ldr	r3, [r7, #4]
 4465 0030 C3ED047A 		vstr.32	s15, [r3, #16]
 111:Inc/foc.h     ****     p->Ui += p->Ki * p->Up + p->Kc * p->SatErr;       /* Compute the integral output */
 4466              		.loc 16 111 15
 4467 0034 7B68     		ldr	r3, [r7, #4]
 4468 0036 93ED0C7A 		vldr.32	s14, [r3, #48]
 4469              		.loc 16 111 23
 4470 003a 7B68     		ldr	r3, [r7, #4]
 4471 003c D3ED047A 		vldr.32	s15, [r3, #16]
 4472              		.loc 16 111 20
 4473 0040 27EE277A 		vmul.f32	s14, s14, s15
 4474              		.loc 16 111 31
 4475 0044 7B68     		ldr	r3, [r7, #4]
 4476 0046 D3ED0D6A 		vldr.32	s13, [r3, #52]
 4477              		.loc 16 111 39
 4478 004a 7B68     		ldr	r3, [r7, #4]
 4479 004c D3ED0B7A 		vldr.32	s15, [r3, #44]
 4480              		.loc 16 111 36
 4481 0050 66EEA77A 		vmul.f32	s15, s13, s15
 4482              		.loc 16 111 28
 4483 0054 37EE277A 		vadd.f32	s14, s14, s15
 4484              		.loc 16 111 11
 4485 0058 7B68     		ldr	r3, [r7, #4]
 4486 005a D3ED057A 		vldr.32	s15, [r3, #20]
 4487 005e 77EE277A 		vadd.f32	s15, s14, s15
 4488 0062 7B68     		ldr	r3, [r7, #4]
 4489 0064 C3ED057A 		vstr.32	s15, [r3, #20]
 112:Inc/foc.h     ****     p->OutPreSat = p->Up + p->Ui;                     /* Compute the pre-saturated output */
 4490              		.loc 16 112 21
 4491 0068 7B68     		ldr	r3, [r7, #4]
 4492 006a 93ED047A 		vldr.32	s14, [r3, #16]
 4493              		.loc 16 112 29
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 572


 4494 006e 7B68     		ldr	r3, [r7, #4]
 4495 0070 D3ED057A 		vldr.32	s15, [r3, #20]
 4496              		.loc 16 112 26
 4497 0074 77EE277A 		vadd.f32	s15, s14, s15
 4498              		.loc 16 112 18
 4499 0078 7B68     		ldr	r3, [r7, #4]
 4500 007a C3ED077A 		vstr.32	s15, [r3, #28]
 113:Inc/foc.h     ****     p->Out = SAT(p->OutPreSat, p->OutMax, p->OutMin); /* Saturate the output */
 4501              		.loc 16 113 14
 4502 007e 7B68     		ldr	r3, [r7, #4]
 4503 0080 93ED077A 		vldr.32	s14, [r3, #28]
 4504 0084 7B68     		ldr	r3, [r7, #4]
 4505 0086 D3ED087A 		vldr.32	s15, [r3, #32]
 4506 008a B4EEE77A 		vcmpe.f32	s14, s15
 4507 008e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4508 0092 02DD     		ble	.L206
 4509              		.loc 16 113 14 is_stmt 0 discriminator 1
 4510 0094 7B68     		ldr	r3, [r7, #4]
 4511 0096 1B6A     		ldr	r3, [r3, #32]	@ float
 4512 0098 0FE0     		b	.L200
 4513              	.L206:
 4514              		.loc 16 113 14 discriminator 2
 4515 009a 7B68     		ldr	r3, [r7, #4]
 4516 009c 93ED077A 		vldr.32	s14, [r3, #28]
 4517 00a0 7B68     		ldr	r3, [r7, #4]
 4518 00a2 D3ED097A 		vldr.32	s15, [r3, #36]
 4519 00a6 B4EEE77A 		vcmpe.f32	s14, s15
 4520 00aa F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 4521 00ae 02D5     		bpl	.L207
 4522              		.loc 16 113 14 discriminator 4
 4523 00b0 7B68     		ldr	r3, [r7, #4]
 4524 00b2 5B6A     		ldr	r3, [r3, #36]	@ float
 4525 00b4 01E0     		b	.L200
 4526              	.L207:
 4527              		.loc 16 113 14 discriminator 5
 4528 00b6 7B68     		ldr	r3, [r7, #4]
 4529 00b8 DB69     		ldr	r3, [r3, #28]	@ float
 4530              	.L200:
 4531              		.loc 16 113 12 is_stmt 1 discriminator 8
 4532 00ba 7A68     		ldr	r2, [r7, #4]
 4533 00bc 9362     		str	r3, [r2, #40]	@ float
 114:Inc/foc.h     ****     p->SatErr = p->Out - p->OutPreSat;                /* Compute the saturate difference */
 4534              		.loc 16 114 18 discriminator 8
 4535 00be 7B68     		ldr	r3, [r7, #4]
 4536 00c0 93ED0A7A 		vldr.32	s14, [r3, #40]
 4537              		.loc 16 114 27 discriminator 8
 4538 00c4 7B68     		ldr	r3, [r7, #4]
 4539 00c6 D3ED077A 		vldr.32	s15, [r3, #28]
 4540              		.loc 16 114 24 discriminator 8
 4541 00ca 77EE677A 		vsub.f32	s15, s14, s15
 4542              		.loc 16 114 15 discriminator 8
 4543 00ce 7B68     		ldr	r3, [r7, #4]
 4544 00d0 C3ED0B7A 		vstr.32	s15, [r3, #44]
 115:Inc/foc.h     ****     p->Up1 = p->Up;                                   /* Update the previous proportional output */
 4545              		.loc 16 115 15 discriminator 8
 4546 00d4 7B68     		ldr	r3, [r7, #4]
 4547 00d6 1A69     		ldr	r2, [r3, #16]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 573


 4548              		.loc 16 115 12 discriminator 8
 4549 00d8 7B68     		ldr	r3, [r7, #4]
 4550 00da DA63     		str	r2, [r3, #60]	@ float
 116:Inc/foc.h     **** 
 117:Inc/foc.h     ****     // p->Err = p->Ref - p->Fdb;                          /* Compute the error */
 118:Inc/foc.h     ****     // p->Up = p->Kp * p->Err;                            /* Compute the proportional output */
 119:Inc/foc.h     ****     // p->Ui += p->Ki * p->Err;                    /* Compute the integral output */
 120:Inc/foc.h     ****     // p->OutPreSat = p->Up + p->Ui;                      /* Compute the pre-saturated output */
 121:Inc/foc.h     ****     // p->Out = SAT(p->OutPreSat, p->OutMax, p->OutMin);  /* Saturate the output */
 122:Inc/foc.h     **** }
 4551              		.loc 16 122 1 discriminator 8
 4552 00dc 00BF     		nop
 4553 00de 0C37     		adds	r7, r7, #12
 4554              	.LCFI253:
 4555              		.cfi_def_cfa_offset 4
 4556 00e0 BD46     		mov	sp, r7
 4557              	.LCFI254:
 4558              		.cfi_def_cfa_register 13
 4559              		@ sp needed
 4560 00e2 5DF8047B 		ldr	r7, [sp], #4
 4561              	.LCFI255:
 4562              		.cfi_restore 7
 4563              		.cfi_def_cfa_offset 0
 4564 00e6 7047     		bx	lr
 4565              		.cfi_endproc
 4566              	.LFE1976:
 4568              		.section	.text.Volt_calc,"ax",%progbits
 4569              		.align	1
 4570              		.syntax unified
 4571              		.thumb
 4572              		.thumb_func
 4573              		.fpu fpv4-sp-d16
 4575              	Volt_calc:
 4576              	.LFB1977:
 123:Inc/foc.h     **** /*********************************************************************
 124:Inc/foc.h     ****  * Phase voltages calculation
 125:Inc/foc.h     ****  * Input: 
 126:Inc/foc.h     ****  * Output: 
 127:Inc/foc.h     ****  ****************************************************************** */
 128:Inc/foc.h     **** struct voltCalc_s
 129:Inc/foc.h     **** {
 130:Inc/foc.h     ****     float DcBusVolt;        // Input: DC-bus voltage
 131:Inc/foc.h     ****     float MfuncV1;          // Input: Modulation voltage phase A (pu)
 132:Inc/foc.h     ****     float MfuncV2;          // Input: Modulation voltage phase B (pu)
 133:Inc/foc.h     ****     float MfuncV3;          // Input: Modulation voltage phase C (pu)
 134:Inc/foc.h     ****     uint8_t OutOfPhase;     // Parameter: Out of Phase adjustment (0 or 1) (Q0) - independently wit
 135:Inc/foc.h     ****     float VphaseA;          // Output: Phase voltage phase A
 136:Inc/foc.h     ****     float VphaseB;          // Output: Phase voltage phase B
 137:Inc/foc.h     ****     float VphaseC;          // Output: Phase voltage phase C
 138:Inc/foc.h     ****     float usa;              // Output: Stationary alpha-axis phase voltage
 139:Inc/foc.h     ****     float usb;              // Output: Stationary beta-axis phase voltage
 140:Inc/foc.h     ****     float usd, usq;         // Output: DQ-axis phase voltages
 141:Inc/foc.h     ****     float vMagMax, dutyMax; // Output: DQ-axis phase voltages
 142:Inc/foc.h     ****     float temp;             // Variable: temp variable
 143:Inc/foc.h     **** };
 144:Inc/foc.h     **** typedef volatile struct voltCalc_s voltCalc_t;
 145:Inc/foc.h     **** #define VOLTCALC_DEFAULTS \
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 574


 146:Inc/foc.h     ****     {                     \
 147:Inc/foc.h     ****         0,                \
 148:Inc/foc.h     ****             0, 0, 0,      \
 149:Inc/foc.h     ****             0,            \
 150:Inc/foc.h     ****             0, 0, 0,      \
 151:Inc/foc.h     ****             0, 0,         \
 152:Inc/foc.h     ****             0, 0,         \
 153:Inc/foc.h     ****             0, 0,         \
 154:Inc/foc.h     ****             0,            \
 155:Inc/foc.h     ****     }
 156:Inc/foc.h     **** 
 157:Inc/foc.h     **** static inline void Volt_calc(voltCalc_t *p)
 158:Inc/foc.h     **** {
 4577              		.loc 16 158 1
 4578              		.cfi_startproc
 4579              		@ args = 0, pretend = 0, frame = 8
 4580              		@ frame_needed = 1, uses_anonymous_args = 0
 4581              		@ link register save eliminated.
 4582 0000 80B4     		push	{r7}
 4583              	.LCFI256:
 4584              		.cfi_def_cfa_offset 4
 4585              		.cfi_offset 7, -4
 4586 0002 83B0     		sub	sp, sp, #12
 4587              	.LCFI257:
 4588              		.cfi_def_cfa_offset 16
 4589 0004 00AF     		add	r7, sp, #0
 4590              	.LCFI258:
 4591              		.cfi_def_cfa_register 7
 4592 0006 7860     		str	r0, [r7, #4]
 159:Inc/foc.h     ****     /* Scale the incomming Modulation functions with the DC bus voltage value*/
 160:Inc/foc.h     ****     /* and calculate the 3 Phase voltages */
 161:Inc/foc.h     ****     p->temp = p->DcBusVolt * 0.3333333f;
 4593              		.loc 16 161 16
 4594 0008 7B68     		ldr	r3, [r7, #4]
 4595 000a D3ED007A 		vldr.32	s15, [r3]
 4596              		.loc 16 161 28
 4597 000e 9FED337A 		vldr.32	s14, .L210
 4598 0012 67EE877A 		vmul.f32	s15, s15, s14
 4599              		.loc 16 161 13
 4600 0016 7B68     		ldr	r3, [r7, #4]
 4601 0018 C3ED0E7A 		vstr.32	s15, [r3, #56]
 162:Inc/foc.h     ****     p->VphaseA = p->temp * ((p->MfuncV1 * 2) - p->MfuncV2 - p->MfuncV3);
 4602              		.loc 16 162 19
 4603 001c 7B68     		ldr	r3, [r7, #4]
 4604 001e 93ED0E7A 		vldr.32	s14, [r3, #56]
 4605              		.loc 16 162 31
 4606 0022 7B68     		ldr	r3, [r7, #4]
 4607 0024 D3ED017A 		vldr.32	s15, [r3, #4]
 4608              		.loc 16 162 41
 4609 0028 77EEA76A 		vadd.f32	s13, s15, s15
 4610              		.loc 16 162 49
 4611 002c 7B68     		ldr	r3, [r7, #4]
 4612 002e D3ED027A 		vldr.32	s15, [r3, #8]
 4613              		.loc 16 162 46
 4614 0032 76EEE76A 		vsub.f32	s13, s13, s15
 4615              		.loc 16 162 62
 4616 0036 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 575


 4617 0038 D3ED037A 		vldr.32	s15, [r3, #12]
 4618              		.loc 16 162 59
 4619 003c 76EEE77A 		vsub.f32	s15, s13, s15
 4620              		.loc 16 162 26
 4621 0040 67EE277A 		vmul.f32	s15, s14, s15
 4622              		.loc 16 162 16
 4623 0044 7B68     		ldr	r3, [r7, #4]
 4624 0046 C3ED057A 		vstr.32	s15, [r3, #20]
 163:Inc/foc.h     ****     p->VphaseB = p->temp * ((p->MfuncV2 * 2) - p->MfuncV1 - p->MfuncV3);
 4625              		.loc 16 163 19
 4626 004a 7B68     		ldr	r3, [r7, #4]
 4627 004c 93ED0E7A 		vldr.32	s14, [r3, #56]
 4628              		.loc 16 163 31
 4629 0050 7B68     		ldr	r3, [r7, #4]
 4630 0052 D3ED027A 		vldr.32	s15, [r3, #8]
 4631              		.loc 16 163 41
 4632 0056 77EEA76A 		vadd.f32	s13, s15, s15
 4633              		.loc 16 163 49
 4634 005a 7B68     		ldr	r3, [r7, #4]
 4635 005c D3ED017A 		vldr.32	s15, [r3, #4]
 4636              		.loc 16 163 46
 4637 0060 76EEE76A 		vsub.f32	s13, s13, s15
 4638              		.loc 16 163 62
 4639 0064 7B68     		ldr	r3, [r7, #4]
 4640 0066 D3ED037A 		vldr.32	s15, [r3, #12]
 4641              		.loc 16 163 59
 4642 006a 76EEE77A 		vsub.f32	s15, s13, s15
 4643              		.loc 16 163 26
 4644 006e 67EE277A 		vmul.f32	s15, s14, s15
 4645              		.loc 16 163 16
 4646 0072 7B68     		ldr	r3, [r7, #4]
 4647 0074 C3ED067A 		vstr.32	s15, [r3, #24]
 164:Inc/foc.h     **** 
 165:Inc/foc.h     ****     if (p->OutOfPhase != 0)
 4648              		.loc 16 165 10
 4649 0078 7B68     		ldr	r3, [r7, #4]
 4650 007a 1B7C     		ldrb	r3, [r3, #16]
 4651 007c DBB2     		uxtb	r3, r3
 4652              		.loc 16 165 8
 4653 007e 002B     		cmp	r3, #0
 4654 0080 0FD0     		beq	.L209
 166:Inc/foc.h     ****     {
 167:Inc/foc.h     ****         p->VphaseA = -p->VphaseA;
 4655              		.loc 16 167 24
 4656 0082 7B68     		ldr	r3, [r7, #4]
 4657 0084 D3ED057A 		vldr.32	s15, [r3, #20]
 4658              		.loc 16 167 22
 4659 0088 F1EE677A 		vneg.f32	s15, s15
 4660              		.loc 16 167 20
 4661 008c 7B68     		ldr	r3, [r7, #4]
 4662 008e C3ED057A 		vstr.32	s15, [r3, #20]
 168:Inc/foc.h     ****         p->VphaseB = -p->VphaseB;
 4663              		.loc 16 168 24
 4664 0092 7B68     		ldr	r3, [r7, #4]
 4665 0094 D3ED067A 		vldr.32	s15, [r3, #24]
 4666              		.loc 16 168 22
 4667 0098 F1EE677A 		vneg.f32	s15, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 576


 4668              		.loc 16 168 20
 4669 009c 7B68     		ldr	r3, [r7, #4]
 4670 009e C3ED067A 		vstr.32	s15, [r3, #24]
 4671              	.L209:
 169:Inc/foc.h     ****     }
 170:Inc/foc.h     ****     /* Voltage transformation (a,b,c)  ->  (Alpha,Beta)	*/
 171:Inc/foc.h     ****     p->usa = p->VphaseA;
 4672              		.loc 16 171 15
 4673 00a2 7B68     		ldr	r3, [r7, #4]
 4674 00a4 5A69     		ldr	r2, [r3, #20]	@ float
 4675              		.loc 16 171 12
 4676 00a6 7B68     		ldr	r3, [r7, #4]
 4677 00a8 1A62     		str	r2, [r3, #32]	@ float
 172:Inc/foc.h     ****     p->usb = 0.577350269f * p->VphaseA + 1.154700538f * p->VphaseB;
 4678              		.loc 16 172 30
 4679 00aa 7B68     		ldr	r3, [r7, #4]
 4680 00ac D3ED057A 		vldr.32	s15, [r3, #20]
 4681              		.loc 16 172 27
 4682 00b0 9FED0B7A 		vldr.32	s14, .L210+4
 4683 00b4 27EE877A 		vmul.f32	s14, s15, s14
 4684              		.loc 16 172 58
 4685 00b8 7B68     		ldr	r3, [r7, #4]
 4686 00ba D3ED067A 		vldr.32	s15, [r3, #24]
 4687              		.loc 16 172 55
 4688 00be DFED096A 		vldr.32	s13, .L210+8
 4689 00c2 67EEA67A 		vmul.f32	s15, s15, s13
 4690              		.loc 16 172 40
 4691 00c6 77EE277A 		vadd.f32	s15, s14, s15
 4692              		.loc 16 172 12
 4693 00ca 7B68     		ldr	r3, [r7, #4]
 4694 00cc C3ED097A 		vstr.32	s15, [r3, #36]
 173:Inc/foc.h     **** }
 4695              		.loc 16 173 1
 4696 00d0 00BF     		nop
 4697 00d2 0C37     		adds	r7, r7, #12
 4698              	.LCFI259:
 4699              		.cfi_def_cfa_offset 4
 4700 00d4 BD46     		mov	sp, r7
 4701              	.LCFI260:
 4702              		.cfi_def_cfa_register 13
 4703              		@ sp needed
 4704 00d6 5DF8047B 		ldr	r7, [sp], #4
 4705              	.LCFI261:
 4706              		.cfi_restore 7
 4707              		.cfi_def_cfa_offset 0
 4708 00da 7047     		bx	lr
 4709              	.L211:
 4710              		.align	2
 4711              	.L210:
 4712 00dc AAAAAA3E 		.word	1051372202
 4713 00e0 3ACD133F 		.word	1058262330
 4714 00e4 3ACD933F 		.word	1066650938
 4715              		.cfi_endproc
 4716              	.LFE1977:
 4718              		.section	.text.FluxObs_calc,"ax",%progbits
 4719              		.align	1
 4720              		.syntax unified
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 577


 4721              		.thumb
 4722              		.thumb_func
 4723              		.fpu fpv4-sp-d16
 4725              	FluxObs_calc:
 4726              	.LFB1978:
 174:Inc/foc.h     **** 
 175:Inc/foc.h     **** /*********************************************************************
 176:Inc/foc.h     ****  * Flux observer
 177:Inc/foc.h     ****  * Input: 
 178:Inc/foc.h     ****  * Output: 
 179:Inc/foc.h     ****  ****************************************************************** */
 180:Inc/foc.h     **** struct fluxObs_s
 181:Inc/foc.h     **** {
 182:Inc/foc.h     ****     float i_alpha;
 183:Inc/foc.h     ****     float i_beta;
 184:Inc/foc.h     ****     float v_alpha;
 185:Inc/foc.h     ****     float v_beta;
 186:Inc/foc.h     ****     float fluxLeakage;
 187:Inc/foc.h     ****     float R;
 188:Inc/foc.h     ****     float L;
 189:Inc/foc.h     ****     float x1;
 190:Inc/foc.h     ****     float x2;
 191:Inc/foc.h     ****     float dt;
 192:Inc/foc.h     ****     float phase;
 193:Inc/foc.h     ****     float gamma;
 194:Inc/foc.h     **** };
 195:Inc/foc.h     **** typedef volatile struct fluxObs_s fluxObs_t;
 196:Inc/foc.h     **** #define FLUX_OBS_DEFAULTS           \
 197:Inc/foc.h     ****     {                               \
 198:Inc/foc.h     ****         0, 0, 0, 0,                 \
 199:Inc/foc.h     ****             0, 0, 0, 0, 0, 0, 0, 0, \
 200:Inc/foc.h     ****     }
 201:Inc/foc.h     **** // See http://cas.ensmp.fr/~praly/Telechargement/Journaux/2010-IEEE_TPEL-Lee-Hong-Nam-Ortega-Praly-
 202:Inc/foc.h     **** static inline void FluxObs_calc(fluxObs_t *p)
 203:Inc/foc.h     **** {
 4727              		.loc 16 203 1
 4728              		.cfi_startproc
 4729              		@ args = 0, pretend = 0, frame = 40
 4730              		@ frame_needed = 1, uses_anonymous_args = 0
 4731 0000 80B5     		push	{r7, lr}
 4732              	.LCFI262:
 4733              		.cfi_def_cfa_offset 8
 4734              		.cfi_offset 7, -8
 4735              		.cfi_offset 14, -4
 4736 0002 8AB0     		sub	sp, sp, #40
 4737              	.LCFI263:
 4738              		.cfi_def_cfa_offset 48
 4739 0004 00AF     		add	r7, sp, #0
 4740              	.LCFI264:
 4741              		.cfi_def_cfa_register 7
 4742 0006 7860     		str	r0, [r7, #4]
 204:Inc/foc.h     ****     const float L_ia = p->L * p->i_alpha;
 4743              		.loc 16 204 25
 4744 0008 7B68     		ldr	r3, [r7, #4]
 4745 000a 93ED067A 		vldr.32	s14, [r3, #24]
 4746              		.loc 16 204 32
 4747 000e 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 578


 4748 0010 D3ED007A 		vldr.32	s15, [r3]
 4749              		.loc 16 204 17
 4750 0014 67EE277A 		vmul.f32	s15, s14, s15
 4751 0018 C7ED097A 		vstr.32	s15, [r7, #36]
 205:Inc/foc.h     ****     const float L_ib = p->L * p->i_beta;
 4752              		.loc 16 205 25
 4753 001c 7B68     		ldr	r3, [r7, #4]
 4754 001e 93ED067A 		vldr.32	s14, [r3, #24]
 4755              		.loc 16 205 32
 4756 0022 7B68     		ldr	r3, [r7, #4]
 4757 0024 D3ED017A 		vldr.32	s15, [r3, #4]
 4758              		.loc 16 205 17
 4759 0028 67EE277A 		vmul.f32	s15, s14, s15
 4760 002c C7ED087A 		vstr.32	s15, [r7, #32]
 206:Inc/foc.h     ****     const float R_ia = p->R * p->i_alpha;
 4761              		.loc 16 206 25
 4762 0030 7B68     		ldr	r3, [r7, #4]
 4763 0032 93ED057A 		vldr.32	s14, [r3, #20]
 4764              		.loc 16 206 32
 4765 0036 7B68     		ldr	r3, [r7, #4]
 4766 0038 D3ED007A 		vldr.32	s15, [r3]
 4767              		.loc 16 206 17
 4768 003c 67EE277A 		vmul.f32	s15, s14, s15
 4769 0040 C7ED077A 		vstr.32	s15, [r7, #28]
 207:Inc/foc.h     ****     const float R_ib = p->R * p->i_beta;
 4770              		.loc 16 207 25
 4771 0044 7B68     		ldr	r3, [r7, #4]
 4772 0046 93ED057A 		vldr.32	s14, [r3, #20]
 4773              		.loc 16 207 32
 4774 004a 7B68     		ldr	r3, [r7, #4]
 4775 004c D3ED017A 		vldr.32	s15, [r3, #4]
 4776              		.loc 16 207 17
 4777 0050 67EE277A 		vmul.f32	s15, s14, s15
 4778 0054 C7ED067A 		vstr.32	s15, [r7, #24]
 208:Inc/foc.h     ****     const float lambda_2 = SQ(p->fluxLeakage);
 4779              		.loc 16 208 28
 4780 0058 7B68     		ldr	r3, [r7, #4]
 4781 005a 93ED047A 		vldr.32	s14, [r3, #16]
 4782 005e 7B68     		ldr	r3, [r7, #4]
 4783 0060 D3ED047A 		vldr.32	s15, [r3, #16]
 4784              		.loc 16 208 17
 4785 0064 67EE277A 		vmul.f32	s15, s14, s15
 4786 0068 C7ED057A 		vstr.32	s15, [r7, #20]
 209:Inc/foc.h     **** 
 210:Inc/foc.h     ****     float err = lambda_2 - (SQ(p->x1 - L_ia) + SQ(p->x2 - L_ib));
 4787              		.loc 16 210 29
 4788 006c 7B68     		ldr	r3, [r7, #4]
 4789 006e 93ED077A 		vldr.32	s14, [r3, #28]
 4790 0072 D7ED097A 		vldr.32	s15, [r7, #36]
 4791 0076 37EE677A 		vsub.f32	s14, s14, s15
 4792 007a 7B68     		ldr	r3, [r7, #4]
 4793 007c D3ED076A 		vldr.32	s13, [r3, #28]
 4794 0080 D7ED097A 		vldr.32	s15, [r7, #36]
 4795 0084 76EEE77A 		vsub.f32	s15, s13, s15
 4796 0088 27EE277A 		vmul.f32	s14, s14, s15
 4797              		.loc 16 210 48
 4798 008c 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 579


 4799 008e D3ED086A 		vldr.32	s13, [r3, #32]
 4800 0092 D7ED087A 		vldr.32	s15, [r7, #32]
 4801 0096 76EEE76A 		vsub.f32	s13, s13, s15
 4802 009a 7B68     		ldr	r3, [r7, #4]
 4803 009c 93ED086A 		vldr.32	s12, [r3, #32]
 4804 00a0 D7ED087A 		vldr.32	s15, [r7, #32]
 4805 00a4 76EE677A 		vsub.f32	s15, s12, s15
 4806 00a8 66EEA77A 		vmul.f32	s15, s13, s15
 4807              		.loc 16 210 46
 4808 00ac 77EE277A 		vadd.f32	s15, s14, s15
 4809              		.loc 16 210 11
 4810 00b0 97ED057A 		vldr.32	s14, [r7, #20]
 4811 00b4 77EE677A 		vsub.f32	s15, s14, s15
 4812 00b8 C7ED047A 		vstr.32	s15, [r7, #16]
 211:Inc/foc.h     ****     float x1_dot = -R_ia + p->v_alpha + p->gamma * (p->x1 - L_ia) * err;
 4813              		.loc 16 211 29
 4814 00bc 7B68     		ldr	r3, [r7, #4]
 4815 00be 93ED027A 		vldr.32	s14, [r3, #8]
 4816              		.loc 16 211 26
 4817 00c2 D7ED077A 		vldr.32	s15, [r7, #28]
 4818 00c6 37EE677A 		vsub.f32	s14, s14, s15
 4819              		.loc 16 211 42
 4820 00ca 7B68     		ldr	r3, [r7, #4]
 4821 00cc D3ED0B6A 		vldr.32	s13, [r3, #44]
 4822              		.loc 16 211 54
 4823 00d0 7B68     		ldr	r3, [r7, #4]
 4824 00d2 93ED076A 		vldr.32	s12, [r3, #28]
 4825              		.loc 16 211 59
 4826 00d6 D7ED097A 		vldr.32	s15, [r7, #36]
 4827 00da 76EE677A 		vsub.f32	s15, s12, s15
 4828              		.loc 16 211 50
 4829 00de 66EEA76A 		vmul.f32	s13, s13, s15
 4830              		.loc 16 211 67
 4831 00e2 D7ED047A 		vldr.32	s15, [r7, #16]
 4832 00e6 66EEA77A 		vmul.f32	s15, s13, s15
 4833              		.loc 16 211 11
 4834 00ea 77EE277A 		vadd.f32	s15, s14, s15
 4835 00ee C7ED037A 		vstr.32	s15, [r7, #12]
 212:Inc/foc.h     ****     float x2_dot = -R_ib + p->v_beta + p->gamma * (p->x2 - L_ib) * err;
 4836              		.loc 16 212 29
 4837 00f2 7B68     		ldr	r3, [r7, #4]
 4838 00f4 93ED037A 		vldr.32	s14, [r3, #12]
 4839              		.loc 16 212 26
 4840 00f8 D7ED067A 		vldr.32	s15, [r7, #24]
 4841 00fc 37EE677A 		vsub.f32	s14, s14, s15
 4842              		.loc 16 212 41
 4843 0100 7B68     		ldr	r3, [r7, #4]
 4844 0102 D3ED0B6A 		vldr.32	s13, [r3, #44]
 4845              		.loc 16 212 53
 4846 0106 7B68     		ldr	r3, [r7, #4]
 4847 0108 93ED086A 		vldr.32	s12, [r3, #32]
 4848              		.loc 16 212 58
 4849 010c D7ED087A 		vldr.32	s15, [r7, #32]
 4850 0110 76EE677A 		vsub.f32	s15, s12, s15
 4851              		.loc 16 212 49
 4852 0114 66EEA76A 		vmul.f32	s13, s13, s15
 4853              		.loc 16 212 66
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 580


 4854 0118 D7ED047A 		vldr.32	s15, [r7, #16]
 4855 011c 66EEA77A 		vmul.f32	s15, s13, s15
 4856              		.loc 16 212 11
 4857 0120 77EE277A 		vadd.f32	s15, s14, s15
 4858 0124 C7ED027A 		vstr.32	s15, [r7, #8]
 213:Inc/foc.h     ****     p->x1 += x1_dot * p->dt;
 4859              		.loc 16 213 24
 4860 0128 7B68     		ldr	r3, [r7, #4]
 4861 012a 93ED097A 		vldr.32	s14, [r3, #36]
 4862              		.loc 16 213 21
 4863 012e D7ED037A 		vldr.32	s15, [r7, #12]
 4864 0132 27EE277A 		vmul.f32	s14, s14, s15
 4865              		.loc 16 213 11
 4866 0136 7B68     		ldr	r3, [r7, #4]
 4867 0138 D3ED077A 		vldr.32	s15, [r3, #28]
 4868 013c 77EE277A 		vadd.f32	s15, s14, s15
 4869 0140 7B68     		ldr	r3, [r7, #4]
 4870 0142 C3ED077A 		vstr.32	s15, [r3, #28]
 214:Inc/foc.h     ****     p->x2 += x2_dot * p->dt;
 4871              		.loc 16 214 24
 4872 0146 7B68     		ldr	r3, [r7, #4]
 4873 0148 93ED097A 		vldr.32	s14, [r3, #36]
 4874              		.loc 16 214 21
 4875 014c D7ED027A 		vldr.32	s15, [r7, #8]
 4876 0150 27EE277A 		vmul.f32	s14, s14, s15
 4877              		.loc 16 214 11
 4878 0154 7B68     		ldr	r3, [r7, #4]
 4879 0156 D3ED087A 		vldr.32	s15, [r3, #32]
 4880 015a 77EE277A 		vadd.f32	s15, s14, s15
 4881 015e 7B68     		ldr	r3, [r7, #4]
 4882 0160 C3ED087A 		vstr.32	s15, [r3, #32]
 215:Inc/foc.h     **** 
 216:Inc/foc.h     ****     //p->phase = utils_fast_atan2(-(p->x2 - L_ib), -(p->x1 - L_ia));
 217:Inc/foc.h     ****     p->phase = utils_fast_atan2(p->x2 - L_ib, p->x1 - L_ia);
 4883              		.loc 16 217 34
 4884 0164 7B68     		ldr	r3, [r7, #4]
 4885 0166 93ED087A 		vldr.32	s14, [r3, #32]
 4886              		.loc 16 217 16
 4887 016a D7ED087A 		vldr.32	s15, [r7, #32]
 4888 016e 77EE676A 		vsub.f32	s13, s14, s15
 4889              		.loc 16 217 48
 4890 0172 7B68     		ldr	r3, [r7, #4]
 4891 0174 93ED077A 		vldr.32	s14, [r3, #28]
 4892              		.loc 16 217 16
 4893 0178 D7ED097A 		vldr.32	s15, [r7, #36]
 4894 017c 77EE677A 		vsub.f32	s15, s14, s15
 4895 0180 F0EE670A 		vmov.f32	s1, s15
 4896 0184 B0EE660A 		vmov.f32	s0, s13
 4897 0188 FFF7FEFF 		bl	utils_fast_atan2
 4898 018c F0EE407A 		vmov.f32	s15, s0
 4899              		.loc 16 217 14
 4900 0190 7B68     		ldr	r3, [r7, #4]
 4901 0192 C3ED0A7A 		vstr.32	s15, [r3, #40]
 218:Inc/foc.h     **** }
 4902              		.loc 16 218 1
 4903 0196 00BF     		nop
 4904 0198 2837     		adds	r7, r7, #40
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 581


 4905              	.LCFI265:
 4906              		.cfi_def_cfa_offset 8
 4907 019a BD46     		mov	sp, r7
 4908              	.LCFI266:
 4909              		.cfi_def_cfa_register 13
 4910              		@ sp needed
 4911 019c 80BD     		pop	{r7, pc}
 4912              		.cfi_endproc
 4913              	.LFE1978:
 4915              		.section	.text.Smopos_calc,"ax",%progbits
 4916              		.align	1
 4917              		.syntax unified
 4918              		.thumb
 4919              		.thumb_func
 4920              		.fpu fpv4-sp-d16
 4922              	Smopos_calc:
 4923              	.LFB1979:
 219:Inc/foc.h     **** /*********************************************************************
 220:Inc/foc.h     ****  * Sliding mode rotor position observer
 221:Inc/foc.h     ****  * with zero phase delay filter for estimated BEMF signal:
 222:Inc/foc.h     ****  * Current Error -> SMC -> LPF(Tf) -> HPF(Tf)
 223:Inc/foc.h     ****  * Tf dynamically adjustment depends on field frequency for provide filter f_cut = f_signal
 224:Inc/foc.h     ****  * Input: Valpha, Vbeta, Ialpha, Ibeta - phase voltages and currents in A-B reference frame
 225:Inc/foc.h     ****  * Output: Theta - observed angle
 226:Inc/foc.h     ****  ****************************************************************** */
 227:Inc/foc.h     **** struct smopos_s
 228:Inc/foc.h     **** {
 229:Inc/foc.h     ****     float Valpha;           // Input: Stationary alfa-axis stator voltage
 230:Inc/foc.h     ****     float Ealpha;           // Variable: Stationary alfa-axis back EMF
 231:Inc/foc.h     ****     float Zalpha;           // Output: Stationary alfa-axis sliding control
 232:Inc/foc.h     ****     float Gsmopos;          // Parameter: Motor dependent control gain
 233:Inc/foc.h     ****     float EstIalpha;        // Variable: Estimated stationary alfa-axis stator current
 234:Inc/foc.h     ****     float Fsmopos;          // Parameter: Motor dependent plant matrix
 235:Inc/foc.h     ****     float Vbeta;            // Input: Stationary beta-axis stator voltage
 236:Inc/foc.h     ****     float Ebeta;            // Variable: Stationary beta-axis back EMF
 237:Inc/foc.h     ****     float Zbeta;            // Output: Stationary beta-axis sliding control
 238:Inc/foc.h     ****     float EstIbeta;         // Variable: Estimated stationary beta-axis stator current
 239:Inc/foc.h     ****     float Ialpha;           // Input: Stationary alfa-axis stator current
 240:Inc/foc.h     ****     float IalphaError;      // Variable: Stationary alfa-axis current error
 241:Inc/foc.h     ****     float Kslide;           // Parameter: Sliding control gain
 242:Inc/foc.h     ****     float Ibeta;            // Input: Stationary beta-axis stator current
 243:Inc/foc.h     ****     float IbetaError;       // Variable: Stationary beta-axis current error
 244:Inc/foc.h     ****     float Kslf;             // Parameter: Sliding control filter gain
 245:Inc/foc.h     ****     float Theta;            // Output: Compensated rotor angle
 246:Inc/foc.h     ****     float E0;               // Parameter: 0.5
 247:Inc/foc.h     ****     float freq;             // Input: Input angular frequency
 248:Inc/foc.h     ****     float tmp_Tf;           // Variable: Time constant for given frequency
 249:Inc/foc.h     ****     float tmp_Ealpha;       // Variable: Time constant for given frequency
 250:Inc/foc.h     ****     float tmp_Ebeta;        // Variable: Time constant for given frequency
 251:Inc/foc.h     ****     float tmp_Theta;        // Variable: Time constant for given frequency
 252:Inc/foc.h     ****     filterData_t lpf_alpha; // Data struct: bemf Alpha low-pass filter data
 253:Inc/foc.h     ****     filterData_t hpf_alpha; // Data struct: bemf Alpha high-pass filter data
 254:Inc/foc.h     ****     filterData_t lpf_beta;  // Data struct: bemf Beta low-pass filter data
 255:Inc/foc.h     ****     filterData_t hpf_beta;  // Data struct: bemf Beta high-pass filter data
 256:Inc/foc.h     **** };
 257:Inc/foc.h     **** typedef volatile struct smopos_s smopos_t;
 258:Inc/foc.h     **** #define SMOPOS_DEFAULTS                   \
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 582


 259:Inc/foc.h     ****     {                                     \
 260:Inc/foc.h     ****         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
 261:Inc/foc.h     ****             0, 0, 0, 0, 0, 0, 0.5f, 0, 0, \
 262:Inc/foc.h     ****             0, 0, 0,                      \
 263:Inc/foc.h     ****             FILTER_DEFAULTS,              \
 264:Inc/foc.h     ****             FILTER_DEFAULTS,              \
 265:Inc/foc.h     ****             FILTER_DEFAULTS,              \
 266:Inc/foc.h     ****             FILTER_DEFAULTS               \
 267:Inc/foc.h     ****     }
 268:Inc/foc.h     **** 
 269:Inc/foc.h     **** static inline void Smopos_calc(smopos_t *p)
 270:Inc/foc.h     **** {
 4924              		.loc 16 270 1
 4925              		.cfi_startproc
 4926              		@ args = 0, pretend = 0, frame = 8
 4927              		@ frame_needed = 1, uses_anonymous_args = 0
 4928 0000 80B5     		push	{r7, lr}
 4929              	.LCFI267:
 4930              		.cfi_def_cfa_offset 8
 4931              		.cfi_offset 7, -8
 4932              		.cfi_offset 14, -4
 4933 0002 82B0     		sub	sp, sp, #8
 4934              	.LCFI268:
 4935              		.cfi_def_cfa_offset 16
 4936 0004 00AF     		add	r7, sp, #0
 4937              	.LCFI269:
 4938              		.cfi_def_cfa_register 7
 4939 0006 7860     		str	r0, [r7, #4]
 271:Inc/foc.h     ****     /*	Sliding mode current observer	*/
 272:Inc/foc.h     ****     p->EstIalpha = p->Fsmopos * p->EstIalpha + p->Gsmopos * (p->Valpha - p->Ealpha - p->Zalpha);
 4940              		.loc 16 272 21
 4941 0008 7B68     		ldr	r3, [r7, #4]
 4942 000a 93ED057A 		vldr.32	s14, [r3, #20]
 4943              		.loc 16 272 34
 4944 000e 7B68     		ldr	r3, [r7, #4]
 4945 0010 D3ED047A 		vldr.32	s15, [r3, #16]
 4946              		.loc 16 272 31
 4947 0014 27EE277A 		vmul.f32	s14, s14, s15
 4948              		.loc 16 272 49
 4949 0018 7B68     		ldr	r3, [r7, #4]
 4950 001a D3ED036A 		vldr.32	s13, [r3, #12]
 4951              		.loc 16 272 63
 4952 001e 7B68     		ldr	r3, [r7, #4]
 4953 0020 93ED006A 		vldr.32	s12, [r3]
 4954              		.loc 16 272 75
 4955 0024 7B68     		ldr	r3, [r7, #4]
 4956 0026 D3ED017A 		vldr.32	s15, [r3, #4]
 4957              		.loc 16 272 72
 4958 002a 36EE676A 		vsub.f32	s12, s12, s15
 4959              		.loc 16 272 87
 4960 002e 7B68     		ldr	r3, [r7, #4]
 4961 0030 D3ED027A 		vldr.32	s15, [r3, #8]
 4962              		.loc 16 272 84
 4963 0034 76EE677A 		vsub.f32	s15, s12, s15
 4964              		.loc 16 272 59
 4965 0038 66EEA77A 		vmul.f32	s15, s13, s15
 4966              		.loc 16 272 46
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 583


 4967 003c 77EE277A 		vadd.f32	s15, s14, s15
 4968              		.loc 16 272 18
 4969 0040 7B68     		ldr	r3, [r7, #4]
 4970 0042 C3ED047A 		vstr.32	s15, [r3, #16]
 273:Inc/foc.h     ****     p->EstIbeta = p->Fsmopos * p->EstIbeta + p->Gsmopos * (p->Vbeta - p->Ebeta - p->Zbeta);
 4971              		.loc 16 273 20
 4972 0046 7B68     		ldr	r3, [r7, #4]
 4973 0048 93ED057A 		vldr.32	s14, [r3, #20]
 4974              		.loc 16 273 33
 4975 004c 7B68     		ldr	r3, [r7, #4]
 4976 004e D3ED097A 		vldr.32	s15, [r3, #36]
 4977              		.loc 16 273 30
 4978 0052 27EE277A 		vmul.f32	s14, s14, s15
 4979              		.loc 16 273 47
 4980 0056 7B68     		ldr	r3, [r7, #4]
 4981 0058 D3ED036A 		vldr.32	s13, [r3, #12]
 4982              		.loc 16 273 61
 4983 005c 7B68     		ldr	r3, [r7, #4]
 4984 005e 93ED066A 		vldr.32	s12, [r3, #24]
 4985              		.loc 16 273 72
 4986 0062 7B68     		ldr	r3, [r7, #4]
 4987 0064 D3ED077A 		vldr.32	s15, [r3, #28]
 4988              		.loc 16 273 69
 4989 0068 36EE676A 		vsub.f32	s12, s12, s15
 4990              		.loc 16 273 83
 4991 006c 7B68     		ldr	r3, [r7, #4]
 4992 006e D3ED087A 		vldr.32	s15, [r3, #32]
 4993              		.loc 16 273 80
 4994 0072 76EE677A 		vsub.f32	s15, s12, s15
 4995              		.loc 16 273 57
 4996 0076 66EEA77A 		vmul.f32	s15, s13, s15
 4997              		.loc 16 273 44
 4998 007a 77EE277A 		vadd.f32	s15, s14, s15
 4999              		.loc 16 273 17
 5000 007e 7B68     		ldr	r3, [r7, #4]
 5001 0080 C3ED097A 		vstr.32	s15, [r3, #36]
 274:Inc/foc.h     ****     /*	Current errors	*/
 275:Inc/foc.h     ****     p->IalphaError = p->EstIalpha - p->Ialpha;
 5002              		.loc 16 275 23
 5003 0084 7B68     		ldr	r3, [r7, #4]
 5004 0086 93ED047A 		vldr.32	s14, [r3, #16]
 5005              		.loc 16 275 38
 5006 008a 7B68     		ldr	r3, [r7, #4]
 5007 008c D3ED0A7A 		vldr.32	s15, [r3, #40]
 5008              		.loc 16 275 35
 5009 0090 77EE677A 		vsub.f32	s15, s14, s15
 5010              		.loc 16 275 20
 5011 0094 7B68     		ldr	r3, [r7, #4]
 5012 0096 C3ED0B7A 		vstr.32	s15, [r3, #44]
 276:Inc/foc.h     ****     p->IbetaError = p->EstIbeta - p->Ibeta;
 5013              		.loc 16 276 22
 5014 009a 7B68     		ldr	r3, [r7, #4]
 5015 009c 93ED097A 		vldr.32	s14, [r3, #36]
 5016              		.loc 16 276 36
 5017 00a0 7B68     		ldr	r3, [r7, #4]
 5018 00a2 D3ED0D7A 		vldr.32	s15, [r3, #52]
 5019              		.loc 16 276 33
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 584


 5020 00a6 77EE677A 		vsub.f32	s15, s14, s15
 5021              		.loc 16 276 19
 5022 00aa 7B68     		ldr	r3, [r7, #4]
 5023 00ac C3ED0E7A 		vstr.32	s15, [r3, #56]
 277:Inc/foc.h     ****     /*  Sliding control calculator	*/
 278:Inc/foc.h     ****     /* p->Zalpha=p->IalphaError*p->Kslide/p->E0) where E0=0.5 here*/
 279:Inc/foc.h     ****     p->Zalpha = SAT(p->IalphaError, p->E0, -p->E0) * (p->Kslide * 2);
 5024              		.loc 16 279 17
 5025 00b0 7B68     		ldr	r3, [r7, #4]
 5026 00b2 93ED0B7A 		vldr.32	s14, [r3, #44]
 5027 00b6 7B68     		ldr	r3, [r7, #4]
 5028 00b8 D3ED117A 		vldr.32	s15, [r3, #68]
 5029 00bc B4EEE77A 		vcmpe.f32	s14, s15
 5030 00c0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5031 00c4 03DD     		ble	.L230
 5032              		.loc 16 279 17 is_stmt 0 discriminator 1
 5033 00c6 7B68     		ldr	r3, [r7, #4]
 5034 00c8 D3ED117A 		vldr.32	s15, [r3, #68]
 5035 00cc 15E0     		b	.L216
 5036              	.L230:
 5037              		.loc 16 279 17 discriminator 2
 5038 00ce 7B68     		ldr	r3, [r7, #4]
 5039 00d0 93ED0B7A 		vldr.32	s14, [r3, #44]
 5040 00d4 7B68     		ldr	r3, [r7, #4]
 5041 00d6 D3ED117A 		vldr.32	s15, [r3, #68]
 5042 00da F1EE677A 		vneg.f32	s15, s15
 5043 00de B4EEE77A 		vcmpe.f32	s14, s15
 5044 00e2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5045 00e6 05D5     		bpl	.L231
 5046              		.loc 16 279 17 discriminator 4
 5047 00e8 7B68     		ldr	r3, [r7, #4]
 5048 00ea D3ED117A 		vldr.32	s15, [r3, #68]
 5049 00ee F1EE677A 		vneg.f32	s15, s15
 5050 00f2 02E0     		b	.L216
 5051              	.L231:
 5052              		.loc 16 279 17 discriminator 5
 5053 00f4 7B68     		ldr	r3, [r7, #4]
 5054 00f6 D3ED0B7A 		vldr.32	s15, [r3, #44]
 5055              	.L216:
 5056              		.loc 16 279 56 is_stmt 1 discriminator 8
 5057 00fa 7B68     		ldr	r3, [r7, #4]
 5058 00fc 93ED0C7A 		vldr.32	s14, [r3, #48]
 5059              		.loc 16 279 65 discriminator 8
 5060 0100 37EE077A 		vadd.f32	s14, s14, s14
 5061              		.loc 16 279 52 discriminator 8
 5062 0104 67EE877A 		vmul.f32	s15, s15, s14
 5063              		.loc 16 279 15 discriminator 8
 5064 0108 7B68     		ldr	r3, [r7, #4]
 5065 010a C3ED027A 		vstr.32	s15, [r3, #8]
 280:Inc/foc.h     ****     p->Zbeta = SAT(p->IbetaError, p->E0, -p->E0) * (p->Kslide * 2);
 5066              		.loc 16 280 16 discriminator 8
 5067 010e 7B68     		ldr	r3, [r7, #4]
 5068 0110 93ED0E7A 		vldr.32	s14, [r3, #56]
 5069 0114 7B68     		ldr	r3, [r7, #4]
 5070 0116 D3ED117A 		vldr.32	s15, [r3, #68]
 5071 011a B4EEE77A 		vcmpe.f32	s14, s15
 5072 011e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 585


 5073 0122 03DD     		ble	.L232
 5074              		.loc 16 280 16 is_stmt 0 discriminator 1
 5075 0124 7B68     		ldr	r3, [r7, #4]
 5076 0126 D3ED117A 		vldr.32	s15, [r3, #68]
 5077 012a 15E0     		b	.L222
 5078              	.L232:
 5079              		.loc 16 280 16 discriminator 2
 5080 012c 7B68     		ldr	r3, [r7, #4]
 5081 012e 93ED0E7A 		vldr.32	s14, [r3, #56]
 5082 0132 7B68     		ldr	r3, [r7, #4]
 5083 0134 D3ED117A 		vldr.32	s15, [r3, #68]
 5084 0138 F1EE677A 		vneg.f32	s15, s15
 5085 013c B4EEE77A 		vcmpe.f32	s14, s15
 5086 0140 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5087 0144 05D5     		bpl	.L233
 5088              		.loc 16 280 16 discriminator 4
 5089 0146 7B68     		ldr	r3, [r7, #4]
 5090 0148 D3ED117A 		vldr.32	s15, [r3, #68]
 5091 014c F1EE677A 		vneg.f32	s15, s15
 5092 0150 02E0     		b	.L222
 5093              	.L233:
 5094              		.loc 16 280 16 discriminator 5
 5095 0152 7B68     		ldr	r3, [r7, #4]
 5096 0154 D3ED0E7A 		vldr.32	s15, [r3, #56]
 5097              	.L222:
 5098              		.loc 16 280 54 is_stmt 1 discriminator 8
 5099 0158 7B68     		ldr	r3, [r7, #4]
 5100 015a 93ED0C7A 		vldr.32	s14, [r3, #48]
 5101              		.loc 16 280 63 discriminator 8
 5102 015e 37EE077A 		vadd.f32	s14, s14, s14
 5103              		.loc 16 280 50 discriminator 8
 5104 0162 67EE877A 		vmul.f32	s15, s15, s14
 5105              		.loc 16 280 14 discriminator 8
 5106 0166 7B68     		ldr	r3, [r7, #4]
 5107 0168 C3ED087A 		vstr.32	s15, [r3, #32]
 281:Inc/foc.h     ****     /*	Sliding control filter -> back EMF calculator	*/
 282:Inc/foc.h     ****     p->tmp_Tf = 1.0f / (p->freq); // recalculate filter time constant (continuous time)
 5108              		.loc 16 282 26 discriminator 8
 5109 016c 7B68     		ldr	r3, [r7, #4]
 5110 016e 93ED127A 		vldr.32	s14, [r3, #72]
 5111              		.loc 16 282 22 discriminator 8
 5112 0172 F7EE006A 		vmov.f32	s13, #1.0e+0
 5113 0176 C6EE877A 		vdiv.f32	s15, s13, s14
 5114              		.loc 16 282 15 discriminator 8
 5115 017a 7B68     		ldr	r3, [r7, #4]
 5116 017c C3ED137A 		vstr.32	s15, [r3, #76]
 283:Inc/foc.h     ****     /*------------- calc BEMF alpha ----------------------------*/
 284:Inc/foc.h     ****     p->lpf_alpha.in = p->Zalpha;
 5117              		.loc 16 284 24 discriminator 8
 5118 0180 7B68     		ldr	r3, [r7, #4]
 5119 0182 9A68     		ldr	r2, [r3, #8]	@ float
 5120              		.loc 16 284 21 discriminator 8
 5121 0184 7B68     		ldr	r3, [r7, #4]
 5122 0186 DA65     		str	r2, [r3, #92]	@ float
 285:Inc/foc.h     ****     p->lpf_alpha.T = FOC_TS / (p->tmp_Tf + FOC_TS); // time constant in descrete time dominian for 
 5123              		.loc 16 285 33 discriminator 8
 5124 0188 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 586


 5125 018a D3ED137A 		vldr.32	s15, [r3, #76]
 5126              		.loc 16 285 42 discriminator 8
 5127 018e 9FED507A 		vldr.32	s14, .L234
 5128 0192 37EE877A 		vadd.f32	s14, s15, s14
 5129              		.loc 16 285 29 discriminator 8
 5130 0196 DFED4E6A 		vldr.32	s13, .L234
 5131 019a C6EE877A 		vdiv.f32	s15, s13, s14
 5132              		.loc 16 285 20 discriminator 8
 5133 019e 7B68     		ldr	r3, [r7, #4]
 5134 01a0 C3ED1A7A 		vstr.32	s15, [r3, #104]
 286:Inc/foc.h     ****     LPF_calc(&p->lpf_alpha);
 5135              		.loc 16 286 5 discriminator 8
 5136 01a4 7B68     		ldr	r3, [r7, #4]
 5137 01a6 5C33     		adds	r3, r3, #92
 5138 01a8 1846     		mov	r0, r3
 5139 01aa FFF7FEFF 		bl	LPF_calc
 287:Inc/foc.h     ****     p->hpf_alpha.T = p->tmp_Tf / (p->tmp_Tf + FOC_TS); // time constant in descrete time dominian f
 5140              		.loc 16 287 23 discriminator 8
 5141 01ae 7B68     		ldr	r3, [r7, #4]
 5142 01b0 D3ED136A 		vldr.32	s13, [r3, #76]
 5143              		.loc 16 287 36 discriminator 8
 5144 01b4 7B68     		ldr	r3, [r7, #4]
 5145 01b6 D3ED137A 		vldr.32	s15, [r3, #76]
 5146              		.loc 16 287 45 discriminator 8
 5147 01ba 9FED457A 		vldr.32	s14, .L234
 5148 01be 37EE877A 		vadd.f32	s14, s15, s14
 5149              		.loc 16 287 32 discriminator 8
 5150 01c2 C6EE877A 		vdiv.f32	s15, s13, s14
 5151              		.loc 16 287 20 discriminator 8
 5152 01c6 7B68     		ldr	r3, [r7, #4]
 5153 01c8 C3ED1E7A 		vstr.32	s15, [r3, #120]
 288:Inc/foc.h     ****     p->hpf_alpha.in = p->lpf_alpha.out + 1e-20f;       // 1e-20f for avoid QNAN
 5154              		.loc 16 288 35 discriminator 8
 5155 01cc 7B68     		ldr	r3, [r7, #4]
 5156 01ce D3ED197A 		vldr.32	s15, [r3, #100]
 5157              		.loc 16 288 40 discriminator 8
 5158 01d2 9FED407A 		vldr.32	s14, .L234+4
 5159 01d6 77EE877A 		vadd.f32	s15, s15, s14
 5160              		.loc 16 288 21 discriminator 8
 5161 01da 7B68     		ldr	r3, [r7, #4]
 5162 01dc C3ED1B7A 		vstr.32	s15, [r3, #108]
 289:Inc/foc.h     ****     HPF_calc(&p->hpf_alpha);
 5163              		.loc 16 289 5 discriminator 8
 5164 01e0 7B68     		ldr	r3, [r7, #4]
 5165 01e2 6C33     		adds	r3, r3, #108
 5166 01e4 1846     		mov	r0, r3
 5167 01e6 FFF7FEFF 		bl	HPF_calc
 290:Inc/foc.h     ****     p->tmp_Ealpha = p->hpf_alpha.out * 2.f; // final value
 5168              		.loc 16 290 33 discriminator 8
 5169 01ea 7B68     		ldr	r3, [r7, #4]
 5170 01ec D3ED1D7A 		vldr.32	s15, [r3, #116]
 5171              		.loc 16 290 38 discriminator 8
 5172 01f0 77EEA77A 		vadd.f32	s15, s15, s15
 5173              		.loc 16 290 19 discriminator 8
 5174 01f4 7B68     		ldr	r3, [r7, #4]
 5175 01f6 C3ED147A 		vstr.32	s15, [r3, #80]
 291:Inc/foc.h     ****     // /*------------- calc BEMF beta ----------------------------*/
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 587


 292:Inc/foc.h     ****     p->lpf_beta.in = p->Zbeta;
 5176              		.loc 16 292 23 discriminator 8
 5177 01fa 7B68     		ldr	r3, [r7, #4]
 5178 01fc 1A6A     		ldr	r2, [r3, #32]	@ float
 5179              		.loc 16 292 20 discriminator 8
 5180 01fe 7B68     		ldr	r3, [r7, #4]
 5181 0200 DA67     		str	r2, [r3, #124]	@ float
 293:Inc/foc.h     ****     p->lpf_beta.T = p->lpf_alpha.T; // time constant in descrete time dominian for LPF
 5182              		.loc 16 293 33 discriminator 8
 5183 0202 7B68     		ldr	r3, [r7, #4]
 5184 0204 9A6E     		ldr	r2, [r3, #104]	@ float
 5185              		.loc 16 293 19 discriminator 8
 5186 0206 7B68     		ldr	r3, [r7, #4]
 5187 0208 C3F88820 		str	r2, [r3, #136]	@ float
 294:Inc/foc.h     ****     LPF_calc(&p->lpf_beta);
 5188              		.loc 16 294 5 discriminator 8
 5189 020c 7B68     		ldr	r3, [r7, #4]
 5190 020e 7C33     		adds	r3, r3, #124
 5191 0210 1846     		mov	r0, r3
 5192 0212 FFF7FEFF 		bl	LPF_calc
 295:Inc/foc.h     ****     p->hpf_beta.T = p->hpf_alpha.T;            // time constant in descrete time dominian for HPF
 5193              		.loc 16 295 33 discriminator 8
 5194 0216 7B68     		ldr	r3, [r7, #4]
 5195 0218 9A6F     		ldr	r2, [r3, #120]	@ float
 5196              		.loc 16 295 19 discriminator 8
 5197 021a 7B68     		ldr	r3, [r7, #4]
 5198 021c C3F89820 		str	r2, [r3, #152]	@ float
 296:Inc/foc.h     ****     p->hpf_beta.in = p->lpf_beta.out + 1e-20f; // 1e-20f for avoid QNAN
 5199              		.loc 16 296 33 discriminator 8
 5200 0220 7B68     		ldr	r3, [r7, #4]
 5201 0222 D3ED217A 		vldr.32	s15, [r3, #132]
 5202              		.loc 16 296 38 discriminator 8
 5203 0226 9FED2B7A 		vldr.32	s14, .L234+4
 5204 022a 77EE877A 		vadd.f32	s15, s15, s14
 5205              		.loc 16 296 20 discriminator 8
 5206 022e 7B68     		ldr	r3, [r7, #4]
 5207 0230 C3ED237A 		vstr.32	s15, [r3, #140]
 297:Inc/foc.h     ****     HPF_calc(&p->hpf_beta);
 5208              		.loc 16 297 5 discriminator 8
 5209 0234 7B68     		ldr	r3, [r7, #4]
 5210 0236 8C33     		adds	r3, r3, #140
 5211 0238 1846     		mov	r0, r3
 5212 023a FFF7FEFF 		bl	HPF_calc
 298:Inc/foc.h     ****     p->tmp_Ebeta = p->hpf_beta.out * 2.f; // final value
 5213              		.loc 16 298 31 discriminator 8
 5214 023e 7B68     		ldr	r3, [r7, #4]
 5215 0240 D3ED257A 		vldr.32	s15, [r3, #148]
 5216              		.loc 16 298 36 discriminator 8
 5217 0244 77EEA77A 		vadd.f32	s15, s15, s15
 5218              		.loc 16 298 18 discriminator 8
 5219 0248 7B68     		ldr	r3, [r7, #4]
 5220 024a C3ED157A 		vstr.32	s15, [r3, #84]
 299:Inc/foc.h     **** 
 300:Inc/foc.h     ****     p->Ealpha = p->Ealpha + (p->Kslf * (p->Zalpha - p->Ealpha));
 5221              		.loc 16 300 18 discriminator 8
 5222 024e 7B68     		ldr	r3, [r7, #4]
 5223 0250 93ED017A 		vldr.32	s14, [r3, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 588


 5224              		.loc 16 300 31 discriminator 8
 5225 0254 7B68     		ldr	r3, [r7, #4]
 5226 0256 D3ED0F6A 		vldr.32	s13, [r3, #60]
 5227              		.loc 16 300 42 discriminator 8
 5228 025a 7B68     		ldr	r3, [r7, #4]
 5229 025c 93ED026A 		vldr.32	s12, [r3, #8]
 5230              		.loc 16 300 54 discriminator 8
 5231 0260 7B68     		ldr	r3, [r7, #4]
 5232 0262 D3ED017A 		vldr.32	s15, [r3, #4]
 5233              		.loc 16 300 51 discriminator 8
 5234 0266 76EE677A 		vsub.f32	s15, s12, s15
 5235              		.loc 16 300 38 discriminator 8
 5236 026a 66EEA77A 		vmul.f32	s15, s13, s15
 5237              		.loc 16 300 27 discriminator 8
 5238 026e 77EE277A 		vadd.f32	s15, s14, s15
 5239              		.loc 16 300 15 discriminator 8
 5240 0272 7B68     		ldr	r3, [r7, #4]
 5241 0274 C3ED017A 		vstr.32	s15, [r3, #4]
 301:Inc/foc.h     ****     p->Ebeta = p->Ebeta + (p->Kslf * (p->Zbeta - p->Ebeta));
 5242              		.loc 16 301 17 discriminator 8
 5243 0278 7B68     		ldr	r3, [r7, #4]
 5244 027a 93ED077A 		vldr.32	s14, [r3, #28]
 5245              		.loc 16 301 29 discriminator 8
 5246 027e 7B68     		ldr	r3, [r7, #4]
 5247 0280 D3ED0F6A 		vldr.32	s13, [r3, #60]
 5248              		.loc 16 301 40 discriminator 8
 5249 0284 7B68     		ldr	r3, [r7, #4]
 5250 0286 93ED086A 		vldr.32	s12, [r3, #32]
 5251              		.loc 16 301 51 discriminator 8
 5252 028a 7B68     		ldr	r3, [r7, #4]
 5253 028c D3ED077A 		vldr.32	s15, [r3, #28]
 5254              		.loc 16 301 48 discriminator 8
 5255 0290 76EE677A 		vsub.f32	s15, s12, s15
 5256              		.loc 16 301 36 discriminator 8
 5257 0294 66EEA77A 		vmul.f32	s15, s13, s15
 5258              		.loc 16 301 25 discriminator 8
 5259 0298 77EE277A 		vadd.f32	s15, s14, s15
 5260              		.loc 16 301 14 discriminator 8
 5261 029c 7B68     		ldr	r3, [r7, #4]
 5262 029e C3ED077A 		vstr.32	s15, [r3, #28]
 302:Inc/foc.h     ****     /*	Rotor angle calculator -> Theta = atan(-Ealpha,Ebeta)	*/
 303:Inc/foc.h     ****     //p->Theta = utils_fast_atan2(-p->Ebeta, -p->Ealpha);
 304:Inc/foc.h     ****     //p->tmp_Theta = utils_fast_atan2(-p->tmp_Ebeta, -p->tmp_Ealpha);
 305:Inc/foc.h     ****     //p->tmp_Theta = utils_fast_atan2(-p->Ealpha, p->Ebeta);
 306:Inc/foc.h     ****     p->Theta = utils_fast_atan2(-p->tmp_Ealpha, p->tmp_Ebeta);
 5263              		.loc 16 306 35 discriminator 8
 5264 02a2 7B68     		ldr	r3, [r7, #4]
 5265 02a4 D3ED147A 		vldr.32	s15, [r3, #80]
 5266              		.loc 16 306 16 discriminator 8
 5267 02a8 F1EE677A 		vneg.f32	s15, s15
 5268 02ac 7B68     		ldr	r3, [r7, #4]
 5269 02ae 93ED157A 		vldr.32	s14, [r3, #84]
 5270 02b2 F0EE470A 		vmov.f32	s1, s14
 5271 02b6 B0EE670A 		vmov.f32	s0, s15
 5272 02ba FFF7FEFF 		bl	utils_fast_atan2
 5273 02be F0EE407A 		vmov.f32	s15, s0
 5274              		.loc 16 306 14 discriminator 8
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 589


 5275 02c2 7B68     		ldr	r3, [r7, #4]
 5276 02c4 C3ED107A 		vstr.32	s15, [r3, #64]
 307:Inc/foc.h     **** }
 5277              		.loc 16 307 1 discriminator 8
 5278 02c8 00BF     		nop
 5279 02ca 0837     		adds	r7, r7, #8
 5280              	.LCFI270:
 5281              		.cfi_def_cfa_offset 8
 5282 02cc BD46     		mov	sp, r7
 5283              	.LCFI271:
 5284              		.cfi_def_cfa_register 13
 5285              		@ sp needed
 5286 02ce 80BD     		pop	{r7, pc}
 5287              	.L235:
 5288              		.align	2
 5289              	.L234:
 5290 02d0 6F120338 		.word	939725423
 5291 02d4 08E53C1E 		.word	507307272
 5292              		.cfi_endproc
 5293              	.LFE1979:
 5295              		.section	.text.Prot_calc,"ax",%progbits
 5296              		.align	1
 5297              		.syntax unified
 5298              		.thumb
 5299              		.thumb_func
 5300              		.fpu fpv4-sp-d16
 5302              	Prot_calc:
 5303              	.LFB1980:
 308:Inc/foc.h     **** 
 309:Inc/foc.h     **** /*********************************************************************
 310:Inc/foc.h     ****  * Enum with fault codes
 311:Inc/foc.h     ****  ****************************************************************** */
 312:Inc/foc.h     **** enum faultCode_e
 313:Inc/foc.h     **** {
 314:Inc/foc.h     ****     NONE,      // Fault code: No fault
 315:Inc/foc.h     ****     OCP_FLT_U, // Fault code: Overcurrent phase A
 316:Inc/foc.h     ****     OCP_FLT_V, // Fault code: Overcurrent phase B
 317:Inc/foc.h     ****     OVP_FLT,   // Fault code: Overvoltage DC-Link
 318:Inc/foc.h     ****     OVT_FLT,   // Fault code: PCB Overtemperature
 319:Inc/foc.h     ****     UVLO_FLT   // Fault code: Undervoltage DC-Link
 320:Inc/foc.h     **** };
 321:Inc/foc.h     **** typedef volatile enum faultCode_e faultCode_t;
 322:Inc/foc.h     **** 
 323:Inc/foc.h     **** /*********************************************************************
 324:Inc/foc.h     ****  * Struct with Protection data
 325:Inc/foc.h     ****  ****************************************************************** */
 326:Inc/foc.h     **** struct prot_s
 327:Inc/foc.h     **** {
 328:Inc/foc.h     ****     faultCode_t fltCode;
 329:Inc/foc.h     ****     float ocpThld, ovpThld, uvloThld, pcbTempThld; // Protection thresholds, OCP for phase currents
 330:Inc/foc.h     ****     float currPhU, currPhV, udc, tempPcb;
 331:Inc/foc.h     ****     uint8_t protFlag;
 332:Inc/foc.h     ****     uint8_t prechargeFlag;
 333:Inc/foc.h     ****     uint8_t enable;
 334:Inc/foc.h     **** };
 335:Inc/foc.h     **** typedef volatile struct prot_s prot_t;
 336:Inc/foc.h     **** #define PROTECTION_DEFAULTS \
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 590


 337:Inc/foc.h     ****     {                       \
 338:Inc/foc.h     ****         0,                  \
 339:Inc/foc.h     ****             0, 0, 0, 0,     \
 340:Inc/foc.h     ****             0, 0, 0, 0,     \
 341:Inc/foc.h     ****             0, 0, 0,        \
 342:Inc/foc.h     ****     }
 343:Inc/foc.h     **** 
 344:Inc/foc.h     **** static inline void Prot_calc(prot_t *p)
 345:Inc/foc.h     **** {
 5304              		.loc 16 345 1
 5305              		.cfi_startproc
 5306              		@ args = 0, pretend = 0, frame = 8
 5307              		@ frame_needed = 1, uses_anonymous_args = 0
 5308              		@ link register save eliminated.
 5309 0000 80B4     		push	{r7}
 5310              	.LCFI272:
 5311              		.cfi_def_cfa_offset 4
 5312              		.cfi_offset 7, -4
 5313 0002 83B0     		sub	sp, sp, #12
 5314              	.LCFI273:
 5315              		.cfi_def_cfa_offset 16
 5316 0004 00AF     		add	r7, sp, #0
 5317              	.LCFI274:
 5318              		.cfi_def_cfa_register 7
 5319 0006 7860     		str	r0, [r7, #4]
 346:Inc/foc.h     ****     if (p->enable != 0)
 5320              		.loc 16 346 10
 5321 0008 7B68     		ldr	r3, [r7, #4]
 5322 000a 93F82630 		ldrb	r3, [r3, #38]
 5323 000e DBB2     		uxtb	r3, r3
 5324              		.loc 16 346 8
 5325 0010 002B     		cmp	r3, #0
 5326 0012 00F08180 		beq	.L252
 347:Inc/foc.h     ****     {
 348:Inc/foc.h     ****         if (p->currPhU >= p->ocpThld || p->currPhU <= -p->ocpThld)
 5327              		.loc 16 348 14
 5328 0016 7B68     		ldr	r3, [r7, #4]
 5329 0018 93ED057A 		vldr.32	s14, [r3, #20]
 5330              		.loc 16 348 28
 5331 001c 7B68     		ldr	r3, [r7, #4]
 5332 001e D3ED017A 		vldr.32	s15, [r3, #4]
 5333              		.loc 16 348 12
 5334 0022 B4EEE77A 		vcmpe.f32	s14, s15
 5335 0026 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5336 002a 0CDA     		bge	.L238
 5337              		.loc 16 348 42 discriminator 1
 5338 002c 7B68     		ldr	r3, [r7, #4]
 5339 002e 93ED057A 		vldr.32	s14, [r3, #20]
 5340              		.loc 16 348 57 discriminator 1
 5341 0032 7B68     		ldr	r3, [r7, #4]
 5342 0034 D3ED017A 		vldr.32	s15, [r3, #4]
 5343              		.loc 16 348 55 discriminator 1
 5344 0038 F1EE677A 		vneg.f32	s15, s15
 5345              		.loc 16 348 38 discriminator 1
 5346 003c B4EEE77A 		vcmpe.f32	s14, s15
 5347 0040 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5348 0044 06D8     		bhi	.L239
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 591


 5349              	.L238:
 349:Inc/foc.h     ****         {
 350:Inc/foc.h     ****             p->fltCode = OCP_FLT_U;
 5350              		.loc 16 350 24
 5351 0046 7B68     		ldr	r3, [r7, #4]
 5352 0048 0122     		movs	r2, #1
 5353 004a 1A70     		strb	r2, [r3]
 351:Inc/foc.h     ****             p->protFlag = 1;
 5354              		.loc 16 351 25
 5355 004c 7B68     		ldr	r3, [r7, #4]
 5356 004e 0122     		movs	r2, #1
 5357 0050 83F82420 		strb	r2, [r3, #36]
 5358              	.L239:
 352:Inc/foc.h     ****         }
 353:Inc/foc.h     ****         if (p->currPhV >= p->ocpThld || p->currPhV <= -p->ocpThld)
 5359              		.loc 16 353 14
 5360 0054 7B68     		ldr	r3, [r7, #4]
 5361 0056 93ED067A 		vldr.32	s14, [r3, #24]
 5362              		.loc 16 353 28
 5363 005a 7B68     		ldr	r3, [r7, #4]
 5364 005c D3ED017A 		vldr.32	s15, [r3, #4]
 5365              		.loc 16 353 12
 5366 0060 B4EEE77A 		vcmpe.f32	s14, s15
 5367 0064 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5368 0068 0CDA     		bge	.L241
 5369              		.loc 16 353 42 discriminator 1
 5370 006a 7B68     		ldr	r3, [r7, #4]
 5371 006c 93ED067A 		vldr.32	s14, [r3, #24]
 5372              		.loc 16 353 57 discriminator 1
 5373 0070 7B68     		ldr	r3, [r7, #4]
 5374 0072 D3ED017A 		vldr.32	s15, [r3, #4]
 5375              		.loc 16 353 55 discriminator 1
 5376 0076 F1EE677A 		vneg.f32	s15, s15
 5377              		.loc 16 353 38 discriminator 1
 5378 007a B4EEE77A 		vcmpe.f32	s14, s15
 5379 007e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5380 0082 06D8     		bhi	.L242
 5381              	.L241:
 354:Inc/foc.h     ****         {
 355:Inc/foc.h     ****             p->fltCode = OCP_FLT_V;
 5382              		.loc 16 355 24
 5383 0084 7B68     		ldr	r3, [r7, #4]
 5384 0086 0222     		movs	r2, #2
 5385 0088 1A70     		strb	r2, [r3]
 356:Inc/foc.h     ****             p->protFlag = 1;
 5386              		.loc 16 356 25
 5387 008a 7B68     		ldr	r3, [r7, #4]
 5388 008c 0122     		movs	r2, #1
 5389 008e 83F82420 		strb	r2, [r3, #36]
 5390              	.L242:
 357:Inc/foc.h     ****         }
 358:Inc/foc.h     ****         if (p->udc >= p->ovpThld)
 5391              		.loc 16 358 14
 5392 0092 7B68     		ldr	r3, [r7, #4]
 5393 0094 93ED077A 		vldr.32	s14, [r3, #28]
 5394              		.loc 16 358 24
 5395 0098 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 592


 5396 009a D3ED027A 		vldr.32	s15, [r3, #8]
 5397              		.loc 16 358 12
 5398 009e B4EEE77A 		vcmpe.f32	s14, s15
 5399 00a2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5400 00a6 06DB     		blt	.L244
 359:Inc/foc.h     ****         {
 360:Inc/foc.h     ****             p->fltCode = OVP_FLT;
 5401              		.loc 16 360 24
 5402 00a8 7B68     		ldr	r3, [r7, #4]
 5403 00aa 0322     		movs	r2, #3
 5404 00ac 1A70     		strb	r2, [r3]
 361:Inc/foc.h     ****             p->protFlag = 1;
 5405              		.loc 16 361 25
 5406 00ae 7B68     		ldr	r3, [r7, #4]
 5407 00b0 0122     		movs	r2, #1
 5408 00b2 83F82420 		strb	r2, [r3, #36]
 5409              	.L244:
 362:Inc/foc.h     ****         }
 363:Inc/foc.h     ****         if (p->udc <= p->uvloThld)
 5410              		.loc 16 363 14
 5411 00b6 7B68     		ldr	r3, [r7, #4]
 5412 00b8 93ED077A 		vldr.32	s14, [r3, #28]
 5413              		.loc 16 363 24
 5414 00bc 7B68     		ldr	r3, [r7, #4]
 5415 00be D3ED037A 		vldr.32	s15, [r3, #12]
 5416              		.loc 16 363 12
 5417 00c2 B4EEE77A 		vcmpe.f32	s14, s15
 5418 00c6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5419 00ca 0CD8     		bhi	.L246
 364:Inc/foc.h     ****         {
 365:Inc/foc.h     ****             if (p->prechargeFlag != 0)
 5420              		.loc 16 365 18
 5421 00cc 7B68     		ldr	r3, [r7, #4]
 5422 00ce 93F82530 		ldrb	r3, [r3, #37]
 5423 00d2 DBB2     		uxtb	r3, r3
 5424              		.loc 16 365 16
 5425 00d4 002B     		cmp	r3, #0
 5426 00d6 06D0     		beq	.L246
 366:Inc/foc.h     ****             {
 367:Inc/foc.h     ****                 p->fltCode = UVLO_FLT;
 5427              		.loc 16 367 28
 5428 00d8 7B68     		ldr	r3, [r7, #4]
 5429 00da 0522     		movs	r2, #5
 5430 00dc 1A70     		strb	r2, [r3]
 368:Inc/foc.h     ****                 p->protFlag = 1;
 5431              		.loc 16 368 29
 5432 00de 7B68     		ldr	r3, [r7, #4]
 5433 00e0 0122     		movs	r2, #1
 5434 00e2 83F82420 		strb	r2, [r3, #36]
 5435              	.L246:
 369:Inc/foc.h     ****             }
 370:Inc/foc.h     ****         }
 371:Inc/foc.h     ****         if (p->tempPcb >= p->pcbTempThld)
 5436              		.loc 16 371 14
 5437 00e6 7B68     		ldr	r3, [r7, #4]
 5438 00e8 93ED087A 		vldr.32	s14, [r3, #32]
 5439              		.loc 16 371 28
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 593


 5440 00ec 7B68     		ldr	r3, [r7, #4]
 5441 00ee D3ED047A 		vldr.32	s15, [r3, #16]
 5442              		.loc 16 371 12
 5443 00f2 B4EEE77A 		vcmpe.f32	s14, s15
 5444 00f6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5445 00fa 00DA     		bge	.L251
 372:Inc/foc.h     ****         {
 373:Inc/foc.h     ****             if (p->prechargeFlag != 0)
 374:Inc/foc.h     ****             {
 375:Inc/foc.h     ****                 p->fltCode = OVT_FLT;
 376:Inc/foc.h     ****                 p->protFlag = 1;
 377:Inc/foc.h     ****             }
 378:Inc/foc.h     ****         }
 379:Inc/foc.h     ****     }
 380:Inc/foc.h     **** }
 5446              		.loc 16 380 1
 5447 00fc 0CE0     		b	.L252
 5448              	.L251:
 373:Inc/foc.h     ****             {
 5449              		.loc 16 373 18
 5450 00fe 7B68     		ldr	r3, [r7, #4]
 5451 0100 93F82530 		ldrb	r3, [r3, #37]
 5452 0104 DBB2     		uxtb	r3, r3
 373:Inc/foc.h     ****             {
 5453              		.loc 16 373 16
 5454 0106 002B     		cmp	r3, #0
 5455 0108 06D0     		beq	.L252
 375:Inc/foc.h     ****                 p->protFlag = 1;
 5456              		.loc 16 375 28
 5457 010a 7B68     		ldr	r3, [r7, #4]
 5458 010c 0422     		movs	r2, #4
 5459 010e 1A70     		strb	r2, [r3]
 376:Inc/foc.h     ****             }
 5460              		.loc 16 376 29
 5461 0110 7B68     		ldr	r3, [r7, #4]
 5462 0112 0122     		movs	r2, #1
 5463 0114 83F82420 		strb	r2, [r3, #36]
 5464              	.L252:
 5465              		.loc 16 380 1
 5466 0118 00BF     		nop
 5467 011a 0C37     		adds	r7, r7, #12
 5468              	.LCFI275:
 5469              		.cfi_def_cfa_offset 4
 5470 011c BD46     		mov	sp, r7
 5471              	.LCFI276:
 5472              		.cfi_def_cfa_register 13
 5473              		@ sp needed
 5474 011e 5DF8047B 		ldr	r7, [sp], #4
 5475              	.LCFI277:
 5476              		.cfi_restore 7
 5477              		.cfi_def_cfa_offset 0
 5478 0122 7047     		bx	lr
 5479              		.cfi_endproc
 5480              	.LFE1980:
 5482              		.section	.text.Pll_calc,"ax",%progbits
 5483              		.align	1
 5484              		.syntax unified
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 594


 5485              		.thumb
 5486              		.thumb_func
 5487              		.fpu fpv4-sp-d16
 5489              	Pll_calc:
 5490              	.LFB1981:
 381:Inc/foc.h     **** 
 382:Inc/foc.h     **** /*********************************************************************
 383:Inc/foc.h     ****  * Struct with PLL based angle and speed estimation
 384:Inc/foc.h     ****  ****************************************************************** */
 385:Inc/foc.h     **** struct pll_s
 386:Inc/foc.h     **** {
 387:Inc/foc.h     ****     float AngleRaw, dt;       // Input: Raw electrical angle(rad), sample time(s)
 388:Inc/foc.h     ****     float Err;                // Internal: Electrical angle error (delta Theta)
 389:Inc/foc.h     ****     float SpeedPll, AnglePll; // Output: Filtered Speed(rad/s), Angle(rad)
 390:Inc/foc.h     ****     float Kp, Ki;             // Parameter: PLL gains
 391:Inc/foc.h     **** };
 392:Inc/foc.h     **** typedef volatile struct pll_s pll_t;
 393:Inc/foc.h     **** 
 394:Inc/foc.h     **** /*-----------------------------------------------------------------------------
 395:Inc/foc.h     **** Default initalizer for the SPEED_MEAS_QEP object.
 396:Inc/foc.h     **** -----------------------------------------------------------------------------*/
 397:Inc/foc.h     **** #define PLL_DEFAULTS         \
 398:Inc/foc.h     ****     {                        \
 399:Inc/foc.h     ****         0, 0,                \
 400:Inc/foc.h     ****             0,               \
 401:Inc/foc.h     ****             0, 0,            \
 402:Inc/foc.h     ****             2000.f, 30000.f, \
 403:Inc/foc.h     ****     }
 404:Inc/foc.h     **** 
 405:Inc/foc.h     **** static inline void Pll_calc(pll_t *p)
 406:Inc/foc.h     **** {
 5491              		.loc 16 406 1
 5492              		.cfi_startproc
 5493              		@ args = 0, pretend = 0, frame = 8
 5494              		@ frame_needed = 1, uses_anonymous_args = 0
 5495              		@ link register save eliminated.
 5496 0000 80B4     		push	{r7}
 5497              	.LCFI278:
 5498              		.cfi_def_cfa_offset 4
 5499              		.cfi_offset 7, -4
 5500 0002 83B0     		sub	sp, sp, #12
 5501              	.LCFI279:
 5502              		.cfi_def_cfa_offset 16
 5503 0004 00AF     		add	r7, sp, #0
 5504              	.LCFI280:
 5505              		.cfi_def_cfa_register 7
 5506 0006 7860     		str	r0, [r7, #4]
 407:Inc/foc.h     ****     p->Err = p->AngleRaw - p->AnglePll + 1e-20f; // for avoid QNAN
 5507              		.loc 16 407 15
 5508 0008 7B68     		ldr	r3, [r7, #4]
 5509 000a 93ED007A 		vldr.32	s14, [r3]
 5510              		.loc 16 407 29
 5511 000e 7B68     		ldr	r3, [r7, #4]
 5512 0010 D3ED047A 		vldr.32	s15, [r3, #16]
 5513              		.loc 16 407 26
 5514 0014 77EE677A 		vsub.f32	s15, s14, s15
 5515              		.loc 16 407 40
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 595


 5516 0018 9FED467A 		vldr.32	s14, .L268
 5517 001c 77EE877A 		vadd.f32	s15, s15, s14
 5518              		.loc 16 407 12
 5519 0020 7B68     		ldr	r3, [r7, #4]
 5520 0022 C3ED027A 		vstr.32	s15, [r3, #8]
 408:Inc/foc.h     ****     /* Normalize to range -PI to PI */
 409:Inc/foc.h     ****     if (p->Err < -MF_PI)
 5521              		.loc 16 409 10
 5522 0026 7B68     		ldr	r3, [r7, #4]
 5523 0028 D3ED027A 		vldr.32	s15, [r3, #8]
 5524              		.loc 16 409 8
 5525 002c 9FED427A 		vldr.32	s14, .L268+4
 5526 0030 F4EEC77A 		vcmpe.f32	s15, s14
 5527 0034 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5528 0038 0AD5     		bpl	.L266
 410:Inc/foc.h     ****         p->Err = p->Err + M_2PI;
 5529              		.loc 16 410 19
 5530 003a 7B68     		ldr	r3, [r7, #4]
 5531 003c D3ED027A 		vldr.32	s15, [r3, #8]
 5532              		.loc 16 410 25
 5533 0040 9FED3E7A 		vldr.32	s14, .L268+8
 5534 0044 77EE877A 		vadd.f32	s15, s15, s14
 5535              		.loc 16 410 16
 5536 0048 7B68     		ldr	r3, [r7, #4]
 5537 004a C3ED027A 		vstr.32	s15, [r3, #8]
 5538 004e 13E0     		b	.L256
 5539              	.L266:
 411:Inc/foc.h     ****     else if (p->Err > MF_PI)
 5540              		.loc 16 411 15
 5541 0050 7B68     		ldr	r3, [r7, #4]
 5542 0052 D3ED027A 		vldr.32	s15, [r3, #8]
 5543              		.loc 16 411 13
 5544 0056 9FED3A7A 		vldr.32	s14, .L268+12
 5545 005a F4EEC77A 		vcmpe.f32	s15, s14
 5546 005e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5547 0062 09DD     		ble	.L256
 412:Inc/foc.h     ****         p->Err = p->Err - M_2PI;
 5548              		.loc 16 412 19
 5549 0064 7B68     		ldr	r3, [r7, #4]
 5550 0066 D3ED027A 		vldr.32	s15, [r3, #8]
 5551              		.loc 16 412 25
 5552 006a 9FED347A 		vldr.32	s14, .L268+8
 5553 006e 77EEC77A 		vsub.f32	s15, s15, s14
 5554              		.loc 16 412 16
 5555 0072 7B68     		ldr	r3, [r7, #4]
 5556 0074 C3ED027A 		vstr.32	s15, [r3, #8]
 5557              	.L256:
 413:Inc/foc.h     ****     /* calc pll angle */
 414:Inc/foc.h     ****     p->AnglePll += (p->SpeedPll + p->Err * p->Kp) * p->dt;
 5558              		.loc 16 414 22
 5559 0078 7B68     		ldr	r3, [r7, #4]
 5560 007a 93ED037A 		vldr.32	s14, [r3, #12]
 5561              		.loc 16 414 36
 5562 007e 7B68     		ldr	r3, [r7, #4]
 5563 0080 D3ED026A 		vldr.32	s13, [r3, #8]
 5564              		.loc 16 414 45
 5565 0084 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 596


 5566 0086 D3ED057A 		vldr.32	s15, [r3, #20]
 5567              		.loc 16 414 42
 5568 008a 66EEA77A 		vmul.f32	s15, s13, s15
 5569              		.loc 16 414 33
 5570 008e 37EE277A 		vadd.f32	s14, s14, s15
 5571              		.loc 16 414 54
 5572 0092 7B68     		ldr	r3, [r7, #4]
 5573 0094 D3ED017A 		vldr.32	s15, [r3, #4]
 5574              		.loc 16 414 51
 5575 0098 27EE277A 		vmul.f32	s14, s14, s15
 5576              		.loc 16 414 17
 5577 009c 7B68     		ldr	r3, [r7, #4]
 5578 009e D3ED047A 		vldr.32	s15, [r3, #16]
 5579 00a2 77EE277A 		vadd.f32	s15, s14, s15
 5580 00a6 7B68     		ldr	r3, [r7, #4]
 5581 00a8 C3ED047A 		vstr.32	s15, [r3, #16]
 415:Inc/foc.h     ****     /* Normalize to range -PI to PI */
 416:Inc/foc.h     ****     if (p->AnglePll < -MF_PI)
 5582              		.loc 16 416 10
 5583 00ac 7B68     		ldr	r3, [r7, #4]
 5584 00ae D3ED047A 		vldr.32	s15, [r3, #16]
 5585              		.loc 16 416 8
 5586 00b2 9FED217A 		vldr.32	s14, .L268+4
 5587 00b6 F4EEC77A 		vcmpe.f32	s15, s14
 5588 00ba F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5589 00be 0AD5     		bpl	.L267
 417:Inc/foc.h     ****         p->AnglePll = p->AnglePll + M_2PI;
 5590              		.loc 16 417 24
 5591 00c0 7B68     		ldr	r3, [r7, #4]
 5592 00c2 D3ED047A 		vldr.32	s15, [r3, #16]
 5593              		.loc 16 417 35
 5594 00c6 9FED1D7A 		vldr.32	s14, .L268+8
 5595 00ca 77EE877A 		vadd.f32	s15, s15, s14
 5596              		.loc 16 417 21
 5597 00ce 7B68     		ldr	r3, [r7, #4]
 5598 00d0 C3ED047A 		vstr.32	s15, [r3, #16]
 5599 00d4 13E0     		b	.L260
 5600              	.L267:
 418:Inc/foc.h     ****     else if (p->AnglePll > MF_PI)
 5601              		.loc 16 418 15
 5602 00d6 7B68     		ldr	r3, [r7, #4]
 5603 00d8 D3ED047A 		vldr.32	s15, [r3, #16]
 5604              		.loc 16 418 13
 5605 00dc 9FED187A 		vldr.32	s14, .L268+12
 5606 00e0 F4EEC77A 		vcmpe.f32	s15, s14
 5607 00e4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5608 00e8 09DD     		ble	.L260
 419:Inc/foc.h     ****         p->AnglePll = p->AnglePll - M_2PI;
 5609              		.loc 16 419 24
 5610 00ea 7B68     		ldr	r3, [r7, #4]
 5611 00ec D3ED047A 		vldr.32	s15, [r3, #16]
 5612              		.loc 16 419 35
 5613 00f0 9FED127A 		vldr.32	s14, .L268+8
 5614 00f4 77EEC77A 		vsub.f32	s15, s15, s14
 5615              		.loc 16 419 21
 5616 00f8 7B68     		ldr	r3, [r7, #4]
 5617 00fa C3ED047A 		vstr.32	s15, [r3, #16]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 597


 5618              	.L260:
 420:Inc/foc.h     ****     /* calc pll speed */
 421:Inc/foc.h     ****     p->SpeedPll += p->Err * p->Ki * p->dt;
 5619              		.loc 16 421 21
 5620 00fe 7B68     		ldr	r3, [r7, #4]
 5621 0100 93ED027A 		vldr.32	s14, [r3, #8]
 5622              		.loc 16 421 30
 5623 0104 7B68     		ldr	r3, [r7, #4]
 5624 0106 D3ED067A 		vldr.32	s15, [r3, #24]
 5625              		.loc 16 421 27
 5626 010a 27EE277A 		vmul.f32	s14, s14, s15
 5627              		.loc 16 421 38
 5628 010e 7B68     		ldr	r3, [r7, #4]
 5629 0110 D3ED017A 		vldr.32	s15, [r3, #4]
 5630              		.loc 16 421 35
 5631 0114 27EE277A 		vmul.f32	s14, s14, s15
 5632              		.loc 16 421 17
 5633 0118 7B68     		ldr	r3, [r7, #4]
 5634 011a D3ED037A 		vldr.32	s15, [r3, #12]
 5635 011e 77EE277A 		vadd.f32	s15, s14, s15
 5636 0122 7B68     		ldr	r3, [r7, #4]
 5637 0124 C3ED037A 		vstr.32	s15, [r3, #12]
 422:Inc/foc.h     **** }
 5638              		.loc 16 422 1
 5639 0128 00BF     		nop
 5640 012a 0C37     		adds	r7, r7, #12
 5641              	.LCFI281:
 5642              		.cfi_def_cfa_offset 4
 5643 012c BD46     		mov	sp, r7
 5644              	.LCFI282:
 5645              		.cfi_def_cfa_register 13
 5646              		@ sp needed
 5647 012e 5DF8047B 		ldr	r7, [sp], #4
 5648              	.LCFI283:
 5649              		.cfi_restore 7
 5650              		.cfi_def_cfa_offset 0
 5651 0132 7047     		bx	lr
 5652              	.L269:
 5653              		.align	2
 5654              	.L268:
 5655 0134 08E53C1E 		.word	507307272
 5656 0138 DB0F49C0 		.word	-1068953637
 5657 013c DB0FC940 		.word	1086918619
 5658 0140 DB0F4940 		.word	1078530011
 5659              		.cfi_endproc
 5660              	.LFE1981:
 5662              		.section	.text.CMTN_run,"ax",%progbits
 5663              		.align	1
 5664              		.syntax unified
 5665              		.thumb
 5666              		.thumb_func
 5667              		.fpu fpv4-sp-d16
 5669              	CMTN_run:
 5670              	.LFB1982:
 423:Inc/foc.h     **** 
 424:Inc/foc.h     **** /* **********************************************************************************
 425:Inc/foc.h     **** Description: 
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 598


 426:Inc/foc.h     **** Commutation trigger logic in sensorless operation.
 427:Inc/foc.h     **** 1) Find zero-cross poin.
 428:Inc/foc.h     **** 2) Starting inegrate BEMF.
 429:Inc/foc.h     **** 3) When BEMF integral grater than threshold value - switch to next step 
 430:Inc/foc.h     **** *********************************************************************************** */
 431:Inc/foc.h     **** struct cmtn_s
 432:Inc/foc.h     **** {
 433:Inc/foc.h     ****     uint8_t Trigger; // Output: commutation trigger flag
 434:Inc/foc.h     ****     float fluxBuff;
 435:Inc/foc.h     ****     float cmtnTh;
 436:Inc/foc.h     ****     float As, Bs, Cs;
 437:Inc/foc.h     ****     float An, Bn, Cn;
 438:Inc/foc.h     ****     uint8_t dir;
 439:Inc/foc.h     ****     uint8_t cmtnState;
 440:Inc/foc.h     ****     float halfVdc;
 441:Inc/foc.h     ****     float Neutral;
 442:Inc/foc.h     ****     filterData_t lpf_bemfA; // Data struct: bemf A low-pass filter data
 443:Inc/foc.h     ****     filterData_t lpf_bemfB; // Data struct: bemf B low-pass filter data
 444:Inc/foc.h     ****     filterData_t lpf_bemfC; // Data struct: bemf C low-pass filter data
 445:Inc/foc.h     **** };
 446:Inc/foc.h     **** typedef volatile struct cmtn_s cmtn_t;
 447:Inc/foc.h     **** #define CMTN_DEFAULTS        \
 448:Inc/foc.h     ****     {                        \
 449:Inc/foc.h     ****         0,                   \
 450:Inc/foc.h     ****             0,               \
 451:Inc/foc.h     ****             1.f,             \
 452:Inc/foc.h     ****             0, 0, 0,         \
 453:Inc/foc.h     ****             0, 0, 0,         \
 454:Inc/foc.h     ****             0,               \
 455:Inc/foc.h     ****             0,               \
 456:Inc/foc.h     ****             0,               \
 457:Inc/foc.h     ****             0,               \
 458:Inc/foc.h     ****             FILTER_DEFAULTS, \
 459:Inc/foc.h     ****             FILTER_DEFAULTS, \
 460:Inc/foc.h     ****             FILTER_DEFAULTS, \
 461:Inc/foc.h     ****     }
 462:Inc/foc.h     **** 
 463:Inc/foc.h     **** static inline void CMTN_run(volatile cmtn_t *obj)
 464:Inc/foc.h     **** {
 5671              		.loc 16 464 1
 5672              		.cfi_startproc
 5673              		@ args = 0, pretend = 0, frame = 8
 5674              		@ frame_needed = 1, uses_anonymous_args = 0
 5675              		@ link register save eliminated.
 5676 0000 80B4     		push	{r7}
 5677              	.LCFI284:
 5678              		.cfi_def_cfa_offset 4
 5679              		.cfi_offset 7, -4
 5680 0002 83B0     		sub	sp, sp, #12
 5681              	.LCFI285:
 5682              		.cfi_def_cfa_offset 16
 5683 0004 00AF     		add	r7, sp, #0
 5684              	.LCFI286:
 5685              		.cfi_def_cfa_register 7
 5686 0006 7860     		str	r0, [r7, #4]
 465:Inc/foc.h     ****     // clear flags on entry if state is changed:
 466:Inc/foc.h     ****     obj->Trigger = 0;
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 599


 5687              		.loc 16 466 18
 5688 0008 7B68     		ldr	r3, [r7, #4]
 5689 000a 0022     		movs	r2, #0
 5690 000c 1A70     		strb	r2, [r3]
 467:Inc/foc.h     ****     obj->Neutral = (obj->As + obj->Bs + obj->Cs) * 0.333333f;
 5691              		.loc 16 467 24
 5692 000e 7B68     		ldr	r3, [r7, #4]
 5693 0010 93ED037A 		vldr.32	s14, [r3, #12]
 5694              		.loc 16 467 34
 5695 0014 7B68     		ldr	r3, [r7, #4]
 5696 0016 D3ED047A 		vldr.32	s15, [r3, #16]
 5697              		.loc 16 467 29
 5698 001a 37EE277A 		vadd.f32	s14, s14, s15
 5699              		.loc 16 467 44
 5700 001e 7B68     		ldr	r3, [r7, #4]
 5701 0020 D3ED057A 		vldr.32	s15, [r3, #20]
 5702              		.loc 16 467 39
 5703 0024 77EE277A 		vadd.f32	s15, s14, s15
 5704              		.loc 16 467 50
 5705 0028 9FEDB57A 		vldr.32	s14, .L410
 5706 002c 67EE877A 		vmul.f32	s15, s15, s14
 5707              		.loc 16 467 18
 5708 0030 7B68     		ldr	r3, [r7, #4]
 5709 0032 C3ED0B7A 		vstr.32	s15, [r3, #44]
 468:Inc/foc.h     ****     obj->An = obj->As - obj->Neutral;
 5710              		.loc 16 468 18
 5711 0036 7B68     		ldr	r3, [r7, #4]
 5712 0038 93ED037A 		vldr.32	s14, [r3, #12]
 5713              		.loc 16 468 28
 5714 003c 7B68     		ldr	r3, [r7, #4]
 5715 003e D3ED0B7A 		vldr.32	s15, [r3, #44]
 5716              		.loc 16 468 23
 5717 0042 77EE677A 		vsub.f32	s15, s14, s15
 5718              		.loc 16 468 13
 5719 0046 7B68     		ldr	r3, [r7, #4]
 5720 0048 C3ED067A 		vstr.32	s15, [r3, #24]
 469:Inc/foc.h     ****     obj->Bn = obj->Bs - obj->Neutral;
 5721              		.loc 16 469 18
 5722 004c 7B68     		ldr	r3, [r7, #4]
 5723 004e 93ED047A 		vldr.32	s14, [r3, #16]
 5724              		.loc 16 469 28
 5725 0052 7B68     		ldr	r3, [r7, #4]
 5726 0054 D3ED0B7A 		vldr.32	s15, [r3, #44]
 5727              		.loc 16 469 23
 5728 0058 77EE677A 		vsub.f32	s15, s14, s15
 5729              		.loc 16 469 13
 5730 005c 7B68     		ldr	r3, [r7, #4]
 5731 005e C3ED077A 		vstr.32	s15, [r3, #28]
 470:Inc/foc.h     ****     obj->Cn = obj->Cs - obj->Neutral;
 5732              		.loc 16 470 18
 5733 0062 7B68     		ldr	r3, [r7, #4]
 5734 0064 93ED057A 		vldr.32	s14, [r3, #20]
 5735              		.loc 16 470 28
 5736 0068 7B68     		ldr	r3, [r7, #4]
 5737 006a D3ED0B7A 		vldr.32	s15, [r3, #44]
 5738              		.loc 16 470 23
 5739 006e 77EE677A 		vsub.f32	s15, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 600


 5740              		.loc 16 470 13
 5741 0072 7B68     		ldr	r3, [r7, #4]
 5742 0074 C3ED087A 		vstr.32	s15, [r3, #32]
 471:Inc/foc.h     **** 
 472:Inc/foc.h     ****     if (obj->dir == 1)
 5743              		.loc 16 472 12
 5744 0078 7B68     		ldr	r3, [r7, #4]
 5745 007a 93F82430 		ldrb	r3, [r3, #36]
 5746 007e DBB2     		uxtb	r3, r3
 5747              		.loc 16 472 8
 5748 0080 012B     		cmp	r3, #1
 5749 0082 40F06F81 		bne	.L407
 473:Inc/foc.h     ****     {
 474:Inc/foc.h     ****         // Commutation State table Tasks; must correspond to bldcpwm.h table!
 475:Inc/foc.h     ****         switch (obj->cmtnState)
 5750              		.loc 16 475 20
 5751 0086 7B68     		ldr	r3, [r7, #4]
 5752 0088 93F82530 		ldrb	r3, [r3, #37]
 5753 008c DBB2     		uxtb	r3, r3
 5754              		.loc 16 475 9
 5755 008e 052B     		cmp	r3, #5
 5756 0090 00F26981 		bhi	.L271
 5757 0094 01A2     		adr	r2, .L273
 5758 0096 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 5759 009a 00BF     		.p2align 2
 5760              	.L273:
 5761 009c B5000000 		.word	.L278+1
 5762 00a0 27010000 		.word	.L277+1
 5763 00a4 99010000 		.word	.L276+1
 5764 00a8 0B020000 		.word	.L275+1
 5765 00ac 7D020000 		.word	.L274+1
 5766 00b0 EF020000 		.word	.L272+1
 5767              		.p2align 1
 5768              	.L278:
 476:Inc/foc.h     ****         {
 477:Inc/foc.h     ****         case 0: // State s1: current flows to motor windings from voltage A->B, de-energized voltag
 478:Inc/foc.h     **** 
 479:Inc/foc.h     ****             //  As we are interested in the zero crossing of the Bemf it is possible to check only 
 480:Inc/foc.h     ****             //  the Bemf sign change
 481:Inc/foc.h     ****             if (obj->Cn > 0.f)
 5769              		.loc 16 481 20
 5770 00b4 7B68     		ldr	r3, [r7, #4]
 5771 00b6 D3ED087A 		vldr.32	s15, [r3, #32]
 5772              		.loc 16 481 16
 5773 00ba F5EEC07A 		vcmpe.f32	s15, #0
 5774 00be F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5775 00c2 00DC     		bgt	.L359
 482:Inc/foc.h     ****             {
 483:Inc/foc.h     ****                 obj->fluxBuff += obj->Cn;             // integrate BEMF
 484:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 485:Inc/foc.h     ****                 {
 486:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 487:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 488:Inc/foc.h     ****                 }
 489:Inc/foc.h     ****             }
 490:Inc/foc.h     ****             break;
 5776              		.loc 16 490 13
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 601


 5777 00c4 4FE1     		b	.L271
 5778              	.L359:
 483:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5779              		.loc 16 483 37
 5780 00c6 7B68     		ldr	r3, [r7, #4]
 5781 00c8 93ED087A 		vldr.32	s14, [r3, #32]
 483:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5782              		.loc 16 483 31
 5783 00cc 7B68     		ldr	r3, [r7, #4]
 5784 00ce D3ED017A 		vldr.32	s15, [r3, #4]
 5785 00d2 77EE277A 		vadd.f32	s15, s14, s15
 5786 00d6 7B68     		ldr	r3, [r7, #4]
 5787 00d8 C3ED017A 		vstr.32	s15, [r3, #4]
 484:Inc/foc.h     ****                 {
 5788              		.loc 16 484 21
 5789 00dc 7B68     		ldr	r3, [r7, #4]
 5790 00de D3ED017A 		vldr.32	s15, [r3, #4]
 5791 00e2 F5EEC07A 		vcmpe.f32	s15, #0
 5792 00e6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5793 00ea 08D5     		bpl	.L395
 484:Inc/foc.h     ****                 {
 5794              		.loc 16 484 21 is_stmt 0 discriminator 1
 5795 00ec 7B68     		ldr	r3, [r7, #4]
 5796 00ee D3ED017A 		vldr.32	s15, [r3, #4]
 5797 00f2 F1EE677A 		vneg.f32	s15, s15
 5798 00f6 7B68     		ldr	r3, [r7, #4]
 5799 00f8 C3ED017A 		vstr.32	s15, [r3, #4]
 5800 00fc 02E0     		b	.L283
 5801              	.L395:
 484:Inc/foc.h     ****                 {
 5802              		.loc 16 484 21 discriminator 2
 5803 00fe 7B68     		ldr	r3, [r7, #4]
 5804 0100 D3ED017A 		vldr.32	s15, [r3, #4]
 5805              	.L283:
 484:Inc/foc.h     ****                 {
 5806              		.loc 16 484 45 is_stmt 1 discriminator 4
 5807 0104 7B68     		ldr	r3, [r7, #4]
 5808 0106 93ED027A 		vldr.32	s14, [r3, #8]
 484:Inc/foc.h     ****                 {
 5809              		.loc 16 484 20 discriminator 4
 5810 010a F4EEC77A 		vcmpe.f32	s15, s14
 5811 010e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5812 0112 00DC     		bgt	.L361
 5813              		.loc 16 490 13 discriminator 4
 5814 0114 27E1     		b	.L271
 5815              	.L361:
 486:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 5816              		.loc 16 486 35
 5817 0116 7B68     		ldr	r3, [r7, #4]
 5818 0118 4FF00002 		mov	r2, #0
 5819 011c 5A60     		str	r2, [r3, #4]	@ float
 487:Inc/foc.h     ****                 }
 5820              		.loc 16 487 34
 5821 011e 7B68     		ldr	r3, [r7, #4]
 5822 0120 0122     		movs	r2, #1
 5823 0122 1A70     		strb	r2, [r3]
 5824              		.loc 16 490 13
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 602


 5825 0124 1FE1     		b	.L271
 5826              	.L277:
 491:Inc/foc.h     ****         case 1: // State s2: current flows to motor windings from voltage A->C, de-energized voltag
 492:Inc/foc.h     **** 
 493:Inc/foc.h     ****             if (obj->Bn < 0.f)
 5827              		.loc 16 493 20
 5828 0126 7B68     		ldr	r3, [r7, #4]
 5829 0128 D3ED077A 		vldr.32	s15, [r3, #28]
 5830              		.loc 16 493 16
 5831 012c F5EEC07A 		vcmpe.f32	s15, #0
 5832 0130 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5833 0134 00D4     		bmi	.L362
 494:Inc/foc.h     ****             {
 495:Inc/foc.h     ****                 obj->fluxBuff += obj->Bn;             // integrate BEMF
 496:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 497:Inc/foc.h     ****                 {
 498:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 499:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 500:Inc/foc.h     ****                 }
 501:Inc/foc.h     ****             }
 502:Inc/foc.h     ****             break;
 5834              		.loc 16 502 13
 5835 0136 16E1     		b	.L271
 5836              	.L362:
 495:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5837              		.loc 16 495 37
 5838 0138 7B68     		ldr	r3, [r7, #4]
 5839 013a 93ED077A 		vldr.32	s14, [r3, #28]
 495:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5840              		.loc 16 495 31
 5841 013e 7B68     		ldr	r3, [r7, #4]
 5842 0140 D3ED017A 		vldr.32	s15, [r3, #4]
 5843 0144 77EE277A 		vadd.f32	s15, s14, s15
 5844 0148 7B68     		ldr	r3, [r7, #4]
 5845 014a C3ED017A 		vstr.32	s15, [r3, #4]
 496:Inc/foc.h     ****                 {
 5846              		.loc 16 496 21
 5847 014e 7B68     		ldr	r3, [r7, #4]
 5848 0150 D3ED017A 		vldr.32	s15, [r3, #4]
 5849 0154 F5EEC07A 		vcmpe.f32	s15, #0
 5850 0158 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5851 015c 08D5     		bpl	.L396
 496:Inc/foc.h     ****                 {
 5852              		.loc 16 496 21 is_stmt 0 discriminator 1
 5853 015e 7B68     		ldr	r3, [r7, #4]
 5854 0160 D3ED017A 		vldr.32	s15, [r3, #4]
 5855 0164 F1EE677A 		vneg.f32	s15, s15
 5856 0168 7B68     		ldr	r3, [r7, #4]
 5857 016a C3ED017A 		vstr.32	s15, [r3, #4]
 5858 016e 02E0     		b	.L289
 5859              	.L396:
 496:Inc/foc.h     ****                 {
 5860              		.loc 16 496 21 discriminator 2
 5861 0170 7B68     		ldr	r3, [r7, #4]
 5862 0172 D3ED017A 		vldr.32	s15, [r3, #4]
 5863              	.L289:
 496:Inc/foc.h     ****                 {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 603


 5864              		.loc 16 496 45 is_stmt 1 discriminator 4
 5865 0176 7B68     		ldr	r3, [r7, #4]
 5866 0178 93ED027A 		vldr.32	s14, [r3, #8]
 496:Inc/foc.h     ****                 {
 5867              		.loc 16 496 20 discriminator 4
 5868 017c F4EEC77A 		vcmpe.f32	s15, s14
 5869 0180 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5870 0184 00DC     		bgt	.L364
 5871              		.loc 16 502 13 discriminator 4
 5872 0186 EEE0     		b	.L271
 5873              	.L364:
 498:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 5874              		.loc 16 498 35
 5875 0188 7B68     		ldr	r3, [r7, #4]
 5876 018a 4FF00002 		mov	r2, #0
 5877 018e 5A60     		str	r2, [r3, #4]	@ float
 499:Inc/foc.h     ****                 }
 5878              		.loc 16 499 34
 5879 0190 7B68     		ldr	r3, [r7, #4]
 5880 0192 0122     		movs	r2, #1
 5881 0194 1A70     		strb	r2, [r3]
 5882              		.loc 16 502 13
 5883 0196 E6E0     		b	.L271
 5884              	.L276:
 503:Inc/foc.h     ****         case 2: // State s3: current flows to motor windings from voltage B->C, de-energized voltag
 504:Inc/foc.h     **** 
 505:Inc/foc.h     ****             if (obj->An > 0.f)
 5885              		.loc 16 505 20
 5886 0198 7B68     		ldr	r3, [r7, #4]
 5887 019a D3ED067A 		vldr.32	s15, [r3, #24]
 5888              		.loc 16 505 16
 5889 019e F5EEC07A 		vcmpe.f32	s15, #0
 5890 01a2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5891 01a6 00DC     		bgt	.L365
 506:Inc/foc.h     ****             {
 507:Inc/foc.h     ****                 obj->fluxBuff += obj->An;             // integrate BEMF
 508:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 509:Inc/foc.h     ****                 {
 510:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 511:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 512:Inc/foc.h     ****                 }
 513:Inc/foc.h     ****             }
 514:Inc/foc.h     ****             break;
 5892              		.loc 16 514 13
 5893 01a8 DDE0     		b	.L271
 5894              	.L365:
 507:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5895              		.loc 16 507 37
 5896 01aa 7B68     		ldr	r3, [r7, #4]
 5897 01ac 93ED067A 		vldr.32	s14, [r3, #24]
 507:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5898              		.loc 16 507 31
 5899 01b0 7B68     		ldr	r3, [r7, #4]
 5900 01b2 D3ED017A 		vldr.32	s15, [r3, #4]
 5901 01b6 77EE277A 		vadd.f32	s15, s14, s15
 5902 01ba 7B68     		ldr	r3, [r7, #4]
 5903 01bc C3ED017A 		vstr.32	s15, [r3, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 604


 508:Inc/foc.h     ****                 {
 5904              		.loc 16 508 21
 5905 01c0 7B68     		ldr	r3, [r7, #4]
 5906 01c2 D3ED017A 		vldr.32	s15, [r3, #4]
 5907 01c6 F5EEC07A 		vcmpe.f32	s15, #0
 5908 01ca F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5909 01ce 08D5     		bpl	.L397
 508:Inc/foc.h     ****                 {
 5910              		.loc 16 508 21 is_stmt 0 discriminator 1
 5911 01d0 7B68     		ldr	r3, [r7, #4]
 5912 01d2 D3ED017A 		vldr.32	s15, [r3, #4]
 5913 01d6 F1EE677A 		vneg.f32	s15, s15
 5914 01da 7B68     		ldr	r3, [r7, #4]
 5915 01dc C3ED017A 		vstr.32	s15, [r3, #4]
 5916 01e0 02E0     		b	.L295
 5917              	.L397:
 508:Inc/foc.h     ****                 {
 5918              		.loc 16 508 21 discriminator 2
 5919 01e2 7B68     		ldr	r3, [r7, #4]
 5920 01e4 D3ED017A 		vldr.32	s15, [r3, #4]
 5921              	.L295:
 508:Inc/foc.h     ****                 {
 5922              		.loc 16 508 45 is_stmt 1 discriminator 4
 5923 01e8 7B68     		ldr	r3, [r7, #4]
 5924 01ea 93ED027A 		vldr.32	s14, [r3, #8]
 508:Inc/foc.h     ****                 {
 5925              		.loc 16 508 20 discriminator 4
 5926 01ee F4EEC77A 		vcmpe.f32	s15, s14
 5927 01f2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5928 01f6 00DC     		bgt	.L367
 5929              		.loc 16 514 13 discriminator 4
 5930 01f8 B5E0     		b	.L271
 5931              	.L367:
 510:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 5932              		.loc 16 510 35
 5933 01fa 7B68     		ldr	r3, [r7, #4]
 5934 01fc 4FF00002 		mov	r2, #0
 5935 0200 5A60     		str	r2, [r3, #4]	@ float
 511:Inc/foc.h     ****                 }
 5936              		.loc 16 511 34
 5937 0202 7B68     		ldr	r3, [r7, #4]
 5938 0204 0122     		movs	r2, #1
 5939 0206 1A70     		strb	r2, [r3]
 5940              		.loc 16 514 13
 5941 0208 ADE0     		b	.L271
 5942              	.L275:
 515:Inc/foc.h     ****         case 3: // State s4: current flows to motor windings from voltage B->A, de-energized voltag
 516:Inc/foc.h     **** 
 517:Inc/foc.h     ****             if (obj->Cn < 0.f)
 5943              		.loc 16 517 20
 5944 020a 7B68     		ldr	r3, [r7, #4]
 5945 020c D3ED087A 		vldr.32	s15, [r3, #32]
 5946              		.loc 16 517 16
 5947 0210 F5EEC07A 		vcmpe.f32	s15, #0
 5948 0214 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5949 0218 00D4     		bmi	.L368
 518:Inc/foc.h     ****             {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 605


 519:Inc/foc.h     ****                 obj->fluxBuff += obj->Cn;             // integrate BEMF
 520:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 521:Inc/foc.h     ****                 {
 522:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 523:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 524:Inc/foc.h     ****                 }
 525:Inc/foc.h     ****             }
 526:Inc/foc.h     ****             break;
 5950              		.loc 16 526 13
 5951 021a A4E0     		b	.L271
 5952              	.L368:
 519:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5953              		.loc 16 519 37
 5954 021c 7B68     		ldr	r3, [r7, #4]
 5955 021e 93ED087A 		vldr.32	s14, [r3, #32]
 519:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 5956              		.loc 16 519 31
 5957 0222 7B68     		ldr	r3, [r7, #4]
 5958 0224 D3ED017A 		vldr.32	s15, [r3, #4]
 5959 0228 77EE277A 		vadd.f32	s15, s14, s15
 5960 022c 7B68     		ldr	r3, [r7, #4]
 5961 022e C3ED017A 		vstr.32	s15, [r3, #4]
 520:Inc/foc.h     ****                 {
 5962              		.loc 16 520 21
 5963 0232 7B68     		ldr	r3, [r7, #4]
 5964 0234 D3ED017A 		vldr.32	s15, [r3, #4]
 5965 0238 F5EEC07A 		vcmpe.f32	s15, #0
 5966 023c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5967 0240 08D5     		bpl	.L398
 520:Inc/foc.h     ****                 {
 5968              		.loc 16 520 21 is_stmt 0 discriminator 1
 5969 0242 7B68     		ldr	r3, [r7, #4]
 5970 0244 D3ED017A 		vldr.32	s15, [r3, #4]
 5971 0248 F1EE677A 		vneg.f32	s15, s15
 5972 024c 7B68     		ldr	r3, [r7, #4]
 5973 024e C3ED017A 		vstr.32	s15, [r3, #4]
 5974 0252 02E0     		b	.L301
 5975              	.L398:
 520:Inc/foc.h     ****                 {
 5976              		.loc 16 520 21 discriminator 2
 5977 0254 7B68     		ldr	r3, [r7, #4]
 5978 0256 D3ED017A 		vldr.32	s15, [r3, #4]
 5979              	.L301:
 520:Inc/foc.h     ****                 {
 5980              		.loc 16 520 45 is_stmt 1 discriminator 4
 5981 025a 7B68     		ldr	r3, [r7, #4]
 5982 025c 93ED027A 		vldr.32	s14, [r3, #8]
 520:Inc/foc.h     ****                 {
 5983              		.loc 16 520 20 discriminator 4
 5984 0260 F4EEC77A 		vcmpe.f32	s15, s14
 5985 0264 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 5986 0268 00DC     		bgt	.L370
 5987              		.loc 16 526 13 discriminator 4
 5988 026a 7CE0     		b	.L271
 5989              	.L370:
 522:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 5990              		.loc 16 522 35
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 606


 5991 026c 7B68     		ldr	r3, [r7, #4]
 5992 026e 4FF00002 		mov	r2, #0
 5993 0272 5A60     		str	r2, [r3, #4]	@ float
 523:Inc/foc.h     ****                 }
 5994              		.loc 16 523 34
 5995 0274 7B68     		ldr	r3, [r7, #4]
 5996 0276 0122     		movs	r2, #1
 5997 0278 1A70     		strb	r2, [r3]
 5998              		.loc 16 526 13
 5999 027a 74E0     		b	.L271
 6000              	.L274:
 527:Inc/foc.h     ****         case 4: // State s5: current flows to motor windings from voltage C->A, de-energized voltag
 528:Inc/foc.h     **** 
 529:Inc/foc.h     ****             if (obj->Bn > 0.f)
 6001              		.loc 16 529 20
 6002 027c 7B68     		ldr	r3, [r7, #4]
 6003 027e D3ED077A 		vldr.32	s15, [r3, #28]
 6004              		.loc 16 529 16
 6005 0282 F5EEC07A 		vcmpe.f32	s15, #0
 6006 0286 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6007 028a 00DC     		bgt	.L371
 530:Inc/foc.h     ****             {
 531:Inc/foc.h     ****                 obj->fluxBuff += obj->Bn;             // integrate BEMF
 532:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 533:Inc/foc.h     ****                 {
 534:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 535:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 536:Inc/foc.h     ****                 }
 537:Inc/foc.h     ****             }
 538:Inc/foc.h     ****             break;
 6008              		.loc 16 538 13
 6009 028c 6BE0     		b	.L271
 6010              	.L371:
 531:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6011              		.loc 16 531 37
 6012 028e 7B68     		ldr	r3, [r7, #4]
 6013 0290 93ED077A 		vldr.32	s14, [r3, #28]
 531:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6014              		.loc 16 531 31
 6015 0294 7B68     		ldr	r3, [r7, #4]
 6016 0296 D3ED017A 		vldr.32	s15, [r3, #4]
 6017 029a 77EE277A 		vadd.f32	s15, s14, s15
 6018 029e 7B68     		ldr	r3, [r7, #4]
 6019 02a0 C3ED017A 		vstr.32	s15, [r3, #4]
 532:Inc/foc.h     ****                 {
 6020              		.loc 16 532 21
 6021 02a4 7B68     		ldr	r3, [r7, #4]
 6022 02a6 D3ED017A 		vldr.32	s15, [r3, #4]
 6023 02aa F5EEC07A 		vcmpe.f32	s15, #0
 6024 02ae F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6025 02b2 08D5     		bpl	.L399
 532:Inc/foc.h     ****                 {
 6026              		.loc 16 532 21 is_stmt 0 discriminator 1
 6027 02b4 7B68     		ldr	r3, [r7, #4]
 6028 02b6 D3ED017A 		vldr.32	s15, [r3, #4]
 6029 02ba F1EE677A 		vneg.f32	s15, s15
 6030 02be 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 607


 6031 02c0 C3ED017A 		vstr.32	s15, [r3, #4]
 6032 02c4 02E0     		b	.L307
 6033              	.L399:
 532:Inc/foc.h     ****                 {
 6034              		.loc 16 532 21 discriminator 2
 6035 02c6 7B68     		ldr	r3, [r7, #4]
 6036 02c8 D3ED017A 		vldr.32	s15, [r3, #4]
 6037              	.L307:
 532:Inc/foc.h     ****                 {
 6038              		.loc 16 532 45 is_stmt 1 discriminator 4
 6039 02cc 7B68     		ldr	r3, [r7, #4]
 6040 02ce 93ED027A 		vldr.32	s14, [r3, #8]
 532:Inc/foc.h     ****                 {
 6041              		.loc 16 532 20 discriminator 4
 6042 02d2 F4EEC77A 		vcmpe.f32	s15, s14
 6043 02d6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6044 02da 00DC     		bgt	.L373
 6045              		.loc 16 538 13 discriminator 4
 6046 02dc 43E0     		b	.L271
 6047              	.L373:
 534:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6048              		.loc 16 534 35
 6049 02de 7B68     		ldr	r3, [r7, #4]
 6050 02e0 4FF00002 		mov	r2, #0
 6051 02e4 5A60     		str	r2, [r3, #4]	@ float
 535:Inc/foc.h     ****                 }
 6052              		.loc 16 535 34
 6053 02e6 7B68     		ldr	r3, [r7, #4]
 6054 02e8 0122     		movs	r2, #1
 6055 02ea 1A70     		strb	r2, [r3]
 6056              		.loc 16 538 13
 6057 02ec 3BE0     		b	.L271
 6058              	.L272:
 539:Inc/foc.h     ****         case 5: // State s6: current flows to motor windings from voltage C->B, de-energized voltag
 540:Inc/foc.h     **** 
 541:Inc/foc.h     ****             if (obj->An < 0.f)
 6059              		.loc 16 541 20
 6060 02ee 7B68     		ldr	r3, [r7, #4]
 6061 02f0 D3ED067A 		vldr.32	s15, [r3, #24]
 6062              		.loc 16 541 16
 6063 02f4 F5EEC07A 		vcmpe.f32	s15, #0
 6064 02f8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6065 02fc 02D4     		bmi	.L374
 542:Inc/foc.h     ****             {
 543:Inc/foc.h     ****                 obj->fluxBuff += obj->An;             // integrate BEMF
 544:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 545:Inc/foc.h     ****                 {
 546:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 547:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 548:Inc/foc.h     ****                 }
 549:Inc/foc.h     ****             }
 550:Inc/foc.h     ****             break;
 6066              		.loc 16 550 13
 6067 02fe 32E0     		b	.L271
 6068              	.L411:
 6069              		.align	2
 6070              	.L410:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 608


 6071 0300 9FAAAA3E 		.word	1051372191
 6072              	.L374:
 543:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6073              		.loc 16 543 37
 6074 0304 7B68     		ldr	r3, [r7, #4]
 6075 0306 93ED067A 		vldr.32	s14, [r3, #24]
 543:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6076              		.loc 16 543 31
 6077 030a 7B68     		ldr	r3, [r7, #4]
 6078 030c D3ED017A 		vldr.32	s15, [r3, #4]
 6079 0310 77EE277A 		vadd.f32	s15, s14, s15
 6080 0314 7B68     		ldr	r3, [r7, #4]
 6081 0316 C3ED017A 		vstr.32	s15, [r3, #4]
 544:Inc/foc.h     ****                 {
 6082              		.loc 16 544 21
 6083 031a 7B68     		ldr	r3, [r7, #4]
 6084 031c D3ED017A 		vldr.32	s15, [r3, #4]
 6085 0320 F5EEC07A 		vcmpe.f32	s15, #0
 6086 0324 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6087 0328 08D5     		bpl	.L400
 544:Inc/foc.h     ****                 {
 6088              		.loc 16 544 21 is_stmt 0 discriminator 1
 6089 032a 7B68     		ldr	r3, [r7, #4]
 6090 032c D3ED017A 		vldr.32	s15, [r3, #4]
 6091 0330 F1EE677A 		vneg.f32	s15, s15
 6092 0334 7B68     		ldr	r3, [r7, #4]
 6093 0336 C3ED017A 		vstr.32	s15, [r3, #4]
 6094 033a 02E0     		b	.L313
 6095              	.L400:
 544:Inc/foc.h     ****                 {
 6096              		.loc 16 544 21 discriminator 2
 6097 033c 7B68     		ldr	r3, [r7, #4]
 6098 033e D3ED017A 		vldr.32	s15, [r3, #4]
 6099              	.L313:
 544:Inc/foc.h     ****                 {
 6100              		.loc 16 544 45 is_stmt 1 discriminator 4
 6101 0342 7B68     		ldr	r3, [r7, #4]
 6102 0344 93ED027A 		vldr.32	s14, [r3, #8]
 544:Inc/foc.h     ****                 {
 6103              		.loc 16 544 20 discriminator 4
 6104 0348 F4EEC77A 		vcmpe.f32	s15, s14
 6105 034c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6106 0350 00DC     		bgt	.L376
 6107              		.loc 16 550 13 discriminator 4
 6108 0352 08E0     		b	.L271
 6109              	.L376:
 546:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6110              		.loc 16 546 35
 6111 0354 7B68     		ldr	r3, [r7, #4]
 6112 0356 4FF00002 		mov	r2, #0
 6113 035a 5A60     		str	r2, [r3, #4]	@ float
 547:Inc/foc.h     ****                 }
 6114              		.loc 16 547 34
 6115 035c 7B68     		ldr	r3, [r7, #4]
 6116 035e 0122     		movs	r2, #1
 6117 0360 1A70     		strb	r2, [r3]
 6118              		.loc 16 550 13
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 609


 6119 0362 00E0     		b	.L271
 6120              	.L407:
 551:Inc/foc.h     ****         }
 552:Inc/foc.h     ****     }
 6121              		.loc 16 552 5
 6122 0364 00BF     		nop
 6123              	.L271:
 553:Inc/foc.h     ****     if (obj->dir == 0)
 6124              		.loc 16 553 12
 6125 0366 7B68     		ldr	r3, [r7, #4]
 6126 0368 93F82430 		ldrb	r3, [r3, #36]
 6127 036c DBB2     		uxtb	r3, r3
 6128              		.loc 16 553 8
 6129 036e 002B     		cmp	r3, #0
 6130 0370 40F06C81 		bne	.L408
 554:Inc/foc.h     ****     {
 555:Inc/foc.h     ****         switch (obj->cmtnState)
 6131              		.loc 16 555 20
 6132 0374 7B68     		ldr	r3, [r7, #4]
 6133 0376 93F82530 		ldrb	r3, [r3, #37]
 6134 037a DBB2     		uxtb	r3, r3
 6135              		.loc 16 555 9
 6136 037c 052B     		cmp	r3, #5
 6137 037e 00F26681 		bhi	.L409
 6138 0382 01A2     		adr	r2, .L317
 6139 0384 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 6140              		.p2align 2
 6141              	.L317:
 6142 0388 A1030000 		.word	.L322+1
 6143 038c 13040000 		.word	.L321+1
 6144 0390 85040000 		.word	.L320+1
 6145 0394 F7040000 		.word	.L319+1
 6146 0398 69050000 		.word	.L318+1
 6147 039c DB050000 		.word	.L316+1
 6148              		.p2align 1
 6149              	.L322:
 556:Inc/foc.h     ****         {
 557:Inc/foc.h     ****         case 0: // State s1: current flows to motor windings from voltage A->B, de-energized voltag
 558:Inc/foc.h     ****             if (obj->Cn < 0.f)
 6150              		.loc 16 558 20
 6151 03a0 7B68     		ldr	r3, [r7, #4]
 6152 03a2 D3ED087A 		vldr.32	s15, [r3, #32]
 6153              		.loc 16 558 16
 6154 03a6 F5EEC07A 		vcmpe.f32	s15, #0
 6155 03aa F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6156 03ae 00D4     		bmi	.L377
 559:Inc/foc.h     ****             {
 560:Inc/foc.h     ****                 obj->fluxBuff += obj->Cn;             // integrate BEMF
 561:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 562:Inc/foc.h     ****                 {
 563:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 564:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 565:Inc/foc.h     ****                 }
 566:Inc/foc.h     ****             }
 567:Inc/foc.h     ****             break;
 6157              		.loc 16 567 13
 6158 03b0 4DE1     		b	.L315
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 610


 6159              	.L377:
 560:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6160              		.loc 16 560 37
 6161 03b2 7B68     		ldr	r3, [r7, #4]
 6162 03b4 93ED087A 		vldr.32	s14, [r3, #32]
 560:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6163              		.loc 16 560 31
 6164 03b8 7B68     		ldr	r3, [r7, #4]
 6165 03ba D3ED017A 		vldr.32	s15, [r3, #4]
 6166 03be 77EE277A 		vadd.f32	s15, s14, s15
 6167 03c2 7B68     		ldr	r3, [r7, #4]
 6168 03c4 C3ED017A 		vstr.32	s15, [r3, #4]
 561:Inc/foc.h     ****                 {
 6169              		.loc 16 561 21
 6170 03c8 7B68     		ldr	r3, [r7, #4]
 6171 03ca D3ED017A 		vldr.32	s15, [r3, #4]
 6172 03ce F5EEC07A 		vcmpe.f32	s15, #0
 6173 03d2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6174 03d6 08D5     		bpl	.L401
 561:Inc/foc.h     ****                 {
 6175              		.loc 16 561 21 is_stmt 0 discriminator 1
 6176 03d8 7B68     		ldr	r3, [r7, #4]
 6177 03da D3ED017A 		vldr.32	s15, [r3, #4]
 6178 03de F1EE677A 		vneg.f32	s15, s15
 6179 03e2 7B68     		ldr	r3, [r7, #4]
 6180 03e4 C3ED017A 		vstr.32	s15, [r3, #4]
 6181 03e8 02E0     		b	.L327
 6182              	.L401:
 561:Inc/foc.h     ****                 {
 6183              		.loc 16 561 21 discriminator 2
 6184 03ea 7B68     		ldr	r3, [r7, #4]
 6185 03ec D3ED017A 		vldr.32	s15, [r3, #4]
 6186              	.L327:
 561:Inc/foc.h     ****                 {
 6187              		.loc 16 561 45 is_stmt 1 discriminator 4
 6188 03f0 7B68     		ldr	r3, [r7, #4]
 6189 03f2 93ED027A 		vldr.32	s14, [r3, #8]
 561:Inc/foc.h     ****                 {
 6190              		.loc 16 561 20 discriminator 4
 6191 03f6 F4EEC77A 		vcmpe.f32	s15, s14
 6192 03fa F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6193 03fe 00DC     		bgt	.L379
 6194              		.loc 16 567 13 discriminator 4
 6195 0400 25E1     		b	.L315
 6196              	.L379:
 563:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6197              		.loc 16 563 35
 6198 0402 7B68     		ldr	r3, [r7, #4]
 6199 0404 4FF00002 		mov	r2, #0
 6200 0408 5A60     		str	r2, [r3, #4]	@ float
 564:Inc/foc.h     ****                 }
 6201              		.loc 16 564 34
 6202 040a 7B68     		ldr	r3, [r7, #4]
 6203 040c 0122     		movs	r2, #1
 6204 040e 1A70     		strb	r2, [r3]
 6205              		.loc 16 567 13
 6206 0410 1DE1     		b	.L315
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 611


 6207              	.L321:
 568:Inc/foc.h     ****         case 1: // State s2: current flows to motor windings from voltage A->C, de-energized voltag
 569:Inc/foc.h     **** 
 570:Inc/foc.h     ****             if (obj->Bn > 0.f)
 6208              		.loc 16 570 20
 6209 0412 7B68     		ldr	r3, [r7, #4]
 6210 0414 D3ED077A 		vldr.32	s15, [r3, #28]
 6211              		.loc 16 570 16
 6212 0418 F5EEC07A 		vcmpe.f32	s15, #0
 6213 041c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6214 0420 00DC     		bgt	.L380
 571:Inc/foc.h     ****             {
 572:Inc/foc.h     ****                 obj->fluxBuff += obj->Bn;             // integrate BEMF
 573:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 574:Inc/foc.h     ****                 {
 575:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 576:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 577:Inc/foc.h     ****                 }
 578:Inc/foc.h     ****             }
 579:Inc/foc.h     ****             break;
 6215              		.loc 16 579 13
 6216 0422 14E1     		b	.L315
 6217              	.L380:
 572:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6218              		.loc 16 572 37
 6219 0424 7B68     		ldr	r3, [r7, #4]
 6220 0426 93ED077A 		vldr.32	s14, [r3, #28]
 572:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6221              		.loc 16 572 31
 6222 042a 7B68     		ldr	r3, [r7, #4]
 6223 042c D3ED017A 		vldr.32	s15, [r3, #4]
 6224 0430 77EE277A 		vadd.f32	s15, s14, s15
 6225 0434 7B68     		ldr	r3, [r7, #4]
 6226 0436 C3ED017A 		vstr.32	s15, [r3, #4]
 573:Inc/foc.h     ****                 {
 6227              		.loc 16 573 21
 6228 043a 7B68     		ldr	r3, [r7, #4]
 6229 043c D3ED017A 		vldr.32	s15, [r3, #4]
 6230 0440 F5EEC07A 		vcmpe.f32	s15, #0
 6231 0444 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6232 0448 08D5     		bpl	.L402
 573:Inc/foc.h     ****                 {
 6233              		.loc 16 573 21 is_stmt 0 discriminator 1
 6234 044a 7B68     		ldr	r3, [r7, #4]
 6235 044c D3ED017A 		vldr.32	s15, [r3, #4]
 6236 0450 F1EE677A 		vneg.f32	s15, s15
 6237 0454 7B68     		ldr	r3, [r7, #4]
 6238 0456 C3ED017A 		vstr.32	s15, [r3, #4]
 6239 045a 02E0     		b	.L333
 6240              	.L402:
 573:Inc/foc.h     ****                 {
 6241              		.loc 16 573 21 discriminator 2
 6242 045c 7B68     		ldr	r3, [r7, #4]
 6243 045e D3ED017A 		vldr.32	s15, [r3, #4]
 6244              	.L333:
 573:Inc/foc.h     ****                 {
 6245              		.loc 16 573 45 is_stmt 1 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 612


 6246 0462 7B68     		ldr	r3, [r7, #4]
 6247 0464 93ED027A 		vldr.32	s14, [r3, #8]
 573:Inc/foc.h     ****                 {
 6248              		.loc 16 573 20 discriminator 4
 6249 0468 F4EEC77A 		vcmpe.f32	s15, s14
 6250 046c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6251 0470 00DC     		bgt	.L382
 6252              		.loc 16 579 13 discriminator 4
 6253 0472 ECE0     		b	.L315
 6254              	.L382:
 575:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6255              		.loc 16 575 35
 6256 0474 7B68     		ldr	r3, [r7, #4]
 6257 0476 4FF00002 		mov	r2, #0
 6258 047a 5A60     		str	r2, [r3, #4]	@ float
 576:Inc/foc.h     ****                 }
 6259              		.loc 16 576 34
 6260 047c 7B68     		ldr	r3, [r7, #4]
 6261 047e 0122     		movs	r2, #1
 6262 0480 1A70     		strb	r2, [r3]
 6263              		.loc 16 579 13
 6264 0482 E4E0     		b	.L315
 6265              	.L320:
 580:Inc/foc.h     ****         case 2: // State s3: current flows to motor windings from voltage B->C, de-energized voltag
 581:Inc/foc.h     **** 
 582:Inc/foc.h     ****             if (obj->An < 0.f)
 6266              		.loc 16 582 20
 6267 0484 7B68     		ldr	r3, [r7, #4]
 6268 0486 D3ED067A 		vldr.32	s15, [r3, #24]
 6269              		.loc 16 582 16
 6270 048a F5EEC07A 		vcmpe.f32	s15, #0
 6271 048e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6272 0492 00D4     		bmi	.L383
 583:Inc/foc.h     ****             {
 584:Inc/foc.h     ****                 obj->fluxBuff += obj->An;             // integrate BEMF
 585:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 586:Inc/foc.h     ****                 {
 587:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 588:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 589:Inc/foc.h     ****                 }
 590:Inc/foc.h     ****             }
 591:Inc/foc.h     ****             break;
 6273              		.loc 16 591 13
 6274 0494 DBE0     		b	.L315
 6275              	.L383:
 584:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6276              		.loc 16 584 37
 6277 0496 7B68     		ldr	r3, [r7, #4]
 6278 0498 93ED067A 		vldr.32	s14, [r3, #24]
 584:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6279              		.loc 16 584 31
 6280 049c 7B68     		ldr	r3, [r7, #4]
 6281 049e D3ED017A 		vldr.32	s15, [r3, #4]
 6282 04a2 77EE277A 		vadd.f32	s15, s14, s15
 6283 04a6 7B68     		ldr	r3, [r7, #4]
 6284 04a8 C3ED017A 		vstr.32	s15, [r3, #4]
 585:Inc/foc.h     ****                 {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 613


 6285              		.loc 16 585 21
 6286 04ac 7B68     		ldr	r3, [r7, #4]
 6287 04ae D3ED017A 		vldr.32	s15, [r3, #4]
 6288 04b2 F5EEC07A 		vcmpe.f32	s15, #0
 6289 04b6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6290 04ba 08D5     		bpl	.L403
 585:Inc/foc.h     ****                 {
 6291              		.loc 16 585 21 is_stmt 0 discriminator 1
 6292 04bc 7B68     		ldr	r3, [r7, #4]
 6293 04be D3ED017A 		vldr.32	s15, [r3, #4]
 6294 04c2 F1EE677A 		vneg.f32	s15, s15
 6295 04c6 7B68     		ldr	r3, [r7, #4]
 6296 04c8 C3ED017A 		vstr.32	s15, [r3, #4]
 6297 04cc 02E0     		b	.L339
 6298              	.L403:
 585:Inc/foc.h     ****                 {
 6299              		.loc 16 585 21 discriminator 2
 6300 04ce 7B68     		ldr	r3, [r7, #4]
 6301 04d0 D3ED017A 		vldr.32	s15, [r3, #4]
 6302              	.L339:
 585:Inc/foc.h     ****                 {
 6303              		.loc 16 585 45 is_stmt 1 discriminator 4
 6304 04d4 7B68     		ldr	r3, [r7, #4]
 6305 04d6 93ED027A 		vldr.32	s14, [r3, #8]
 585:Inc/foc.h     ****                 {
 6306              		.loc 16 585 20 discriminator 4
 6307 04da F4EEC77A 		vcmpe.f32	s15, s14
 6308 04de F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6309 04e2 00DC     		bgt	.L385
 6310              		.loc 16 591 13 discriminator 4
 6311 04e4 B3E0     		b	.L315
 6312              	.L385:
 587:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6313              		.loc 16 587 35
 6314 04e6 7B68     		ldr	r3, [r7, #4]
 6315 04e8 4FF00002 		mov	r2, #0
 6316 04ec 5A60     		str	r2, [r3, #4]	@ float
 588:Inc/foc.h     ****                 }
 6317              		.loc 16 588 34
 6318 04ee 7B68     		ldr	r3, [r7, #4]
 6319 04f0 0122     		movs	r2, #1
 6320 04f2 1A70     		strb	r2, [r3]
 6321              		.loc 16 591 13
 6322 04f4 ABE0     		b	.L315
 6323              	.L319:
 592:Inc/foc.h     ****         case 3: // State s4: current flows to motor windings from voltage B->A, de-energized voltag
 593:Inc/foc.h     **** 
 594:Inc/foc.h     ****             if (obj->Cn > 0.f)
 6324              		.loc 16 594 20
 6325 04f6 7B68     		ldr	r3, [r7, #4]
 6326 04f8 D3ED087A 		vldr.32	s15, [r3, #32]
 6327              		.loc 16 594 16
 6328 04fc F5EEC07A 		vcmpe.f32	s15, #0
 6329 0500 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6330 0504 00DC     		bgt	.L386
 595:Inc/foc.h     ****             {
 596:Inc/foc.h     ****                 obj->fluxBuff += obj->Cn;             // integrate BEMF
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 614


 597:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 598:Inc/foc.h     ****                 {
 599:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 600:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 601:Inc/foc.h     ****                 }
 602:Inc/foc.h     ****             }
 603:Inc/foc.h     ****             break;
 6331              		.loc 16 603 13
 6332 0506 A2E0     		b	.L315
 6333              	.L386:
 596:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6334              		.loc 16 596 37
 6335 0508 7B68     		ldr	r3, [r7, #4]
 6336 050a 93ED087A 		vldr.32	s14, [r3, #32]
 596:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6337              		.loc 16 596 31
 6338 050e 7B68     		ldr	r3, [r7, #4]
 6339 0510 D3ED017A 		vldr.32	s15, [r3, #4]
 6340 0514 77EE277A 		vadd.f32	s15, s14, s15
 6341 0518 7B68     		ldr	r3, [r7, #4]
 6342 051a C3ED017A 		vstr.32	s15, [r3, #4]
 597:Inc/foc.h     ****                 {
 6343              		.loc 16 597 21
 6344 051e 7B68     		ldr	r3, [r7, #4]
 6345 0520 D3ED017A 		vldr.32	s15, [r3, #4]
 6346 0524 F5EEC07A 		vcmpe.f32	s15, #0
 6347 0528 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6348 052c 08D5     		bpl	.L404
 597:Inc/foc.h     ****                 {
 6349              		.loc 16 597 21 is_stmt 0 discriminator 1
 6350 052e 7B68     		ldr	r3, [r7, #4]
 6351 0530 D3ED017A 		vldr.32	s15, [r3, #4]
 6352 0534 F1EE677A 		vneg.f32	s15, s15
 6353 0538 7B68     		ldr	r3, [r7, #4]
 6354 053a C3ED017A 		vstr.32	s15, [r3, #4]
 6355 053e 02E0     		b	.L345
 6356              	.L404:
 597:Inc/foc.h     ****                 {
 6357              		.loc 16 597 21 discriminator 2
 6358 0540 7B68     		ldr	r3, [r7, #4]
 6359 0542 D3ED017A 		vldr.32	s15, [r3, #4]
 6360              	.L345:
 597:Inc/foc.h     ****                 {
 6361              		.loc 16 597 45 is_stmt 1 discriminator 4
 6362 0546 7B68     		ldr	r3, [r7, #4]
 6363 0548 93ED027A 		vldr.32	s14, [r3, #8]
 597:Inc/foc.h     ****                 {
 6364              		.loc 16 597 20 discriminator 4
 6365 054c F4EEC77A 		vcmpe.f32	s15, s14
 6366 0550 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6367 0554 00DC     		bgt	.L388
 6368              		.loc 16 603 13 discriminator 4
 6369 0556 7AE0     		b	.L315
 6370              	.L388:
 599:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6371              		.loc 16 599 35
 6372 0558 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 615


 6373 055a 4FF00002 		mov	r2, #0
 6374 055e 5A60     		str	r2, [r3, #4]	@ float
 600:Inc/foc.h     ****                 }
 6375              		.loc 16 600 34
 6376 0560 7B68     		ldr	r3, [r7, #4]
 6377 0562 0122     		movs	r2, #1
 6378 0564 1A70     		strb	r2, [r3]
 6379              		.loc 16 603 13
 6380 0566 72E0     		b	.L315
 6381              	.L318:
 604:Inc/foc.h     ****         case 4: // State s5: current flows to motor windings from voltage C->A, de-energized voltag
 605:Inc/foc.h     **** 
 606:Inc/foc.h     ****             if (obj->Bn < 0.f)
 6382              		.loc 16 606 20
 6383 0568 7B68     		ldr	r3, [r7, #4]
 6384 056a D3ED077A 		vldr.32	s15, [r3, #28]
 6385              		.loc 16 606 16
 6386 056e F5EEC07A 		vcmpe.f32	s15, #0
 6387 0572 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6388 0576 00D4     		bmi	.L389
 607:Inc/foc.h     ****             {
 608:Inc/foc.h     ****                 obj->fluxBuff += obj->Bn;             // integrate BEMF
 609:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 610:Inc/foc.h     ****                 {
 611:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 612:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 613:Inc/foc.h     ****                 }
 614:Inc/foc.h     ****             }
 615:Inc/foc.h     ****             break;
 6389              		.loc 16 615 13
 6390 0578 69E0     		b	.L315
 6391              	.L389:
 608:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6392              		.loc 16 608 37
 6393 057a 7B68     		ldr	r3, [r7, #4]
 6394 057c 93ED077A 		vldr.32	s14, [r3, #28]
 608:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6395              		.loc 16 608 31
 6396 0580 7B68     		ldr	r3, [r7, #4]
 6397 0582 D3ED017A 		vldr.32	s15, [r3, #4]
 6398 0586 77EE277A 		vadd.f32	s15, s14, s15
 6399 058a 7B68     		ldr	r3, [r7, #4]
 6400 058c C3ED017A 		vstr.32	s15, [r3, #4]
 609:Inc/foc.h     ****                 {
 6401              		.loc 16 609 21
 6402 0590 7B68     		ldr	r3, [r7, #4]
 6403 0592 D3ED017A 		vldr.32	s15, [r3, #4]
 6404 0596 F5EEC07A 		vcmpe.f32	s15, #0
 6405 059a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6406 059e 08D5     		bpl	.L405
 609:Inc/foc.h     ****                 {
 6407              		.loc 16 609 21 is_stmt 0 discriminator 1
 6408 05a0 7B68     		ldr	r3, [r7, #4]
 6409 05a2 D3ED017A 		vldr.32	s15, [r3, #4]
 6410 05a6 F1EE677A 		vneg.f32	s15, s15
 6411 05aa 7B68     		ldr	r3, [r7, #4]
 6412 05ac C3ED017A 		vstr.32	s15, [r3, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 616


 6413 05b0 02E0     		b	.L351
 6414              	.L405:
 609:Inc/foc.h     ****                 {
 6415              		.loc 16 609 21 discriminator 2
 6416 05b2 7B68     		ldr	r3, [r7, #4]
 6417 05b4 D3ED017A 		vldr.32	s15, [r3, #4]
 6418              	.L351:
 609:Inc/foc.h     ****                 {
 6419              		.loc 16 609 45 is_stmt 1 discriminator 4
 6420 05b8 7B68     		ldr	r3, [r7, #4]
 6421 05ba 93ED027A 		vldr.32	s14, [r3, #8]
 609:Inc/foc.h     ****                 {
 6422              		.loc 16 609 20 discriminator 4
 6423 05be F4EEC77A 		vcmpe.f32	s15, s14
 6424 05c2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6425 05c6 00DC     		bgt	.L391
 6426              		.loc 16 615 13 discriminator 4
 6427 05c8 41E0     		b	.L315
 6428              	.L391:
 611:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6429              		.loc 16 611 35
 6430 05ca 7B68     		ldr	r3, [r7, #4]
 6431 05cc 4FF00002 		mov	r2, #0
 6432 05d0 5A60     		str	r2, [r3, #4]	@ float
 612:Inc/foc.h     ****                 }
 6433              		.loc 16 612 34
 6434 05d2 7B68     		ldr	r3, [r7, #4]
 6435 05d4 0122     		movs	r2, #1
 6436 05d6 1A70     		strb	r2, [r3]
 6437              		.loc 16 615 13
 6438 05d8 39E0     		b	.L315
 6439              	.L316:
 616:Inc/foc.h     ****         case 5: // State s6: current flows to motor windings from voltage C->B, de-energized voltag
 617:Inc/foc.h     **** 
 618:Inc/foc.h     ****             if (obj->An > 0.f)
 6440              		.loc 16 618 20
 6441 05da 7B68     		ldr	r3, [r7, #4]
 6442 05dc D3ED067A 		vldr.32	s15, [r3, #24]
 6443              		.loc 16 618 16
 6444 05e0 F5EEC07A 		vcmpe.f32	s15, #0
 6445 05e4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6446 05e8 00DC     		bgt	.L392
 619:Inc/foc.h     ****             {
 620:Inc/foc.h     ****                 obj->fluxBuff += obj->An;             // integrate BEMF
 621:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 622:Inc/foc.h     ****                 {
 623:Inc/foc.h     ****                     obj->fluxBuff = 0.f; // reset integral
 624:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 625:Inc/foc.h     ****                 }
 626:Inc/foc.h     ****             }
 627:Inc/foc.h     ****             break;
 6447              		.loc 16 627 13
 6448 05ea 30E0     		b	.L315
 6449              	.L392:
 620:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6450              		.loc 16 620 37
 6451 05ec 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 617


 6452 05ee 93ED067A 		vldr.32	s14, [r3, #24]
 620:Inc/foc.h     ****                 if (ABS(obj->fluxBuff) > obj->cmtnTh) // compare integral of BEMF with threshold
 6453              		.loc 16 620 31
 6454 05f2 7B68     		ldr	r3, [r7, #4]
 6455 05f4 D3ED017A 		vldr.32	s15, [r3, #4]
 6456 05f8 77EE277A 		vadd.f32	s15, s14, s15
 6457 05fc 7B68     		ldr	r3, [r7, #4]
 6458 05fe C3ED017A 		vstr.32	s15, [r3, #4]
 621:Inc/foc.h     ****                 {
 6459              		.loc 16 621 21
 6460 0602 7B68     		ldr	r3, [r7, #4]
 6461 0604 D3ED017A 		vldr.32	s15, [r3, #4]
 6462 0608 F5EEC07A 		vcmpe.f32	s15, #0
 6463 060c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6464 0610 08D5     		bpl	.L406
 621:Inc/foc.h     ****                 {
 6465              		.loc 16 621 21 is_stmt 0 discriminator 1
 6466 0612 7B68     		ldr	r3, [r7, #4]
 6467 0614 D3ED017A 		vldr.32	s15, [r3, #4]
 6468 0618 F1EE677A 		vneg.f32	s15, s15
 6469 061c 7B68     		ldr	r3, [r7, #4]
 6470 061e C3ED017A 		vstr.32	s15, [r3, #4]
 6471 0622 02E0     		b	.L357
 6472              	.L406:
 621:Inc/foc.h     ****                 {
 6473              		.loc 16 621 21 discriminator 2
 6474 0624 7B68     		ldr	r3, [r7, #4]
 6475 0626 D3ED017A 		vldr.32	s15, [r3, #4]
 6476              	.L357:
 621:Inc/foc.h     ****                 {
 6477              		.loc 16 621 45 is_stmt 1 discriminator 4
 6478 062a 7B68     		ldr	r3, [r7, #4]
 6479 062c 93ED027A 		vldr.32	s14, [r3, #8]
 621:Inc/foc.h     ****                 {
 6480              		.loc 16 621 20 discriminator 4
 6481 0630 F4EEC77A 		vcmpe.f32	s15, s14
 6482 0634 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6483 0638 00DC     		bgt	.L394
 6484              		.loc 16 627 13 discriminator 4
 6485 063a 08E0     		b	.L315
 6486              	.L394:
 623:Inc/foc.h     ****                     obj->Trigger = 1;    // set "switch to next state" trigger
 6487              		.loc 16 623 35
 6488 063c 7B68     		ldr	r3, [r7, #4]
 6489 063e 4FF00002 		mov	r2, #0
 6490 0642 5A60     		str	r2, [r3, #4]	@ float
 624:Inc/foc.h     ****                 }
 6491              		.loc 16 624 34
 6492 0644 7B68     		ldr	r3, [r7, #4]
 6493 0646 0122     		movs	r2, #1
 6494 0648 1A70     		strb	r2, [r3]
 6495              		.loc 16 627 13
 6496 064a 00E0     		b	.L315
 6497              	.L408:
 628:Inc/foc.h     ****         }
 629:Inc/foc.h     ****     }
 6498              		.loc 16 629 5
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 618


 6499 064c 00BF     		nop
 6500              	.L315:
 6501              	.L409:
 630:Inc/foc.h     **** }
 6502              		.loc 16 630 1
 6503 064e 00BF     		nop
 6504 0650 0C37     		adds	r7, r7, #12
 6505              	.LCFI287:
 6506              		.cfi_def_cfa_offset 4
 6507 0652 BD46     		mov	sp, r7
 6508              	.LCFI288:
 6509              		.cfi_def_cfa_register 13
 6510              		@ sp needed
 6511 0654 5DF8047B 		ldr	r7, [sp], #4
 6512              	.LCFI289:
 6513              		.cfi_restore 7
 6514              		.cfi_def_cfa_offset 0
 6515 0658 7047     		bx	lr
 6516              		.cfi_endproc
 6517              	.LFE1982:
 6519 065a 00BF     		.section	.text.Foc_Init,"ax",%progbits
 6520              		.align	1
 6521              		.syntax unified
 6522              		.thumb
 6523              		.thumb_func
 6524              		.fpu fpv4-sp-d16
 6526              	Foc_Init:
 6527              	.LFB1984:
 631:Inc/foc.h     **** /*********************************************************************
 632:Inc/foc.h     ****  * Struct with data for ramp func
 633:Inc/foc.h     ****  ****************************************************************** */
 634:Inc/foc.h     **** static inline float ramp(float in, float out, float rampDelta)
 635:Inc/foc.h     **** {
 636:Inc/foc.h     ****     float err;
 637:Inc/foc.h     **** 
 638:Inc/foc.h     ****     err = in - out;
 639:Inc/foc.h     ****     if (err > rampDelta)
 640:Inc/foc.h     ****         return (out + rampDelta);
 641:Inc/foc.h     ****     else if (err < -rampDelta)
 642:Inc/foc.h     ****         return (out - rampDelta);
 643:Inc/foc.h     ****     else
 644:Inc/foc.h     ****         return (in);
 645:Inc/foc.h     **** }
 646:Inc/foc.h     **** /*********************************************************************
 647:Inc/foc.h     ****  * Struct with pointers for "calc" functions
 648:Inc/foc.h     ****  ****************************************************************** */
 649:Inc/foc.h     **** struct calc_s
 650:Inc/foc.h     **** {
 651:Inc/foc.h     ****     void (*pi_reg)(pidReg_t *p); /* Pointer to the PI-controller funcion           */
 652:Inc/foc.h     ****     void (*svgen)(svgen_t *p);   /* Pointer to the Space-vector generator funcion           */
 653:Inc/foc.h     ****     void (*smo)(smopos_t *p);    /* Pointer to the Observer funcion           */
 654:Inc/foc.h     ****     void (*volt)(voltCalc_t *p); /* Pointer to the volt calc function */
 655:Inc/foc.h     ****     void (*prot)(prot_t *p);     /* Pointer to the protection calc function */
 656:Inc/foc.h     ****     void (*cmtn)(cmtn_t *obj);
 657:Inc/foc.h     ****     void (*flux)(fluxObs_t *p);
 658:Inc/foc.h     ****     void (*pll)(pll_t *p);
 659:Inc/foc.h     **** };
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 619


 660:Inc/foc.h     **** typedef volatile struct calc_s calc_t;
 661:Inc/foc.h     **** #define CALC_DEFAULTS     \
 662:Inc/foc.h     ****     {                     \
 663:Inc/foc.h     ****         PI_calc,          \
 664:Inc/foc.h     ****             Svgen_calc,   \
 665:Inc/foc.h     ****             Smopos_calc,  \
 666:Inc/foc.h     ****             Volt_calc,    \
 667:Inc/foc.h     ****             Prot_calc,    \
 668:Inc/foc.h     ****             CMTN_run,     \
 669:Inc/foc.h     ****             FluxObs_calc, \
 670:Inc/foc.h     ****             Pll_calc,     \
 671:Inc/foc.h     ****     }
 672:Inc/foc.h     **** /*********************************************************************
 673:Inc/foc.h     ****  * Enum for drive states and angle source
 674:Inc/foc.h     ****  ****************************************************************** */
 675:Inc/foc.h     **** enum driveState_e
 676:Inc/foc.h     **** {
 677:Inc/foc.h     ****     STOP,               // Motor stoped
 678:Inc/foc.h     ****     RUN_OPENLOOP_VHZ,   // Control frequency and magnitude of rotating voltage vector
 679:Inc/foc.h     ****     ALIGN,              // Motor stoped
 680:Inc/foc.h     ****     RUN_OPENLOOP_IHZ,   // Control frequency and magnitude of rotating current vector
 681:Inc/foc.h     ****     RUN_CLOSEDLOOP_DQ,  // Control D/Q-axis currents in closed loop mode(angle for rotating
 682:Inc/foc.h     ****                         // reference frame arrived from sensor/observer)
 683:Inc/foc.h     ****     RUN_CLOSEDLOOP_SPD, // Control rotor speed in closed loop mode
 684:Inc/foc.h     ****     PARAM_ID,           // Identify motor parameters
 685:Inc/foc.h     ****     FAULT               // Fault case
 686:Inc/foc.h     **** };
 687:Inc/foc.h     **** typedef volatile enum driveState_e driveState_t;
 688:Inc/foc.h     **** 
 689:Inc/foc.h     **** enum driveStateBLDC_e
 690:Inc/foc.h     **** {
 691:Inc/foc.h     ****     STOP_BLDC,           // Motor stoped
 692:Inc/foc.h     ****     STARTUP_BLDC,        // Rotor align
 693:Inc/foc.h     ****     RUN_OPENLOOP_BLDC,   // Rump ON
 694:Inc/foc.h     ****     RUN_CLOSEDLOOP_BLDC, // Normal operation
 695:Inc/foc.h     ****     RUN_SPD_BLDC,        // Normal operation speed control mode
 696:Inc/foc.h     ****     FAULT_BLDC           // Fault case
 697:Inc/foc.h     **** };
 698:Inc/foc.h     **** typedef volatile enum driveStateBLDC_e driveStateBLDC_t;
 699:Inc/foc.h     **** 
 700:Inc/foc.h     **** enum paramIdState_e
 701:Inc/foc.h     **** {
 702:Inc/foc.h     ****     Enter, // First enter flag
 703:Inc/foc.h     ****     Rs,    // Stator resistance identification
 704:Inc/foc.h     ****     Ld,    // Stator inductance identification
 705:Inc/foc.h     ****     Lq,    // Stator inductance identification
 706:Inc/foc.h     ****     Cmplt, // Identification completed
 707:Inc/foc.h     **** };
 708:Inc/foc.h     **** typedef volatile enum paramIdState_e paramIdState_t;
 709:Inc/foc.h     **** /*********************************************************************
 710:Inc/foc.h     ****  * Struct with general data(internal variables)
 711:Inc/foc.h     ****  ****************************************************************** */
 712:Inc/foc.h     **** struct data_s
 713:Inc/foc.h     **** {
 714:Inc/foc.h     ****     float udRef, uqRef;                           // Input: reference D/Q-axis voltages (V)
 715:Inc/foc.h     ****     float idRef, iqRef, iqRmp;                    // Input: reference D/Q-axis currents, id ramp ra
 716:Inc/foc.h     ****     float speedRef, thetaRef, spdRmp, speedRpm;   // Input: reference speed, angle, speed ramp, mea
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 620


 717:Inc/foc.h     ****     float iPhaseA, iPhaseB, iPhaseC;              // Input: ABC currents (A)
 718:Inc/foc.h     ****     float iAvg, iAvgFiltered, iStrtp;             // Input: Total current (A)
 719:Inc/foc.h     ****     float isa, isb, isd, isq;                     // Variable: D/Q-axis currents (A)
 720:Inc/foc.h     ****     float udDec, uqDec;                           // Variable: D/Q-axis voltages decoupling compone
 721:Inc/foc.h     ****     float Te, Pe;                                 // Variable: Electrical torque (N.M) and Power (W
 722:Inc/foc.h     ****     float isb_tmp;                                // Variable: Tmp Phase B current
 723:Inc/foc.h     ****     float sinTheta, cosTheta;                     // Variable: angle components - sin/cos
 724:Inc/foc.h     ****     float id_Rs, id_Ls, id_Ld, id_Lq;             // Variable: observed motor parameters
 725:Inc/foc.h     ****     float id_Zs, id_Xs;                           // Variable: observed motor parameters
 726:Inc/foc.h     ****     float id_Ud, id_Uq;                           // Variable: observed motor parameters
 727:Inc/foc.h     ****     float id_UdAmpl, id_UqAmpl;                   // Variable: observed motor parameters
 728:Inc/foc.h     ****     float id_IdAmpl, id_IqAmpl, id_IdPr, id_IqPr; // Variable: observed motor parameters
 729:Inc/foc.h     ****     float id_LsBank, id_RsBank;                   // Variable: observed motor parameters
 730:Inc/foc.h     ****     float id_UdErr;                               // Variable: observed motor parameters
 731:Inc/foc.h     ****     uint32_t isrCntr0, isrCntr1, isrCntr2;        // Variable: ISR counter
 732:Inc/foc.h     ****     uint8_t spdLoopCntr;                          // Variable: counting ISR calls for speed loop pr
 733:Inc/foc.h     ****     uint8_t invEnable, flashUpdateFlag;           // Variable: Inverter enable
 734:Inc/foc.h     ****     float offsetCurrA, offsetCurrB, offsetCurrC;  // Variable: offset value for phase current sensi
 735:Inc/foc.h     ****     float freq, freqStep, angle;                  // Variable: angle generator parameters
 736:Inc/foc.h     ****     float halfPwmPeriod;                          // Variable: half of PWM period in timer tics
 737:Inc/foc.h     ****     float bldc_commCntr, bldc_commCntrRef;
 738:Inc/foc.h     ****     float bldc_duty, bldc_dutyRef, bldc_dutyStart;
 739:Inc/foc.h     **** };
 740:Inc/foc.h     **** typedef volatile struct data_s data_t;
 741:Inc/foc.h     **** #define DATA_DEFAULTS   \
 742:Inc/foc.h     ****     {                   \
 743:Inc/foc.h     ****         0, 0,           \
 744:Inc/foc.h     ****             0, 0, 0,    \
 745:Inc/foc.h     ****             0, 0, 0, 0, \
 746:Inc/foc.h     ****             0, 0, 0,    \
 747:Inc/foc.h     ****             0, 0, 0,    \
 748:Inc/foc.h     ****             0, 0, 0, 0, \
 749:Inc/foc.h     ****             0, 0,       \
 750:Inc/foc.h     ****             0, 0,       \
 751:Inc/foc.h     ****             0,          \
 752:Inc/foc.h     ****             0, 0,       \
 753:Inc/foc.h     ****             0, 0, 0, 0, \
 754:Inc/foc.h     ****             0, 0,       \
 755:Inc/foc.h     ****             0, 0,       \
 756:Inc/foc.h     ****             0, 0,       \
 757:Inc/foc.h     ****             0, 0, 0, 0, \
 758:Inc/foc.h     ****             0, 0,       \
 759:Inc/foc.h     ****             0,          \
 760:Inc/foc.h     ****             0, 0, 0,    \
 761:Inc/foc.h     ****             0,          \
 762:Inc/foc.h     ****             0, 0,       \
 763:Inc/foc.h     ****             0, 0, 0,    \
 764:Inc/foc.h     ****             0, 0, 0,    \
 765:Inc/foc.h     ****             0,          \
 766:Inc/foc.h     ****             0, 0,       \
 767:Inc/foc.h     ****             0, 0, 0,    \
 768:Inc/foc.h     ****     }
 769:Inc/foc.h     **** 
 770:Inc/foc.h     **** /*********************************************************************
 771:Inc/foc.h     ****  * Struct with flags
 772:Inc/foc.h     ****  ****************************************************************** */
 773:Inc/foc.h     **** struct flags_s
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 621


 774:Inc/foc.h     **** {
 775:Inc/foc.h     ****     uint8_t driveStateSwitched;
 776:Inc/foc.h     ****     uint8_t bldcStartup;
 777:Inc/foc.h     **** };
 778:Inc/foc.h     **** typedef volatile struct flags_s flags_t;
 779:Inc/foc.h     **** 
 780:Inc/foc.h     **** #define FLAGS_DEFAULTS \
 781:Inc/foc.h     ****     {                  \
 782:Inc/foc.h     ****         0, 0,          \
 783:Inc/foc.h     ****     }
 784:Inc/foc.h     **** 
 785:Inc/foc.h     **** /*********************************************************************
 786:Inc/foc.h     ****  * Struct with general config(internal variables)
 787:Inc/foc.h     ****  ****************************************************************** */
 788:Inc/foc.h     **** enum focMode_e
 789:Inc/foc.h     **** {
 790:Inc/foc.h     ****     BLDC, // 6-step trapezoidal commutation
 791:Inc/foc.h     ****     FOC,  // Field-oriented control
 792:Inc/foc.h     **** };
 793:Inc/foc.h     **** typedef volatile enum focMode_e focMode_t;
 794:Inc/foc.h     **** struct config_s
 795:Inc/foc.h     **** {
 796:Inc/foc.h     ****     focMode_t mode;                 // Control real motor or simulate it
 797:Inc/foc.h     ****     uint8_t sim;                    // 0 - control real motor, 1 - control motor model
 798:Inc/foc.h     ****     uint8_t axisDecEn;              // enable feedForward compensation (axis decoupling)
 799:Inc/foc.h     ****     float baseCurrent, baseVoltage; // Base values in most cases = nominal values. Amps, Volts  !NO
 800:Inc/foc.h     ****     float baseFreq;                 // Base electrical frequency. Hz
 801:Inc/foc.h     ****     float pwmFreq, tS;              // Inverter PWM frequency. In most cases samplingFreq = pwmFreq
 802:Inc/foc.h     ****     float adcFullScaleCurrent;      // (Vadc/2) / R_CurrSense / OP_AMP_GAIN
 803:Inc/foc.h     ****     float adcFullScaleVoltage;      // Vadc * K_VOLT_DIV
 804:Inc/foc.h     ****     float deadTime, Rds_on;         // deadtime and Mosfet Rds(on). nS, Ohm
 805:Inc/foc.h     ****     float Rs, Ld, Lq, Kv, pp;       // Motor phase resistance(Ohm), inductance(H) and pole pairs.
 806:Inc/foc.h     **** };
 807:Inc/foc.h     **** typedef volatile struct config_s config_t;
 808:Inc/foc.h     **** #define CONFIG_DEFAULTS    \
 809:Inc/foc.h     ****     {                      \
 810:Inc/foc.h     ****         0,                 \
 811:Inc/foc.h     ****             0, 0,          \
 812:Inc/foc.h     ****             0, 0,          \
 813:Inc/foc.h     ****             0,             \
 814:Inc/foc.h     ****             0, 0,          \
 815:Inc/foc.h     ****             0,             \
 816:Inc/foc.h     ****             0,             \
 817:Inc/foc.h     ****             0, 0,          \
 818:Inc/foc.h     ****             0, 0, 0, 0, 0, \
 819:Inc/foc.h     ****     }
 820:Inc/foc.h     **** /*********************************************************************
 821:Inc/foc.h     ****  * General control struct (must be last struct)
 822:Inc/foc.h     ****  ****************************************************************** */
 823:Inc/foc.h     **** struct foc_s
 824:Inc/foc.h     **** {
 825:Inc/foc.h     ****     driveState_t driveState;         // drive state enum for FOC mode
 826:Inc/foc.h     ****     driveStateBLDC_t driveStateBLDC; // drive state enum for BLDC mode
 827:Inc/foc.h     ****     paramIdState_t paramIdState;     // parameters identification state
 828:Inc/foc.h     ****     flags_t flag;                    // Flags
 829:Inc/foc.h     ****     data_t data;                     // Internal variables
 830:Inc/foc.h     ****     svgen_t svgen;                   // space-vector generator data
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 622


 831:Inc/foc.h     ****     pidReg_t pi_id;                  // D-axis current controller data
 832:Inc/foc.h     ****     pidReg_t pi_iq;                  // Q-axis current controller data
 833:Inc/foc.h     ****     pidReg_t pi_spd;                 // Speed controller data
 834:Inc/foc.h     ****     smopos_t smo;                    // Sliding-mode position observer data
 835:Inc/foc.h     ****     fluxObs_t flux;                  // Flux observer data
 836:Inc/foc.h     ****     voltCalc_t volt;                 // Phase voltages calculator data
 837:Inc/foc.h     ****     config_t config;                 // FOC configuration
 838:Inc/foc.h     ****     prot_t prot;                     // Protection data
 839:Inc/foc.h     ****     cmtn_t cmtn;                     // 6-step trapezoidal control using BEMF integration
 840:Inc/foc.h     ****     pll_t pll;                       // PLL angle and speed estimation
 841:Inc/foc.h     ****     filterData_t lpf_Iavg;           // Low-pass filter for total current calc
 842:Inc/foc.h     ****     filterData_t lpf_id;             // Low-pass filter for total current calc
 843:Inc/foc.h     ****     filterData_t lpf_iq;             // Low-pass filter for total current calc
 844:Inc/foc.h     ****     filterData_t lpf_vdc;            // Low-pass filter for total current calc
 845:Inc/foc.h     ****     filterData_t lpf_Pe;             // Low-pass filter for total current calc
 846:Inc/foc.h     ****     filterData_t lpf_NTC;            // Low-pass filter for total current calc
 847:Inc/foc.h     ****     filterData_t lpf_Kv;             // Low-pass filter for total current calc
 848:Inc/foc.h     ****     calc_t calc;                     // Struct with methods of FOC class (calc functions)
 849:Inc/foc.h     **** };
 850:Inc/foc.h     **** typedef volatile struct foc_s foc_t;
 851:Inc/foc.h     **** #define FOC_DEFAULTS             \
 852:Inc/foc.h     ****     {                            \
 853:Inc/foc.h     ****         0,                       \
 854:Inc/foc.h     ****             0,                   \
 855:Inc/foc.h     ****             0,                   \
 856:Inc/foc.h     ****             FLAGS_DEFAULTS,      \
 857:Inc/foc.h     ****             DATA_DEFAULTS,       \
 858:Inc/foc.h     ****             SVGEN_DEFAULTS,      \
 859:Inc/foc.h     ****             PIDREG_DEFAULTS,     \
 860:Inc/foc.h     ****             PIDREG_DEFAULTS,     \
 861:Inc/foc.h     ****             PIDREG_DEFAULTS,     \
 862:Inc/foc.h     ****             SMOPOS_DEFAULTS,     \
 863:Inc/foc.h     ****             FLUX_OBS_DEFAULTS,   \
 864:Inc/foc.h     ****             VOLTCALC_DEFAULTS,   \
 865:Inc/foc.h     ****             CONFIG_DEFAULTS,     \
 866:Inc/foc.h     ****             PROTECTION_DEFAULTS, \
 867:Inc/foc.h     ****             CMTN_DEFAULTS,       \
 868:Inc/foc.h     ****             PLL_DEFAULTS,        \
 869:Inc/foc.h     ****             FILTER_DEFAULTS,     \
 870:Inc/foc.h     ****             FILTER_DEFAULTS,     \
 871:Inc/foc.h     ****             FILTER_DEFAULTS,     \
 872:Inc/foc.h     ****             FILTER_DEFAULTS,     \
 873:Inc/foc.h     ****             FILTER_DEFAULTS,     \
 874:Inc/foc.h     ****             FILTER_DEFAULTS,     \
 875:Inc/foc.h     ****             FILTER_DEFAULTS,     \
 876:Inc/foc.h     ****             CALC_DEFAULTS,       \
 877:Inc/foc.h     ****     }
 878:Inc/foc.h     **** static inline void Foc_Init(foc_t *p)
 879:Inc/foc.h     **** {
 6528              		.loc 16 879 1
 6529              		.cfi_startproc
 6530              		@ args = 0, pretend = 0, frame = 16
 6531              		@ frame_needed = 1, uses_anonymous_args = 0
 6532 0000 90B5     		push	{r4, r7, lr}
 6533              	.LCFI290:
 6534              		.cfi_def_cfa_offset 12
 6535              		.cfi_offset 4, -12
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 623


 6536              		.cfi_offset 7, -8
 6537              		.cfi_offset 14, -4
 6538 0002 85B0     		sub	sp, sp, #20
 6539              	.LCFI291:
 6540              		.cfi_def_cfa_offset 32
 6541 0004 00AF     		add	r7, sp, #0
 6542              	.LCFI292:
 6543              		.cfi_def_cfa_register 7
 6544 0006 7860     		str	r0, [r7, #4]
 880:Inc/foc.h     ****     p->config.tS = (1.f / p->config.pwmFreq) * 2.f; // multiply by 2 cuz has 2 PWM cycles for 1 ADC
 6545              		.loc 16 880 36
 6546 0008 7B68     		ldr	r3, [r7, #4]
 6547 000a 93EDBC7A 		vldr.32	s14, [r3, #752]
 6548              		.loc 16 880 25
 6549 000e F7EE006A 		vmov.f32	s13, #1.0e+0
 6550 0012 C6EE877A 		vdiv.f32	s15, s13, s14
 6551              		.loc 16 880 46
 6552 0016 77EEA77A 		vadd.f32	s15, s15, s15
 6553              		.loc 16 880 18
 6554 001a 7B68     		ldr	r3, [r7, #4]
 6555 001c C3EDBD7A 		vstr.32	s15, [r3, #756]
 881:Inc/foc.h     ****     p->data.freqStep = M_2PI * p->config.tS;
 6556              		.loc 16 881 41
 6557 0020 7B68     		ldr	r3, [r7, #4]
 6558 0022 D3EDBD7A 		vldr.32	s15, [r3, #756]
 6559              		.loc 16 881 30
 6560 0026 9FEDC07A 		vldr.32	s14, .L439
 6561 002a 67EE877A 		vmul.f32	s15, s15, s14
 6562              		.loc 16 881 22
 6563 002e 7B68     		ldr	r3, [r7, #4]
 6564 0030 C3ED357A 		vstr.32	s15, [r3, #212]
 882:Inc/foc.h     ****     /* Max duty cycle*/
 883:Inc/foc.h     ****     p->volt.dutyMax = 0.975f;
 6565              		.loc 16 883 21
 6566 0034 7B68     		ldr	r3, [r7, #4]
 6567 0036 BD4A     		ldr	r2, .L439+4
 6568 0038 C3F8D822 		str	r2, [r3, #728]	@ float
 884:Inc/foc.h     ****     /* Init D-axis current PI controller */
 885:Inc/foc.h     ****     p->pi_id.Kp = 0.125f;
 6569              		.loc 16 885 17
 6570 003c 7B68     		ldr	r3, [r7, #4]
 6571 003e 4FF07852 		mov	r2, #1040187392
 6572 0042 C3F82421 		str	r2, [r3, #292]	@ float
 886:Inc/foc.h     ****     p->pi_id.Ki = 0.025f;
 6573              		.loc 16 886 17
 6574 0046 7B68     		ldr	r3, [r7, #4]
 6575 0048 B94A     		ldr	r2, .L439+8
 6576 004a C3F84821 		str	r2, [r3, #328]	@ float
 887:Inc/foc.h     ****     p->pi_id.Kc = 0.5f;
 6577              		.loc 16 887 17
 6578 004e 7B68     		ldr	r3, [r7, #4]
 6579 0050 4FF07C52 		mov	r2, #1056964608
 6580 0054 C3F84C21 		str	r2, [r3, #332]	@ float
 888:Inc/foc.h     ****     p->pi_id.OutMin = (p->config.mode == FOC) ? -p->config.adcFullScaleVoltage : 0; // -1.f
 6581              		.loc 16 888 33
 6582 0058 7B68     		ldr	r3, [r7, #4]
 6583 005a 93F8E032 		ldrb	r3, [r3, #736]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 624


 6584 005e DBB2     		uxtb	r3, r3
 6585              		.loc 16 888 80
 6586 0060 012B     		cmp	r3, #1
 6587 0062 05D1     		bne	.L413
 6588              		.loc 16 888 59 discriminator 1
 6589 0064 7B68     		ldr	r3, [r7, #4]
 6590 0066 D3EDBF7A 		vldr.32	s15, [r3, #764]
 6591              		.loc 16 888 80 discriminator 1
 6592 006a F1EE677A 		vneg.f32	s15, s15
 6593 006e 01E0     		b	.L414
 6594              	.L413:
 6595              		.loc 16 888 80 is_stmt 0 discriminator 2
 6596 0070 DFEDB07A 		vldr.32	s15, .L439+12
 6597              	.L414:
 6598              		.loc 16 888 21 is_stmt 1 discriminator 4
 6599 0074 7B68     		ldr	r3, [r7, #4]
 6600 0076 C3ED4F7A 		vstr.32	s15, [r3, #316]
 889:Inc/foc.h     ****     p->pi_id.OutMax = (p->config.mode == FOC) ? p->config.adcFullScaleVoltage : 1.f;
 6601              		.loc 16 889 33 discriminator 4
 6602 007a 7B68     		ldr	r3, [r7, #4]
 6603 007c 93F8E032 		ldrb	r3, [r3, #736]
 6604 0080 DBB2     		uxtb	r3, r3
 6605              		.loc 16 889 79 discriminator 4
 6606 0082 012B     		cmp	r3, #1
 6607 0084 03D1     		bne	.L415
 6608              		.loc 16 889 79 is_stmt 0 discriminator 1
 6609 0086 7B68     		ldr	r3, [r7, #4]
 6610 0088 D3F8FC32 		ldr	r3, [r3, #764]	@ float
 6611 008c 01E0     		b	.L416
 6612              	.L415:
 6613              		.loc 16 889 79 discriminator 2
 6614 008e 4FF07E53 		mov	r3, #1065353216
 6615              	.L416:
 6616              		.loc 16 889 21 is_stmt 1 discriminator 4
 6617 0092 7A68     		ldr	r2, [r7, #4]
 6618 0094 C2F83831 		str	r3, [r2, #312]	@ float
 890:Inc/foc.h     ****     /* Init Q-axis current PI controller */
 891:Inc/foc.h     ****     p->pi_iq.Kp = 0.125f;
 6619              		.loc 16 891 17 discriminator 4
 6620 0098 7B68     		ldr	r3, [r7, #4]
 6621 009a 4FF07852 		mov	r2, #1040187392
 6622 009e C3F86421 		str	r2, [r3, #356]	@ float
 892:Inc/foc.h     ****     p->pi_iq.Ki = 0.025f;
 6623              		.loc 16 892 17 discriminator 4
 6624 00a2 7B68     		ldr	r3, [r7, #4]
 6625 00a4 A24A     		ldr	r2, .L439+8
 6626 00a6 C3F88821 		str	r2, [r3, #392]	@ float
 893:Inc/foc.h     ****     p->pi_iq.Kc = 0.5f;
 6627              		.loc 16 893 17 discriminator 4
 6628 00aa 7B68     		ldr	r3, [r7, #4]
 6629 00ac 4FF07C52 		mov	r2, #1056964608
 6630 00b0 C3F88C21 		str	r2, [r3, #396]	@ float
 894:Inc/foc.h     ****     p->pi_iq.OutMin = (p->config.mode == FOC) ? -p->config.adcFullScaleVoltage : 0; // -1.f
 6631              		.loc 16 894 33 discriminator 4
 6632 00b4 7B68     		ldr	r3, [r7, #4]
 6633 00b6 93F8E032 		ldrb	r3, [r3, #736]
 6634 00ba DBB2     		uxtb	r3, r3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 625


 6635              		.loc 16 894 80 discriminator 4
 6636 00bc 012B     		cmp	r3, #1
 6637 00be 05D1     		bne	.L417
 6638              		.loc 16 894 59 discriminator 1
 6639 00c0 7B68     		ldr	r3, [r7, #4]
 6640 00c2 D3EDBF7A 		vldr.32	s15, [r3, #764]
 6641              		.loc 16 894 80 discriminator 1
 6642 00c6 F1EE677A 		vneg.f32	s15, s15
 6643 00ca 01E0     		b	.L418
 6644              	.L417:
 6645              		.loc 16 894 80 is_stmt 0 discriminator 2
 6646 00cc DFED997A 		vldr.32	s15, .L439+12
 6647              	.L418:
 6648              		.loc 16 894 21 is_stmt 1 discriminator 4
 6649 00d0 7B68     		ldr	r3, [r7, #4]
 6650 00d2 C3ED5F7A 		vstr.32	s15, [r3, #380]
 895:Inc/foc.h     ****     p->pi_iq.OutMax = (p->config.mode == FOC) ? p->config.adcFullScaleVoltage : 1.f;
 6651              		.loc 16 895 33 discriminator 4
 6652 00d6 7B68     		ldr	r3, [r7, #4]
 6653 00d8 93F8E032 		ldrb	r3, [r3, #736]
 6654 00dc DBB2     		uxtb	r3, r3
 6655              		.loc 16 895 79 discriminator 4
 6656 00de 012B     		cmp	r3, #1
 6657 00e0 03D1     		bne	.L419
 6658              		.loc 16 895 79 is_stmt 0 discriminator 1
 6659 00e2 7B68     		ldr	r3, [r7, #4]
 6660 00e4 D3F8FC32 		ldr	r3, [r3, #764]	@ float
 6661 00e8 01E0     		b	.L420
 6662              	.L419:
 6663              		.loc 16 895 79 discriminator 2
 6664 00ea 4FF07E53 		mov	r3, #1065353216
 6665              	.L420:
 6666              		.loc 16 895 21 is_stmt 1 discriminator 4
 6667 00ee 7A68     		ldr	r2, [r7, #4]
 6668 00f0 C2F87831 		str	r3, [r2, #376]	@ float
 896:Inc/foc.h     ****     /* Automatic calc PI gains depends on motor RL parameters */
 897:Inc/foc.h     ****     float wcc = (0.05f * p->config.pwmFreq) * M_2PI; // if current sampling 1 times for 1 PWM perio
 6669              		.loc 16 897 35 discriminator 4
 6670 00f4 7B68     		ldr	r3, [r7, #4]
 6671 00f6 D3EDBC7A 		vldr.32	s15, [r3, #752]
 6672              		.loc 16 897 24 discriminator 4
 6673 00fa 9FED8F7A 		vldr.32	s14, .L439+16
 6674 00fe 67EE877A 		vmul.f32	s15, s15, s14
 6675              		.loc 16 897 45 discriminator 4
 6676 0102 9FED8E7A 		vldr.32	s14, .L439+20
 6677 0106 67EE877A 		vmul.f32	s15, s15, s14
 6678              		.loc 16 897 11 discriminator 4
 6679 010a 77EEA77A 		vadd.f32	s15, s15, s15
 6680 010e C7ED037A 		vstr.32	s15, [r7, #12]
 898:Inc/foc.h     ****     p->pi_id.Kp = p->pi_iq.Kp = (p->config.Ld * wcc) * 0.5f;
 6681              		.loc 16 898 43 discriminator 4
 6682 0112 7B68     		ldr	r3, [r7, #4]
 6683 0114 93EDC37A 		vldr.32	s14, [r3, #780]
 6684              		.loc 16 898 47 discriminator 4
 6685 0118 D7ED037A 		vldr.32	s15, [r7, #12]
 6686 011c 67EE277A 		vmul.f32	s15, s14, s15
 6687              		.loc 16 898 54 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 626


 6688 0120 B6EE007A 		vmov.f32	s14, #5.0e-1
 6689 0124 67EE877A 		vmul.f32	s15, s15, s14
 6690              		.loc 16 898 31 discriminator 4
 6691 0128 7B68     		ldr	r3, [r7, #4]
 6692 012a C3ED597A 		vstr.32	s15, [r3, #356]
 6693              		.loc 16 898 17 discriminator 4
 6694 012e 7B68     		ldr	r3, [r7, #4]
 6695 0130 C3ED497A 		vstr.32	s15, [r3, #292]
 899:Inc/foc.h     ****     p->pi_id.Ki = p->pi_iq.Ki = p->config.Rs * wcc * p->config.tS * 0.5f; // Rs * bw, bw = 1.0 / tc
 6696              		.loc 16 899 42 discriminator 4
 6697 0134 7B68     		ldr	r3, [r7, #4]
 6698 0136 93EDC27A 		vldr.32	s14, [r3, #776]
 6699              		.loc 16 899 46 discriminator 4
 6700 013a D7ED037A 		vldr.32	s15, [r7, #12]
 6701 013e 27EE277A 		vmul.f32	s14, s14, s15
 6702              		.loc 16 899 63 discriminator 4
 6703 0142 7B68     		ldr	r3, [r7, #4]
 6704 0144 D3EDBD7A 		vldr.32	s15, [r3, #756]
 6705              		.loc 16 899 52 discriminator 4
 6706 0148 67EE277A 		vmul.f32	s15, s14, s15
 6707              		.loc 16 899 67 discriminator 4
 6708 014c B6EE007A 		vmov.f32	s14, #5.0e-1
 6709 0150 67EE877A 		vmul.f32	s15, s15, s14
 6710              		.loc 16 899 31 discriminator 4
 6711 0154 7B68     		ldr	r3, [r7, #4]
 6712 0156 C3ED627A 		vstr.32	s15, [r3, #392]
 6713              		.loc 16 899 17 discriminator 4
 6714 015a 7B68     		ldr	r3, [r7, #4]
 6715 015c C3ED527A 		vstr.32	s15, [r3, #328]
 900:Inc/foc.h     ****     p->pi_id.Kc = 1.f / p->pi_id.Kp;
 6716              		.loc 16 900 33 discriminator 4
 6717 0160 7B68     		ldr	r3, [r7, #4]
 6718 0162 93ED497A 		vldr.32	s14, [r3, #292]
 6719              		.loc 16 900 23 discriminator 4
 6720 0166 F7EE006A 		vmov.f32	s13, #1.0e+0
 6721 016a C6EE877A 		vdiv.f32	s15, s13, s14
 6722              		.loc 16 900 17 discriminator 4
 6723 016e 7B68     		ldr	r3, [r7, #4]
 6724 0170 C3ED537A 		vstr.32	s15, [r3, #332]
 901:Inc/foc.h     ****     p->pi_iq.Kc = 1.f / p->pi_iq.Kp;
 6725              		.loc 16 901 33 discriminator 4
 6726 0174 7B68     		ldr	r3, [r7, #4]
 6727 0176 93ED597A 		vldr.32	s14, [r3, #356]
 6728              		.loc 16 901 23 discriminator 4
 6729 017a F7EE006A 		vmov.f32	s13, #1.0e+0
 6730 017e C6EE877A 		vdiv.f32	s15, s13, s14
 6731              		.loc 16 901 17 discriminator 4
 6732 0182 7B68     		ldr	r3, [r7, #4]
 6733 0184 C3ED637A 		vstr.32	s15, [r3, #396]
 902:Inc/foc.h     ****     p->data.iqRmp = 10.f;
 6734              		.loc 16 902 19 discriminator 4
 6735 0188 7B68     		ldr	r3, [r7, #4]
 6736 018a 6D4A     		ldr	r2, .L439+24
 6737 018c 9A61     		str	r2, [r3, #24]	@ float
 903:Inc/foc.h     ****     /* Init speed PI controller */
 904:Inc/foc.h     ****     p->pi_spd.Kp = (p->config.mode == FOC) ? 0.05f : 0.01f;
 6738              		.loc 16 904 30 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 627


 6739 018e 7B68     		ldr	r3, [r7, #4]
 6740 0190 93F8E032 		ldrb	r3, [r3, #736]
 6741 0194 DBB2     		uxtb	r3, r3
 6742              		.loc 16 904 52 discriminator 4
 6743 0196 012B     		cmp	r3, #1
 6744 0198 01D1     		bne	.L421
 6745              		.loc 16 904 52 is_stmt 0 discriminator 1
 6746 019a 6A4A     		ldr	r2, .L439+28
 6747 019c 00E0     		b	.L422
 6748              	.L421:
 6749              		.loc 16 904 52 discriminator 2
 6750 019e 6A4A     		ldr	r2, .L439+32
 6751              	.L422:
 6752              		.loc 16 904 18 is_stmt 1 discriminator 4
 6753 01a0 7B68     		ldr	r3, [r7, #4]
 6754 01a2 C3F8A421 		str	r2, [r3, #420]	@ float
 905:Inc/foc.h     ****     p->pi_spd.Ki = (p->config.mode == FOC) ? 0.005f : 0.0005f;
 6755              		.loc 16 905 30 discriminator 4
 6756 01a6 7B68     		ldr	r3, [r7, #4]
 6757 01a8 93F8E032 		ldrb	r3, [r3, #736]
 6758 01ac DBB2     		uxtb	r3, r3
 6759              		.loc 16 905 53 discriminator 4
 6760 01ae 012B     		cmp	r3, #1
 6761 01b0 01D1     		bne	.L423
 6762              		.loc 16 905 53 is_stmt 0 discriminator 1
 6763 01b2 664A     		ldr	r2, .L439+36
 6764 01b4 00E0     		b	.L424
 6765              	.L423:
 6766              		.loc 16 905 53 discriminator 2
 6767 01b6 664A     		ldr	r2, .L439+40
 6768              	.L424:
 6769              		.loc 16 905 18 is_stmt 1 discriminator 4
 6770 01b8 7B68     		ldr	r3, [r7, #4]
 6771 01ba C3F8C821 		str	r2, [r3, #456]	@ float
 906:Inc/foc.h     ****     p->pi_spd.Kc = 1.f / p->pi_spd.Kp;
 6772              		.loc 16 906 35 discriminator 4
 6773 01be 7B68     		ldr	r3, [r7, #4]
 6774 01c0 93ED697A 		vldr.32	s14, [r3, #420]
 6775              		.loc 16 906 24 discriminator 4
 6776 01c4 F7EE006A 		vmov.f32	s13, #1.0e+0
 6777 01c8 C6EE877A 		vdiv.f32	s15, s13, s14
 6778              		.loc 16 906 18 discriminator 4
 6779 01cc 7B68     		ldr	r3, [r7, #4]
 6780 01ce C3ED737A 		vstr.32	s15, [r3, #460]
 907:Inc/foc.h     ****     p->pi_spd.OutMin = (p->config.mode == FOC) ? -p->config.adcFullScaleCurrent : 0.f;
 6781              		.loc 16 907 34 discriminator 4
 6782 01d2 7B68     		ldr	r3, [r7, #4]
 6783 01d4 93F8E032 		ldrb	r3, [r3, #736]
 6784 01d8 DBB2     		uxtb	r3, r3
 6785              		.loc 16 907 81 discriminator 4
 6786 01da 012B     		cmp	r3, #1
 6787 01dc 05D1     		bne	.L425
 6788              		.loc 16 907 60 discriminator 1
 6789 01de 7B68     		ldr	r3, [r7, #4]
 6790 01e0 D3EDBE7A 		vldr.32	s15, [r3, #760]
 6791              		.loc 16 907 81 discriminator 1
 6792 01e4 F1EE677A 		vneg.f32	s15, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 628


 6793 01e8 01E0     		b	.L426
 6794              	.L425:
 6795              		.loc 16 907 81 is_stmt 0 discriminator 2
 6796 01ea DFED527A 		vldr.32	s15, .L439+12
 6797              	.L426:
 6798              		.loc 16 907 22 is_stmt 1 discriminator 4
 6799 01ee 7B68     		ldr	r3, [r7, #4]
 6800 01f0 C3ED6F7A 		vstr.32	s15, [r3, #444]
 908:Inc/foc.h     ****     p->pi_spd.OutMax = (p->config.mode == FOC) ? p->config.adcFullScaleCurrent : 0.99f;
 6801              		.loc 16 908 34 discriminator 4
 6802 01f4 7B68     		ldr	r3, [r7, #4]
 6803 01f6 93F8E032 		ldrb	r3, [r3, #736]
 6804 01fa DBB2     		uxtb	r3, r3
 6805              		.loc 16 908 80 discriminator 4
 6806 01fc 012B     		cmp	r3, #1
 6807 01fe 03D1     		bne	.L427
 6808              		.loc 16 908 80 is_stmt 0 discriminator 1
 6809 0200 7B68     		ldr	r3, [r7, #4]
 6810 0202 D3F8F832 		ldr	r3, [r3, #760]	@ float
 6811 0206 00E0     		b	.L428
 6812              	.L427:
 6813              		.loc 16 908 80 discriminator 2
 6814 0208 524B     		ldr	r3, .L439+44
 6815              	.L428:
 6816              		.loc 16 908 22 is_stmt 1 discriminator 4
 6817 020a 7A68     		ldr	r2, [r7, #4]
 6818 020c C2F8B831 		str	r3, [r2, #440]	@ float
 909:Inc/foc.h     ****     p->data.spdRmp = 2000.f; // (rad/s)/s
 6819              		.loc 16 909 20 discriminator 4
 6820 0210 7B68     		ldr	r3, [r7, #4]
 6821 0212 514A     		ldr	r2, .L439+48
 6822 0214 5A62     		str	r2, [r3, #36]	@ float
 910:Inc/foc.h     ****     /* Init SMOPOS constants */
 911:Inc/foc.h     ****     p->smo.Fsmopos = exp((-p->config.Rs / p->config.Ld) * p->config.tS);
 6823              		.loc 16 911 37 discriminator 4
 6824 0216 7B68     		ldr	r3, [r7, #4]
 6825 0218 D3EDC27A 		vldr.32	s15, [r3, #776]
 6826              		.loc 16 911 27 discriminator 4
 6827 021c F1EE676A 		vneg.f32	s13, s15
 6828              		.loc 16 911 52 discriminator 4
 6829 0220 7B68     		ldr	r3, [r7, #4]
 6830 0222 D3EDC37A 		vldr.32	s15, [r3, #780]
 6831              		.loc 16 911 41 discriminator 4
 6832 0226 86EEA77A 		vdiv.f32	s14, s13, s15
 6833              		.loc 16 911 68 discriminator 4
 6834 022a 7B68     		ldr	r3, [r7, #4]
 6835 022c D3EDBD7A 		vldr.32	s15, [r3, #756]
 6836              		.loc 16 911 57 discriminator 4
 6837 0230 67EE277A 		vmul.f32	s15, s14, s15
 6838              		.loc 16 911 22 discriminator 4
 6839 0234 17EE900A 		vmov	r0, s15
 6840 0238 FFF7FEFF 		bl	__aeabi_f2d
 6841              	.LVL3:
 6842 023c 0346     		mov	r3, r0
 6843 023e 0C46     		mov	r4, r1
 6844 0240 44EC103B 		vmov	d0, r3, r4
 6845 0244 FFF7FEFF 		bl	exp
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 629


 6846 0248 54EC103B 		vmov	r3, r4, d0
 6847 024c 1846     		mov	r0, r3
 6848 024e 2146     		mov	r1, r4
 6849 0250 FFF7FEFF 		bl	__aeabi_d2f
 6850              	.LVL4:
 6851 0254 0246     		mov	r2, r0	@ float
 6852              		.loc 16 911 20 discriminator 4
 6853 0256 7B68     		ldr	r3, [r7, #4]
 6854 0258 C3F8EC21 		str	r2, [r3, #492]	@ float
 912:Inc/foc.h     ****     p->smo.Gsmopos = (1 / p->config.Rs) * (1 - p->smo.Fsmopos);
 6855              		.loc 16 912 36 discriminator 4
 6856 025c 7B68     		ldr	r3, [r7, #4]
 6857 025e D3EDC27A 		vldr.32	s15, [r3, #776]
 6858              		.loc 16 912 25 discriminator 4
 6859 0262 F7EE006A 		vmov.f32	s13, #1.0e+0
 6860 0266 86EEA77A 		vdiv.f32	s14, s13, s15
 6861              		.loc 16 912 54 discriminator 4
 6862 026a 7B68     		ldr	r3, [r7, #4]
 6863 026c D3ED7B7A 		vldr.32	s15, [r3, #492]
 6864              		.loc 16 912 46 discriminator 4
 6865 0270 F7EE006A 		vmov.f32	s13, #1.0e+0
 6866 0274 76EEE77A 		vsub.f32	s15, s13, s15
 6867              		.loc 16 912 41 discriminator 4
 6868 0278 67EE277A 		vmul.f32	s15, s14, s15
 6869              		.loc 16 912 20 discriminator 4
 6870 027c 7B68     		ldr	r3, [r7, #4]
 6871 027e C3ED797A 		vstr.32	s15, [r3, #484]
 913:Inc/foc.h     ****     p->smo.Kslide = 0.5308703613f;
 6872              		.loc 16 913 19 discriminator 4
 6873 0282 7B68     		ldr	r3, [r7, #4]
 6874 0284 354A     		ldr	r2, .L439+52
 6875 0286 C3F80822 		str	r2, [r3, #520]	@ float
 914:Inc/foc.h     ****     /* Init Flux observer constants */
 915:Inc/foc.h     ****     p->flux.R = p->config.Rs * 1.5f;
 6876              		.loc 16 915 26 discriminator 4
 6877 028a 7B68     		ldr	r3, [r7, #4]
 6878 028c D3EDC27A 		vldr.32	s15, [r3, #776]
 6879              		.loc 16 915 30 discriminator 4
 6880 0290 B7EE087A 		vmov.f32	s14, #1.5e+0
 6881 0294 67EE877A 		vmul.f32	s15, s15, s14
 6882              		.loc 16 915 15 discriminator 4
 6883 0298 7B68     		ldr	r3, [r7, #4]
 6884 029a C3EDA27A 		vstr.32	s15, [r3, #648]
 916:Inc/foc.h     ****     p->flux.L = p->config.Ld * 1.5f;
 6885              		.loc 16 916 26 discriminator 4
 6886 029e 7B68     		ldr	r3, [r7, #4]
 6887 02a0 D3EDC37A 		vldr.32	s15, [r3, #780]
 6888              		.loc 16 916 30 discriminator 4
 6889 02a4 B7EE087A 		vmov.f32	s14, #1.5e+0
 6890 02a8 67EE877A 		vmul.f32	s15, s15, s14
 6891              		.loc 16 916 15 discriminator 4
 6892 02ac 7B68     		ldr	r3, [r7, #4]
 6893 02ae C3EDA37A 		vstr.32	s15, [r3, #652]
 917:Inc/foc.h     ****     p->flux.fluxLeakage = 60.0f / (SQRT3 * M_2PI * p->config.Kv * p->config.pp);
 6894              		.loc 16 917 61 discriminator 4
 6895 02b2 7B68     		ldr	r3, [r7, #4]
 6896 02b4 D3EDC57A 		vldr.32	s15, [r3, #788]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 630


 6897              		.loc 16 917 50 discriminator 4
 6898 02b8 9FED297A 		vldr.32	s14, .L439+56
 6899 02bc 27EE877A 		vmul.f32	s14, s15, s14
 6900              		.loc 16 917 76 discriminator 4
 6901 02c0 7B68     		ldr	r3, [r7, #4]
 6902 02c2 D3EDC67A 		vldr.32	s15, [r3, #792]
 6903              		.loc 16 917 65 discriminator 4
 6904 02c6 27EE277A 		vmul.f32	s14, s14, s15
 6905              		.loc 16 917 33 discriminator 4
 6906 02ca DFED266A 		vldr.32	s13, .L439+60
 6907 02ce C6EE877A 		vdiv.f32	s15, s13, s14
 6908              		.loc 16 917 25 discriminator 4
 6909 02d2 7B68     		ldr	r3, [r7, #4]
 6910 02d4 C3EDA17A 		vstr.32	s15, [r3, #644]
 918:Inc/foc.h     ****     p->flux.dt = p->config.tS;
 6911              		.loc 16 918 27 discriminator 4
 6912 02d8 7B68     		ldr	r3, [r7, #4]
 6913 02da D3F8F422 		ldr	r2, [r3, #756]	@ float
 6914              		.loc 16 918 16 discriminator 4
 6915 02de 7B68     		ldr	r3, [r7, #4]
 6916 02e0 C3F89822 		str	r2, [r3, #664]	@ float
 919:Inc/foc.h     ****     p->flux.gamma = 10.f;
 6917              		.loc 16 919 19 discriminator 4
 6918 02e4 7B68     		ldr	r3, [r7, #4]
 6919 02e6 164A     		ldr	r2, .L439+24
 6920 02e8 C3F8A022 		str	r2, [r3, #672]	@ float
 920:Inc/foc.h     ****     /* Init PLL */
 921:Inc/foc.h     ****     p->pll.dt = p->config.tS;
 6921              		.loc 16 921 26 discriminator 4
 6922 02ec 7B68     		ldr	r3, [r7, #4]
 6923 02ee D3F8F422 		ldr	r2, [r3, #756]	@ float
 6924              		.loc 16 921 15 discriminator 4
 6925 02f2 7B68     		ldr	r3, [r7, #4]
 6926 02f4 C3F8A823 		str	r2, [r3, #936]	@ float
 922:Inc/foc.h     ****     p->pll.Kp = 2000.f;
 6927              		.loc 16 922 15 discriminator 4
 6928 02f8 7B68     		ldr	r3, [r7, #4]
 6929 02fa 174A     		ldr	r2, .L439+48
 6930 02fc C3F8B823 		str	r2, [r3, #952]	@ float
 923:Inc/foc.h     ****     p->pll.Ki = 30000.f;
 6931              		.loc 16 923 15 discriminator 4
 6932 0300 7B68     		ldr	r3, [r7, #4]
 6933 0302 194A     		ldr	r2, .L439+64
 6934 0304 C3F8BC23 		str	r2, [r3, #956]	@ float
 924:Inc/foc.h     ****     /* saturation protection thresholds */
 925:Inc/foc.h     ****     p->prot.ocpThld = (p->prot.ocpThld > p->config.adcFullScaleCurrent) ? p->config.adcFullScaleCur
 6935              		.loc 16 925 31 discriminator 4
 6936 0308 7B68     		ldr	r3, [r7, #4]
 6937 030a 93EDC87A 		vldr.32	s14, [r3, #800]
 6938              		.loc 16 925 51 discriminator 4
 6939 030e 7B68     		ldr	r3, [r7, #4]
 6940 0310 D3EDBE7A 		vldr.32	s15, [r3, #760]
 6941              		.loc 16 925 105 discriminator 4
 6942 0314 B4EEE77A 		vcmpe.f32	s14, s15
 6943 0318 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6944 031c 28DD     		ble	.L437
 6945              		.loc 16 925 105 is_stmt 0 discriminator 1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 631


 6946 031e 7B68     		ldr	r3, [r7, #4]
 6947 0320 D3F8F832 		ldr	r3, [r3, #760]	@ float
 6948 0324 27E0     		b	.L431
 6949              	.L440:
 6950 0326 00BF     		.align	2
 6951              	.L439:
 6952 0328 DB0FC940 		.word	1086918619
 6953 032c 9A99793F 		.word	1064933786
 6954 0330 CDCCCC3C 		.word	1020054733
 6955 0334 00000000 		.word	0
 6956 0338 CDCC4C3D 		.word	1028443341
 6957 033c DB0F4940 		.word	1078530011
 6958 0340 00002041 		.word	1092616192
 6959 0344 CDCC4C3D 		.word	1028443341
 6960 0348 0AD7233C 		.word	1008981770
 6961 034c 0AD7A33B 		.word	1000593162
 6962 0350 6F12033A 		.word	973279855
 6963 0354 A4707D3F 		.word	1065185444
 6964 0358 0000FA44 		.word	1157234688
 6965 035c 1FE7073F 		.word	1057482527
 6966 0360 EF1F2E41 		.word	1093541871
 6967 0364 00007042 		.word	1114636288
 6968 0368 0060EA46 		.word	1189765120
 6969 036c 899BD03A 		.word	986749833
 6970              	.L437:
 6971              		.loc 16 925 105 discriminator 2
 6972 0370 7B68     		ldr	r3, [r7, #4]
 6973 0372 D3F82033 		ldr	r3, [r3, #800]	@ float
 6974              	.L431:
 6975              		.loc 16 925 21 is_stmt 1 discriminator 4
 6976 0376 7A68     		ldr	r2, [r7, #4]
 6977 0378 C2F82033 		str	r3, [r2, #800]	@ float
 926:Inc/foc.h     ****     p->prot.ovpThld = (p->prot.ovpThld > p->config.adcFullScaleVoltage) ? p->config.adcFullScaleVol
 6978              		.loc 16 926 31 discriminator 4
 6979 037c 7B68     		ldr	r3, [r7, #4]
 6980 037e 93EDC97A 		vldr.32	s14, [r3, #804]
 6981              		.loc 16 926 51 discriminator 4
 6982 0382 7B68     		ldr	r3, [r7, #4]
 6983 0384 D3EDBF7A 		vldr.32	s15, [r3, #764]
 6984              		.loc 16 926 105 discriminator 4
 6985 0388 B4EEE77A 		vcmpe.f32	s14, s15
 6986 038c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6987 0390 03DD     		ble	.L438
 6988              		.loc 16 926 105 is_stmt 0 discriminator 1
 6989 0392 7B68     		ldr	r3, [r7, #4]
 6990 0394 D3F8FC32 		ldr	r3, [r3, #764]	@ float
 6991 0398 02E0     		b	.L434
 6992              	.L438:
 6993              		.loc 16 926 105 discriminator 2
 6994 039a 7B68     		ldr	r3, [r7, #4]
 6995 039c D3F82433 		ldr	r3, [r3, #804]	@ float
 6996              	.L434:
 6997              		.loc 16 926 21 is_stmt 1 discriminator 4
 6998 03a0 7A68     		ldr	r2, [r7, #4]
 6999 03a2 C2F82433 		str	r3, [r2, #804]	@ float
 927:Inc/foc.h     ****     /** BEMF filters init
 928:Inc/foc.h     ****      * Tf = 1 / (Fc * 2 * pi)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 632


 929:Inc/foc.h     ****      *   */
 930:Inc/foc.h     ****     p->cmtn.lpf_bemfA.T = p->config.tS / ((1.f / (100.f * M_2PI)) + p->config.tS);
 7000              		.loc 16 930 36 discriminator 4
 7001 03a6 7B68     		ldr	r3, [r7, #4]
 7002 03a8 D3EDBD6A 		vldr.32	s13, [r3, #756]
 7003              		.loc 16 930 78 discriminator 4
 7004 03ac 7B68     		ldr	r3, [r7, #4]
 7005 03ae D3EDBD7A 		vldr.32	s15, [r3, #756]
 7006              		.loc 16 930 67 discriminator 4
 7007 03b2 1FED127A 		vldr.32	s14, .L439+68
 7008 03b6 37EE877A 		vadd.f32	s14, s15, s14
 7009              		.loc 16 930 40 discriminator 4
 7010 03ba C6EE877A 		vdiv.f32	s15, s13, s14
 7011              		.loc 16 930 25 discriminator 4
 7012 03be 7B68     		ldr	r3, [r7, #4]
 7013 03c0 C3EDE07A 		vstr.32	s15, [r3, #896]
 931:Inc/foc.h     ****     p->cmtn.lpf_bemfB.T = p->cmtn.lpf_bemfA.T;
 7014              		.loc 16 931 44 discriminator 4
 7015 03c4 7B68     		ldr	r3, [r7, #4]
 7016 03c6 D3F88023 		ldr	r2, [r3, #896]	@ float
 7017              		.loc 16 931 25 discriminator 4
 7018 03ca 7B68     		ldr	r3, [r7, #4]
 7019 03cc C3F89023 		str	r2, [r3, #912]	@ float
 932:Inc/foc.h     ****     p->cmtn.lpf_bemfC.T = p->cmtn.lpf_bemfA.T;
 7020              		.loc 16 932 44 discriminator 4
 7021 03d0 7B68     		ldr	r3, [r7, #4]
 7022 03d2 D3F88023 		ldr	r2, [r3, #896]	@ float
 7023              		.loc 16 932 25 discriminator 4
 7024 03d6 7B68     		ldr	r3, [r7, #4]
 7025 03d8 C3F8A023 		str	r2, [r3, #928]	@ float
 933:Inc/foc.h     ****     p->cmtn.cmtnTh = 0.0001f;
 7026              		.loc 16 933 20 discriminator 4
 7027 03dc 7B68     		ldr	r3, [r7, #4]
 7028 03de 274A     		ldr	r2, .L441
 7029 03e0 C3F84C23 		str	r2, [r3, #844]	@ float
 934:Inc/foc.h     ****     // BLDC mode settings
 935:Inc/foc.h     ****     p->data.bldc_commCntrRef = 350.f;
 7030              		.loc 16 935 30 discriminator 4
 7031 03e4 7B68     		ldr	r3, [r7, #4]
 7032 03e6 264A     		ldr	r2, .L441+4
 7033 03e8 C3F8E420 		str	r2, [r3, #228]	@ float
 936:Inc/foc.h     ****     p->data.bldc_dutyStart = 0.1f; // 10% of max value
 7034              		.loc 16 936 28 discriminator 4
 7035 03ec 7B68     		ldr	r3, [r7, #4]
 7036 03ee 254A     		ldr	r2, .L441+8
 7037 03f0 C3F8F020 		str	r2, [r3, #240]	@ float
 937:Inc/foc.h     ****     // Filters data init which execute in main ADC-ISR
 938:Inc/foc.h     ****     p->lpf_id.T = p->config.tS / (0.001f + p->config.tS); // time constant in descrete time dominia
 7038              		.loc 16 938 28 discriminator 4
 7039 03f4 7B68     		ldr	r3, [r7, #4]
 7040 03f6 D3EDBD6A 		vldr.32	s13, [r3, #756]
 7041              		.loc 16 938 53 discriminator 4
 7042 03fa 7B68     		ldr	r3, [r7, #4]
 7043 03fc D3EDBD7A 		vldr.32	s15, [r3, #756]
 7044              		.loc 16 938 42 discriminator 4
 7045 0400 9FED217A 		vldr.32	s14, .L441+12
 7046 0404 37EE877A 		vadd.f32	s14, s15, s14
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 633


 7047              		.loc 16 938 32 discriminator 4
 7048 0408 C6EE877A 		vdiv.f32	s15, s13, s14
 7049              		.loc 16 938 17 discriminator 4
 7050 040c 7B68     		ldr	r3, [r7, #4]
 7051 040e C3EDF77A 		vstr.32	s15, [r3, #988]
 939:Inc/foc.h     ****     p->lpf_iq.T = p->config.tS / (0.001f + p->config.tS); // time constant in descrete time dominia
 7052              		.loc 16 939 28 discriminator 4
 7053 0412 7B68     		ldr	r3, [r7, #4]
 7054 0414 D3EDBD6A 		vldr.32	s13, [r3, #756]
 7055              		.loc 16 939 53 discriminator 4
 7056 0418 7B68     		ldr	r3, [r7, #4]
 7057 041a D3EDBD7A 		vldr.32	s15, [r3, #756]
 7058              		.loc 16 939 42 discriminator 4
 7059 041e 9FED1A7A 		vldr.32	s14, .L441+12
 7060 0422 37EE877A 		vadd.f32	s14, s15, s14
 7061              		.loc 16 939 32 discriminator 4
 7062 0426 C6EE877A 		vdiv.f32	s15, s13, s14
 7063              		.loc 16 939 17 discriminator 4
 7064 042a 7B68     		ldr	r3, [r7, #4]
 7065 042c C3EDFB7A 		vstr.32	s15, [r3, #1004]
 940:Inc/foc.h     ****     p->lpf_vdc.T = p->config.tS / (0.2f + p->config.tS); // time constant in descrete time dominian
 7066              		.loc 16 940 29 discriminator 4
 7067 0430 7B68     		ldr	r3, [r7, #4]
 7068 0432 D3EDBD6A 		vldr.32	s13, [r3, #756]
 7069              		.loc 16 940 52 discriminator 4
 7070 0436 7B68     		ldr	r3, [r7, #4]
 7071 0438 D3EDBD7A 		vldr.32	s15, [r3, #756]
 7072              		.loc 16 940 41 discriminator 4
 7073 043c 9FED137A 		vldr.32	s14, .L441+16
 7074 0440 37EE877A 		vadd.f32	s14, s15, s14
 7075              		.loc 16 940 33 discriminator 4
 7076 0444 C6EE877A 		vdiv.f32	s15, s13, s14
 7077              		.loc 16 940 18 discriminator 4
 7078 0448 7B68     		ldr	r3, [r7, #4]
 7079 044a C3EDFF7A 		vstr.32	s15, [r3, #1020]
 941:Inc/foc.h     ****     // Filters data init which execute in 1ms SYSTICK-Callback
 942:Inc/foc.h     ****     p->lpf_Iavg.T = 0.001f / (0.1f + 0.001f); // time constant in descrete time dominian for total 
 7080              		.loc 16 942 19 discriminator 4
 7081 044e 7B68     		ldr	r3, [r7, #4]
 7082 0450 0F4A     		ldr	r2, .L441+20
 7083 0452 C3F8CC23 		str	r2, [r3, #972]	@ float
 943:Inc/foc.h     ****     p->lpf_Pe.T = 0.001f / (0.1f + 0.001f);   // time constant in descrete time dominian for total 
 7084              		.loc 16 943 17 discriminator 4
 7085 0456 7B68     		ldr	r3, [r7, #4]
 7086 0458 03F20C43 		addw	r3, r3, #1036
 7087 045c 0C4A     		ldr	r2, .L441+20
 7088 045e 1A60     		str	r2, [r3]	@ float
 944:Inc/foc.h     ****     p->lpf_NTC.T = 0.001f / (0.1f + 0.001f);  // time constant in descrete time dominian for total 
 7089              		.loc 16 944 18 discriminator 4
 7090 0460 7B68     		ldr	r3, [r7, #4]
 7091 0462 03F21C43 		addw	r3, r3, #1052
 7092 0466 0A4A     		ldr	r2, .L441+20
 7093 0468 1A60     		str	r2, [r3]	@ float
 945:Inc/foc.h     ****     p->lpf_Kv.T = 0.001f / (0.1f + 0.001f);  // time constant in descrete time dominian for total c
 7094              		.loc 16 945 17 discriminator 4
 7095 046a 7B68     		ldr	r3, [r7, #4]
 7096 046c 03F22C43 		addw	r3, r3, #1068
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 634


 7097 0470 074A     		ldr	r2, .L441+20
 7098 0472 1A60     		str	r2, [r3]	@ float
 946:Inc/foc.h     **** }
 7099              		.loc 16 946 1 discriminator 4
 7100 0474 00BF     		nop
 7101 0476 1437     		adds	r7, r7, #20
 7102              	.LCFI293:
 7103              		.cfi_def_cfa_offset 12
 7104 0478 BD46     		mov	sp, r7
 7105              	.LCFI294:
 7106              		.cfi_def_cfa_register 13
 7107              		@ sp needed
 7108 047a 90BD     		pop	{r4, r7, pc}
 7109              	.L442:
 7110              		.align	2
 7111              	.L441:
 7112 047c 17B7D138 		.word	953267991
 7113 0480 0000AF43 		.word	1135542272
 7114 0484 CDCCCC3D 		.word	1036831949
 7115 0488 6F12833A 		.word	981668463
 7116 048c CDCC4C3E 		.word	1045220557
 7117 0490 C337223C 		.word	1008875459
 7118              		.cfi_endproc
 7119              	.LFE1984:
 7121              		.section	.text.datalogCalc,"ax",%progbits
 7122              		.align	1
 7123              		.syntax unified
 7124              		.thumb
 7125              		.thumb_func
 7126              		.fpu fpv4-sp-d16
 7128              	datalogCalc:
 7129              	.LFB1985:
 7130              		.file 17 "Inc/dataLog.h"
   1:Inc/dataLog.h **** /**
   2:Inc/dataLog.h ****  ***********************************************************************
   3:Inc/dataLog.h ****  * File name: dataLog.h
   4:Inc/dataLog.h ****  * Discription: DataLoger for Freemaster/UART
   5:Inc/dataLog.h ****  *  
   6:Inc/dataLog.h ****  *  */
   7:Inc/dataLog.h **** 
   8:Inc/dataLog.h **** #ifndef DATALOG_H
   9:Inc/dataLog.h **** #define DATALOG_H
  10:Inc/dataLog.h **** 
  11:Inc/dataLog.h **** #define DATALOG_STERAM_SIZE 1024
  12:Inc/dataLog.h **** 
  13:Inc/dataLog.h **** // Buffer transfer fnc
  14:Inc/dataLog.h **** void USART2_StartTransfer(void);
  15:Inc/dataLog.h **** 
  16:Inc/dataLog.h **** /*---------- DataLog struct --------------*/
  17:Inc/dataLog.h **** struct dataLogVars_s
  18:Inc/dataLog.h **** {
  19:Inc/dataLog.h ****   uint8_t trigger;
  20:Inc/dataLog.h ****   uint8_t recordCmplt;
  21:Inc/dataLog.h ****   uint8_t autoTrigEn;
  22:Inc/dataLog.h ****   uint16_t psc;
  23:Inc/dataLog.h ****   uint32_t frameCntr;
  24:Inc/dataLog.h ****   uint32_t isrCntr;
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 635


  25:Inc/dataLog.h ****   uint8_t txData[18]; // 4 32-bit channels + 16-bit start frame = 18 bytes
  26:Inc/dataLog.h ****   uint8_t tcFlag;     // transfer CMPLT flag
  27:Inc/dataLog.h ****   float trackedValue; // tracked value for datalog triggering
  28:Inc/dataLog.h ****   float buffChannel1[DATALOG_STERAM_SIZE];
  29:Inc/dataLog.h ****   float buffChannel2[DATALOG_STERAM_SIZE];
  30:Inc/dataLog.h ****   float buffChannel3[DATALOG_STERAM_SIZE];
  31:Inc/dataLog.h ****   float buffChannel4[DATALOG_STERAM_SIZE];
  32:Inc/dataLog.h ****   float channel1;
  33:Inc/dataLog.h ****   float channel2;
  34:Inc/dataLog.h ****   float channel3;
  35:Inc/dataLog.h ****   float channel4;
  36:Inc/dataLog.h ****   float in1;
  37:Inc/dataLog.h ****   float in2;
  38:Inc/dataLog.h ****   float in3;
  39:Inc/dataLog.h ****   float in4;
  40:Inc/dataLog.h **** };
  41:Inc/dataLog.h **** typedef volatile struct dataLogVars_s dataLogVars_t;
  42:Inc/dataLog.h **** 
  43:Inc/dataLog.h **** static inline void datalogCalc(dataLogVars_t *p)
  44:Inc/dataLog.h **** {
 7131              		.loc 17 44 1
 7132              		.cfi_startproc
 7133              		@ args = 0, pretend = 0, frame = 8
 7134              		@ frame_needed = 1, uses_anonymous_args = 0
 7135              		@ link register save eliminated.
 7136 0000 80B4     		push	{r7}
 7137              	.LCFI295:
 7138              		.cfi_def_cfa_offset 4
 7139              		.cfi_offset 7, -4
 7140 0002 83B0     		sub	sp, sp, #12
 7141              	.LCFI296:
 7142              		.cfi_def_cfa_offset 16
 7143 0004 00AF     		add	r7, sp, #0
 7144              	.LCFI297:
 7145              		.cfi_def_cfa_register 7
 7146 0006 7860     		str	r0, [r7, #4]
  45:Inc/dataLog.h ****   if (p->trigger >= 1)
 7147              		.loc 17 45 8
 7148 0008 7B68     		ldr	r3, [r7, #4]
 7149 000a 1B78     		ldrb	r3, [r3]
 7150 000c DBB2     		uxtb	r3, r3
 7151              		.loc 17 45 6
 7152 000e 002B     		cmp	r3, #0
 7153 0010 47D0     		beq	.L444
  46:Inc/dataLog.h ****   {
  47:Inc/dataLog.h ****     p->buffChannel1[p->frameCntr] = p->in1; // var 1
 7154              		.loc 17 47 22
 7155 0012 7B68     		ldr	r3, [r7, #4]
 7156 0014 9868     		ldr	r0, [r3, #8]
 7157              		.loc 17 47 38
 7158 0016 7B68     		ldr	r3, [r7, #4]
 7159 0018 03F58043 		add	r3, r3, #16384
 7160 001c 3833     		adds	r3, r3, #56
 7161 001e 1A68     		ldr	r2, [r3]	@ float
 7162              		.loc 17 47 35
 7163 0020 7968     		ldr	r1, [r7, #4]
 7164 0022 00F10A03 		add	r3, r0, #10
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 636


 7165 0026 9B00     		lsls	r3, r3, #2
 7166 0028 0B44     		add	r3, r3, r1
 7167 002a 1A60     		str	r2, [r3]	@ float
  48:Inc/dataLog.h ****     p->buffChannel2[p->frameCntr] = p->in2; // var 2
 7168              		.loc 17 48 22
 7169 002c 7B68     		ldr	r3, [r7, #4]
 7170 002e 9868     		ldr	r0, [r3, #8]
 7171              		.loc 17 48 38
 7172 0030 7B68     		ldr	r3, [r7, #4]
 7173 0032 03F58043 		add	r3, r3, #16384
 7174 0036 3C33     		adds	r3, r3, #60
 7175 0038 1A68     		ldr	r2, [r3]	@ float
 7176              		.loc 17 48 35
 7177 003a 7968     		ldr	r1, [r7, #4]
 7178 003c 00F20A43 		addw	r3, r0, #1034
 7179 0040 9B00     		lsls	r3, r3, #2
 7180 0042 0B44     		add	r3, r3, r1
 7181 0044 1A60     		str	r2, [r3]	@ float
  49:Inc/dataLog.h ****     p->buffChannel3[p->frameCntr] = p->in3; // var 3
 7182              		.loc 17 49 22
 7183 0046 7B68     		ldr	r3, [r7, #4]
 7184 0048 9868     		ldr	r0, [r3, #8]
 7185              		.loc 17 49 38
 7186 004a 7B68     		ldr	r3, [r7, #4]
 7187 004c 03F58043 		add	r3, r3, #16384
 7188 0050 4033     		adds	r3, r3, #64
 7189 0052 1A68     		ldr	r2, [r3]	@ float
 7190              		.loc 17 49 35
 7191 0054 7968     		ldr	r1, [r7, #4]
 7192 0056 00F60A03 		addw	r3, r0, #2058
 7193 005a 9B00     		lsls	r3, r3, #2
 7194 005c 0B44     		add	r3, r3, r1
 7195 005e 1A60     		str	r2, [r3]	@ float
  50:Inc/dataLog.h ****     p->buffChannel4[p->frameCntr] = p->in4; // var 4
 7196              		.loc 17 50 22
 7197 0060 7B68     		ldr	r3, [r7, #4]
 7198 0062 9868     		ldr	r0, [r3, #8]
 7199              		.loc 17 50 38
 7200 0064 7B68     		ldr	r3, [r7, #4]
 7201 0066 03F58043 		add	r3, r3, #16384
 7202 006a 4433     		adds	r3, r3, #68
 7203 006c 1A68     		ldr	r2, [r3]	@ float
 7204              		.loc 17 50 35
 7205 006e 7968     		ldr	r1, [r7, #4]
 7206 0070 00F60A43 		addw	r3, r0, #3082
 7207 0074 9B00     		lsls	r3, r3, #2
 7208 0076 0B44     		add	r3, r3, r1
 7209 0078 1A60     		str	r2, [r3]	@ float
  51:Inc/dataLog.h **** 
  52:Inc/dataLog.h ****     p->frameCntr++;
 7210              		.loc 17 52 6
 7211 007a 7B68     		ldr	r3, [r7, #4]
 7212 007c 9B68     		ldr	r3, [r3, #8]
 7213              		.loc 17 52 17
 7214 007e 5A1C     		adds	r2, r3, #1
 7215 0080 7B68     		ldr	r3, [r7, #4]
 7216 0082 9A60     		str	r2, [r3, #8]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 637


  53:Inc/dataLog.h ****     if (p->frameCntr >= (DATALOG_STERAM_SIZE - 1))
 7217              		.loc 17 53 10
 7218 0084 7B68     		ldr	r3, [r7, #4]
 7219 0086 9B68     		ldr	r3, [r3, #8]
 7220              		.loc 17 53 8
 7221 0088 40F2FE32 		movw	r2, #1022
 7222 008c 9342     		cmp	r3, r2
 7223 008e 08D9     		bls	.L444
  54:Inc/dataLog.h ****     {
  55:Inc/dataLog.h ****       p->recordCmplt = 1;
 7224              		.loc 17 55 22
 7225 0090 7B68     		ldr	r3, [r7, #4]
 7226 0092 0122     		movs	r2, #1
 7227 0094 5A70     		strb	r2, [r3, #1]
  56:Inc/dataLog.h ****       p->trigger = 0;
 7228              		.loc 17 56 18
 7229 0096 7B68     		ldr	r3, [r7, #4]
 7230 0098 0022     		movs	r2, #0
 7231 009a 1A70     		strb	r2, [r3]
  57:Inc/dataLog.h ****       p->frameCntr = 0;
 7232              		.loc 17 57 20
 7233 009c 7B68     		ldr	r3, [r7, #4]
 7234 009e 0022     		movs	r2, #0
 7235 00a0 9A60     		str	r2, [r3, #8]
 7236              	.L444:
  58:Inc/dataLog.h ****     }
  59:Inc/dataLog.h ****   }
  60:Inc/dataLog.h **** 
  61:Inc/dataLog.h ****   if (p->recordCmplt >= 1)
 7237              		.loc 17 61 8
 7238 00a2 7B68     		ldr	r3, [r7, #4]
 7239 00a4 5B78     		ldrb	r3, [r3, #1]
 7240 00a6 DBB2     		uxtb	r3, r3
 7241              		.loc 17 61 6
 7242 00a8 002B     		cmp	r3, #0
 7243 00aa 5DD0     		beq	.L447
  62:Inc/dataLog.h ****   {
  63:Inc/dataLog.h ****     if (p->isrCntr >= p->psc)
 7244              		.loc 17 63 10
 7245 00ac 7B68     		ldr	r3, [r7, #4]
 7246 00ae DB68     		ldr	r3, [r3, #12]
 7247              		.loc 17 63 24
 7248 00b0 7A68     		ldr	r2, [r7, #4]
 7249 00b2 9288     		ldrh	r2, [r2, #4]	@ movhi
 7250 00b4 92B2     		uxth	r2, r2
 7251              		.loc 17 63 8
 7252 00b6 9342     		cmp	r3, r2
 7253 00b8 3AD3     		bcc	.L446
  64:Inc/dataLog.h ****     {
  65:Inc/dataLog.h ****       p->channel1 = p->buffChannel1[p->frameCntr];
 7254              		.loc 17 65 38
 7255 00ba 7B68     		ldr	r3, [r7, #4]
 7256 00bc 9B68     		ldr	r3, [r3, #8]
 7257              		.loc 17 65 36
 7258 00be 7A68     		ldr	r2, [r7, #4]
 7259 00c0 0A33     		adds	r3, r3, #10
 7260 00c2 9B00     		lsls	r3, r3, #2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 638


 7261 00c4 1344     		add	r3, r3, r2
 7262 00c6 1A68     		ldr	r2, [r3]	@ float
 7263              		.loc 17 65 19
 7264 00c8 7B68     		ldr	r3, [r7, #4]
 7265 00ca 03F58043 		add	r3, r3, #16384
 7266 00ce 2833     		adds	r3, r3, #40
 7267 00d0 1A60     		str	r2, [r3]	@ float
  66:Inc/dataLog.h ****       p->channel2 = p->buffChannel2[p->frameCntr];
 7268              		.loc 17 66 38
 7269 00d2 7B68     		ldr	r3, [r7, #4]
 7270 00d4 9B68     		ldr	r3, [r3, #8]
 7271              		.loc 17 66 36
 7272 00d6 7A68     		ldr	r2, [r7, #4]
 7273 00d8 03F20A43 		addw	r3, r3, #1034
 7274 00dc 9B00     		lsls	r3, r3, #2
 7275 00de 1344     		add	r3, r3, r2
 7276 00e0 1A68     		ldr	r2, [r3]	@ float
 7277              		.loc 17 66 19
 7278 00e2 7B68     		ldr	r3, [r7, #4]
 7279 00e4 03F58043 		add	r3, r3, #16384
 7280 00e8 2C33     		adds	r3, r3, #44
 7281 00ea 1A60     		str	r2, [r3]	@ float
  67:Inc/dataLog.h ****       p->channel3 = p->buffChannel3[p->frameCntr];
 7282              		.loc 17 67 38
 7283 00ec 7B68     		ldr	r3, [r7, #4]
 7284 00ee 9B68     		ldr	r3, [r3, #8]
 7285              		.loc 17 67 36
 7286 00f0 7A68     		ldr	r2, [r7, #4]
 7287 00f2 03F60A03 		addw	r3, r3, #2058
 7288 00f6 9B00     		lsls	r3, r3, #2
 7289 00f8 1344     		add	r3, r3, r2
 7290 00fa 1A68     		ldr	r2, [r3]	@ float
 7291              		.loc 17 67 19
 7292 00fc 7B68     		ldr	r3, [r7, #4]
 7293 00fe 03F58043 		add	r3, r3, #16384
 7294 0102 3033     		adds	r3, r3, #48
 7295 0104 1A60     		str	r2, [r3]	@ float
  68:Inc/dataLog.h ****       p->channel4 = p->buffChannel4[p->frameCntr];
 7296              		.loc 17 68 38
 7297 0106 7B68     		ldr	r3, [r7, #4]
 7298 0108 9B68     		ldr	r3, [r3, #8]
 7299              		.loc 17 68 36
 7300 010a 7A68     		ldr	r2, [r7, #4]
 7301 010c 03F60A43 		addw	r3, r3, #3082
 7302 0110 9B00     		lsls	r3, r3, #2
 7303 0112 1344     		add	r3, r3, r2
 7304 0114 1A68     		ldr	r2, [r3]	@ float
 7305              		.loc 17 68 19
 7306 0116 7B68     		ldr	r3, [r7, #4]
 7307 0118 03F58043 		add	r3, r3, #16384
 7308 011c 3433     		adds	r3, r3, #52
 7309 011e 1A60     		str	r2, [r3]	@ float
  69:Inc/dataLog.h **** 
  70:Inc/dataLog.h ****       p->isrCntr = 0;
 7310              		.loc 17 70 18
 7311 0120 7B68     		ldr	r3, [r7, #4]
 7312 0122 0022     		movs	r2, #0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 639


 7313 0124 DA60     		str	r2, [r3, #12]
  71:Inc/dataLog.h ****       p->frameCntr++;
 7314              		.loc 17 71 8
 7315 0126 7B68     		ldr	r3, [r7, #4]
 7316 0128 9B68     		ldr	r3, [r3, #8]
 7317              		.loc 17 71 19
 7318 012a 5A1C     		adds	r2, r3, #1
 7319 012c 7B68     		ldr	r3, [r7, #4]
 7320 012e 9A60     		str	r2, [r3, #8]
 7321              	.L446:
  72:Inc/dataLog.h ****     }
  73:Inc/dataLog.h ****     p->isrCntr++;
 7322              		.loc 17 73 6
 7323 0130 7B68     		ldr	r3, [r7, #4]
 7324 0132 DB68     		ldr	r3, [r3, #12]
 7325              		.loc 17 73 15
 7326 0134 5A1C     		adds	r2, r3, #1
 7327 0136 7B68     		ldr	r3, [r7, #4]
 7328 0138 DA60     		str	r2, [r3, #12]
  74:Inc/dataLog.h ****     if (p->frameCntr >= (DATALOG_STERAM_SIZE - 1))
 7329              		.loc 17 74 10
 7330 013a 7B68     		ldr	r3, [r7, #4]
 7331 013c 9B68     		ldr	r3, [r3, #8]
 7332              		.loc 17 74 8
 7333 013e 40F2FE32 		movw	r2, #1022
 7334 0142 9342     		cmp	r3, r2
 7335 0144 10D9     		bls	.L447
  75:Inc/dataLog.h ****     {
  76:Inc/dataLog.h ****       p->recordCmplt = 0;
 7336              		.loc 17 76 22
 7337 0146 7B68     		ldr	r3, [r7, #4]
 7338 0148 0022     		movs	r2, #0
 7339 014a 5A70     		strb	r2, [r3, #1]
  77:Inc/dataLog.h ****       p->frameCntr = 0;
 7340              		.loc 17 77 20
 7341 014c 7B68     		ldr	r3, [r7, #4]
 7342 014e 0022     		movs	r2, #0
 7343 0150 9A60     		str	r2, [r3, #8]
  78:Inc/dataLog.h ****       p->isrCntr = 0;
 7344              		.loc 17 78 18
 7345 0152 7B68     		ldr	r3, [r7, #4]
 7346 0154 0022     		movs	r2, #0
 7347 0156 DA60     		str	r2, [r3, #12]
  79:Inc/dataLog.h ****       if (p->autoTrigEn != 0)
 7348              		.loc 17 79 12
 7349 0158 7B68     		ldr	r3, [r7, #4]
 7350 015a 9B78     		ldrb	r3, [r3, #2]
 7351 015c DBB2     		uxtb	r3, r3
 7352              		.loc 17 79 10
 7353 015e 002B     		cmp	r3, #0
 7354 0160 02D0     		beq	.L447
  80:Inc/dataLog.h ****       {
  81:Inc/dataLog.h ****         p->trigger = 1;
 7355              		.loc 17 81 20
 7356 0162 7B68     		ldr	r3, [r7, #4]
 7357 0164 0122     		movs	r2, #1
 7358 0166 1A70     		strb	r2, [r3]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 640


 7359              	.L447:
  82:Inc/dataLog.h ****       }
  83:Inc/dataLog.h ****     }
  84:Inc/dataLog.h ****   }
  85:Inc/dataLog.h **** }
 7360              		.loc 17 85 1
 7361 0168 00BF     		nop
 7362 016a 0C37     		adds	r7, r7, #12
 7363              	.LCFI298:
 7364              		.cfi_def_cfa_offset 4
 7365 016c BD46     		mov	sp, r7
 7366              	.LCFI299:
 7367              		.cfi_def_cfa_register 13
 7368              		@ sp needed
 7369 016e 5DF8047B 		ldr	r7, [sp], #4
 7370              	.LCFI300:
 7371              		.cfi_restore 7
 7372              		.cfi_def_cfa_offset 0
 7373 0172 7047     		bx	lr
 7374              		.cfi_endproc
 7375              	.LFE1985:
 7377              		.section	.text.datalogCalcUART,"ax",%progbits
 7378              		.align	1
 7379              		.syntax unified
 7380              		.thumb
 7381              		.thumb_func
 7382              		.fpu fpv4-sp-d16
 7384              	datalogCalcUART:
 7385              	.LFB1986:
  86:Inc/dataLog.h **** 
  87:Inc/dataLog.h **** /** DataLog transmit fnc using UART
  88:Inc/dataLog.h ****  *  Hardware dependent elements:
  89:Inc/dataLog.h ****  *  1. Fnc which transmit packet using UART
  90:Inc/dataLog.h ****  *  2. transmited packet flag - tcFlag, must be set in TC ISR
  91:Inc/dataLog.h ****  *  Packet discription:
  92:Inc/dataLog.h ****  *  |frameStartByte1|frameStartByte2|ch1Byte1|ch1Byte2|ch1Byte2|ch1Byte2|...
  93:Inc/dataLog.h ****  *  ...|ch4Byte4| - total bytes count is 18.
  94:Inc/dataLog.h ****  */
  95:Inc/dataLog.h **** static inline void datalogCalcUART(dataLogVars_t *p)
  96:Inc/dataLog.h **** {
 7386              		.loc 17 96 1
 7387              		.cfi_startproc
 7388              		@ args = 0, pretend = 0, frame = 8
 7389              		@ frame_needed = 1, uses_anonymous_args = 0
 7390 0000 80B5     		push	{r7, lr}
 7391              	.LCFI301:
 7392              		.cfi_def_cfa_offset 8
 7393              		.cfi_offset 7, -8
 7394              		.cfi_offset 14, -4
 7395 0002 82B0     		sub	sp, sp, #8
 7396              	.LCFI302:
 7397              		.cfi_def_cfa_offset 16
 7398 0004 00AF     		add	r7, sp, #0
 7399              	.LCFI303:
 7400              		.cfi_def_cfa_register 7
 7401 0006 7860     		str	r0, [r7, #4]
  97:Inc/dataLog.h ****   if (p->trigger >= 1)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 641


 7402              		.loc 17 97 8
 7403 0008 7B68     		ldr	r3, [r7, #4]
 7404 000a 1B78     		ldrb	r3, [r3]
 7405 000c DBB2     		uxtb	r3, r3
 7406              		.loc 17 97 6
 7407 000e 002B     		cmp	r3, #0
 7408 0010 47D0     		beq	.L449
  98:Inc/dataLog.h ****   {
  99:Inc/dataLog.h ****     p->buffChannel1[p->frameCntr] = p->in1; // var 1
 7409              		.loc 17 99 22
 7410 0012 7B68     		ldr	r3, [r7, #4]
 7411 0014 9868     		ldr	r0, [r3, #8]
 7412              		.loc 17 99 38
 7413 0016 7B68     		ldr	r3, [r7, #4]
 7414 0018 03F58043 		add	r3, r3, #16384
 7415 001c 3833     		adds	r3, r3, #56
 7416 001e 1A68     		ldr	r2, [r3]	@ float
 7417              		.loc 17 99 35
 7418 0020 7968     		ldr	r1, [r7, #4]
 7419 0022 00F10A03 		add	r3, r0, #10
 7420 0026 9B00     		lsls	r3, r3, #2
 7421 0028 0B44     		add	r3, r3, r1
 7422 002a 1A60     		str	r2, [r3]	@ float
 100:Inc/dataLog.h ****     p->buffChannel2[p->frameCntr] = p->in2; // var 2
 7423              		.loc 17 100 22
 7424 002c 7B68     		ldr	r3, [r7, #4]
 7425 002e 9868     		ldr	r0, [r3, #8]
 7426              		.loc 17 100 38
 7427 0030 7B68     		ldr	r3, [r7, #4]
 7428 0032 03F58043 		add	r3, r3, #16384
 7429 0036 3C33     		adds	r3, r3, #60
 7430 0038 1A68     		ldr	r2, [r3]	@ float
 7431              		.loc 17 100 35
 7432 003a 7968     		ldr	r1, [r7, #4]
 7433 003c 00F20A43 		addw	r3, r0, #1034
 7434 0040 9B00     		lsls	r3, r3, #2
 7435 0042 0B44     		add	r3, r3, r1
 7436 0044 1A60     		str	r2, [r3]	@ float
 101:Inc/dataLog.h ****     p->buffChannel3[p->frameCntr] = p->in3; // var 3
 7437              		.loc 17 101 22
 7438 0046 7B68     		ldr	r3, [r7, #4]
 7439 0048 9868     		ldr	r0, [r3, #8]
 7440              		.loc 17 101 38
 7441 004a 7B68     		ldr	r3, [r7, #4]
 7442 004c 03F58043 		add	r3, r3, #16384
 7443 0050 4033     		adds	r3, r3, #64
 7444 0052 1A68     		ldr	r2, [r3]	@ float
 7445              		.loc 17 101 35
 7446 0054 7968     		ldr	r1, [r7, #4]
 7447 0056 00F60A03 		addw	r3, r0, #2058
 7448 005a 9B00     		lsls	r3, r3, #2
 7449 005c 0B44     		add	r3, r3, r1
 7450 005e 1A60     		str	r2, [r3]	@ float
 102:Inc/dataLog.h ****     p->buffChannel4[p->frameCntr] = p->in4; // var 4
 7451              		.loc 17 102 22
 7452 0060 7B68     		ldr	r3, [r7, #4]
 7453 0062 9868     		ldr	r0, [r3, #8]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 642


 7454              		.loc 17 102 38
 7455 0064 7B68     		ldr	r3, [r7, #4]
 7456 0066 03F58043 		add	r3, r3, #16384
 7457 006a 4433     		adds	r3, r3, #68
 7458 006c 1A68     		ldr	r2, [r3]	@ float
 7459              		.loc 17 102 35
 7460 006e 7968     		ldr	r1, [r7, #4]
 7461 0070 00F60A43 		addw	r3, r0, #3082
 7462 0074 9B00     		lsls	r3, r3, #2
 7463 0076 0B44     		add	r3, r3, r1
 7464 0078 1A60     		str	r2, [r3]	@ float
 103:Inc/dataLog.h **** 
 104:Inc/dataLog.h ****     p->frameCntr++;
 7465              		.loc 17 104 6
 7466 007a 7B68     		ldr	r3, [r7, #4]
 7467 007c 9B68     		ldr	r3, [r3, #8]
 7468              		.loc 17 104 17
 7469 007e 5A1C     		adds	r2, r3, #1
 7470 0080 7B68     		ldr	r3, [r7, #4]
 7471 0082 9A60     		str	r2, [r3, #8]
 105:Inc/dataLog.h ****     if (p->frameCntr >= (DATALOG_STERAM_SIZE - 1))
 7472              		.loc 17 105 10
 7473 0084 7B68     		ldr	r3, [r7, #4]
 7474 0086 9B68     		ldr	r3, [r3, #8]
 7475              		.loc 17 105 8
 7476 0088 40F2FE32 		movw	r2, #1022
 7477 008c 9342     		cmp	r3, r2
 7478 008e 08D9     		bls	.L449
 106:Inc/dataLog.h ****     {
 107:Inc/dataLog.h ****       p->recordCmplt = 1;
 7479              		.loc 17 107 22
 7480 0090 7B68     		ldr	r3, [r7, #4]
 7481 0092 0122     		movs	r2, #1
 7482 0094 5A70     		strb	r2, [r3, #1]
 108:Inc/dataLog.h ****       p->trigger = 0;
 7483              		.loc 17 108 18
 7484 0096 7B68     		ldr	r3, [r7, #4]
 7485 0098 0022     		movs	r2, #0
 7486 009a 1A70     		strb	r2, [r3]
 109:Inc/dataLog.h ****       p->frameCntr = 0;
 7487              		.loc 17 109 20
 7488 009c 7B68     		ldr	r3, [r7, #4]
 7489 009e 0022     		movs	r2, #0
 7490 00a0 9A60     		str	r2, [r3, #8]
 7491              	.L449:
 110:Inc/dataLog.h ****     }
 111:Inc/dataLog.h ****   }
 112:Inc/dataLog.h ****   if (p->recordCmplt >= 1)
 7492              		.loc 17 112 8
 7493 00a2 7B68     		ldr	r3, [r7, #4]
 7494 00a4 5B78     		ldrb	r3, [r3, #1]
 7495 00a6 DBB2     		uxtb	r3, r3
 7496              		.loc 17 112 6
 7497 00a8 002B     		cmp	r3, #0
 7498 00aa 00F0DC80 		beq	.L452
 113:Inc/dataLog.h ****   {
 114:Inc/dataLog.h ****     p->channel1 = p->buffChannel1[p->frameCntr];
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 643


 7499              		.loc 17 114 36
 7500 00ae 7B68     		ldr	r3, [r7, #4]
 7501 00b0 9B68     		ldr	r3, [r3, #8]
 7502              		.loc 17 114 34
 7503 00b2 7A68     		ldr	r2, [r7, #4]
 7504 00b4 0A33     		adds	r3, r3, #10
 7505 00b6 9B00     		lsls	r3, r3, #2
 7506 00b8 1344     		add	r3, r3, r2
 7507 00ba 1A68     		ldr	r2, [r3]	@ float
 7508              		.loc 17 114 17
 7509 00bc 7B68     		ldr	r3, [r7, #4]
 7510 00be 03F58043 		add	r3, r3, #16384
 7511 00c2 2833     		adds	r3, r3, #40
 7512 00c4 1A60     		str	r2, [r3]	@ float
 115:Inc/dataLog.h ****     p->channel2 = p->buffChannel2[p->frameCntr];
 7513              		.loc 17 115 36
 7514 00c6 7B68     		ldr	r3, [r7, #4]
 7515 00c8 9B68     		ldr	r3, [r3, #8]
 7516              		.loc 17 115 34
 7517 00ca 7A68     		ldr	r2, [r7, #4]
 7518 00cc 03F20A43 		addw	r3, r3, #1034
 7519 00d0 9B00     		lsls	r3, r3, #2
 7520 00d2 1344     		add	r3, r3, r2
 7521 00d4 1A68     		ldr	r2, [r3]	@ float
 7522              		.loc 17 115 17
 7523 00d6 7B68     		ldr	r3, [r7, #4]
 7524 00d8 03F58043 		add	r3, r3, #16384
 7525 00dc 2C33     		adds	r3, r3, #44
 7526 00de 1A60     		str	r2, [r3]	@ float
 116:Inc/dataLog.h ****     p->channel3 = p->buffChannel3[p->frameCntr];
 7527              		.loc 17 116 36
 7528 00e0 7B68     		ldr	r3, [r7, #4]
 7529 00e2 9B68     		ldr	r3, [r3, #8]
 7530              		.loc 17 116 34
 7531 00e4 7A68     		ldr	r2, [r7, #4]
 7532 00e6 03F60A03 		addw	r3, r3, #2058
 7533 00ea 9B00     		lsls	r3, r3, #2
 7534 00ec 1344     		add	r3, r3, r2
 7535 00ee 1A68     		ldr	r2, [r3]	@ float
 7536              		.loc 17 116 17
 7537 00f0 7B68     		ldr	r3, [r7, #4]
 7538 00f2 03F58043 		add	r3, r3, #16384
 7539 00f6 3033     		adds	r3, r3, #48
 7540 00f8 1A60     		str	r2, [r3]	@ float
 117:Inc/dataLog.h ****     p->channel4 = p->buffChannel4[p->frameCntr];
 7541              		.loc 17 117 36
 7542 00fa 7B68     		ldr	r3, [r7, #4]
 7543 00fc 9B68     		ldr	r3, [r3, #8]
 7544              		.loc 17 117 34
 7545 00fe 7A68     		ldr	r2, [r7, #4]
 7546 0100 03F60A43 		addw	r3, r3, #3082
 7547 0104 9B00     		lsls	r3, r3, #2
 7548 0106 1344     		add	r3, r3, r2
 7549 0108 1A68     		ldr	r2, [r3]	@ float
 7550              		.loc 17 117 17
 7551 010a 7B68     		ldr	r3, [r7, #4]
 7552 010c 03F58043 		add	r3, r3, #16384
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 644


 7553 0110 3433     		adds	r3, r3, #52
 7554 0112 1A60     		str	r2, [r3]	@ float
 118:Inc/dataLog.h ****     /* Packing data for transmit */
 119:Inc/dataLog.h ****     p->txData[0] = 0x45; // 'E' 0100 0101
 7555              		.loc 17 119 18
 7556 0114 7B68     		ldr	r3, [r7, #4]
 7557 0116 4522     		movs	r2, #69
 7558 0118 1A74     		strb	r2, [r3, #16]
 120:Inc/dataLog.h ****     p->txData[1] = 0x5A; // 'Z'
 7559              		.loc 17 120 18
 7560 011a 7B68     		ldr	r3, [r7, #4]
 7561 011c 5A22     		movs	r2, #90
 7562 011e 5A74     		strb	r2, [r3, #17]
 121:Inc/dataLog.h ****     p->txData[2] = *((uint8_t *)&p->channel1);
 7563              		.loc 17 121 33
 7564 0120 7B68     		ldr	r3, [r7, #4]
 7565 0122 03F58043 		add	r3, r3, #16384
 7566 0126 2833     		adds	r3, r3, #40
 7567              		.loc 17 121 20
 7568 0128 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7569              		.loc 17 121 18
 7570 012a 7B68     		ldr	r3, [r7, #4]
 7571 012c 9A74     		strb	r2, [r3, #18]
 122:Inc/dataLog.h ****     p->txData[3] = *((uint8_t *)&p->channel1 + 1);
 7572              		.loc 17 122 33
 7573 012e 7B68     		ldr	r3, [r7, #4]
 7574 0130 03F58043 		add	r3, r3, #16384
 7575 0134 2833     		adds	r3, r3, #40
 7576              		.loc 17 122 46
 7577 0136 0133     		adds	r3, r3, #1
 7578              		.loc 17 122 20
 7579 0138 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7580              		.loc 17 122 18
 7581 013a 7B68     		ldr	r3, [r7, #4]
 7582 013c DA74     		strb	r2, [r3, #19]
 123:Inc/dataLog.h ****     p->txData[4] = *((uint8_t *)&p->channel1 + 2);
 7583              		.loc 17 123 33
 7584 013e 7B68     		ldr	r3, [r7, #4]
 7585 0140 03F58043 		add	r3, r3, #16384
 7586 0144 2833     		adds	r3, r3, #40
 7587              		.loc 17 123 46
 7588 0146 0233     		adds	r3, r3, #2
 7589              		.loc 17 123 20
 7590 0148 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7591              		.loc 17 123 18
 7592 014a 7B68     		ldr	r3, [r7, #4]
 7593 014c 1A75     		strb	r2, [r3, #20]
 124:Inc/dataLog.h ****     p->txData[5] = *((uint8_t *)&p->channel1 + 3);
 7594              		.loc 17 124 33
 7595 014e 7B68     		ldr	r3, [r7, #4]
 7596 0150 03F58043 		add	r3, r3, #16384
 7597 0154 2833     		adds	r3, r3, #40
 7598              		.loc 17 124 46
 7599 0156 0333     		adds	r3, r3, #3
 7600              		.loc 17 124 20
 7601 0158 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7602              		.loc 17 124 18
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 645


 7603 015a 7B68     		ldr	r3, [r7, #4]
 7604 015c 5A75     		strb	r2, [r3, #21]
 125:Inc/dataLog.h ****     p->txData[6] = *((uint8_t *)&p->channel2);
 7605              		.loc 17 125 33
 7606 015e 7B68     		ldr	r3, [r7, #4]
 7607 0160 03F58043 		add	r3, r3, #16384
 7608 0164 2C33     		adds	r3, r3, #44
 7609              		.loc 17 125 20
 7610 0166 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7611              		.loc 17 125 18
 7612 0168 7B68     		ldr	r3, [r7, #4]
 7613 016a 9A75     		strb	r2, [r3, #22]
 126:Inc/dataLog.h ****     p->txData[7] = *((uint8_t *)&p->channel2 + 1);
 7614              		.loc 17 126 33
 7615 016c 7B68     		ldr	r3, [r7, #4]
 7616 016e 03F58043 		add	r3, r3, #16384
 7617 0172 2C33     		adds	r3, r3, #44
 7618              		.loc 17 126 46
 7619 0174 0133     		adds	r3, r3, #1
 7620              		.loc 17 126 20
 7621 0176 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7622              		.loc 17 126 18
 7623 0178 7B68     		ldr	r3, [r7, #4]
 7624 017a DA75     		strb	r2, [r3, #23]
 127:Inc/dataLog.h ****     p->txData[8] = *((uint8_t *)&p->channel2 + 2);
 7625              		.loc 17 127 33
 7626 017c 7B68     		ldr	r3, [r7, #4]
 7627 017e 03F58043 		add	r3, r3, #16384
 7628 0182 2C33     		adds	r3, r3, #44
 7629              		.loc 17 127 46
 7630 0184 0233     		adds	r3, r3, #2
 7631              		.loc 17 127 20
 7632 0186 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7633              		.loc 17 127 18
 7634 0188 7B68     		ldr	r3, [r7, #4]
 7635 018a 1A76     		strb	r2, [r3, #24]
 128:Inc/dataLog.h ****     p->txData[9] = *((uint8_t *)&p->channel2 + 3);
 7636              		.loc 17 128 33
 7637 018c 7B68     		ldr	r3, [r7, #4]
 7638 018e 03F58043 		add	r3, r3, #16384
 7639 0192 2C33     		adds	r3, r3, #44
 7640              		.loc 17 128 46
 7641 0194 0333     		adds	r3, r3, #3
 7642              		.loc 17 128 20
 7643 0196 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7644              		.loc 17 128 18
 7645 0198 7B68     		ldr	r3, [r7, #4]
 7646 019a 5A76     		strb	r2, [r3, #25]
 129:Inc/dataLog.h ****     p->txData[10] = *((uint8_t *)&p->channel3);
 7647              		.loc 17 129 34
 7648 019c 7B68     		ldr	r3, [r7, #4]
 7649 019e 03F58043 		add	r3, r3, #16384
 7650 01a2 3033     		adds	r3, r3, #48
 7651              		.loc 17 129 21
 7652 01a4 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7653              		.loc 17 129 19
 7654 01a6 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 646


 7655 01a8 9A76     		strb	r2, [r3, #26]
 130:Inc/dataLog.h ****     p->txData[11] = *((uint8_t *)&p->channel3 + 1);
 7656              		.loc 17 130 34
 7657 01aa 7B68     		ldr	r3, [r7, #4]
 7658 01ac 03F58043 		add	r3, r3, #16384
 7659 01b0 3033     		adds	r3, r3, #48
 7660              		.loc 17 130 47
 7661 01b2 0133     		adds	r3, r3, #1
 7662              		.loc 17 130 21
 7663 01b4 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7664              		.loc 17 130 19
 7665 01b6 7B68     		ldr	r3, [r7, #4]
 7666 01b8 DA76     		strb	r2, [r3, #27]
 131:Inc/dataLog.h ****     p->txData[12] = *((uint8_t *)&p->channel3 + 2);
 7667              		.loc 17 131 34
 7668 01ba 7B68     		ldr	r3, [r7, #4]
 7669 01bc 03F58043 		add	r3, r3, #16384
 7670 01c0 3033     		adds	r3, r3, #48
 7671              		.loc 17 131 47
 7672 01c2 0233     		adds	r3, r3, #2
 7673              		.loc 17 131 21
 7674 01c4 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7675              		.loc 17 131 19
 7676 01c6 7B68     		ldr	r3, [r7, #4]
 7677 01c8 1A77     		strb	r2, [r3, #28]
 132:Inc/dataLog.h ****     p->txData[13] = *((uint8_t *)&p->channel3 + 3);
 7678              		.loc 17 132 34
 7679 01ca 7B68     		ldr	r3, [r7, #4]
 7680 01cc 03F58043 		add	r3, r3, #16384
 7681 01d0 3033     		adds	r3, r3, #48
 7682              		.loc 17 132 47
 7683 01d2 0333     		adds	r3, r3, #3
 7684              		.loc 17 132 21
 7685 01d4 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7686              		.loc 17 132 19
 7687 01d6 7B68     		ldr	r3, [r7, #4]
 7688 01d8 5A77     		strb	r2, [r3, #29]
 133:Inc/dataLog.h ****     p->txData[14] = *((uint8_t *)&p->channel4);
 7689              		.loc 17 133 34
 7690 01da 7B68     		ldr	r3, [r7, #4]
 7691 01dc 03F58043 		add	r3, r3, #16384
 7692 01e0 3433     		adds	r3, r3, #52
 7693              		.loc 17 133 21
 7694 01e2 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7695              		.loc 17 133 19
 7696 01e4 7B68     		ldr	r3, [r7, #4]
 7697 01e6 9A77     		strb	r2, [r3, #30]
 134:Inc/dataLog.h ****     p->txData[15] = *((uint8_t *)&p->channel4 + 1);
 7698              		.loc 17 134 34
 7699 01e8 7B68     		ldr	r3, [r7, #4]
 7700 01ea 03F58043 		add	r3, r3, #16384
 7701 01ee 3433     		adds	r3, r3, #52
 7702              		.loc 17 134 47
 7703 01f0 0133     		adds	r3, r3, #1
 7704              		.loc 17 134 21
 7705 01f2 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7706              		.loc 17 134 19
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 647


 7707 01f4 7B68     		ldr	r3, [r7, #4]
 7708 01f6 DA77     		strb	r2, [r3, #31]
 135:Inc/dataLog.h ****     p->txData[16] = *((uint8_t *)&p->channel4 + 2);
 7709              		.loc 17 135 34
 7710 01f8 7B68     		ldr	r3, [r7, #4]
 7711 01fa 03F58043 		add	r3, r3, #16384
 7712 01fe 3433     		adds	r3, r3, #52
 7713              		.loc 17 135 47
 7714 0200 0233     		adds	r3, r3, #2
 7715              		.loc 17 135 21
 7716 0202 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7717              		.loc 17 135 19
 7718 0204 7B68     		ldr	r3, [r7, #4]
 7719 0206 83F82020 		strb	r2, [r3, #32]
 136:Inc/dataLog.h ****     p->txData[17] = *((uint8_t *)&p->channel4 + 3);
 7720              		.loc 17 136 34
 7721 020a 7B68     		ldr	r3, [r7, #4]
 7722 020c 03F58043 		add	r3, r3, #16384
 7723 0210 3433     		adds	r3, r3, #52
 7724              		.loc 17 136 47
 7725 0212 0333     		adds	r3, r3, #3
 7726              		.loc 17 136 21
 7727 0214 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 7728              		.loc 17 136 19
 7729 0216 7B68     		ldr	r3, [r7, #4]
 7730 0218 83F82120 		strb	r2, [r3, #33]
 137:Inc/dataLog.h ****     /* Start transfer data frame */
 138:Inc/dataLog.h ****     if (p->tcFlag == 1)
 7731              		.loc 17 138 10
 7732 021c 7B68     		ldr	r3, [r7, #4]
 7733 021e 93F82230 		ldrb	r3, [r3, #34]
 7734 0222 DBB2     		uxtb	r3, r3
 7735              		.loc 17 138 8
 7736 0224 012B     		cmp	r3, #1
 7737 0226 0AD1     		bne	.L451
 139:Inc/dataLog.h ****     {
 140:Inc/dataLog.h ****       USART2_StartTransfer();
 7738              		.loc 17 140 7
 7739 0228 FFF7FEFF 		bl	USART2_StartTransfer
 141:Inc/dataLog.h ****       p->frameCntr++;
 7740              		.loc 17 141 8
 7741 022c 7B68     		ldr	r3, [r7, #4]
 7742 022e 9B68     		ldr	r3, [r3, #8]
 7743              		.loc 17 141 19
 7744 0230 5A1C     		adds	r2, r3, #1
 7745 0232 7B68     		ldr	r3, [r7, #4]
 7746 0234 9A60     		str	r2, [r3, #8]
 142:Inc/dataLog.h ****       p->tcFlag = 0;
 7747              		.loc 17 142 17
 7748 0236 7B68     		ldr	r3, [r7, #4]
 7749 0238 0022     		movs	r2, #0
 7750 023a 83F82220 		strb	r2, [r3, #34]
 7751              	.L451:
 143:Inc/dataLog.h ****     }
 144:Inc/dataLog.h ****     if (p->frameCntr >= (DATALOG_STERAM_SIZE - 1))
 7752              		.loc 17 144 10
 7753 023e 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 648


 7754 0240 9B68     		ldr	r3, [r3, #8]
 7755              		.loc 17 144 8
 7756 0242 40F2FE32 		movw	r2, #1022
 7757 0246 9342     		cmp	r3, r2
 7758 0248 0DD9     		bls	.L452
 145:Inc/dataLog.h ****     {
 146:Inc/dataLog.h ****       p->recordCmplt = 0;
 7759              		.loc 17 146 22
 7760 024a 7B68     		ldr	r3, [r7, #4]
 7761 024c 0022     		movs	r2, #0
 7762 024e 5A70     		strb	r2, [r3, #1]
 147:Inc/dataLog.h ****       p->frameCntr = 0;
 7763              		.loc 17 147 20
 7764 0250 7B68     		ldr	r3, [r7, #4]
 7765 0252 0022     		movs	r2, #0
 7766 0254 9A60     		str	r2, [r3, #8]
 148:Inc/dataLog.h ****       if (p->autoTrigEn != 0)
 7767              		.loc 17 148 12
 7768 0256 7B68     		ldr	r3, [r7, #4]
 7769 0258 9B78     		ldrb	r3, [r3, #2]
 7770 025a DBB2     		uxtb	r3, r3
 7771              		.loc 17 148 10
 7772 025c 002B     		cmp	r3, #0
 7773 025e 02D0     		beq	.L452
 149:Inc/dataLog.h ****       {
 150:Inc/dataLog.h ****         p->trigger = 1;
 7774              		.loc 17 150 20
 7775 0260 7B68     		ldr	r3, [r7, #4]
 7776 0262 0122     		movs	r2, #1
 7777 0264 1A70     		strb	r2, [r3]
 7778              	.L452:
 151:Inc/dataLog.h ****       }
 152:Inc/dataLog.h ****     }
 153:Inc/dataLog.h ****   }
 154:Inc/dataLog.h **** }
 7779              		.loc 17 154 1
 7780 0266 00BF     		nop
 7781 0268 0837     		adds	r7, r7, #8
 7782              	.LCFI304:
 7783              		.cfi_def_cfa_offset 8
 7784 026a BD46     		mov	sp, r7
 7785              	.LCFI305:
 7786              		.cfi_def_cfa_register 13
 7787              		@ sp needed
 7788 026c 80BD     		pop	{r7, pc}
 7789              		.cfi_endproc
 7790              	.LFE1986:
 7792              		.section	.text.ntc_temperature,"ax",%progbits
 7793              		.align	1
 7794              		.syntax unified
 7795              		.thumb
 7796              		.thumb_func
 7797              		.fpu fpv4-sp-d16
 7799              	ntc_temperature:
 7800              	.LFB1987:
 7801              		.file 18 "Inc/ntc.h"
   1:Inc/ntc.h     **** /* =================================================================================
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 649


   2:Inc/ntc.h     **** File name:        NTC.H                  
   3:Inc/ntc.h     ****                     
   4:Inc/ntc.h     **** Description: 
   5:Inc/ntc.h     **** =====================================================================================
   6:Inc/ntc.h     ****  
   7:Inc/ntc.h     **** ------------------------------------------------------------------------------*/
   8:Inc/ntc.h     **** #ifndef __NTC_H__
   9:Inc/ntc.h     **** #define __NTC_H__
  10:Inc/ntc.h     **** 
  11:Inc/ntc.h     **** #include "math.h"
  12:Inc/ntc.h     **** 
  13:Inc/ntc.h     **** //------------------------------------------------
  14:Inc/ntc.h     **** 
  15:Inc/ntc.h     **** struct ntc_s
  16:Inc/ntc.h     **** {
  17:Inc/ntc.h     **** 	float r_balance;
  18:Inc/ntc.h     **** 	float r_ntc_0;
  19:Inc/ntc.h     **** 	float ta_0;
  20:Inc/ntc.h     **** 	float betta;
  21:Inc/ntc.h     **** 	float temp;
  22:Inc/ntc.h     **** 	float r_ntc;
  23:Inc/ntc.h     **** 	float u;
  24:Inc/ntc.h     **** };
  25:Inc/ntc.h     **** typedef volatile struct ntc_s ntc_t;
  26:Inc/ntc.h     **** 
  27:Inc/ntc.h     **** /**
  28:Inc/ntc.h     ****  * input: ntc_t - NTC data type
  29:Inc/ntc.h     ****  *            u - scaled adcData to range 0.0f - 1.0f
  30:Inc/ntc.h     **** */
  31:Inc/ntc.h     **** static inline void ntc_temperature(ntc_t *ntc)
  32:Inc/ntc.h     **** {
 7802              		.loc 18 32 1
 7803              		.cfi_startproc
 7804              		@ args = 0, pretend = 0, frame = 8
 7805              		@ frame_needed = 1, uses_anonymous_args = 0
 7806 0000 80B5     		push	{r7, lr}
 7807              	.LCFI306:
 7808              		.cfi_def_cfa_offset 8
 7809              		.cfi_offset 7, -8
 7810              		.cfi_offset 14, -4
 7811 0002 2DED028B 		vpush.64	{d8}
 7812              	.LCFI307:
 7813              		.cfi_def_cfa_offset 16
 7814              		.cfi_offset 80, -16
 7815              		.cfi_offset 81, -12
 7816 0006 82B0     		sub	sp, sp, #8
 7817              	.LCFI308:
 7818              		.cfi_def_cfa_offset 24
 7819 0008 00AF     		add	r7, sp, #0
 7820              	.LCFI309:
 7821              		.cfi_def_cfa_register 7
 7822 000a 7860     		str	r0, [r7, #4]
  33:Inc/ntc.h     **** 	/* if Vcc -> Rb -> sensePoint -> NTC -> GND */
  34:Inc/ntc.h     **** 	//ntc->r_ntc = ntc->r_balance * ntc->u / (1.f - ntc->u);
  35:Inc/ntc.h     **** 	//ntc->temp = 1.f / (1.f / (ntc->ta_0 + 273.f) + logf(ntc->r_ntc / ntc->r_ntc_0) / ntc->betta) - 2
  36:Inc/ntc.h     **** 
  37:Inc/ntc.h     **** 	/* if Vcc -> NTC -> sensePoint -> Rb -> GND */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 650


  38:Inc/ntc.h     **** 	ntc->r_ntc = (ntc->r_balance - (ntc->u * ntc->r_balance)) / ntc->u;
 7823              		.loc 18 38 19
 7824 000c 7B68     		ldr	r3, [r7, #4]
 7825 000e 93ED007A 		vldr.32	s14, [r3]
 7826              		.loc 18 38 37
 7827 0012 7B68     		ldr	r3, [r7, #4]
 7828 0014 D3ED066A 		vldr.32	s13, [r3, #24]
 7829              		.loc 18 38 46
 7830 0018 7B68     		ldr	r3, [r7, #4]
 7831 001a D3ED007A 		vldr.32	s15, [r3]
 7832              		.loc 18 38 41
 7833 001e 66EEA77A 		vmul.f32	s15, s13, s15
 7834              		.loc 18 38 31
 7835 0022 77EE676A 		vsub.f32	s13, s14, s15
 7836              		.loc 18 38 65
 7837 0026 7B68     		ldr	r3, [r7, #4]
 7838 0028 93ED067A 		vldr.32	s14, [r3, #24]
 7839              		.loc 18 38 60
 7840 002c C6EE877A 		vdiv.f32	s15, s13, s14
 7841              		.loc 18 38 13
 7842 0030 7B68     		ldr	r3, [r7, #4]
 7843 0032 C3ED057A 		vstr.32	s15, [r3, #20]
  39:Inc/ntc.h     **** 	ntc->temp = 1.f / (1.f / (ntc->ta_0 + 273.f) + logf(ntc->r_ntc / ntc->r_ntc_0) / ntc->betta) - 273
 7844              		.loc 18 39 31
 7845 0036 7B68     		ldr	r3, [r7, #4]
 7846 0038 D3ED027A 		vldr.32	s15, [r3, #8]
 7847              		.loc 18 39 38
 7848 003c 9FED167A 		vldr.32	s14, .L454
 7849 0040 77EE877A 		vadd.f32	s15, s15, s14
 7850              		.loc 18 39 25
 7851 0044 B7EE007A 		vmov.f32	s14, #1.0e+0
 7852 0048 87EE278A 		vdiv.f32	s16, s14, s15
 7853              		.loc 18 39 57
 7854 004c 7B68     		ldr	r3, [r7, #4]
 7855 004e 93ED057A 		vldr.32	s14, [r3, #20]
 7856              		.loc 18 39 70
 7857 0052 7B68     		ldr	r3, [r7, #4]
 7858 0054 D3ED017A 		vldr.32	s15, [r3, #4]
 7859              		.loc 18 39 49
 7860 0058 C7EE276A 		vdiv.f32	s13, s14, s15
 7861 005c B0EE660A 		vmov.f32	s0, s13
 7862 0060 FFF7FEFF 		bl	logf
 7863 0064 F0EE406A 		vmov.f32	s13, s0
 7864              		.loc 18 39 86
 7865 0068 7B68     		ldr	r3, [r7, #4]
 7866 006a 93ED037A 		vldr.32	s14, [r3, #12]
 7867              		.loc 18 39 81
 7868 006e C6EE877A 		vdiv.f32	s15, s13, s14
 7869              		.loc 18 39 47
 7870 0072 38EE277A 		vadd.f32	s14, s16, s15
 7871              		.loc 18 39 18
 7872 0076 F7EE006A 		vmov.f32	s13, #1.0e+0
 7873 007a C6EE877A 		vdiv.f32	s15, s13, s14
 7874              		.loc 18 39 95
 7875 007e 9FED067A 		vldr.32	s14, .L454
 7876 0082 77EEC77A 		vsub.f32	s15, s15, s14
 7877              		.loc 18 39 12
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 651


 7878 0086 7B68     		ldr	r3, [r7, #4]
 7879 0088 C3ED047A 		vstr.32	s15, [r3, #16]
  40:Inc/ntc.h     **** }
 7880              		.loc 18 40 1
 7881 008c 00BF     		nop
 7882 008e 0837     		adds	r7, r7, #8
 7883              	.LCFI310:
 7884              		.cfi_def_cfa_offset 16
 7885 0090 BD46     		mov	sp, r7
 7886              	.LCFI311:
 7887              		.cfi_def_cfa_register 13
 7888              		@ sp needed
 7889 0092 BDEC028B 		vldm	sp!, {d8}
 7890              	.LCFI312:
 7891              		.cfi_restore 80
 7892              		.cfi_restore 81
 7893              		.cfi_def_cfa_offset 8
 7894 0096 80BD     		pop	{r7, pc}
 7895              	.L455:
 7896              		.align	2
 7897              	.L454:
 7898 0098 00808843 		.word	1133019136
 7899              		.cfi_endproc
 7900              	.LFE1987:
 7902              		.section	.text.Hall_update,"ax",%progbits
 7903              		.align	1
 7904              		.syntax unified
 7905              		.thumb
 7906              		.thumb_func
 7907              		.fpu fpv4-sp-d16
 7909              	Hall_update:
 7910              	.LFB1988:
 7911              		.file 19 "Inc/hall.h"
   1:Inc/hall.h    **** /* =================================================================================
   2:Inc/hall.h    **** File name:        HALL.H                  
   3:Inc/hall.h    ****                     
   4:Inc/hall.h    **** Description: 
   5:Inc/hall.h    **** =====================================================================================
   6:Inc/hall.h    ****  
   7:Inc/hall.h    **** ------------------------------------------------------------------------------*/
   8:Inc/hall.h    **** #ifndef __HALL_H__
   9:Inc/hall.h    **** #define __HALL_H__
  10:Inc/hall.h    **** 
  11:Inc/hall.h    **** #include "main.h"
  12:Inc/hall.h    **** 
  13:Inc/hall.h    **** //------------------------------------------------
  14:Inc/hall.h    **** struct hall_s
  15:Inc/hall.h    **** {
  16:Inc/hall.h    ****     uint8_t A, B, C, state, statePr, stateNext;
  17:Inc/hall.h    ****     uint32_t isrCntr;
  18:Inc/hall.h    ****     uint8_t dir, offsetState, detectFlag, offsetFlag;
  19:Inc/hall.h    ****     float offset, angle, angleTmp, angleRaw, time, delta, angleInc, speedE;
  20:Inc/hall.h    ****     float offsetFwd[6]; // Angle value in Hall sensor rising edge
  21:Inc/hall.h    ****     float offsetRev[6]; // Angle value in Hall sensor falling edge
  22:Inc/hall.h    ****     float offsetAvg[6]; // Angle value in Hall sensor middle
  23:Inc/hall.h    **** };
  24:Inc/hall.h    **** typedef volatile struct hall_s hall_t;
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 652


  25:Inc/hall.h    **** 
  26:Inc/hall.h    **** #define HALL_DEFAULTS               \
  27:Inc/hall.h    ****     {                               \
  28:Inc/hall.h    ****         0, 0, 0, 0, 0, 0,           \
  29:Inc/hall.h    ****             0,                      \
  30:Inc/hall.h    ****             0, 0, 0, 0,             \
  31:Inc/hall.h    ****             0, 0, 0, 0, 0, 0, 0, 0, \
  32:Inc/hall.h    ****             {0}, {0}, {0},          \
  33:Inc/hall.h    ****     }
  34:Inc/hall.h    **** 
  35:Inc/hall.h    **** /** Update angle position using Hall sensors table and interpolation
  36:Inc/hall.h    ****  * beetwen midle of points **/
  37:Inc/hall.h    **** static inline void Hall_update(hall_t *p)
  38:Inc/hall.h    **** {
 7912              		.loc 19 38 1
 7913              		.cfi_startproc
 7914              		@ args = 0, pretend = 0, frame = 16
 7915              		@ frame_needed = 1, uses_anonymous_args = 0
 7916 0000 80B5     		push	{r7, lr}
 7917              	.LCFI313:
 7918              		.cfi_def_cfa_offset 8
 7919              		.cfi_offset 7, -8
 7920              		.cfi_offset 14, -4
 7921 0002 84B0     		sub	sp, sp, #16
 7922              	.LCFI314:
 7923              		.cfi_def_cfa_offset 24
 7924 0004 00AF     		add	r7, sp, #0
 7925              	.LCFI315:
 7926              		.cfi_def_cfa_register 7
 7927 0006 7860     		str	r0, [r7, #4]
  39:Inc/hall.h    ****     /* Increment ISR counter */
  40:Inc/hall.h    ****     p->isrCntr++;
 7928              		.loc 19 40 6
 7929 0008 7B68     		ldr	r3, [r7, #4]
 7930 000a 9B68     		ldr	r3, [r3, #8]
 7931              		.loc 19 40 15
 7932 000c 5A1C     		adds	r2, r3, #1
 7933 000e 7B68     		ldr	r3, [r7, #4]
 7934 0010 9A60     		str	r2, [r3, #8]
  41:Inc/hall.h    ****     /* Calc sensor state */
  42:Inc/hall.h    ****     if (p->A == 0 && p->B == 1 && p->C == 0)
 7935              		.loc 19 42 10
 7936 0012 7B68     		ldr	r3, [r7, #4]
 7937 0014 1B78     		ldrb	r3, [r3]
 7938 0016 DBB2     		uxtb	r3, r3
 7939              		.loc 19 42 8
 7940 0018 002B     		cmp	r3, #0
 7941 001a 0DD1     		bne	.L457
 7942              		.loc 19 42 23 discriminator 1
 7943 001c 7B68     		ldr	r3, [r7, #4]
 7944 001e 5B78     		ldrb	r3, [r3, #1]
 7945 0020 DBB2     		uxtb	r3, r3
 7946              		.loc 19 42 19 discriminator 1
 7947 0022 012B     		cmp	r3, #1
 7948 0024 08D1     		bne	.L457
 7949              		.loc 19 42 36 discriminator 2
 7950 0026 7B68     		ldr	r3, [r7, #4]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 653


 7951 0028 9B78     		ldrb	r3, [r3, #2]
 7952 002a DBB2     		uxtb	r3, r3
 7953              		.loc 19 42 32 discriminator 2
 7954 002c 002B     		cmp	r3, #0
 7955 002e 03D1     		bne	.L457
  43:Inc/hall.h    ****         p->state = 0;
 7956              		.loc 19 43 18
 7957 0030 7B68     		ldr	r3, [r7, #4]
 7958 0032 0022     		movs	r2, #0
 7959 0034 DA70     		strb	r2, [r3, #3]
 7960 0036 5DE0     		b	.L458
 7961              	.L457:
  44:Inc/hall.h    ****     else if (p->A == 0 && p->B == 1 && p->C == 1)
 7962              		.loc 19 44 15
 7963 0038 7B68     		ldr	r3, [r7, #4]
 7964 003a 1B78     		ldrb	r3, [r3]
 7965 003c DBB2     		uxtb	r3, r3
 7966              		.loc 19 44 13
 7967 003e 002B     		cmp	r3, #0
 7968 0040 0DD1     		bne	.L459
 7969              		.loc 19 44 28 discriminator 1
 7970 0042 7B68     		ldr	r3, [r7, #4]
 7971 0044 5B78     		ldrb	r3, [r3, #1]
 7972 0046 DBB2     		uxtb	r3, r3
 7973              		.loc 19 44 24 discriminator 1
 7974 0048 012B     		cmp	r3, #1
 7975 004a 08D1     		bne	.L459
 7976              		.loc 19 44 41 discriminator 2
 7977 004c 7B68     		ldr	r3, [r7, #4]
 7978 004e 9B78     		ldrb	r3, [r3, #2]
 7979 0050 DBB2     		uxtb	r3, r3
 7980              		.loc 19 44 37 discriminator 2
 7981 0052 012B     		cmp	r3, #1
 7982 0054 03D1     		bne	.L459
  45:Inc/hall.h    ****         p->state = 1;
 7983              		.loc 19 45 18
 7984 0056 7B68     		ldr	r3, [r7, #4]
 7985 0058 0122     		movs	r2, #1
 7986 005a DA70     		strb	r2, [r3, #3]
 7987 005c 4AE0     		b	.L458
 7988              	.L459:
  46:Inc/hall.h    ****     else if (p->A == 0 && p->B == 0 && p->C == 1)
 7989              		.loc 19 46 15
 7990 005e 7B68     		ldr	r3, [r7, #4]
 7991 0060 1B78     		ldrb	r3, [r3]
 7992 0062 DBB2     		uxtb	r3, r3
 7993              		.loc 19 46 13
 7994 0064 002B     		cmp	r3, #0
 7995 0066 0DD1     		bne	.L460
 7996              		.loc 19 46 28 discriminator 1
 7997 0068 7B68     		ldr	r3, [r7, #4]
 7998 006a 5B78     		ldrb	r3, [r3, #1]
 7999 006c DBB2     		uxtb	r3, r3
 8000              		.loc 19 46 24 discriminator 1
 8001 006e 002B     		cmp	r3, #0
 8002 0070 08D1     		bne	.L460
 8003              		.loc 19 46 41 discriminator 2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 654


 8004 0072 7B68     		ldr	r3, [r7, #4]
 8005 0074 9B78     		ldrb	r3, [r3, #2]
 8006 0076 DBB2     		uxtb	r3, r3
 8007              		.loc 19 46 37 discriminator 2
 8008 0078 012B     		cmp	r3, #1
 8009 007a 03D1     		bne	.L460
  47:Inc/hall.h    ****         p->state = 2;
 8010              		.loc 19 47 18
 8011 007c 7B68     		ldr	r3, [r7, #4]
 8012 007e 0222     		movs	r2, #2
 8013 0080 DA70     		strb	r2, [r3, #3]
 8014 0082 37E0     		b	.L458
 8015              	.L460:
  48:Inc/hall.h    ****     else if (p->A == 1 && p->B == 0 && p->C == 1)
 8016              		.loc 19 48 15
 8017 0084 7B68     		ldr	r3, [r7, #4]
 8018 0086 1B78     		ldrb	r3, [r3]
 8019 0088 DBB2     		uxtb	r3, r3
 8020              		.loc 19 48 13
 8021 008a 012B     		cmp	r3, #1
 8022 008c 0DD1     		bne	.L461
 8023              		.loc 19 48 28 discriminator 1
 8024 008e 7B68     		ldr	r3, [r7, #4]
 8025 0090 5B78     		ldrb	r3, [r3, #1]
 8026 0092 DBB2     		uxtb	r3, r3
 8027              		.loc 19 48 24 discriminator 1
 8028 0094 002B     		cmp	r3, #0
 8029 0096 08D1     		bne	.L461
 8030              		.loc 19 48 41 discriminator 2
 8031 0098 7B68     		ldr	r3, [r7, #4]
 8032 009a 9B78     		ldrb	r3, [r3, #2]
 8033 009c DBB2     		uxtb	r3, r3
 8034              		.loc 19 48 37 discriminator 2
 8035 009e 012B     		cmp	r3, #1
 8036 00a0 03D1     		bne	.L461
  49:Inc/hall.h    ****         p->state = 3;
 8037              		.loc 19 49 18
 8038 00a2 7B68     		ldr	r3, [r7, #4]
 8039 00a4 0322     		movs	r2, #3
 8040 00a6 DA70     		strb	r2, [r3, #3]
 8041 00a8 24E0     		b	.L458
 8042              	.L461:
  50:Inc/hall.h    ****     else if (p->A == 1 && p->B == 0 && p->C == 0)
 8043              		.loc 19 50 15
 8044 00aa 7B68     		ldr	r3, [r7, #4]
 8045 00ac 1B78     		ldrb	r3, [r3]
 8046 00ae DBB2     		uxtb	r3, r3
 8047              		.loc 19 50 13
 8048 00b0 012B     		cmp	r3, #1
 8049 00b2 0DD1     		bne	.L462
 8050              		.loc 19 50 28 discriminator 1
 8051 00b4 7B68     		ldr	r3, [r7, #4]
 8052 00b6 5B78     		ldrb	r3, [r3, #1]
 8053 00b8 DBB2     		uxtb	r3, r3
 8054              		.loc 19 50 24 discriminator 1
 8055 00ba 002B     		cmp	r3, #0
 8056 00bc 08D1     		bne	.L462
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 655


 8057              		.loc 19 50 41 discriminator 2
 8058 00be 7B68     		ldr	r3, [r7, #4]
 8059 00c0 9B78     		ldrb	r3, [r3, #2]
 8060 00c2 DBB2     		uxtb	r3, r3
 8061              		.loc 19 50 37 discriminator 2
 8062 00c4 002B     		cmp	r3, #0
 8063 00c6 03D1     		bne	.L462
  51:Inc/hall.h    ****         p->state = 4;
 8064              		.loc 19 51 18
 8065 00c8 7B68     		ldr	r3, [r7, #4]
 8066 00ca 0422     		movs	r2, #4
 8067 00cc DA70     		strb	r2, [r3, #3]
 8068 00ce 11E0     		b	.L458
 8069              	.L462:
  52:Inc/hall.h    ****     else if (p->A == 1 && p->B == 1 && p->C == 0)
 8070              		.loc 19 52 15
 8071 00d0 7B68     		ldr	r3, [r7, #4]
 8072 00d2 1B78     		ldrb	r3, [r3]
 8073 00d4 DBB2     		uxtb	r3, r3
 8074              		.loc 19 52 13
 8075 00d6 012B     		cmp	r3, #1
 8076 00d8 0CD1     		bne	.L458
 8077              		.loc 19 52 28 discriminator 1
 8078 00da 7B68     		ldr	r3, [r7, #4]
 8079 00dc 5B78     		ldrb	r3, [r3, #1]
 8080 00de DBB2     		uxtb	r3, r3
 8081              		.loc 19 52 24 discriminator 1
 8082 00e0 012B     		cmp	r3, #1
 8083 00e2 07D1     		bne	.L458
 8084              		.loc 19 52 41 discriminator 2
 8085 00e4 7B68     		ldr	r3, [r7, #4]
 8086 00e6 9B78     		ldrb	r3, [r3, #2]
 8087 00e8 DBB2     		uxtb	r3, r3
 8088              		.loc 19 52 37 discriminator 2
 8089 00ea 002B     		cmp	r3, #0
 8090 00ec 02D1     		bne	.L458
  53:Inc/hall.h    ****         p->state = 5;
 8091              		.loc 19 53 18
 8092 00ee 7B68     		ldr	r3, [r7, #4]
 8093 00f0 0522     		movs	r2, #5
 8094 00f2 DA70     		strb	r2, [r3, #3]
 8095              	.L458:
  54:Inc/hall.h    ****     /* Calc angle 60deg resolution */
  55:Inc/hall.h    ****     p->angleRaw = p->offsetAvg[p->state];
 8096              		.loc 19 55 33
 8097 00f4 7B68     		ldr	r3, [r7, #4]
 8098 00f6 DB78     		ldrb	r3, [r3, #3]
 8099 00f8 DBB2     		uxtb	r3, r3
 8100              		.loc 19 55 31
 8101 00fa 7A68     		ldr	r2, [r7, #4]
 8102 00fc 1833     		adds	r3, r3, #24
 8103 00fe 9B00     		lsls	r3, r3, #2
 8104 0100 1344     		add	r3, r3, r2
 8105 0102 1A68     		ldr	r2, [r3]	@ float
 8106              		.loc 19 55 17
 8107 0104 7B68     		ldr	r3, [r7, #4]
 8108 0106 DA61     		str	r2, [r3, #28]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 656


  56:Inc/hall.h    ****     /* Normalize to range -PI to PI */
  57:Inc/hall.h    ****     if (p->angleRaw < -MF_PI)
 8109              		.loc 19 57 10
 8110 0108 7B68     		ldr	r3, [r7, #4]
 8111 010a D3ED077A 		vldr.32	s15, [r3, #28]
 8112              		.loc 19 57 8
 8113 010e 9FEDA17A 		vldr.32	s14, .L508
 8114 0112 F4EEC77A 		vcmpe.f32	s15, s14
 8115 0116 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8116 011a 0AD5     		bpl	.L503
  58:Inc/hall.h    ****         p->angleRaw = p->angleRaw + M_2PI;
 8117              		.loc 19 58 24
 8118 011c 7B68     		ldr	r3, [r7, #4]
 8119 011e D3ED077A 		vldr.32	s15, [r3, #28]
 8120              		.loc 19 58 35
 8121 0122 9FED9D7A 		vldr.32	s14, .L508+4
 8122 0126 77EE877A 		vadd.f32	s15, s15, s14
 8123              		.loc 19 58 21
 8124 012a 7B68     		ldr	r3, [r7, #4]
 8125 012c C3ED077A 		vstr.32	s15, [r3, #28]
 8126 0130 13E0     		b	.L465
 8127              	.L503:
  59:Inc/hall.h    ****     else if (p->angleRaw > MF_PI)
 8128              		.loc 19 59 15
 8129 0132 7B68     		ldr	r3, [r7, #4]
 8130 0134 D3ED077A 		vldr.32	s15, [r3, #28]
 8131              		.loc 19 59 13
 8132 0138 9FED987A 		vldr.32	s14, .L508+8
 8133 013c F4EEC77A 		vcmpe.f32	s15, s14
 8134 0140 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8135 0144 09DD     		ble	.L465
  60:Inc/hall.h    ****         p->angleRaw = p->angleRaw - M_2PI;
 8136              		.loc 19 60 24
 8137 0146 7B68     		ldr	r3, [r7, #4]
 8138 0148 D3ED077A 		vldr.32	s15, [r3, #28]
 8139              		.loc 19 60 35
 8140 014c 9FED927A 		vldr.32	s14, .L508+4
 8141 0150 77EEC77A 		vsub.f32	s15, s15, s14
 8142              		.loc 19 60 21
 8143 0154 7B68     		ldr	r3, [r7, #4]
 8144 0156 C3ED077A 		vstr.32	s15, [r3, #28]
 8145              	.L465:
  61:Inc/hall.h    ****     /* Check new state and reset counter */
  62:Inc/hall.h    ****     if (p->state != p->statePr)
 8146              		.loc 19 62 10
 8147 015a 7B68     		ldr	r3, [r7, #4]
 8148 015c DB78     		ldrb	r3, [r3, #3]
 8149 015e DAB2     		uxtb	r2, r3
 8150              		.loc 19 62 22
 8151 0160 7B68     		ldr	r3, [r7, #4]
 8152 0162 1B79     		ldrb	r3, [r3, #4]
 8153 0164 DBB2     		uxtb	r3, r3
 8154              		.loc 19 62 8
 8155 0166 9A42     		cmp	r2, r3
 8156 0168 37D0     		beq	.L467
  63:Inc/hall.h    ****     {
  64:Inc/hall.h    ****         /* Calc time between  states and angle increment value */
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 657


  65:Inc/hall.h    ****         p->time = (float)p->isrCntr;
 8157              		.loc 19 65 27
 8158 016a 7B68     		ldr	r3, [r7, #4]
 8159 016c 9B68     		ldr	r3, [r3, #8]
 8160              		.loc 19 65 19
 8161 016e 07EE903A 		vmov	s15, r3	@ int
 8162 0172 F8EE677A 		vcvt.f32.u32	s15, s15
 8163              		.loc 19 65 17
 8164 0176 7B68     		ldr	r3, [r7, #4]
 8165 0178 C3ED087A 		vstr.32	s15, [r3, #32]
  66:Inc/hall.h    ****         p->angle = p->angleRaw;
 8166              		.loc 19 66 21
 8167 017c 7B68     		ldr	r3, [r7, #4]
 8168 017e DA69     		ldr	r2, [r3, #28]	@ float
 8169              		.loc 19 66 18
 8170 0180 7B68     		ldr	r3, [r7, #4]
 8171 0182 5A61     		str	r2, [r3, #20]	@ float
  67:Inc/hall.h    ****         p->isrCntr = 0;
 8172              		.loc 19 67 20
 8173 0184 7B68     		ldr	r3, [r7, #4]
 8174 0186 0022     		movs	r2, #0
 8175 0188 9A60     		str	r2, [r3, #8]
  68:Inc/hall.h    ****         if (p->state > p->statePr)
 8176              		.loc 19 68 14
 8177 018a 7B68     		ldr	r3, [r7, #4]
 8178 018c DB78     		ldrb	r3, [r3, #3]
 8179 018e DAB2     		uxtb	r2, r3
 8180              		.loc 19 68 25
 8181 0190 7B68     		ldr	r3, [r7, #4]
 8182 0192 1B79     		ldrb	r3, [r3, #4]
 8183 0194 DBB2     		uxtb	r3, r3
 8184              		.loc 19 68 12
 8185 0196 9A42     		cmp	r2, r3
 8186 0198 0BD9     		bls	.L468
  69:Inc/hall.h    ****         {
  70:Inc/hall.h    ****             p->dir = (p->state != 5) ? 0 : p->dir;
 8187              		.loc 19 70 24
 8188 019a 7B68     		ldr	r3, [r7, #4]
 8189 019c DB78     		ldrb	r3, [r3, #3]
 8190 019e DBB2     		uxtb	r3, r3
 8191              		.loc 19 70 20
 8192 01a0 052B     		cmp	r3, #5
 8193 01a2 03D1     		bne	.L469
 8194              		.loc 19 70 20 is_stmt 0 discriminator 1
 8195 01a4 7B68     		ldr	r3, [r7, #4]
 8196 01a6 1B7B     		ldrb	r3, [r3, #12]
 8197 01a8 DAB2     		uxtb	r2, r3
 8198 01aa 00E0     		b	.L470
 8199              	.L469:
 8200              		.loc 19 70 20 discriminator 2
 8201 01ac 0022     		movs	r2, #0
 8202              	.L470:
 8203              		.loc 19 70 20 discriminator 4
 8204 01ae 7B68     		ldr	r3, [r7, #4]
 8205 01b0 1A73     		strb	r2, [r3, #12]
 8206              	.L468:
  71:Inc/hall.h    ****         }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 658


  72:Inc/hall.h    ****         if (p->state < p->statePr)
 8207              		.loc 19 72 14 is_stmt 1
 8208 01b2 7B68     		ldr	r3, [r7, #4]
 8209 01b4 DB78     		ldrb	r3, [r3, #3]
 8210 01b6 DAB2     		uxtb	r2, r3
 8211              		.loc 19 72 25
 8212 01b8 7B68     		ldr	r3, [r7, #4]
 8213 01ba 1B79     		ldrb	r3, [r3, #4]
 8214 01bc DBB2     		uxtb	r3, r3
 8215              		.loc 19 72 12
 8216 01be 9A42     		cmp	r2, r3
 8217 01c0 0BD2     		bcs	.L467
  73:Inc/hall.h    ****         {
  74:Inc/hall.h    ****             p->dir = (p->state != 0) ? 1 : p->dir;
 8218              		.loc 19 74 24
 8219 01c2 7B68     		ldr	r3, [r7, #4]
 8220 01c4 DB78     		ldrb	r3, [r3, #3]
 8221 01c6 DBB2     		uxtb	r3, r3
 8222              		.loc 19 74 20
 8223 01c8 002B     		cmp	r3, #0
 8224 01ca 03D1     		bne	.L471
 8225              		.loc 19 74 20 is_stmt 0 discriminator 1
 8226 01cc 7B68     		ldr	r3, [r7, #4]
 8227 01ce 1B7B     		ldrb	r3, [r3, #12]
 8228 01d0 DAB2     		uxtb	r2, r3
 8229 01d2 00E0     		b	.L472
 8230              	.L471:
 8231              		.loc 19 74 20 discriminator 2
 8232 01d4 0122     		movs	r2, #1
 8233              	.L472:
 8234              		.loc 19 74 20 discriminator 4
 8235 01d6 7B68     		ldr	r3, [r7, #4]
 8236 01d8 1A73     		strb	r2, [r3, #12]
 8237              	.L467:
  75:Inc/hall.h    ****         }
  76:Inc/hall.h    ****     }
  77:Inc/hall.h    ****     p->stateNext = (p->dir == 0) ? p->state+1 : p->state-1;
 8238              		.loc 19 77 22 is_stmt 1
 8239 01da 7B68     		ldr	r3, [r7, #4]
 8240 01dc 1B7B     		ldrb	r3, [r3, #12]
 8241 01de DBB2     		uxtb	r3, r3
 8242              		.loc 19 77 18
 8243 01e0 002B     		cmp	r3, #0
 8244 01e2 05D1     		bne	.L473
 8245              		.loc 19 77 37 discriminator 1
 8246 01e4 7B68     		ldr	r3, [r7, #4]
 8247 01e6 DB78     		ldrb	r3, [r3, #3]
 8248 01e8 DBB2     		uxtb	r3, r3
 8249              		.loc 19 77 18 discriminator 1
 8250 01ea 0133     		adds	r3, r3, #1
 8251 01ec DBB2     		uxtb	r3, r3
 8252 01ee 04E0     		b	.L474
 8253              	.L473:
 8254              		.loc 19 77 50 discriminator 2
 8255 01f0 7B68     		ldr	r3, [r7, #4]
 8256 01f2 DB78     		ldrb	r3, [r3, #3]
 8257 01f4 DBB2     		uxtb	r3, r3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 659


 8258              		.loc 19 77 18 discriminator 2
 8259 01f6 013B     		subs	r3, r3, #1
 8260 01f8 DBB2     		uxtb	r3, r3
 8261              	.L474:
 8262              		.loc 19 77 18 is_stmt 0 discriminator 4
 8263 01fa 7A68     		ldr	r2, [r7, #4]
 8264 01fc 5371     		strb	r3, [r2, #5]
  78:Inc/hall.h    ****     p->stateNext = (p->dir == 0 && p->state == 5) ? 0 : p->stateNext;
 8265              		.loc 19 78 22 is_stmt 1 discriminator 4
 8266 01fe 7B68     		ldr	r3, [r7, #4]
 8267 0200 1B7B     		ldrb	r3, [r3, #12]
 8268 0202 DBB2     		uxtb	r3, r3
 8269              		.loc 19 78 18 discriminator 4
 8270 0204 002B     		cmp	r3, #0
 8271 0206 04D1     		bne	.L475
 8272              		.loc 19 78 37 discriminator 2
 8273 0208 7B68     		ldr	r3, [r7, #4]
 8274 020a DB78     		ldrb	r3, [r3, #3]
 8275 020c DBB2     		uxtb	r3, r3
 8276              		.loc 19 78 33 discriminator 2
 8277 020e 052B     		cmp	r3, #5
 8278 0210 03D0     		beq	.L476
 8279              	.L475:
 8280              		.loc 19 78 18 discriminator 3
 8281 0212 7B68     		ldr	r3, [r7, #4]
 8282 0214 5B79     		ldrb	r3, [r3, #5]
 8283 0216 DAB2     		uxtb	r2, r3
 8284 0218 00E0     		b	.L477
 8285              	.L476:
 8286              		.loc 19 78 18 is_stmt 0 discriminator 4
 8287 021a 0022     		movs	r2, #0
 8288              	.L477:
 8289              		.loc 19 78 18 discriminator 6
 8290 021c 7B68     		ldr	r3, [r7, #4]
 8291 021e 5A71     		strb	r2, [r3, #5]
  79:Inc/hall.h    ****     p->stateNext = (p->dir == 1 && p->state == 0) ? 5 : p->stateNext;
 8292              		.loc 19 79 22 is_stmt 1 discriminator 6
 8293 0220 7B68     		ldr	r3, [r7, #4]
 8294 0222 1B7B     		ldrb	r3, [r3, #12]
 8295 0224 DBB2     		uxtb	r3, r3
 8296              		.loc 19 79 18 discriminator 6
 8297 0226 012B     		cmp	r3, #1
 8298 0228 04D1     		bne	.L478
 8299              		.loc 19 79 37 discriminator 2
 8300 022a 7B68     		ldr	r3, [r7, #4]
 8301 022c DB78     		ldrb	r3, [r3, #3]
 8302 022e DBB2     		uxtb	r3, r3
 8303              		.loc 19 79 33 discriminator 2
 8304 0230 002B     		cmp	r3, #0
 8305 0232 03D0     		beq	.L479
 8306              	.L478:
 8307              		.loc 19 79 18 discriminator 3
 8308 0234 7B68     		ldr	r3, [r7, #4]
 8309 0236 5B79     		ldrb	r3, [r3, #5]
 8310 0238 DAB2     		uxtb	r2, r3
 8311 023a 00E0     		b	.L480
 8312              	.L479:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 660


 8313              		.loc 19 79 18 is_stmt 0 discriminator 4
 8314 023c 0522     		movs	r2, #5
 8315              	.L480:
 8316              		.loc 19 79 18 discriminator 6
 8317 023e 7B68     		ldr	r3, [r7, #4]
 8318 0240 5A71     		strb	r2, [r3, #5]
  80:Inc/hall.h    ****     float diff = fabsf(utils_angle_difference_rad(p->offsetAvg[p->state], p->offsetAvg[p->stateNext
 8319              		.loc 19 80 65 is_stmt 1 discriminator 6
 8320 0242 7B68     		ldr	r3, [r7, #4]
 8321 0244 DB78     		ldrb	r3, [r3, #3]
 8322 0246 DBB2     		uxtb	r3, r3
 8323              		.loc 19 80 24 discriminator 6
 8324 0248 7A68     		ldr	r2, [r7, #4]
 8325 024a 1833     		adds	r3, r3, #24
 8326 024c 9B00     		lsls	r3, r3, #2
 8327 024e 1344     		add	r3, r3, r2
 8328 0250 D3ED007A 		vldr.32	s15, [r3]
 8329              		.loc 19 80 89 discriminator 6
 8330 0254 7B68     		ldr	r3, [r7, #4]
 8331 0256 5B79     		ldrb	r3, [r3, #5]
 8332 0258 DBB2     		uxtb	r3, r3
 8333              		.loc 19 80 24 discriminator 6
 8334 025a 7A68     		ldr	r2, [r7, #4]
 8335 025c 1833     		adds	r3, r3, #24
 8336 025e 9B00     		lsls	r3, r3, #2
 8337 0260 1344     		add	r3, r3, r2
 8338 0262 93ED007A 		vldr.32	s14, [r3]
 8339 0266 F0EE470A 		vmov.f32	s1, s14
 8340 026a B0EE670A 		vmov.f32	s0, s15
 8341 026e FFF7FEFF 		bl	utils_angle_difference_rad
 8342 0272 F0EE407A 		vmov.f32	s15, s0
 8343              		.loc 19 80 11 discriminator 6
 8344 0276 F0EEE77A 		vabs.f32	s15, s15
 8345 027a C7ED037A 		vstr.32	s15, [r7, #12]
  81:Inc/hall.h    ****     p->delta = diff * ((float)p->isrCntr / p->time);
 8346              		.loc 19 81 32 discriminator 6
 8347 027e 7B68     		ldr	r3, [r7, #4]
 8348 0280 9B68     		ldr	r3, [r3, #8]
 8349              		.loc 19 81 24 discriminator 6
 8350 0282 07EE903A 		vmov	s15, r3	@ int
 8351 0286 F8EE676A 		vcvt.f32.u32	s13, s15
 8352              		.loc 19 81 45 discriminator 6
 8353 028a 7B68     		ldr	r3, [r7, #4]
 8354 028c D3ED087A 		vldr.32	s15, [r3, #32]
 8355              		.loc 19 81 42 discriminator 6
 8356 0290 86EEA77A 		vdiv.f32	s14, s13, s15
 8357              		.loc 19 81 21 discriminator 6
 8358 0294 D7ED037A 		vldr.32	s15, [r7, #12]
 8359 0298 67EE277A 		vmul.f32	s15, s14, s15
 8360              		.loc 19 81 14 discriminator 6
 8361 029c 7B68     		ldr	r3, [r7, #4]
 8362 029e C3ED097A 		vstr.32	s15, [r3, #36]
  82:Inc/hall.h    ****     p->delta = SAT(p->delta, diff, 0);
 8363              		.loc 19 82 16 discriminator 6
 8364 02a2 7B68     		ldr	r3, [r7, #4]
 8365 02a4 D3ED097A 		vldr.32	s15, [r3, #36]
 8366 02a8 97ED037A 		vldr.32	s14, [r7, #12]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 661


 8367 02ac B4EEE77A 		vcmpe.f32	s14, s15
 8368 02b0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8369 02b4 01D5     		bpl	.L504
 8370              		.loc 19 82 16 is_stmt 0 discriminator 1
 8371 02b6 FB68     		ldr	r3, [r7, #12]	@ float
 8372 02b8 0CE0     		b	.L483
 8373              	.L504:
 8374              		.loc 19 82 16 discriminator 2
 8375 02ba 7B68     		ldr	r3, [r7, #4]
 8376 02bc D3ED097A 		vldr.32	s15, [r3, #36]
 8377 02c0 F5EEC07A 		vcmpe.f32	s15, #0
 8378 02c4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8379 02c8 02D5     		bpl	.L505
 8380              		.loc 19 82 16 discriminator 4
 8381 02ca 4FF00003 		mov	r3, #0
 8382 02ce 01E0     		b	.L483
 8383              	.L505:
 8384              		.loc 19 82 16 discriminator 5
 8385 02d0 7B68     		ldr	r3, [r7, #4]
 8386 02d2 5B6A     		ldr	r3, [r3, #36]	@ float
 8387              	.L483:
 8388              		.loc 19 82 14 is_stmt 1 discriminator 8
 8389 02d4 7A68     		ldr	r2, [r7, #4]
 8390 02d6 5362     		str	r3, [r2, #36]	@ float
  83:Inc/hall.h    ****     p->angle = (p->dir == 0) ? p->angleRaw + p->delta : p->angleRaw - p->delta;
 8391              		.loc 19 83 18 discriminator 8
 8392 02d8 7B68     		ldr	r3, [r7, #4]
 8393 02da 1B7B     		ldrb	r3, [r3, #12]
 8394 02dc DBB2     		uxtb	r3, r3
 8395              		.loc 19 83 55 discriminator 8
 8396 02de 002B     		cmp	r3, #0
 8397 02e0 08D1     		bne	.L487
 8398              		.loc 19 83 33 discriminator 1
 8399 02e2 7B68     		ldr	r3, [r7, #4]
 8400 02e4 93ED077A 		vldr.32	s14, [r3, #28]
 8401              		.loc 19 83 47 discriminator 1
 8402 02e8 7B68     		ldr	r3, [r7, #4]
 8403 02ea D3ED097A 		vldr.32	s15, [r3, #36]
 8404              		.loc 19 83 55 discriminator 1
 8405 02ee 77EE277A 		vadd.f32	s15, s14, s15
 8406 02f2 07E0     		b	.L488
 8407              	.L487:
 8408              		.loc 19 83 58 discriminator 2
 8409 02f4 7B68     		ldr	r3, [r7, #4]
 8410 02f6 93ED077A 		vldr.32	s14, [r3, #28]
 8411              		.loc 19 83 72 discriminator 2
 8412 02fa 7B68     		ldr	r3, [r7, #4]
 8413 02fc D3ED097A 		vldr.32	s15, [r3, #36]
 8414              		.loc 19 83 55 discriminator 2
 8415 0300 77EE677A 		vsub.f32	s15, s14, s15
 8416              	.L488:
 8417              		.loc 19 83 14 discriminator 4
 8418 0304 7B68     		ldr	r3, [r7, #4]
 8419 0306 C3ED057A 		vstr.32	s15, [r3, #20]
  84:Inc/hall.h    **** 
  85:Inc/hall.h    ****     p->statePr = p->state;
 8420              		.loc 19 85 19 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 662


 8421 030a 7B68     		ldr	r3, [r7, #4]
 8422 030c DB78     		ldrb	r3, [r3, #3]
 8423 030e DAB2     		uxtb	r2, r3
 8424              		.loc 19 85 16 discriminator 4
 8425 0310 7B68     		ldr	r3, [r7, #4]
 8426 0312 1A71     		strb	r2, [r3, #4]
  86:Inc/hall.h    ****     /* Calc angle interpolation */
  87:Inc/hall.h    ****     // p->delta = M_PI3 * ((float)p->isrCntr / p->time);
  88:Inc/hall.h    ****     // p->delta = SAT(p->delta, M_PI3, 0.f);
  89:Inc/hall.h    ****     // p->angle = (p->dir == 0) ? p->angleRaw + p->delta : p->angleRaw - p->delta;
  90:Inc/hall.h    ****     /* Normalize to range -PI to PI */
  91:Inc/hall.h    ****     if (p->angle < -MF_PI)
 8427              		.loc 19 91 10 discriminator 4
 8428 0314 7B68     		ldr	r3, [r7, #4]
 8429 0316 D3ED057A 		vldr.32	s15, [r3, #20]
 8430              		.loc 19 91 8 discriminator 4
 8431 031a 9FED1E7A 		vldr.32	s14, .L508
 8432 031e F4EEC77A 		vcmpe.f32	s15, s14
 8433 0322 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8434 0326 0AD5     		bpl	.L506
  92:Inc/hall.h    ****         p->angle = p->angle + M_2PI;
 8435              		.loc 19 92 21
 8436 0328 7B68     		ldr	r3, [r7, #4]
 8437 032a D3ED057A 		vldr.32	s15, [r3, #20]
 8438              		.loc 19 92 29
 8439 032e 9FED1A7A 		vldr.32	s14, .L508+4
 8440 0332 77EE877A 		vadd.f32	s15, s15, s14
 8441              		.loc 19 92 18
 8442 0336 7B68     		ldr	r3, [r7, #4]
 8443 0338 C3ED057A 		vstr.32	s15, [r3, #20]
 8444 033c 13E0     		b	.L491
 8445              	.L506:
  93:Inc/hall.h    ****     else if (p->angle > MF_PI)
 8446              		.loc 19 93 15
 8447 033e 7B68     		ldr	r3, [r7, #4]
 8448 0340 D3ED057A 		vldr.32	s15, [r3, #20]
 8449              		.loc 19 93 13
 8450 0344 9FED157A 		vldr.32	s14, .L508+8
 8451 0348 F4EEC77A 		vcmpe.f32	s15, s14
 8452 034c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8453 0350 09DD     		ble	.L491
  94:Inc/hall.h    ****         p->angle = p->angle - M_2PI;
 8454              		.loc 19 94 21
 8455 0352 7B68     		ldr	r3, [r7, #4]
 8456 0354 D3ED057A 		vldr.32	s15, [r3, #20]
 8457              		.loc 19 94 29
 8458 0358 9FED0F7A 		vldr.32	s14, .L508+4
 8459 035c 77EEC77A 		vsub.f32	s15, s15, s14
 8460              		.loc 19 94 18
 8461 0360 7B68     		ldr	r3, [r7, #4]
 8462 0362 C3ED057A 		vstr.32	s15, [r3, #20]
 8463              	.L491:
  95:Inc/hall.h    ****     /* If speed < speedMin use raw angle(60 deg resolution) */
  96:Inc/hall.h    ****     p->angle = (fabsf(p->speedE) <= 25.f) ? p->angleRaw : p->angle;
 8464              		.loc 19 96 24
 8465 0366 7B68     		ldr	r3, [r7, #4]
 8466 0368 D3ED0B7A 		vldr.32	s15, [r3, #44]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 663


 8467              		.loc 19 96 17
 8468 036c F0EEE77A 		vabs.f32	s15, s15
 8469              		.loc 19 96 57
 8470 0370 B3EE097A 		vmov.f32	s14, #2.5e+1
 8471 0374 F4EEC77A 		vcmpe.f32	s15, s14
 8472 0378 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 8473 037c 02D8     		bhi	.L507
 8474              		.loc 19 96 57 is_stmt 0 discriminator 1
 8475 037e 7B68     		ldr	r3, [r7, #4]
 8476 0380 DB69     		ldr	r3, [r3, #28]	@ float
 8477 0382 01E0     		b	.L495
 8478              	.L507:
 8479              		.loc 19 96 57 discriminator 2
 8480 0384 7B68     		ldr	r3, [r7, #4]
 8481 0386 5B69     		ldr	r3, [r3, #20]	@ float
 8482              	.L495:
 8483              		.loc 19 96 14 is_stmt 1 discriminator 4
 8484 0388 7A68     		ldr	r2, [r7, #4]
 8485 038a 5361     		str	r3, [r2, #20]	@ float
  97:Inc/hall.h    **** }
 8486              		.loc 19 97 1 discriminator 4
 8487 038c 00BF     		nop
 8488 038e 1037     		adds	r7, r7, #16
 8489              	.LCFI316:
 8490              		.cfi_def_cfa_offset 8
 8491 0390 BD46     		mov	sp, r7
 8492              	.LCFI317:
 8493              		.cfi_def_cfa_register 13
 8494              		@ sp needed
 8495 0392 80BD     		pop	{r7, pc}
 8496              	.L509:
 8497              		.align	2
 8498              	.L508:
 8499 0394 DB0F49C0 		.word	-1068953637
 8500 0398 DB0FC940 		.word	1086918619
 8501 039c DB0F4940 		.word	1078530011
 8502              		.cfi_endproc
 8503              	.LFE1988:
 8505              		.comm	dataLog,16456,4
 8506              		.comm	adcData,32,4
 8507              		.comm	ntcPcb,28,4
 8508              		.comm	bldc1,200,4
 8509              		.global	hall
 8510              		.section	.bss.hall,"aw",%nobits
 8511              		.align	2
 8514              	hall:
 8515 0000 00000000 		.space	120
 8515      00000000 
 8515      00000000 
 8515      00000000 
 8515      00000000 
 8516              		.global	foc1
 8517              		.section	.data.foc1,"aw"
 8518              		.align	2
 8521              	foc1:
 8522 0000 00       		.byte	0
 8523 0001 00       		.byte	0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 664


 8524 0002 00       		.byte	0
 8525 0003 00       		.byte	0
 8526 0004 00       		.byte	0
 8527 0005 000000   		.space	3
 8528 0008 00000000 		.word	0
 8529 000c 00000000 		.word	0
 8530 0010 00000000 		.word	0
 8531 0014 00000000 		.word	0
 8532 0018 00000000 		.word	0
 8533 001c 00000000 		.word	0
 8534 0020 00000000 		.word	0
 8535 0024 00000000 		.word	0
 8536 0028 00000000 		.word	0
 8537 002c 00000000 		.word	0
 8538 0030 00000000 		.word	0
 8539 0034 00000000 		.word	0
 8540 0038 00000000 		.word	0
 8541 003c 00000000 		.word	0
 8542 0040 00000000 		.word	0
 8543 0044 00000000 		.word	0
 8544 0048 00000000 		.word	0
 8545 004c 00000000 		.word	0
 8546 0050 00000000 		.word	0
 8547 0054 00000000 		.word	0
 8548 0058 00000000 		.word	0
 8549 005c 00000000 		.word	0
 8550 0060 00000000 		.word	0
 8551 0064 00000000 		.word	0
 8552 0068 00000000 		.word	0
 8553 006c 00000000 		.word	0
 8554 0070 00000000 		.word	0
 8555 0074 00000000 		.word	0
 8556 0078 00000000 		.word	0
 8557 007c 00000000 		.word	0
 8558 0080 00000000 		.word	0
 8559 0084 00000000 		.word	0
 8560 0088 00000000 		.word	0
 8561 008c 00000000 		.word	0
 8562 0090 00000000 		.word	0
 8563 0094 00000000 		.word	0
 8564 0098 00000000 		.word	0
 8565 009c 00000000 		.word	0
 8566 00a0 00000000 		.word	0
 8567 00a4 00000000 		.word	0
 8568 00a8 00000000 		.word	0
 8569 00ac 00000000 		.word	0
 8570 00b0 00000000 		.word	0
 8571 00b4 00000000 		.word	0
 8572 00b8 00000000 		.word	0
 8573 00bc 00000000 		.word	0
 8574 00c0 00       		.byte	0
 8575 00c1 00       		.byte	0
 8576 00c2 00       		.byte	0
 8577 00c3 00       		.space	1
 8578 00c4 00000000 		.word	0
 8579 00c8 00000000 		.word	0
 8580 00cc 00000000 		.word	0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 665


 8581 00d0 00000000 		.word	0
 8582 00d4 00000000 		.word	0
 8583 00d8 00000000 		.word	0
 8584 00dc 00000000 		.word	0
 8585 00e0 00000000 		.word	0
 8586 00e4 00000000 		.word	0
 8587 00e8 00000000 		.word	0
 8588 00ec 00000000 		.word	0
 8589 00f0 00000000 		.word	0
 8590 00f4 00000000 		.word	0
 8591 00f8 00000000 		.word	0
 8592 00fc 00000000 		.word	0
 8593 0100 00000000 		.word	0
 8594 0104 00000000 		.word	0
 8595 0108 00000000 		.word	0
 8596 010c 00000000 		.word	0
 8597 0110 00000000 		.word	0
 8598 0114 00000000 		.space	4
 8599 0118 00000000 		.word	0
 8600 011c 00000000 		.word	0
 8601 0120 00000000 		.word	0
 8602 0124 00000000 		.word	0
 8603 0128 00000000 		.word	0
 8604 012c 00000000 		.word	0
 8605 0130 00000000 		.word	0
 8606 0134 00000000 		.word	0
 8607 0138 00000000 		.word	0
 8608 013c 00000000 		.word	0
 8609 0140 00000000 		.word	0
 8610 0144 00000000 		.word	0
 8611 0148 00000000 		.word	0
 8612 014c 00000000 		.word	0
 8613 0150 00000000 		.word	0
 8614 0154 00000000 		.word	0
 8615 0158 00000000 		.word	0
 8616 015c 00000000 		.word	0
 8617 0160 00000000 		.word	0
 8618 0164 00000000 		.word	0
 8619 0168 00000000 		.word	0
 8620 016c 00000000 		.word	0
 8621 0170 00000000 		.word	0
 8622 0174 00000000 		.word	0
 8623 0178 00000000 		.word	0
 8624 017c 00000000 		.word	0
 8625 0180 00000000 		.word	0
 8626 0184 00000000 		.word	0
 8627 0188 00000000 		.word	0
 8628 018c 00000000 		.word	0
 8629 0190 00000000 		.word	0
 8630 0194 00000000 		.word	0
 8631 0198 00000000 		.word	0
 8632 019c 00000000 		.word	0
 8633 01a0 00000000 		.word	0
 8634 01a4 00000000 		.word	0
 8635 01a8 00000000 		.word	0
 8636 01ac 00000000 		.word	0
 8637 01b0 00000000 		.word	0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 666


 8638 01b4 00000000 		.word	0
 8639 01b8 00000000 		.word	0
 8640 01bc 00000000 		.word	0
 8641 01c0 00000000 		.word	0
 8642 01c4 00000000 		.word	0
 8643 01c8 00000000 		.word	0
 8644 01cc 00000000 		.word	0
 8645 01d0 00000000 		.word	0
 8646 01d4 00000000 		.word	0
 8647 01d8 00000000 		.word	0
 8648 01dc 00000000 		.word	0
 8649 01e0 00000000 		.word	0
 8650 01e4 00000000 		.word	0
 8651 01e8 00000000 		.word	0
 8652 01ec 00000000 		.word	0
 8653 01f0 00000000 		.word	0
 8654 01f4 00000000 		.word	0
 8655 01f8 00000000 		.word	0
 8656 01fc 00000000 		.word	0
 8657 0200 00000000 		.word	0
 8658 0204 00000000 		.word	0
 8659 0208 00000000 		.word	0
 8660 020c 00000000 		.word	0
 8661 0210 00000000 		.word	0
 8662 0214 00000000 		.word	0
 8663 0218 00000000 		.word	0
 8664 021c 0000003F 		.word	1056964608
 8665 0220 00000000 		.word	0
 8666 0224 00000000 		.word	0
 8667 0228 00000000 		.word	0
 8668 022c 00000000 		.word	0
 8669 0230 00000000 		.word	0
 8670 0234 00000000 		.word	0
 8671 0238 08E53C1E 		.word	507307272
 8672 023c 00000000 		.word	0
 8673 0240 00000000 		.word	0
 8674 0244 00000000 		.word	0
 8675 0248 08E53C1E 		.word	507307272
 8676 024c 00000000 		.word	0
 8677 0250 00000000 		.word	0
 8678 0254 00000000 		.word	0
 8679 0258 08E53C1E 		.word	507307272
 8680 025c 00000000 		.word	0
 8681 0260 00000000 		.word	0
 8682 0264 00000000 		.word	0
 8683 0268 08E53C1E 		.word	507307272
 8684 026c 00000000 		.word	0
 8685 0270 00000000 		.word	0
 8686 0274 00000000 		.word	0
 8687 0278 00000000 		.word	0
 8688 027c 00000000 		.word	0
 8689 0280 00000000 		.word	0
 8690 0284 00000000 		.word	0
 8691 0288 00000000 		.word	0
 8692 028c 00000000 		.word	0
 8693 0290 00000000 		.word	0
 8694 0294 00000000 		.word	0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 667


 8695 0298 00000000 		.word	0
 8696 029c 00000000 		.word	0
 8697 02a0 00000000 		.word	0
 8698 02a4 00000000 		.word	0
 8699 02a8 00000000 		.word	0
 8700 02ac 00000000 		.word	0
 8701 02b0 00000000 		.word	0
 8702 02b4 00       		.byte	0
 8703 02b5 000000   		.space	3
 8704 02b8 00000000 		.word	0
 8705 02bc 00000000 		.word	0
 8706 02c0 00000000 		.word	0
 8707 02c4 00000000 		.word	0
 8708 02c8 00000000 		.word	0
 8709 02cc 00000000 		.word	0
 8710 02d0 00000000 		.word	0
 8711 02d4 00000000 		.word	0
 8712 02d8 00000000 		.word	0
 8713 02dc 00000000 		.word	0
 8714 02e0 00       		.byte	0
 8715 02e1 00       		.byte	0
 8716 02e2 00       		.byte	0
 8717 02e3 00       		.space	1
 8718 02e4 00000000 		.word	0
 8719 02e8 00000000 		.word	0
 8720 02ec 00000000 		.word	0
 8721 02f0 00000000 		.word	0
 8722 02f4 00000000 		.word	0
 8723 02f8 00000000 		.word	0
 8724 02fc 00000000 		.word	0
 8725 0300 00000000 		.word	0
 8726 0304 00000000 		.word	0
 8727 0308 00000000 		.word	0
 8728 030c 00000000 		.word	0
 8729 0310 00000000 		.word	0
 8730 0314 00000000 		.word	0
 8731 0318 00000000 		.word	0
 8732 031c 00       		.byte	0
 8733 031d 000000   		.space	3
 8734 0320 00000000 		.word	0
 8735 0324 00000000 		.word	0
 8736 0328 00000000 		.word	0
 8737 032c 00000000 		.word	0
 8738 0330 00000000 		.word	0
 8739 0334 00000000 		.word	0
 8740 0338 00000000 		.word	0
 8741 033c 00000000 		.word	0
 8742 0340 00       		.byte	0
 8743 0341 00       		.byte	0
 8744 0342 00       		.byte	0
 8745 0343 00       		.space	1
 8746 0344 00       		.byte	0
 8747 0345 000000   		.space	3
 8748 0348 00000000 		.word	0
 8749 034c 0000803F 		.word	1065353216
 8750 0350 00000000 		.word	0
 8751 0354 00000000 		.word	0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 668


 8752 0358 00000000 		.word	0
 8753 035c 00000000 		.word	0
 8754 0360 00000000 		.word	0
 8755 0364 00000000 		.word	0
 8756 0368 00       		.byte	0
 8757 0369 00       		.byte	0
 8758 036a 0000     		.space	2
 8759 036c 00000000 		.word	0
 8760 0370 00000000 		.word	0
 8761 0374 00000000 		.word	0
 8762 0378 08E53C1E 		.word	507307272
 8763 037c 00000000 		.word	0
 8764 0380 00000000 		.word	0
 8765 0384 00000000 		.word	0
 8766 0388 08E53C1E 		.word	507307272
 8767 038c 00000000 		.word	0
 8768 0390 00000000 		.word	0
 8769 0394 00000000 		.word	0
 8770 0398 08E53C1E 		.word	507307272
 8771 039c 00000000 		.word	0
 8772 03a0 00000000 		.word	0
 8773 03a4 00000000 		.word	0
 8774 03a8 00000000 		.word	0
 8775 03ac 00000000 		.word	0
 8776 03b0 00000000 		.word	0
 8777 03b4 00000000 		.word	0
 8778 03b8 0000FA44 		.word	1157234688
 8779 03bc 0060EA46 		.word	1189765120
 8780 03c0 00000000 		.word	0
 8781 03c4 08E53C1E 		.word	507307272
 8782 03c8 00000000 		.word	0
 8783 03cc 00000000 		.word	0
 8784 03d0 00000000 		.word	0
 8785 03d4 08E53C1E 		.word	507307272
 8786 03d8 00000000 		.word	0
 8787 03dc 00000000 		.word	0
 8788 03e0 00000000 		.word	0
 8789 03e4 08E53C1E 		.word	507307272
 8790 03e8 00000000 		.word	0
 8791 03ec 00000000 		.word	0
 8792 03f0 00000000 		.word	0
 8793 03f4 08E53C1E 		.word	507307272
 8794 03f8 00000000 		.word	0
 8795 03fc 00000000 		.word	0
 8796 0400 00000000 		.word	0
 8797 0404 08E53C1E 		.word	507307272
 8798 0408 00000000 		.word	0
 8799 040c 00000000 		.word	0
 8800 0410 00000000 		.word	0
 8801 0414 08E53C1E 		.word	507307272
 8802 0418 00000000 		.word	0
 8803 041c 00000000 		.word	0
 8804 0420 00000000 		.word	0
 8805 0424 08E53C1E 		.word	507307272
 8806 0428 00000000 		.word	0
 8807 042c 00000000 		.word	0
 8808 0430 00000000 		.word	PI_calc
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 669


 8809 0434 00000000 		.word	Svgen_calc
 8810 0438 00000000 		.word	Smopos_calc
 8811 043c 00000000 		.word	Volt_calc
 8812 0440 00000000 		.word	Prot_calc
 8813 0444 00000000 		.word	CMTN_run
 8814 0448 00000000 		.word	FluxObs_calc
 8815 044c 00000000 		.word	Pll_calc
 8816              		.comm	start_cc,4,4
 8817              		.comm	stop_cc,4,4
 8818              		.comm	execTime0,4,4
 8819              		.comm	execTime1,4,4
 8820              		.comm	cpuLoad,4,4
 8821              		.global	e
 8822              		.section	.bss.e,"aw",%nobits
 8825              	e:
 8826 0000 00       		.space	1
 8827              		.global	systemReset
 8828              		.section	.bss.systemReset,"aw",%nobits
 8831              	systemReset:
 8832 0000 00       		.space	1
 8833              		.global	ledDelay
 8834              		.section	.bss.ledDelay,"aw",%nobits
 8835              		.align	2
 8838              	ledDelay:
 8839 0000 00000000 		.space	4
 8840              		.comm	pwmInputPeriod,4,4
 8841              		.comm	pwmInputValue,4,4
 8842              		.section	.text.main,"ax",%progbits
 8843              		.align	1
 8844              		.global	main
 8845              		.syntax unified
 8846              		.thumb
 8847              		.thumb_func
 8848              		.fpu fpv4-sp-d16
 8850              	main:
 8851              	.LFB1990:
 8852              		.file 20 "Src/main.c"
   1:Src/main.c    **** /**
   2:Src/main.c    ****  * BLDC FOC
   3:Src/main.c    ****  *   Operation modes:
   4:Src/main.c    ****  * 1. DQ-axis current control
   5:Src/main.c    ****  * 2. Speed control
   6:Src/main.c    ****  * 3. Sensorless operation, sensored (Hall sensors signals extrapolation)
   7:Src/main.c    ****  * 4. Motor parameter identification (Rs,Ld,Lq, Hall sensors table)
   8:Src/main.c    ****  * 5. Open-loop modes (V/Hz, I/Hz)
   9:Src/main.c    ****  * 6. Sensorless 6-step bldc mode (zc + bemf integration)
  10:Src/main.c    ****  * 7. Simulation internal motor model
  11:Src/main.c    ****  * */
  12:Src/main.c    **** 
  13:Src/main.c    **** /**
  14:Src/main.c    ****  * TODO:
  15:Src/main.c    ****  * 1. Add CAN
  16:Src/main.c    ****  * 2. Save identified parameters to flash and restore after restart (TESTED: OK)
  17:Src/main.c    ****  * 3. Add PLL speed estimation (TESTED: OK)
  18:Src/main.c    ****  * 4. Add UART datalogger
  19:Src/main.c    ****  * 5. Blocking UVLO when DC-Link precharge not done
  20:Src/main.c    ****  * 6. add flux leakage estimation (need for observers and feedForward)
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 670


  21:Src/main.c    ****  * 
  22:Src/main.c    ****  * */
  23:Src/main.c    **** 
  24:Src/main.c    **** #include "main.h"
  25:Src/main.c    **** #include "adc.h"
  26:Src/main.c    **** #include "hrtim.h"
  27:Src/main.c    **** #include "lptim.h"
  28:Src/main.c    **** #include "tim.h"
  29:Src/main.c    **** #include "usart.h"
  30:Src/main.c    **** #include "gpio.h"
  31:Src/main.c    **** #include "sys.h"
  32:Src/main.c    **** 
  33:Src/main.c    **** void CoreInit(void);
  34:Src/main.c    **** void CoreStart(void);
  35:Src/main.c    **** void SystemClock_Config(void);
  36:Src/main.c    **** 
  37:Src/main.c    **** dataLogVars_t dataLog;       /* DataLogger struct */
  38:Src/main.c    **** adcData_t adcData;           /* ADC data struct */
  39:Src/main.c    **** ntc_t ntcPcb;                /* NTC temp sensing struct*/
  40:Src/main.c    **** modelBLDC_t bldc1;           /* BLDC motor mathematical model */
  41:Src/main.c    **** hall_t hall = HALL_DEFAULTS; /* Hall sensors module */
  42:Src/main.c    **** foc_t foc1 = FOC_DEFAULTS;   /* Field-oriented control algorithms */
  43:Src/main.c    **** 
  44:Src/main.c    **** volatile uint32_t start_cc;       /* Var. Data Watchpoint and Trace Unit */
  45:Src/main.c    **** volatile uint32_t stop_cc;        /* Var. Data Watchpoint and Trace Unit */
  46:Src/main.c    **** volatile uint32_t execTime0;      /* Var. Data Watchpoint and Trace Unit */
  47:Src/main.c    **** volatile uint32_t execTime1;      /* Var. Data Watchpoint and Trace Unit */
  48:Src/main.c    **** volatile float cpuLoad;           /* Processor load, % */
  49:Src/main.c    **** volatile uint8_t e = 0;           /* First enter flag */
  50:Src/main.c    **** volatile uint8_t systemReset = 0; /* MCU reset request */
  51:Src/main.c    **** volatile float ledDelay = 0;      /* Delay betwen toggle led, s */
  52:Src/main.c    **** 
  53:Src/main.c    **** volatile uint32_t pwmInputPeriod; /* Period of PWM-input signal */
  54:Src/main.c    **** volatile uint32_t pwmInputValue;  /* Duty of PWM-input signal */
  55:Src/main.c    **** 
  56:Src/main.c    **** int main(void)
  57:Src/main.c    **** {
 8853              		.loc 20 57 1
 8854              		.cfi_startproc
 8855              		@ args = 0, pretend = 0, frame = 0
 8856              		@ frame_needed = 1, uses_anonymous_args = 0
 8857 0000 80B5     		push	{r7, lr}
 8858              	.LCFI318:
 8859              		.cfi_def_cfa_offset 8
 8860              		.cfi_offset 7, -8
 8861              		.cfi_offset 14, -4
 8862 0002 00AF     		add	r7, sp, #0
 8863              	.LCFI319:
 8864              		.cfi_def_cfa_register 7
  58:Src/main.c    ****   /* Configure the system clock, flash, interrupts and periph */
  59:Src/main.c    ****   CoreInit();
 8865              		.loc 20 59 3
 8866 0004 FFF7FEFF 		bl	CoreInit
  60:Src/main.c    ****   /* Init BLDC model */
  61:Src/main.c    ****   ModelBLDC_Init(&bldc1);
 8867              		.loc 20 61 3
 8868 0008 3C48     		ldr	r0, .L514
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 671


 8869 000a FFF7FEFF 		bl	ModelBLDC_Init
  62:Src/main.c    ****   /* set FOC parameters */
  63:Src/main.c    ****   foc1.config.mode = FOC;                  // FOC or BLDC(6-step)
 8870              		.loc 20 63 20
 8871 000e 3C4B     		ldr	r3, .L514+4
 8872 0010 0122     		movs	r2, #1
 8873 0012 83F8E022 		strb	r2, [r3, #736]
  64:Src/main.c    ****   foc1.config.sim = false;                 // 0 - real motor, 1 - motor model
 8874              		.loc 20 64 19
 8875 0016 3A4B     		ldr	r3, .L514+4
 8876 0018 0022     		movs	r2, #0
 8877 001a 83F8E122 		strb	r2, [r3, #737]
  65:Src/main.c    ****   foc1.config.pwmFreq = 32000.f;           // set PWM and main(current) loop frequency
 8878              		.loc 20 65 23
 8879 001e 384B     		ldr	r3, .L514+4
 8880 0020 384A     		ldr	r2, .L514+8
 8881 0022 C3F8F022 		str	r2, [r3, #752]	@ float
  66:Src/main.c    ****   foc1.config.adcFullScaleCurrent = 50.f;  // set current wich means 4095 ADC value: 1.65 / 0.002 /
 8882              		.loc 20 66 35
 8883 0026 364B     		ldr	r3, .L514+4
 8884 0028 374A     		ldr	r2, .L514+12
 8885 002a C3F8F822 		str	r2, [r3, #760]	@ float
  67:Src/main.c    ****   foc1.config.adcFullScaleVoltage = 69.3f; // set voltage wich means 4095 ADC value: 3.3 * 21 = 69.
 8886              		.loc 20 67 35
 8887 002e 344B     		ldr	r3, .L514+4
 8888 0030 364A     		ldr	r2, .L514+16
 8889 0032 C3F8FC22 		str	r2, [r3, #764]	@ float
  68:Src/main.c    ****   foc1.config.deadTime = 180.0f;           // set deadTime, nS
 8890              		.loc 20 68 24
 8891 0036 324B     		ldr	r3, .L514+4
 8892 0038 354A     		ldr	r2, .L514+20
 8893 003a C3F80023 		str	r2, [r3, #768]	@ float
  69:Src/main.c    ****   foc1.config.Rds_on = 0.0019f;            // set MOSFET Rds(on), Ohm (used for motor parameters id
 8894              		.loc 20 69 22
 8895 003e 304B     		ldr	r3, .L514+4
 8896 0040 344A     		ldr	r2, .L514+24
 8897 0042 C3F80423 		str	r2, [r3, #772]	@ float
  70:Src/main.c    ****   foc1.config.pp = 4.f;                    // set motor pole pairs
 8898              		.loc 20 70 18
 8899 0046 2E4B     		ldr	r3, .L514+4
 8900 0048 4FF08142 		mov	r2, #1082130432
 8901 004c C3F81823 		str	r2, [r3, #792]	@ float
  71:Src/main.c    ****   foc1.config.Rs = 1.54f;                  // set motor phase resistance. Can be measured
 8902              		.loc 20 71 18
 8903 0050 2B4B     		ldr	r3, .L514+4
 8904 0052 314A     		ldr	r2, .L514+28
 8905 0054 C3F80823 		str	r2, [r3, #776]	@ float
  72:Src/main.c    ****   foc1.config.Ld = 0.002f;                 // set motor D-axis inductance. Can be measured
 8906              		.loc 20 72 18
 8907 0058 294B     		ldr	r3, .L514+4
 8908 005a 304A     		ldr	r2, .L514+32
 8909 005c C3F80C23 		str	r2, [r3, #780]	@ float
  73:Src/main.c    ****   foc1.config.Lq = foc1.config.Ld;         // set motor Q-axis inductance. Can be measured
 8910              		.loc 20 73 31
 8911 0060 274B     		ldr	r3, .L514+4
 8912 0062 D3F80C33 		ldr	r3, [r3, #780]	@ float
 8913              		.loc 20 73 18
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 672


 8914 0066 264A     		ldr	r2, .L514+4
 8915 0068 C2F81033 		str	r3, [r2, #784]	@ float
  74:Src/main.c    ****   foc1.config.Kv = 270.f;                  // set motor Kv
 8916              		.loc 20 74 18
 8917 006c 244B     		ldr	r3, .L514+4
 8918 006e 2C4A     		ldr	r2, .L514+36
 8919 0070 C3F81423 		str	r2, [r3, #788]	@ float
  75:Src/main.c    ****   foc1.config.axisDecEn = true;            // 1 - enable feedForward compensation (dq axis decoupli
 8920              		.loc 20 75 25
 8921 0074 224B     		ldr	r3, .L514+4
 8922 0076 0122     		movs	r2, #1
 8923 0078 83F8E222 		strb	r2, [r3, #738]
  76:Src/main.c    ****   foc1.prot.enable = true;                 // 1 - enable protection, 0 - disable
 8924              		.loc 20 76 20
 8925 007c 204B     		ldr	r3, .L514+4
 8926 007e 0122     		movs	r2, #1
 8927 0080 83F84223 		strb	r2, [r3, #834]
  77:Src/main.c    ****   foc1.prot.ocpThld = 40.0f;               // set Over Current Protection threshold (peak p-p)
 8928              		.loc 20 77 21
 8929 0084 1E4B     		ldr	r3, .L514+4
 8930 0086 274A     		ldr	r2, .L514+40
 8931 0088 C3F82023 		str	r2, [r3, #800]	@ float
  78:Src/main.c    ****   foc1.prot.ovpThld = 65.0f;               // set Over Voltage Protection threshold (DC-link)
 8932              		.loc 20 78 21
 8933 008c 1C4B     		ldr	r3, .L514+4
 8934 008e 264A     		ldr	r2, .L514+44
 8935 0090 C3F82423 		str	r2, [r3, #804]	@ float
  79:Src/main.c    ****   foc1.prot.uvloThld = 9.99f;              // set Under Voltage LockOut threshold (DC-link)
 8936              		.loc 20 79 22
 8937 0094 1A4B     		ldr	r3, .L514+4
 8938 0096 254A     		ldr	r2, .L514+48
 8939 0098 C3F82823 		str	r2, [r3, #808]	@ float
  80:Src/main.c    ****   foc1.prot.pcbTempThld = 90.f;            // set PCB temperature threshold
 8940              		.loc 20 80 25
 8941 009c 184B     		ldr	r3, .L514+4
 8942 009e 244A     		ldr	r2, .L514+52
 8943 00a0 C3F82C23 		str	r2, [r3, #812]	@ float
  81:Src/main.c    ****   /* Initialize PCB temperature sensing module */
  82:Src/main.c    ****   ntcPcb.r_balance = 10000.f; // balance resistor value
 8944              		.loc 20 82 20
 8945 00a4 234B     		ldr	r3, .L514+56
 8946 00a6 244A     		ldr	r2, .L514+60
 8947 00a8 1A60     		str	r2, [r3]	@ float
  83:Src/main.c    ****   ntcPcb.r_ntc_0 = 4700.f;    // NTC base resistance
 8948              		.loc 20 83 18
 8949 00aa 224B     		ldr	r3, .L514+56
 8950 00ac 234A     		ldr	r2, .L514+64
 8951 00ae 5A60     		str	r2, [r3, #4]	@ float
  84:Src/main.c    ****   ntcPcb.ta_0 = 25.f;         // NTC base temperature
 8952              		.loc 20 84 15
 8953 00b0 204B     		ldr	r3, .L514+56
 8954 00b2 234A     		ldr	r2, .L514+68
 8955 00b4 9A60     		str	r2, [r3, #8]	@ float
  85:Src/main.c    ****   ntcPcb.betta = 3950.f;      // NTC beta coefficient
 8956              		.loc 20 85 16
 8957 00b6 1F4B     		ldr	r3, .L514+56
 8958 00b8 224A     		ldr	r2, .L514+72
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 673


 8959 00ba DA60     		str	r2, [r3, #12]	@ float
  86:Src/main.c    ****   /* Load parameters from flash */
  87:Src/main.c    ****   FLASH_LoadConfig(&foc1, &hall);
 8960              		.loc 20 87 3
 8961 00bc 2249     		ldr	r1, .L514+76
 8962 00be 1048     		ldr	r0, .L514+4
 8963 00c0 FFF7FEFF 		bl	FLASH_LoadConfig
  88:Src/main.c    ****   /* Init FOC */
  89:Src/main.c    ****   Foc_Init(&foc1);
 8964              		.loc 20 89 3
 8965 00c4 0E48     		ldr	r0, .L514+4
 8966 00c6 FFF7FEFF 		bl	Foc_Init
  90:Src/main.c    ****   /* Start hardware */
  91:Src/main.c    ****   CoreStart();
 8967              		.loc 20 91 3
 8968 00ca FFF7FEFF 		bl	CoreStart
 8969              	.L513:
  92:Src/main.c    **** 
  93:Src/main.c    ****   while (1)
  94:Src/main.c    ****   {
  95:Src/main.c    ****     /* Check CPU reset request */
  96:Src/main.c    ****     if (systemReset != 0)
 8970              		.loc 20 96 21
 8971 00ce 1F4B     		ldr	r3, .L514+80
 8972 00d0 1B78     		ldrb	r3, [r3]
 8973 00d2 DBB2     		uxtb	r3, r3
 8974              		.loc 20 96 8
 8975 00d4 002B     		cmp	r3, #0
 8976 00d6 01D0     		beq	.L511
  97:Src/main.c    ****       NVIC_SystemReset();
 8977              		.loc 20 97 7
 8978 00d8 FFF7FEFF 		bl	__NVIC_SystemReset
 8979              	.L511:
  98:Src/main.c    ****     /* Check motor parameters identification complete */
  99:Src/main.c    ****     if (foc1.paramIdState == Cmplt && hall.offsetState == 2)
 8980              		.loc 20 99 13
 8981 00dc 084B     		ldr	r3, .L514+4
 8982 00de 9B78     		ldrb	r3, [r3, #2]
 8983 00e0 DBB2     		uxtb	r3, r3
 8984              		.loc 20 99 8
 8985 00e2 042B     		cmp	r3, #4
 8986 00e4 F3D1     		bne	.L513
 8987              		.loc 20 99 43 discriminator 1
 8988 00e6 184B     		ldr	r3, .L514+76
 8989 00e8 5B7B     		ldrb	r3, [r3, #13]
 8990 00ea DBB2     		uxtb	r3, r3
 8991              		.loc 20 99 36 discriminator 1
 8992 00ec 022B     		cmp	r3, #2
 8993 00ee EED1     		bne	.L513
 100:Src/main.c    ****     {
 101:Src/main.c    ****       /* Save parameters into flash after identification */
 102:Src/main.c    ****       FLASH_UpdateConfig(&foc1, &hall);
 8994              		.loc 20 102 7
 8995 00f0 1549     		ldr	r1, .L514+76
 8996 00f2 0348     		ldr	r0, .L514+4
 8997 00f4 FFF7FEFF 		bl	FLASH_UpdateConfig
 103:Src/main.c    ****       NVIC_SystemReset();
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 674


 8998              		.loc 20 103 7
 8999 00f8 FFF7FEFF 		bl	__NVIC_SystemReset
 9000              	.L515:
 9001              		.align	2
 9002              	.L514:
 9003 00fc 00000000 		.word	bldc1
 9004 0100 00000000 		.word	foc1
 9005 0104 0000FA46 		.word	1190789120
 9006 0108 00004842 		.word	1112014848
 9007 010c 9A998A42 		.word	1116379546
 9008 0110 00003443 		.word	1127481344
 9009 0114 6C09F93A 		.word	989399404
 9010 0118 B81EC53F 		.word	1069883064
 9011 011c 6F12033B 		.word	990057071
 9012 0120 00008743 		.word	1132920832
 9013 0124 00002042 		.word	1109393408
 9014 0128 00008242 		.word	1115815936
 9015 012c 0AD71F41 		.word	1092605706
 9016 0130 0000B442 		.word	1119092736
 9017 0134 00000000 		.word	ntcPcb
 9018 0138 00401C46 		.word	1176256512
 9019 013c 00E09245 		.word	1167253504
 9020 0140 0000C841 		.word	1103626240
 9021 0144 00E07645 		.word	1165418496
 9022 0148 00000000 		.word	hall
 9023 014c 00000000 		.word	systemReset
 9024              		.cfi_endproc
 9025              	.LFE1990:
 9027              		.section	.text.CoreInit,"ax",%progbits
 9028              		.align	1
 9029              		.global	CoreInit
 9030              		.syntax unified
 9031              		.thumb
 9032              		.thumb_func
 9033              		.fpu fpv4-sp-d16
 9035              	CoreInit:
 9036              	.LFB1991:
 104:Src/main.c    ****     }
 105:Src/main.c    ****   }
 106:Src/main.c    **** }
 107:Src/main.c    **** 
 108:Src/main.c    **** void CoreInit(void)
 109:Src/main.c    **** {
 9037              		.loc 20 109 1
 9038              		.cfi_startproc
 9039              		@ args = 0, pretend = 0, frame = 0
 9040              		@ frame_needed = 1, uses_anonymous_args = 0
 9041 0000 80B5     		push	{r7, lr}
 9042              	.LCFI320:
 9043              		.cfi_def_cfa_offset 8
 9044              		.cfi_offset 7, -8
 9045              		.cfi_offset 14, -4
 9046 0002 00AF     		add	r7, sp, #0
 9047              	.LCFI321:
 9048              		.cfi_def_cfa_register 7
 110:Src/main.c    ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 111:Src/main.c    ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 675


 9049              		.loc 20 111 3
 9050 0004 0120     		movs	r0, #1
 9051 0006 FFF7FEFF 		bl	LL_APB2_GRP1_EnableClock
 112:Src/main.c    ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 9052              		.loc 20 112 3
 9053 000a 4FF08050 		mov	r0, #268435456
 9054 000e FFF7FEFF 		bl	LL_APB1_GRP1_EnableClock
 113:Src/main.c    **** 
 114:Src/main.c    ****   NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 9055              		.loc 20 114 3
 9056 0012 0320     		movs	r0, #3
 9057 0014 FFF7FEFF 		bl	__NVIC_SetPriorityGrouping
 115:Src/main.c    ****   /* System interrupt init*/
 116:Src/main.c    **** 
 117:Src/main.c    ****   /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
 118:Src/main.c    ****   */
 119:Src/main.c    ****   LL_PWR_DisableDeadBatteryPD();
 9058              		.loc 20 119 3
 9059 0018 FFF7FEFF 		bl	LL_PWR_DisableDeadBatteryPD
 120:Src/main.c    **** 
 121:Src/main.c    ****   /* config clock */
 122:Src/main.c    ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_8);
 9060              		.loc 20 122 3
 9061 001c 0820     		movs	r0, #8
 9062 001e FFF7FEFF 		bl	LL_FLASH_SetLatency
 123:Src/main.c    ****   LL_PWR_EnableRange1BoostMode();
 9063              		.loc 20 123 3
 9064 0022 FFF7FEFF 		bl	LL_PWR_EnableRange1BoostMode
 124:Src/main.c    ****   LL_RCC_HSE_Enable();
 9065              		.loc 20 124 3
 9066 0026 FFF7FEFF 		bl	LL_RCC_HSE_Enable
 125:Src/main.c    **** 
 126:Src/main.c    ****   /* Wait till HSE is ready */
 127:Src/main.c    ****   while (LL_RCC_HSE_IsReady() != 1)
 9067              		.loc 20 127 9
 9068 002a 00BF     		nop
 9069              	.L517:
 9070              		.loc 20 127 10 discriminator 1
 9071 002c FFF7FEFF 		bl	LL_RCC_HSE_IsReady
 9072 0030 0346     		mov	r3, r0
 9073              		.loc 20 127 9 discriminator 1
 9074 0032 012B     		cmp	r3, #1
 9075 0034 FAD1     		bne	.L517
 128:Src/main.c    ****   {
 129:Src/main.c    ****   }
 130:Src/main.c    ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_2, 68, LL_RCC_PLLR_DIV_2);
 9076              		.loc 20 130 3
 9077 0036 0023     		movs	r3, #0
 9078 0038 4422     		movs	r2, #68
 9079 003a 1021     		movs	r1, #16
 9080 003c 0320     		movs	r0, #3
 9081 003e FFF7FEFF 		bl	LL_RCC_PLL_ConfigDomain_SYS
 131:Src/main.c    ****   LL_RCC_PLL_ConfigDomain_ADC(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_2, 68, LL_RCC_PLLP_DIV_3);
 9082              		.loc 20 131 3
 9083 0042 4FF0C053 		mov	r3, #402653184
 9084 0046 4422     		movs	r2, #68
 9085 0048 1021     		movs	r1, #16
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 676


 9086 004a 0320     		movs	r0, #3
 9087 004c FFF7FEFF 		bl	LL_RCC_PLL_ConfigDomain_ADC
 132:Src/main.c    ****   LL_RCC_PLL_EnableDomain_SYS();
 9088              		.loc 20 132 3
 9089 0050 FFF7FEFF 		bl	LL_RCC_PLL_EnableDomain_SYS
 133:Src/main.c    ****   LL_RCC_PLL_EnableDomain_ADC();
 9090              		.loc 20 133 3
 9091 0054 FFF7FEFF 		bl	LL_RCC_PLL_EnableDomain_ADC
 134:Src/main.c    ****   LL_RCC_PLL_Enable();
 9092              		.loc 20 134 3
 9093 0058 FFF7FEFF 		bl	LL_RCC_PLL_Enable
 135:Src/main.c    ****   /* Wait till PLL is ready */
 136:Src/main.c    ****   while (LL_RCC_PLL_IsReady() != 1)
 9094              		.loc 20 136 9
 9095 005c 00BF     		nop
 9096              	.L518:
 9097              		.loc 20 136 10 discriminator 1
 9098 005e FFF7FEFF 		bl	LL_RCC_PLL_IsReady
 9099 0062 0346     		mov	r3, r0
 9100              		.loc 20 136 9 discriminator 1
 9101 0064 012B     		cmp	r3, #1
 9102 0066 FAD1     		bne	.L518
 137:Src/main.c    ****   {
 138:Src/main.c    ****   }
 139:Src/main.c    ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 9103              		.loc 20 139 3
 9104 0068 0320     		movs	r0, #3
 9105 006a FFF7FEFF 		bl	LL_RCC_SetSysClkSource
 140:Src/main.c    ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 9106              		.loc 20 140 3
 9107 006e 8020     		movs	r0, #128
 9108 0070 FFF7FEFF 		bl	LL_RCC_SetAHBPrescaler
 141:Src/main.c    ****   /* Wait till System clock is ready */
 142:Src/main.c    ****   while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 9109              		.loc 20 142 9
 9110 0074 00BF     		nop
 9111              	.L519:
 9112              		.loc 20 142 10 discriminator 1
 9113 0076 FFF7FEFF 		bl	LL_RCC_GetSysClkSource
 9114 007a 0346     		mov	r3, r0
 9115              		.loc 20 142 9 discriminator 1
 9116 007c 0C2B     		cmp	r3, #12
 9117 007e FAD1     		bne	.L519
 143:Src/main.c    ****   {
 144:Src/main.c    ****   }
 145:Src/main.c    ****   /* Insure 1s transition state at intermediate medium speed clock based on DWT */
 146:Src/main.c    ****   CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 9118              		.loc 20 146 20
 9119 0080 194B     		ldr	r3, .L521
 9120 0082 DB68     		ldr	r3, [r3, #12]
 9121 0084 184A     		ldr	r2, .L521
 9122 0086 43F08073 		orr	r3, r3, #16777216
 9123 008a D360     		str	r3, [r2, #12]
 147:Src/main.c    ****   DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 9124              		.loc 20 147 13
 9125 008c 174B     		ldr	r3, .L521+4
 9126 008e 1B68     		ldr	r3, [r3]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 677


 9127 0090 164A     		ldr	r2, .L521+4
 9128 0092 43F00103 		orr	r3, r3, #1
 9129 0096 1360     		str	r3, [r2]
 148:Src/main.c    ****   DWT->CYCCNT = 0;
 9130              		.loc 20 148 6
 9131 0098 144B     		ldr	r3, .L521+4
 9132              		.loc 20 148 15
 9133 009a 0022     		movs	r2, #0
 9134 009c 5A60     		str	r2, [r3, #4]
 149:Src/main.c    ****   while (DWT->CYCCNT < 100)
 9135              		.loc 20 149 9
 9136 009e 00BF     		nop
 9137              	.L520:
 9138              		.loc 20 149 13 discriminator 1
 9139 00a0 124B     		ldr	r3, .L521+4
 9140 00a2 5B68     		ldr	r3, [r3, #4]
 9141              		.loc 20 149 9 discriminator 1
 9142 00a4 632B     		cmp	r3, #99
 9143 00a6 FBD9     		bls	.L520
 150:Src/main.c    ****     ;
 151:Src/main.c    ****   /* Set AHB prescaler*/
 152:Src/main.c    ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 9144              		.loc 20 152 3
 9145 00a8 0020     		movs	r0, #0
 9146 00aa FFF7FEFF 		bl	LL_RCC_SetAHBPrescaler
 153:Src/main.c    ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 9147              		.loc 20 153 3
 9148 00ae 0020     		movs	r0, #0
 9149 00b0 FFF7FEFF 		bl	LL_RCC_SetAPB1Prescaler
 154:Src/main.c    ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 9150              		.loc 20 154 3
 9151 00b4 0020     		movs	r0, #0
 9152 00b6 FFF7FEFF 		bl	LL_RCC_SetAPB2Prescaler
 155:Src/main.c    **** 
 156:Src/main.c    ****   LL_Init1msTick(170000000);
 9153              		.loc 20 156 3
 9154 00ba 0D48     		ldr	r0, .L521+8
 9155 00bc FFF7FEFF 		bl	LL_Init1msTick
 157:Src/main.c    **** 
 158:Src/main.c    ****   LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 9156              		.loc 20 158 3
 9157 00c0 0420     		movs	r0, #4
 9158 00c2 FFF7FEFF 		bl	LL_SYSTICK_SetClkSource
 159:Src/main.c    ****   LL_SetSystemCoreClock(170000000);
 9159              		.loc 20 159 3
 9160 00c6 0A48     		ldr	r0, .L521+8
 9161 00c8 FFF7FEFF 		bl	LL_SetSystemCoreClock
 160:Src/main.c    ****   LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_SYSCLK);
 9162              		.loc 20 160 3
 9163 00cc 0948     		ldr	r0, .L521+12
 9164 00ce FFF7FEFF 		bl	LL_RCC_SetUSARTClockSource
 161:Src/main.c    ****   LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE_PCLK1);
 9165              		.loc 20 161 3
 9166 00d2 0020     		movs	r0, #0
 9167 00d4 FFF7FEFF 		bl	LL_RCC_SetLPTIMClockSource
 162:Src/main.c    ****   LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_PLL);
 9168              		.loc 20 162 3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 678


 9169 00d8 0748     		ldr	r0, .L521+16
 9170 00da FFF7FEFF 		bl	LL_RCC_SetADCClockSource
 163:Src/main.c    ****   LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_PLL);
 9171              		.loc 20 163 3
 9172 00de 0748     		ldr	r0, .L521+20
 9173 00e0 FFF7FEFF 		bl	LL_RCC_SetADCClockSource
 164:Src/main.c    **** }
 9174              		.loc 20 164 1
 9175 00e4 00BF     		nop
 9176 00e6 80BD     		pop	{r7, pc}
 9177              	.L522:
 9178              		.align	2
 9179              	.L521:
 9180 00e8 F0ED00E0 		.word	-536810000
 9181 00ec 001000E0 		.word	-536866816
 9182 00f0 80FE210A 		.word	170000000
 9183 00f4 04000C00 		.word	786436
 9184 00f8 01001C00 		.word	1835009
 9185 00fc 01001E00 		.word	1966081
 9186              		.cfi_endproc
 9187              	.LFE1991:
 9189              		.section	.text.CoreStart,"ax",%progbits
 9190              		.align	1
 9191              		.global	CoreStart
 9192              		.syntax unified
 9193              		.thumb
 9194              		.thumb_func
 9195              		.fpu fpv4-sp-d16
 9197              	CoreStart:
 9198              	.LFB1992:
 165:Src/main.c    **** 
 166:Src/main.c    **** void CoreStart(void)
 167:Src/main.c    **** {
 9199              		.loc 20 167 1
 9200              		.cfi_startproc
 9201              		@ args = 0, pretend = 0, frame = 0
 9202              		@ frame_needed = 1, uses_anonymous_args = 0
 9203 0000 80B5     		push	{r7, lr}
 9204              	.LCFI322:
 9205              		.cfi_def_cfa_offset 8
 9206              		.cfi_offset 7, -8
 9207              		.cfi_offset 14, -4
 9208 0002 00AF     		add	r7, sp, #0
 9209              	.LCFI323:
 9210              		.cfi_def_cfa_register 7
 168:Src/main.c    ****   /* Initialize all configured peripherals */
 169:Src/main.c    ****   if (foc1.config.mode == FOC)
 9211              		.loc 20 169 18
 9212 0004 1D4B     		ldr	r3, .L527
 9213 0006 93F8E032 		ldrb	r3, [r3, #736]
 9214 000a DBB2     		uxtb	r3, r3
 9215              		.loc 20 169 6
 9216 000c 012B     		cmp	r3, #1
 9217 000e 17D1     		bne	.L524
 170:Src/main.c    ****   {
 171:Src/main.c    ****     MX_GPIO_Init();
 9218              		.loc 20 171 5
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 679


 9219 0010 FFF7FEFF 		bl	MX_GPIO_Init
 172:Src/main.c    ****     MX_ADC1_Init();
 9220              		.loc 20 172 5
 9221 0014 FFF7FEFF 		bl	MX_ADC1_Init
 173:Src/main.c    ****     MX_ADC2_Init();
 9222              		.loc 20 173 5
 9223 0018 FFF7FEFF 		bl	MX_ADC2_Init
 174:Src/main.c    ****     MX_ADC3_Init();
 9224              		.loc 20 174 5
 9225 001c FFF7FEFF 		bl	MX_ADC3_Init
 175:Src/main.c    ****     MX_HRTIM1_Init();
 9226              		.loc 20 175 5
 9227 0020 FFF7FEFF 		bl	MX_HRTIM1_Init
 176:Src/main.c    ****     MX_USART2_UART_Init();
 9228              		.loc 20 176 5
 9229 0024 FFF7FEFF 		bl	MX_USART2_UART_Init
 177:Src/main.c    ****     MX_TIM7_Init();
 9230              		.loc 20 177 5
 9231 0028 FFF7FEFF 		bl	MX_TIM7_Init
 178:Src/main.c    ****     MX_TIM2_Init();
 9232              		.loc 20 178 5
 9233 002c FFF7FEFF 		bl	MX_TIM2_Init
 179:Src/main.c    ****     hrtim_start();
 9234              		.loc 20 179 5
 9235 0030 FFF7FEFF 		bl	hrtim_start
 180:Src/main.c    ****     tim2_start();
 9236              		.loc 20 180 5
 9237 0034 FFF7FEFF 		bl	tim2_start
 181:Src/main.c    ****     tim7_start();
 9238              		.loc 20 181 5
 9239 0038 FFF7FEFF 		bl	tim7_start
 182:Src/main.c    ****     adc_start();
 9240              		.loc 20 182 5
 9241 003c FFF7FEFF 		bl	adc_start
 9242              	.L524:
 183:Src/main.c    ****   }
 184:Src/main.c    ****   if (foc1.config.mode == BLDC)
 9243              		.loc 20 184 18
 9244 0040 0E4B     		ldr	r3, .L527
 9245 0042 93F8E032 		ldrb	r3, [r3, #736]
 9246 0046 DBB2     		uxtb	r3, r3
 9247              		.loc 20 184 6
 9248 0048 002B     		cmp	r3, #0
 9249 004a 15D1     		bne	.L526
 185:Src/main.c    ****   {
 186:Src/main.c    ****     MX_GPIO_Init();
 9250              		.loc 20 186 5
 9251 004c FFF7FEFF 		bl	MX_GPIO_Init
 187:Src/main.c    ****     ADC1_Init_BLDC();
 9252              		.loc 20 187 5
 9253 0050 FFF7FEFF 		bl	ADC1_Init_BLDC
 188:Src/main.c    ****     ADC2_Init_BLDC();
 9254              		.loc 20 188 5
 9255 0054 FFF7FEFF 		bl	ADC2_Init_BLDC
 189:Src/main.c    ****     MX_HRTIM1_Init_BLDC();
 9256              		.loc 20 189 5
 9257 0058 FFF7FEFF 		bl	MX_HRTIM1_Init_BLDC
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 680


 190:Src/main.c    ****     MX_USART2_UART_Init();
 9258              		.loc 20 190 5
 9259 005c FFF7FEFF 		bl	MX_USART2_UART_Init
 191:Src/main.c    ****     MX_TIM7_Init();
 9260              		.loc 20 191 5
 9261 0060 FFF7FEFF 		bl	MX_TIM7_Init
 192:Src/main.c    ****     MX_TIM2_Init();
 9262              		.loc 20 192 5
 9263 0064 FFF7FEFF 		bl	MX_TIM2_Init
 193:Src/main.c    ****     hrtim_start();
 9264              		.loc 20 193 5
 9265 0068 FFF7FEFF 		bl	hrtim_start
 194:Src/main.c    ****     tim2_start();
 9266              		.loc 20 194 5
 9267 006c FFF7FEFF 		bl	tim2_start
 195:Src/main.c    ****     tim7_start();
 9268              		.loc 20 195 5
 9269 0070 FFF7FEFF 		bl	tim7_start
 196:Src/main.c    ****     adc_start_bldc();
 9270              		.loc 20 196 5
 9271 0074 FFF7FEFF 		bl	adc_start_bldc
 9272              	.L526:
 197:Src/main.c    ****   }
 198:Src/main.c    **** }
 9273              		.loc 20 198 1
 9274 0078 00BF     		nop
 9275 007a 80BD     		pop	{r7, pc}
 9276              	.L528:
 9277              		.align	2
 9278              	.L527:
 9279 007c 00000000 		.word	foc1
 9280              		.cfi_endproc
 9281              	.LFE1992:
 9283              		.section	.text.ADC1_2_IRQHandler,"ax",%progbits
 9284              		.align	1
 9285              		.global	ADC1_2_IRQHandler
 9286              		.syntax unified
 9287              		.thumb
 9288              		.thumb_func
 9289              		.fpu fpv4-sp-d16
 9291              	ADC1_2_IRQHandler:
 9292              	.LFB1993:
 199:Src/main.c    **** 
 200:Src/main.c    **** /* ISR for ADC sampling complited*/
 201:Src/main.c    **** void ADC1_2_IRQHandler(void)
 202:Src/main.c    **** {
 9293              		.loc 20 202 1
 9294              		.cfi_startproc
 9295              		@ args = 0, pretend = 0, frame = 16
 9296              		@ frame_needed = 1, uses_anonymous_args = 0
 9297 0000 90B5     		push	{r4, r7, lr}
 9298              	.LCFI324:
 9299              		.cfi_def_cfa_offset 12
 9300              		.cfi_offset 4, -12
 9301              		.cfi_offset 7, -8
 9302              		.cfi_offset 14, -4
 9303 0002 85B0     		sub	sp, sp, #20
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 681


 9304              	.LCFI325:
 9305              		.cfi_def_cfa_offset 32
 9306 0004 00AF     		add	r7, sp, #0
 9307              	.LCFI326:
 9308              		.cfi_def_cfa_register 7
 203:Src/main.c    ****   LL_ADC_ClearFlag_JEOS(ADC1);
 9309              		.loc 20 203 3
 9310 0006 4FF0A040 		mov	r0, #1342177280
 9311 000a FFF7FEFF 		bl	LL_ADC_ClearFlag_JEOS
 204:Src/main.c    ****   LL_ADC_ClearFlag_JEOS(ADC2);
 9312              		.loc 20 204 3
 9313 000e 5248     		ldr	r0, .L800
 9314 0010 FFF7FEFF 		bl	LL_ADC_ClearFlag_JEOS
 205:Src/main.c    ****   /* compute time between ISR calls using cycle counter */
 206:Src/main.c    ****   if (e == 0)
 9315              		.loc 20 206 9
 9316 0014 514B     		ldr	r3, .L800+4
 9317 0016 1B78     		ldrb	r3, [r3]
 9318 0018 DBB2     		uxtb	r3, r3
 9319              		.loc 20 206 6
 9320 001a 002B     		cmp	r3, #0
 9321 001c 0AD1     		bne	.L530
 207:Src/main.c    ****   {
 208:Src/main.c    ****     e = 1;
 9322              		.loc 20 208 7
 9323 001e 4F4B     		ldr	r3, .L800+4
 9324 0020 0122     		movs	r2, #1
 9325 0022 1A70     		strb	r2, [r3]
 209:Src/main.c    ****     DWT->CYCCNT = 0;
 9326              		.loc 20 209 8
 9327 0024 4E4B     		ldr	r3, .L800+8
 9328              		.loc 20 209 17
 9329 0026 0022     		movs	r2, #0
 9330 0028 5A60     		str	r2, [r3, #4]
 210:Src/main.c    ****     start_cc = DWT->CYCCNT;
 9331              		.loc 20 210 19
 9332 002a 4D4B     		ldr	r3, .L800+8
 9333 002c 5B68     		ldr	r3, [r3, #4]
 9334              		.loc 20 210 14
 9335 002e 4D4A     		ldr	r2, .L800+12
 9336 0030 1360     		str	r3, [r2]
 9337 0032 0DE0     		b	.L531
 9338              	.L530:
 211:Src/main.c    ****   }
 212:Src/main.c    ****   else
 213:Src/main.c    ****   {
 214:Src/main.c    ****     e = 0;
 9339              		.loc 20 214 7
 9340 0034 494B     		ldr	r3, .L800+4
 9341 0036 0022     		movs	r2, #0
 9342 0038 1A70     		strb	r2, [r3]
 215:Src/main.c    ****     stop_cc = DWT->CYCCNT;
 9343              		.loc 20 215 18
 9344 003a 494B     		ldr	r3, .L800+8
 9345 003c 5B68     		ldr	r3, [r3, #4]
 9346              		.loc 20 215 13
 9347 003e 4A4A     		ldr	r2, .L800+16
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 682


 9348 0040 1360     		str	r3, [r2]
 216:Src/main.c    ****     execTime0 = stop_cc - start_cc;
 9349              		.loc 20 216 25
 9350 0042 494B     		ldr	r3, .L800+16
 9351 0044 1A68     		ldr	r2, [r3]
 9352 0046 474B     		ldr	r3, .L800+12
 9353 0048 1B68     		ldr	r3, [r3]
 9354 004a D31A     		subs	r3, r2, r3
 9355              		.loc 20 216 15
 9356 004c 474A     		ldr	r2, .L800+20
 9357 004e 1360     		str	r3, [r2]
 9358              	.L531:
 217:Src/main.c    ****   }
 218:Src/main.c    ****   /* heartbit */
 219:Src/main.c    ****   foc1.data.isrCntr0++;                                                 // ISR counter for toggle L
 9359              		.loc 20 219 12
 9360 0050 474B     		ldr	r3, .L800+24
 9361 0052 D3F8B430 		ldr	r3, [r3, #180]
 9362              		.loc 20 219 21
 9363 0056 0133     		adds	r3, r3, #1
 9364 0058 454A     		ldr	r2, .L800+24
 9365 005a C2F8B430 		str	r3, [r2, #180]
 220:Src/main.c    ****   foc1.data.isrCntr1++;                                                 // ISR counter for bldc sta
 9366              		.loc 20 220 12
 9367 005e 444B     		ldr	r3, .L800+24
 9368 0060 D3F8B830 		ldr	r3, [r3, #184]
 9369              		.loc 20 220 21
 9370 0064 0133     		adds	r3, r3, #1
 9371 0066 424A     		ldr	r2, .L800+24
 9372 0068 C2F8B830 		str	r3, [r2, #184]
 221:Src/main.c    ****   foc1.data.isrCntr2++;                                                 // ISR counter for param id
 9373              		.loc 20 221 12
 9374 006c 404B     		ldr	r3, .L800+24
 9375 006e D3F8BC30 		ldr	r3, [r3, #188]
 9376              		.loc 20 221 21
 9377 0072 0133     		adds	r3, r3, #1
 9378 0074 3E4A     		ldr	r2, .L800+24
 9379 0076 C2F8BC30 		str	r3, [r2, #188]
 222:Src/main.c    ****   if (foc1.data.isrCntr0 >= (uint32_t)(ledDelay * foc1.config.pwmFreq)) // Status LED control
 9380              		.loc 20 222 16
 9381 007a 3D4B     		ldr	r3, .L800+24
 9382 007c D3F8B430 		ldr	r3, [r3, #180]
 9383              		.loc 20 222 62
 9384 0080 3B4A     		ldr	r2, .L800+24
 9385 0082 92EDBC7A 		vldr.32	s14, [r2, #752]
 9386              		.loc 20 222 49
 9387 0086 3B4A     		ldr	r2, .L800+28
 9388 0088 D2ED007A 		vldr.32	s15, [r2]
 9389 008c 67EE277A 		vmul.f32	s15, s14, s15
 9390              		.loc 20 222 29
 9391 0090 FCEEE77A 		vcvt.u32.f32	s15, s15
 9392 0094 17EE902A 		vmov	r2, s15	@ int
 9393              		.loc 20 222 6
 9394 0098 9342     		cmp	r3, r2
 9395 009a 08D3     		bcc	.L532
 223:Src/main.c    ****   {
 224:Src/main.c    ****     LL_GPIO_TogglePin(LED_STATUS_GPIO_Port, LED_STATUS_Pin);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 683


 9396              		.loc 20 224 5
 9397 009c 4FF48041 		mov	r1, #16384
 9398 00a0 3548     		ldr	r0, .L800+32
 9399 00a2 FFF7FEFF 		bl	LL_GPIO_TogglePin
 225:Src/main.c    ****     foc1.data.isrCntr0 = 0;
 9400              		.loc 20 225 24
 9401 00a6 324B     		ldr	r3, .L800+24
 9402 00a8 0022     		movs	r2, #0
 9403 00aa C3F8B420 		str	r2, [r3, #180]
 9404              	.L532:
 226:Src/main.c    ****   }
 227:Src/main.c    **** 
 228:Src/main.c    ****   /*******************************************************************
 229:Src/main.c    ****      * 6-step / FOC section
 230:Src/main.c    ****      ******************************************************************/
 231:Src/main.c    ****   start_cc = DWT->CYCCNT; /* read CPU cycles counter */
 9405              		.loc 20 231 17
 9406 00ae 2C4B     		ldr	r3, .L800+8
 9407 00b0 5B68     		ldr	r3, [r3, #4]
 9408              		.loc 20 231 12
 9409 00b2 2C4A     		ldr	r2, .L800+12
 9410 00b4 1360     		str	r3, [r2]
 232:Src/main.c    ****   if (foc1.config.mode == BLDC)
 9411              		.loc 20 232 18
 9412 00b6 2E4B     		ldr	r3, .L800+24
 9413 00b8 93F8E032 		ldrb	r3, [r3, #736]
 9414 00bc DBB2     		uxtb	r3, r3
 9415              		.loc 20 232 6
 9416 00be 002B     		cmp	r3, #0
 9417 00c0 41F06C82 		bne	.L533
 233:Src/main.c    ****   {
 234:Src/main.c    ****     /* take data from ADC */
 235:Src/main.c    ****     adcData.ph_v = ADC1->JDR1;
 9418              		.loc 20 235 24
 9419 00c4 4FF0A043 		mov	r3, #1342177280
 9420 00c8 D3F88030 		ldr	r3, [r3, #128]
 9421 00cc 1A46     		mov	r2, r3
 9422              		.loc 20 235 18
 9423 00ce 2B4B     		ldr	r3, .L800+36
 9424 00d0 5A60     		str	r2, [r3, #4]
 236:Src/main.c    ****     adcData.ph_w = ADC1->JDR2;
 9425              		.loc 20 236 24
 9426 00d2 4FF0A043 		mov	r3, #1342177280
 9427 00d6 D3F88430 		ldr	r3, [r3, #132]
 9428 00da 1A46     		mov	r2, r3
 9429              		.loc 20 236 18
 9430 00dc 274B     		ldr	r3, .L800+36
 9431 00de 9A60     		str	r2, [r3, #8]
 237:Src/main.c    ****     adcData.ph_u = ADC1->JDR3;
 9432              		.loc 20 237 24
 9433 00e0 4FF0A043 		mov	r3, #1342177280
 9434 00e4 D3F88830 		ldr	r3, [r3, #136]
 9435 00e8 1A46     		mov	r2, r3
 9436              		.loc 20 237 18
 9437 00ea 244B     		ldr	r3, .L800+36
 9438 00ec 1A60     		str	r2, [r3]
 238:Src/main.c    ****     adcData.v_dc = ADC1->JDR4;
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 684


 9439              		.loc 20 238 24
 9440 00ee 4FF0A043 		mov	r3, #1342177280
 9441 00f2 D3F88C30 		ldr	r3, [r3, #140]
 9442 00f6 1A46     		mov	r2, r3
 9443              		.loc 20 238 18
 9444 00f8 204B     		ldr	r3, .L800+36
 9445 00fa 9A61     		str	r2, [r3, #24]
 239:Src/main.c    ****     adcData.v_u = ADC2->JDR3;
 9446              		.loc 20 239 23
 9447 00fc 164B     		ldr	r3, .L800
 9448 00fe D3F88830 		ldr	r3, [r3, #136]
 9449 0102 1A46     		mov	r2, r3
 9450              		.loc 20 239 17
 9451 0104 1D4B     		ldr	r3, .L800+36
 9452 0106 DA60     		str	r2, [r3, #12]
 240:Src/main.c    ****     adcData.v_v = ADC2->JDR1;
 9453              		.loc 20 240 23
 9454 0108 134B     		ldr	r3, .L800
 9455 010a D3F88030 		ldr	r3, [r3, #128]
 9456 010e 1A46     		mov	r2, r3
 9457              		.loc 20 240 17
 9458 0110 1A4B     		ldr	r3, .L800+36
 9459 0112 1A61     		str	r2, [r3, #16]
 241:Src/main.c    ****     adcData.v_w = ADC2->JDR2;
 9460              		.loc 20 241 23
 9461 0114 104B     		ldr	r3, .L800
 9462 0116 D3F88430 		ldr	r3, [r3, #132]
 9463 011a 1A46     		mov	r2, r3
 9464              		.loc 20 241 17
 9465 011c 174B     		ldr	r3, .L800+36
 9466 011e 5A61     		str	r2, [r3, #20]
 242:Src/main.c    ****     adcData.pcb_temp = ADC2->JDR4;
 9467              		.loc 20 242 28
 9468 0120 0D4B     		ldr	r3, .L800
 9469 0122 D3F88C30 		ldr	r3, [r3, #140]
 9470 0126 1A46     		mov	r2, r3
 9471              		.loc 20 242 22
 9472 0128 144B     		ldr	r3, .L800+36
 9473 012a DA61     		str	r2, [r3, #28]
 243:Src/main.c    **** 
 244:Src/main.c    ****     switch (foc1.driveStateBLDC)
 9474              		.loc 20 244 17
 9475 012c 104B     		ldr	r3, .L800+24
 9476 012e 5B78     		ldrb	r3, [r3, #1]
 9477 0130 DBB2     		uxtb	r3, r3
 9478              		.loc 20 244 5
 9479 0132 052B     		cmp	r3, #5
 9480 0134 04F2CA86 		bhi	.L795
 9481 0138 01A2     		adr	r2, .L536
 9482 013a 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 9483 013e 00BF     		.p2align 2
 9484              	.L536:
 9485 0140 81010000 		.word	.L541+1
 9486 0144 81030000 		.word	.L540+1
 9487 0148 0D080000 		.word	.L539+1
 9488 014c EF0B0000 		.word	.L538+1
 9489 0150 E9100000 		.word	.L537+1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 685


 9490 0154 83150000 		.word	.L535+1
 9491              		.p2align 1
 9492              	.L801:
 9493              		.align	2
 9494              	.L800:
 9495 0158 00010050 		.word	1342177536
 9496 015c 00000000 		.word	e
 9497 0160 001000E0 		.word	-536866816
 9498 0164 00000000 		.word	start_cc
 9499 0168 00000000 		.word	stop_cc
 9500 016c 00000000 		.word	execTime0
 9501 0170 00000000 		.word	foc1
 9502 0174 00000000 		.word	ledDelay
 9503 0178 00080048 		.word	1207961600
 9504 017c 00000000 		.word	adcData
 9505              	.L541:
 245:Src/main.c    ****     {
 246:Src/main.c    ****     case STOP_BLDC:
 247:Src/main.c    ****       // Set LED_STATUS to turn on for indicate STOP case
 248:Src/main.c    ****       ledDelay = 0.01f;
 9506              		.loc 20 248 16
 9507 0180 744B     		ldr	r3, .L802
 9508 0182 754A     		ldr	r2, .L802+4
 9509 0184 1A60     		str	r2, [r3]	@ float
 249:Src/main.c    ****       // Convert and scale ADC data
 250:Src/main.c    ****       foc1.cmtn.lpf_bemfA.in = (float)(adcData.v_u - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9510              		.loc 20 250 47
 9511 0186 754B     		ldr	r3, .L802+8
 9512 0188 DB68     		ldr	r3, [r3, #12]
 9513              		.loc 20 250 52
 9514 018a A3F2FF73 		subw	r3, r3, #2047
 9515              		.loc 20 250 32
 9516 018e 07EE903A 		vmov	s15, r3	@ int
 9517 0192 F8EEE77A 		vcvt.f32.s32	s15, s15
 9518              		.loc 20 250 60
 9519 0196 9FED727A 		vldr.32	s14, .L802+12
 9520 019a 27EE877A 		vmul.f32	s14, s15, s14
 9521              		.loc 20 250 86
 9522 019e 714B     		ldr	r3, .L802+16
 9523 01a0 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9524              		.loc 20 250 73
 9525 01a4 67EE277A 		vmul.f32	s15, s14, s15
 9526              		.loc 20 250 30
 9527 01a8 6E4B     		ldr	r3, .L802+16
 9528 01aa C3EDDD7A 		vstr.32	s15, [r3, #884]
 251:Src/main.c    ****       foc1.cmtn.lpf_bemfB.in = (float)(adcData.v_v - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9529              		.loc 20 251 47
 9530 01ae 6B4B     		ldr	r3, .L802+8
 9531 01b0 1B69     		ldr	r3, [r3, #16]
 9532              		.loc 20 251 52
 9533 01b2 A3F2FF73 		subw	r3, r3, #2047
 9534              		.loc 20 251 32
 9535 01b6 07EE903A 		vmov	s15, r3	@ int
 9536 01ba F8EEE77A 		vcvt.f32.s32	s15, s15
 9537              		.loc 20 251 60
 9538 01be 9FED687A 		vldr.32	s14, .L802+12
 9539 01c2 27EE877A 		vmul.f32	s14, s15, s14
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 686


 9540              		.loc 20 251 86
 9541 01c6 674B     		ldr	r3, .L802+16
 9542 01c8 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9543              		.loc 20 251 73
 9544 01cc 67EE277A 		vmul.f32	s15, s14, s15
 9545              		.loc 20 251 30
 9546 01d0 644B     		ldr	r3, .L802+16
 9547 01d2 C3EDE17A 		vstr.32	s15, [r3, #900]
 252:Src/main.c    ****       foc1.cmtn.lpf_bemfC.in = (float)(adcData.v_w - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9548              		.loc 20 252 47
 9549 01d6 614B     		ldr	r3, .L802+8
 9550 01d8 5B69     		ldr	r3, [r3, #20]
 9551              		.loc 20 252 52
 9552 01da A3F2FF73 		subw	r3, r3, #2047
 9553              		.loc 20 252 32
 9554 01de 07EE903A 		vmov	s15, r3	@ int
 9555 01e2 F8EEE77A 		vcvt.f32.s32	s15, s15
 9556              		.loc 20 252 60
 9557 01e6 9FED5E7A 		vldr.32	s14, .L802+12
 9558 01ea 27EE877A 		vmul.f32	s14, s15, s14
 9559              		.loc 20 252 86
 9560 01ee 5D4B     		ldr	r3, .L802+16
 9561 01f0 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9562              		.loc 20 252 73
 9563 01f4 67EE277A 		vmul.f32	s15, s14, s15
 9564              		.loc 20 252 30
 9565 01f8 5A4B     		ldr	r3, .L802+16
 9566 01fa C3EDE57A 		vstr.32	s15, [r3, #916]
 253:Src/main.c    ****       foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 9567              		.loc 20 253 43
 9568 01fe 574B     		ldr	r3, .L802+8
 9569 0200 9B69     		ldr	r3, [r3, #24]
 9570              		.loc 20 253 29
 9571 0202 07EE903A 		vmov	s15, r3	@ int
 9572 0206 F8EEE77A 		vcvt.f32.s32	s15, s15
 9573              		.loc 20 253 49
 9574 020a 9FED557A 		vldr.32	s14, .L802+12
 9575 020e 27EE877A 		vmul.f32	s14, s15, s14
 9576              		.loc 20 253 75
 9577 0212 544B     		ldr	r3, .L802+16
 9578 0214 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9579              		.loc 20 253 62
 9580 0218 67EE277A 		vmul.f32	s15, s14, s15
 9581              		.loc 20 253 27
 9582 021c 514B     		ldr	r3, .L802+16
 9583 021e C3EDA97A 		vstr.32	s15, [r3, #676]
 254:Src/main.c    ****       foc1.data.offsetCurrA = (float)adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent; /
 9584              		.loc 20 254 45
 9585 0222 4E4B     		ldr	r3, .L802+8
 9586 0224 1B68     		ldr	r3, [r3]
 9587              		.loc 20 254 31
 9588 0226 07EE903A 		vmov	s15, r3	@ int
 9589 022a F8EEE77A 		vcvt.f32.s32	s15, s15
 9590              		.loc 20 254 51
 9591 022e 9FED4C7A 		vldr.32	s14, .L802+12
 9592 0232 27EE877A 		vmul.f32	s14, s15, s14
 9593              		.loc 20 254 77
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 687


 9594 0236 4B4B     		ldr	r3, .L802+16
 9595 0238 D3EDBE7A 		vldr.32	s15, [r3, #760]
 9596              		.loc 20 254 64
 9597 023c 67EE277A 		vmul.f32	s15, s14, s15
 9598              		.loc 20 254 29
 9599 0240 484B     		ldr	r3, .L802+16
 9600 0242 C3ED317A 		vstr.32	s15, [r3, #196]
 255:Src/main.c    ****       foc1.data.offsetCurrB = (float)adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent; /
 9601              		.loc 20 255 45
 9602 0246 454B     		ldr	r3, .L802+8
 9603 0248 5B68     		ldr	r3, [r3, #4]
 9604              		.loc 20 255 31
 9605 024a 07EE903A 		vmov	s15, r3	@ int
 9606 024e F8EEE77A 		vcvt.f32.s32	s15, s15
 9607              		.loc 20 255 51
 9608 0252 9FED437A 		vldr.32	s14, .L802+12
 9609 0256 27EE877A 		vmul.f32	s14, s15, s14
 9610              		.loc 20 255 77
 9611 025a 424B     		ldr	r3, .L802+16
 9612 025c D3EDBE7A 		vldr.32	s15, [r3, #760]
 9613              		.loc 20 255 64
 9614 0260 67EE277A 		vmul.f32	s15, s14, s15
 9615              		.loc 20 255 29
 9616 0264 3F4B     		ldr	r3, .L802+16
 9617 0266 C3ED327A 		vstr.32	s15, [r3, #200]
 256:Src/main.c    ****       foc1.data.offsetCurrC = (float)adcData.ph_w * 0.0002442f * foc1.config.adcFullScaleCurrent; /
 9618              		.loc 20 256 45
 9619 026a 3C4B     		ldr	r3, .L802+8
 9620 026c 9B68     		ldr	r3, [r3, #8]
 9621              		.loc 20 256 31
 9622 026e 07EE903A 		vmov	s15, r3	@ int
 9623 0272 F8EEE77A 		vcvt.f32.s32	s15, s15
 9624              		.loc 20 256 51
 9625 0276 9FED3A7A 		vldr.32	s14, .L802+12
 9626 027a 27EE877A 		vmul.f32	s14, s15, s14
 9627              		.loc 20 256 77
 9628 027e 394B     		ldr	r3, .L802+16
 9629 0280 D3EDBE7A 		vldr.32	s15, [r3, #760]
 9630              		.loc 20 256 64
 9631 0284 67EE277A 		vmul.f32	s15, s14, s15
 9632              		.loc 20 256 29
 9633 0288 364B     		ldr	r3, .L802+16
 9634 028a C3ED337A 		vstr.32	s15, [r3, #204]
 257:Src/main.c    ****       // filtered BEMF
 258:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfA);
 9635              		.loc 20 258 7
 9636 028e 3648     		ldr	r0, .L802+20
 9637 0290 FFF7FEFF 		bl	LPF_calc
 259:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfB);
 9638              		.loc 20 259 7
 9639 0294 3548     		ldr	r0, .L802+24
 9640 0296 FFF7FEFF 		bl	LPF_calc
 260:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfC);
 9641              		.loc 20 260 7
 9642 029a 3548     		ldr	r0, .L802+28
 9643 029c FFF7FEFF 		bl	LPF_calc
 261:Src/main.c    ****       // clear flags and reset data
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 688


 262:Src/main.c    ****       foc1.data.bldc_commCntr = 0.f;
 9644              		.loc 20 262 31
 9645 02a0 304B     		ldr	r3, .L802+16
 9646 02a2 4FF00002 		mov	r2, #0
 9647 02a6 C3F8E020 		str	r2, [r3, #224]	@ float
 263:Src/main.c    ****       foc1.flag.driveStateSwitched = 1;
 9648              		.loc 20 263 36
 9649 02aa 2E4B     		ldr	r3, .L802+16
 9650 02ac 0122     		movs	r2, #1
 9651 02ae DA70     		strb	r2, [r3, #3]
 264:Src/main.c    ****       foc1.pi_spd.Ref = 0.f;
 9652              		.loc 20 264 23
 9653 02b0 2C4B     		ldr	r3, .L802+16
 9654 02b2 4FF00002 		mov	r2, #0
 9655 02b6 C3F89821 		str	r2, [r3, #408]	@ float
 265:Src/main.c    ****       foc1.pi_spd.Ui = 0.f;
 9656              		.loc 20 265 22
 9657 02ba 2A4B     		ldr	r3, .L802+16
 9658 02bc 4FF00002 		mov	r2, #0
 9659 02c0 C3F8AC21 		str	r2, [r3, #428]	@ float
 266:Src/main.c    ****       foc1.pi_spd.OutPreSat = 0.f;
 9660              		.loc 20 266 29
 9661 02c4 274B     		ldr	r3, .L802+16
 9662 02c6 4FF00002 		mov	r2, #0
 9663 02ca C3F8B421 		str	r2, [r3, #436]	@ float
 267:Src/main.c    ****       foc1.data.bldc_duty = 0.f;
 9664              		.loc 20 267 27
 9665 02ce 254B     		ldr	r3, .L802+16
 9666 02d0 4FF00002 		mov	r2, #0
 9667 02d4 C3F8E820 		str	r2, [r3, #232]	@ float
 268:Src/main.c    ****       // Calc Angle
 269:Src/main.c    ****       foc1.data.angle = MF_PI - (M_PI3 + ((float)foc1.cmtn.cmtnState * M_PI3));
 9668              		.loc 20 269 59
 9669 02d8 224B     		ldr	r3, .L802+16
 9670 02da 93F86933 		ldrb	r3, [r3, #873]
 9671 02de DBB2     		uxtb	r3, r3
 9672              		.loc 20 269 43
 9673 02e0 07EE903A 		vmov	s15, r3	@ int
 9674 02e4 F8EE677A 		vcvt.f32.u32	s15, s15
 9675              		.loc 20 269 70
 9676 02e8 9FED227A 		vldr.32	s14, .L802+32
 9677 02ec 27EE877A 		vmul.f32	s14, s15, s14
 9678              		.loc 20 269 72
 9679 02f0 F0EE086A 		vmov.f32	s13, #3.0e+0
 9680 02f4 C7EE267A 		vdiv.f32	s15, s14, s13
 9681              		.loc 20 269 40
 9682 02f8 9FED1F7A 		vldr.32	s14, .L802+36
 9683 02fc 77EE877A 		vadd.f32	s15, s15, s14
 9684              		.loc 20 269 31
 9685 0300 9FED1C7A 		vldr.32	s14, .L802+32
 9686 0304 77EE677A 		vsub.f32	s15, s14, s15
 9687              		.loc 20 269 23
 9688 0308 164B     		ldr	r3, .L802+16
 9689 030a C3ED367A 		vstr.32	s15, [r3, #216]
 270:Src/main.c    ****       // calc PLL
 271:Src/main.c    ****       foc1.pll.AngleRaw = foc1.data.angle;
 9690              		.loc 20 271 36
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 689


 9691 030e 154B     		ldr	r3, .L802+16
 9692 0310 D3F8D830 		ldr	r3, [r3, #216]	@ float
 9693              		.loc 20 271 25
 9694 0314 134A     		ldr	r2, .L802+16
 9695 0316 C2F8A433 		str	r3, [r2, #932]	@ float
 272:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 9696              		.loc 20 272 16
 9697 031a 124B     		ldr	r3, .L802+16
 9698 031c D3F84C34 		ldr	r3, [r3, #1100]
 9699              		.loc 20 272 7
 9700 0320 1648     		ldr	r0, .L802+40
 9701 0322 9847     		blx	r3
 9702              	.LVL5:
 273:Src/main.c    ****       bldcpwm_update((uint32_t)foc1.data.halfPwmPeriod, (uint32_t)(foc1.data.halfPwmPeriod), foc1.c
 9703              		.loc 20 273 41
 9704 0324 0F4B     		ldr	r3, .L802+16
 9705 0326 D3ED377A 		vldr.32	s15, [r3, #220]
 9706              		.loc 20 273 7
 9707 032a BCEEE77A 		vcvt.u32.f32	s14, s15
 9708              		.loc 20 273 77
 9709 032e 0D4B     		ldr	r3, .L802+16
 9710 0330 D3ED377A 		vldr.32	s15, [r3, #220]
 9711              		.loc 20 273 7
 9712 0334 FCEEE77A 		vcvt.u32.f32	s15, s15
 9713              		.loc 20 273 103
 9714 0338 0A4B     		ldr	r3, .L802+16
 9715 033a 93F86933 		ldrb	r3, [r3, #873]
 9716 033e DBB2     		uxtb	r3, r3
 9717              		.loc 20 273 7
 9718 0340 1A46     		mov	r2, r3
 9719 0342 17EE901A 		vmov	r1, s15	@ int
 9720 0346 17EE100A 		vmov	r0, s14	@ int
 9721 034a FFF7FEFF 		bl	bldcpwm_update
 274:Src/main.c    ****       /* code */
 275:Src/main.c    ****       break;
 9722              		.loc 20 275 7
 9723 034e 04F0C6BD 		b	.L621
 9724              	.L803:
 9725 0352 00BF     		.align	2
 9726              	.L802:
 9727 0354 00000000 		.word	ledDelay
 9728 0358 0AD7233C 		.word	1008981770
 9729 035c 00000000 		.word	adcData
 9730 0360 F8078039 		.word	964691960
 9731 0364 00000000 		.word	foc1
 9732 0368 74030000 		.word	foc1+884
 9733 036c 84030000 		.word	foc1+900
 9734 0370 94030000 		.word	foc1+916
 9735 0374 DB0F4940 		.word	1078530011
 9736 0378 920A863F 		.word	1065749138
 9737 037c A4030000 		.word	foc1+932
 9738              	.L540:
 276:Src/main.c    ****     case STARTUP_BLDC:
 277:Src/main.c    ****       // Reset couners, controllers data
 278:Src/main.c    ****       foc1.data.isrCntr1 = 0;
 9739              		.loc 20 278 26
 9740 0380 A44B     		ldr	r3, .L804
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 690


 9741 0382 0022     		movs	r2, #0
 9742 0384 C3F8B820 		str	r2, [r3, #184]
 279:Src/main.c    ****       foc1.flag.bldcStartup = 0;
 9743              		.loc 20 279 29
 9744 0388 A24B     		ldr	r3, .L804
 9745 038a 0022     		movs	r2, #0
 9746 038c 1A71     		strb	r2, [r3, #4]
 280:Src/main.c    ****       // Scale ADC data
 281:Src/main.c    ****       foc1.cmtn.lpf_bemfA.in = (float)(adcData.v_u - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9747              		.loc 20 281 47
 9748 038e A24B     		ldr	r3, .L804+4
 9749 0390 DB68     		ldr	r3, [r3, #12]
 9750              		.loc 20 281 52
 9751 0392 A3F2FF73 		subw	r3, r3, #2047
 9752              		.loc 20 281 32
 9753 0396 07EE903A 		vmov	s15, r3	@ int
 9754 039a F8EEE77A 		vcvt.f32.s32	s15, s15
 9755              		.loc 20 281 60
 9756 039e 9FED9F7A 		vldr.32	s14, .L804+8
 9757 03a2 27EE877A 		vmul.f32	s14, s15, s14
 9758              		.loc 20 281 86
 9759 03a6 9B4B     		ldr	r3, .L804
 9760 03a8 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9761              		.loc 20 281 73
 9762 03ac 67EE277A 		vmul.f32	s15, s14, s15
 9763              		.loc 20 281 30
 9764 03b0 984B     		ldr	r3, .L804
 9765 03b2 C3EDDD7A 		vstr.32	s15, [r3, #884]
 282:Src/main.c    ****       foc1.cmtn.lpf_bemfB.in = (float)(adcData.v_v - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9766              		.loc 20 282 47
 9767 03b6 984B     		ldr	r3, .L804+4
 9768 03b8 1B69     		ldr	r3, [r3, #16]
 9769              		.loc 20 282 52
 9770 03ba A3F2FF73 		subw	r3, r3, #2047
 9771              		.loc 20 282 32
 9772 03be 07EE903A 		vmov	s15, r3	@ int
 9773 03c2 F8EEE77A 		vcvt.f32.s32	s15, s15
 9774              		.loc 20 282 60
 9775 03c6 9FED957A 		vldr.32	s14, .L804+8
 9776 03ca 27EE877A 		vmul.f32	s14, s15, s14
 9777              		.loc 20 282 86
 9778 03ce 914B     		ldr	r3, .L804
 9779 03d0 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9780              		.loc 20 282 73
 9781 03d4 67EE277A 		vmul.f32	s15, s14, s15
 9782              		.loc 20 282 30
 9783 03d8 8E4B     		ldr	r3, .L804
 9784 03da C3EDE17A 		vstr.32	s15, [r3, #900]
 283:Src/main.c    ****       foc1.cmtn.lpf_bemfC.in = (float)(adcData.v_w - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 9785              		.loc 20 283 47
 9786 03de 8E4B     		ldr	r3, .L804+4
 9787 03e0 5B69     		ldr	r3, [r3, #20]
 9788              		.loc 20 283 52
 9789 03e2 A3F2FF73 		subw	r3, r3, #2047
 9790              		.loc 20 283 32
 9791 03e6 07EE903A 		vmov	s15, r3	@ int
 9792 03ea F8EEE77A 		vcvt.f32.s32	s15, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 691


 9793              		.loc 20 283 60
 9794 03ee 9FED8B7A 		vldr.32	s14, .L804+8
 9795 03f2 27EE877A 		vmul.f32	s14, s15, s14
 9796              		.loc 20 283 86
 9797 03f6 874B     		ldr	r3, .L804
 9798 03f8 D3EDBF7A 		vldr.32	s15, [r3, #764]
 9799              		.loc 20 283 73
 9800 03fc 67EE277A 		vmul.f32	s15, s14, s15
 9801              		.loc 20 283 30
 9802 0400 844B     		ldr	r3, .L804
 9803 0402 C3EDE57A 		vstr.32	s15, [r3, #916]
 284:Src/main.c    ****       foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 9804              		.loc 20 284 43
 9805 0406 844B     		ldr	r3, .L804+4
 9806 0408 9B69     		ldr	r3, [r3, #24]
 9807              		.loc 20 284 29
 9808 040a 07EE903A 		vmov	s15, r3	@ int
 9809 040e F8EEE77A 		vcvt.f32.s32	s15, s15
 9810              		.loc 20 284 49
 9811 0412 9FED827A 		vldr.32	s14, .L804+8
 9812 0416 27EE877A 		vmul.f32	s14, s15, s14
 9813              		.loc 20 284 75
 9814 041a 7E4B     		ldr	r3, .L804
 9815 041c D3EDBF7A 		vldr.32	s15, [r3, #764]
 9816              		.loc 20 284 62
 9817 0420 67EE277A 		vmul.f32	s15, s14, s15
 9818              		.loc 20 284 27
 9819 0424 7B4B     		ldr	r3, .L804
 9820 0426 C3EDA97A 		vstr.32	s15, [r3, #676]
 285:Src/main.c    ****       foc1.data.iPhaseA = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 9821              		.loc 20 285 35
 9822 042a 7B4B     		ldr	r3, .L804+4
 9823 042c 1B68     		ldr	r3, [r3]
 9824              		.loc 20 285 41
 9825 042e 07EE903A 		vmov	s15, r3	@ int
 9826 0432 F8EEE77A 		vcvt.f32.s32	s15, s15
 9827 0436 9FED797A 		vldr.32	s14, .L804+8
 9828 043a 27EE877A 		vmul.f32	s14, s15, s14
 9829              		.loc 20 285 67
 9830 043e 754B     		ldr	r3, .L804
 9831 0440 D3EDBE7A 		vldr.32	s15, [r3, #760]
 9832              		.loc 20 285 54
 9833 0444 27EE277A 		vmul.f32	s14, s14, s15
 9834              		.loc 20 285 100
 9835 0448 724B     		ldr	r3, .L804
 9836 044a D3ED317A 		vldr.32	s15, [r3, #196]
 9837              		.loc 20 285 89
 9838 044e 77EE677A 		vsub.f32	s15, s14, s15
 9839              		.loc 20 285 25
 9840 0452 704B     		ldr	r3, .L804
 9841 0454 C3ED0B7A 		vstr.32	s15, [r3, #44]
 286:Src/main.c    ****       foc1.data.iPhaseB = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 9842              		.loc 20 286 35
 9843 0458 6F4B     		ldr	r3, .L804+4
 9844 045a 5B68     		ldr	r3, [r3, #4]
 9845              		.loc 20 286 41
 9846 045c 07EE903A 		vmov	s15, r3	@ int
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 692


 9847 0460 F8EEE77A 		vcvt.f32.s32	s15, s15
 9848 0464 9FED6D7A 		vldr.32	s14, .L804+8
 9849 0468 27EE877A 		vmul.f32	s14, s15, s14
 9850              		.loc 20 286 67
 9851 046c 694B     		ldr	r3, .L804
 9852 046e D3EDBE7A 		vldr.32	s15, [r3, #760]
 9853              		.loc 20 286 54
 9854 0472 27EE277A 		vmul.f32	s14, s14, s15
 9855              		.loc 20 286 100
 9856 0476 674B     		ldr	r3, .L804
 9857 0478 D3ED327A 		vldr.32	s15, [r3, #200]
 9858              		.loc 20 286 89
 9859 047c 77EE677A 		vsub.f32	s15, s14, s15
 9860              		.loc 20 286 25
 9861 0480 644B     		ldr	r3, .L804
 9862 0482 C3ED0C7A 		vstr.32	s15, [r3, #48]
 287:Src/main.c    ****       foc1.data.iPhaseC = (adcData.ph_w * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 9863              		.loc 20 287 35
 9864 0486 644B     		ldr	r3, .L804+4
 9865 0488 9B68     		ldr	r3, [r3, #8]
 9866              		.loc 20 287 41
 9867 048a 07EE903A 		vmov	s15, r3	@ int
 9868 048e F8EEE77A 		vcvt.f32.s32	s15, s15
 9869 0492 9FED627A 		vldr.32	s14, .L804+8
 9870 0496 27EE877A 		vmul.f32	s14, s15, s14
 9871              		.loc 20 287 67
 9872 049a 5E4B     		ldr	r3, .L804
 9873 049c D3EDBE7A 		vldr.32	s15, [r3, #760]
 9874              		.loc 20 287 54
 9875 04a0 27EE277A 		vmul.f32	s14, s14, s15
 9876              		.loc 20 287 100
 9877 04a4 5B4B     		ldr	r3, .L804
 9878 04a6 D3ED337A 		vldr.32	s15, [r3, #204]
 9879              		.loc 20 287 89
 9880 04aa 77EE677A 		vsub.f32	s15, s14, s15
 9881              		.loc 20 287 25
 9882 04ae 594B     		ldr	r3, .L804
 9883 04b0 C3ED0D7A 		vstr.32	s15, [r3, #52]
 288:Src/main.c    ****       foc1.data.iAvg = sqrtf((SQ(foc1.data.iPhaseA) + SQ(foc1.data.iPhaseB) + SQ(foc1.data.iPhaseC)
 9884              		.loc 20 288 31
 9885 04b4 574B     		ldr	r3, .L804
 9886 04b6 93ED0B7A 		vldr.32	s14, [r3, #44]
 9887 04ba 564B     		ldr	r3, .L804
 9888 04bc D3ED0B7A 		vldr.32	s15, [r3, #44]
 9889 04c0 27EE277A 		vmul.f32	s14, s14, s15
 9890              		.loc 20 288 55
 9891 04c4 534B     		ldr	r3, .L804
 9892 04c6 D3ED0C6A 		vldr.32	s13, [r3, #48]
 9893 04ca 524B     		ldr	r3, .L804
 9894 04cc D3ED0C7A 		vldr.32	s15, [r3, #48]
 9895 04d0 66EEA77A 		vmul.f32	s15, s13, s15
 9896              		.loc 20 288 53
 9897 04d4 37EE277A 		vadd.f32	s14, s14, s15
 9898              		.loc 20 288 79
 9899 04d8 4E4B     		ldr	r3, .L804
 9900 04da D3ED0D6A 		vldr.32	s13, [r3, #52]
 9901 04de 4D4B     		ldr	r3, .L804
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 693


 9902 04e0 D3ED0D7A 		vldr.32	s15, [r3, #52]
 9903 04e4 66EEA77A 		vmul.f32	s15, s13, s15
 9904              		.loc 20 288 24
 9905 04e8 77EE277A 		vadd.f32	s15, s14, s15
 9906 04ec B0EE670A 		vmov.f32	s0, s15
 9907 04f0 FFF7FEFF 		bl	sqrtf
 9908 04f4 B0EE407A 		vmov.f32	s14, s0
 9909              		.loc 20 288 103
 9910 04f8 DFED497A 		vldr.32	s15, .L804+12
 9911 04fc 67EE277A 		vmul.f32	s15, s14, s15
 9912              		.loc 20 288 22
 9913 0500 444B     		ldr	r3, .L804
 9914 0502 C3ED0E7A 		vstr.32	s15, [r3, #56]
 289:Src/main.c    ****       // filtered total current
 290:Src/main.c    ****       foc1.lpf_Iavg.in = foc1.data.iAvg;
 9915              		.loc 20 290 35
 9916 0506 434B     		ldr	r3, .L804
 9917 0508 9B6B     		ldr	r3, [r3, #56]	@ float
 9918              		.loc 20 290 24
 9919 050a 424A     		ldr	r2, .L804
 9920 050c C2F8C033 		str	r3, [r2, #960]	@ float
 291:Src/main.c    ****       LPF_calc(&foc1.lpf_Iavg);
 9921              		.loc 20 291 7
 9922 0510 4448     		ldr	r0, .L804+16
 9923 0512 FFF7FEFF 		bl	LPF_calc
 292:Src/main.c    ****       foc1.data.iAvgFiltered = foc1.lpf_Iavg.out;
 9924              		.loc 20 292 45
 9925 0516 3F4B     		ldr	r3, .L804
 9926 0518 D3F8C833 		ldr	r3, [r3, #968]	@ float
 9927              		.loc 20 292 30
 9928 051c 3D4A     		ldr	r2, .L804
 9929 051e D363     		str	r3, [r2, #60]	@ float
 293:Src/main.c    ****       // filtered BEMF
 294:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfA);
 9930              		.loc 20 294 7
 9931 0520 4148     		ldr	r0, .L804+20
 9932 0522 FFF7FEFF 		bl	LPF_calc
 295:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfB);
 9933              		.loc 20 295 7
 9934 0526 4148     		ldr	r0, .L804+24
 9935 0528 FFF7FEFF 		bl	LPF_calc
 296:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfC);
 9936              		.loc 20 296 7
 9937 052c 4048     		ldr	r0, .L804+28
 9938 052e FFF7FEFF 		bl	LPF_calc
 297:Src/main.c    ****       // check ZCD and new commutation step
 298:Src/main.c    ****       foc1.cmtn.As = foc1.cmtn.lpf_bemfA.out;
 9939              		.loc 20 298 41
 9940 0532 384B     		ldr	r3, .L804
 9941 0534 D3F87C33 		ldr	r3, [r3, #892]	@ float
 9942              		.loc 20 298 20
 9943 0538 364A     		ldr	r2, .L804
 9944 053a C2F85033 		str	r3, [r2, #848]	@ float
 299:Src/main.c    ****       foc1.cmtn.Bs = foc1.cmtn.lpf_bemfB.out;
 9945              		.loc 20 299 41
 9946 053e 354B     		ldr	r3, .L804
 9947 0540 D3F88C33 		ldr	r3, [r3, #908]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 694


 9948              		.loc 20 299 20
 9949 0544 334A     		ldr	r2, .L804
 9950 0546 C2F85433 		str	r3, [r2, #852]	@ float
 300:Src/main.c    ****       foc1.cmtn.Cs = foc1.cmtn.lpf_bemfC.out;
 9951              		.loc 20 300 41
 9952 054a 324B     		ldr	r3, .L804
 9953 054c D3F89C33 		ldr	r3, [r3, #924]	@ float
 9954              		.loc 20 300 20
 9955 0550 304A     		ldr	r2, .L804
 9956 0552 C2F85833 		str	r3, [r2, #856]	@ float
 301:Src/main.c    ****       foc1.calc.cmtn(&foc1.cmtn);
 9957              		.loc 20 301 16
 9958 0556 2F4B     		ldr	r3, .L804
 9959 0558 D3F84434 		ldr	r3, [r3, #1092]
 9960              		.loc 20 301 7
 9961 055c 3548     		ldr	r0, .L804+32
 9962 055e 9847     		blx	r3
 9963              	.LVL6:
 302:Src/main.c    ****       // Calc Angle
 303:Src/main.c    ****       foc1.data.angle = MF_PI - (M_PI3 + ((float)foc1.cmtn.cmtnState * M_PI3)); // angular size of 
 9964              		.loc 20 303 59
 9965 0560 2C4B     		ldr	r3, .L804
 9966 0562 93F86933 		ldrb	r3, [r3, #873]
 9967 0566 DBB2     		uxtb	r3, r3
 9968              		.loc 20 303 43
 9969 0568 07EE903A 		vmov	s15, r3	@ int
 9970 056c F8EE677A 		vcvt.f32.u32	s15, s15
 9971              		.loc 20 303 70
 9972 0570 9FED317A 		vldr.32	s14, .L804+36
 9973 0574 27EE877A 		vmul.f32	s14, s15, s14
 9974              		.loc 20 303 72
 9975 0578 F0EE086A 		vmov.f32	s13, #3.0e+0
 9976 057c C7EE267A 		vdiv.f32	s15, s14, s13
 9977              		.loc 20 303 40
 9978 0580 9FED2E7A 		vldr.32	s14, .L804+40
 9979 0584 77EE877A 		vadd.f32	s15, s15, s14
 9980              		.loc 20 303 31
 9981 0588 9FED2B7A 		vldr.32	s14, .L804+36
 9982 058c 77EE677A 		vsub.f32	s15, s14, s15
 9983              		.loc 20 303 23
 9984 0590 204B     		ldr	r3, .L804
 9985 0592 C3ED367A 		vstr.32	s15, [r3, #216]
 304:Src/main.c    ****       // calc PLL
 305:Src/main.c    ****       foc1.pll.AngleRaw = foc1.data.angle;
 9986              		.loc 20 305 36
 9987 0596 1F4B     		ldr	r3, .L804
 9988 0598 D3F8D830 		ldr	r3, [r3, #216]	@ float
 9989              		.loc 20 305 25
 9990 059c 1D4A     		ldr	r2, .L804
 9991 059e C2F8A433 		str	r3, [r2, #932]	@ float
 306:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 9992              		.loc 20 306 16
 9993 05a2 1C4B     		ldr	r3, .L804
 9994 05a4 D3F84C34 		ldr	r3, [r3, #1100]
 9995              		.loc 20 306 7
 9996 05a8 2548     		ldr	r0, .L804+44
 9997 05aa 9847     		blx	r3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 695


 9998              	.LVL7:
 307:Src/main.c    ****       // Indicate motor state
 308:Src/main.c    ****       if (foc1.data.iAvgFiltered > 0.2f || foc1.pll.SpeedPll < 10.f) // indicate non-zero current
 9999              		.loc 20 308 20
 10000 05ac 194B     		ldr	r3, .L804
 10001 05ae D3ED0F7A 		vldr.32	s15, [r3, #60]
 10002              		.loc 20 308 10
 10003 05b2 9FED247A 		vldr.32	s14, .L804+48
 10004 05b6 F4EEC77A 		vcmpe.f32	s15, s14
 10005 05ba F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10006 05be 09DC     		bgt	.L543
 10007              		.loc 20 308 52 discriminator 1
 10008 05c0 144B     		ldr	r3, .L804
 10009 05c2 D3EDEC7A 		vldr.32	s15, [r3, #944]
 10010              		.loc 20 308 41 discriminator 1
 10011 05c6 B2EE047A 		vmov.f32	s14, #1.0e+1
 10012 05ca F4EEC77A 		vcmpe.f32	s15, s14
 10013 05ce F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10014 05d2 03D5     		bpl	.L544
 10015              	.L543:
 309:Src/main.c    ****         ledDelay = 0.5f;
 10016              		.loc 20 309 18
 10017 05d4 1C4B     		ldr	r3, .L804+52
 10018 05d6 4FF07C52 		mov	r2, #1056964608
 10019 05da 1A60     		str	r2, [r3]	@ float
 10020              	.L544:
 310:Src/main.c    ****       if (foc1.pll.SpeedPll > 10.f) // indicate non-zero speed
 10021              		.loc 20 310 19
 10022 05dc 0D4B     		ldr	r3, .L804
 10023 05de D3EDEC7A 		vldr.32	s15, [r3, #944]
 10024              		.loc 20 310 10
 10025 05e2 B2EE047A 		vmov.f32	s14, #1.0e+1
 10026 05e6 F4EEC77A 		vcmpe.f32	s15, s14
 10027 05ea F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10028 05ee 03DD     		ble	.L782
 311:Src/main.c    ****         ledDelay = 0.2f;
 10029              		.loc 20 311 18
 10030 05f0 154B     		ldr	r3, .L804+52
 10031 05f2 164A     		ldr	r2, .L804+56
 10032 05f4 1A60     		str	r2, [r3]	@ float
 10033 05f6 03E0     		b	.L548
 10034              	.L782:
 312:Src/main.c    ****       else
 313:Src/main.c    ****         ledDelay = 1.f;
 10035              		.loc 20 313 18
 10036 05f8 134B     		ldr	r3, .L804+52
 10037 05fa 4FF07E52 		mov	r2, #1065353216
 10038 05fe 1A60     		str	r2, [r3]	@ float
 10039              	.L548:
 314:Src/main.c    ****       // calc duty
 315:Src/main.c    ****       /* set startup duty if we has start conditions */
 316:Src/main.c    ****       foc1.data.bldc_duty = (foc1.flag.driveStateSwitched == 1) ? foc1.data.bldc_dutyStart : foc1.d
 10040              		.loc 20 316 39
 10041 0600 044B     		ldr	r3, .L804
 10042 0602 DB78     		ldrb	r3, [r3, #3]
 10043 0604 DBB2     		uxtb	r3, r3
 10044              		.loc 20 316 92
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 696


 10045 0606 012B     		cmp	r3, #1
 10046 0608 22D1     		bne	.L549
 10047              		.loc 20 316 92 is_stmt 0 discriminator 1
 10048 060a 024B     		ldr	r3, .L804
 10049 060c D3F8F030 		ldr	r3, [r3, #240]	@ float
 10050 0610 21E0     		b	.L550
 10051              	.L805:
 10052 0612 00BF     		.align	2
 10053              	.L804:
 10054 0614 00000000 		.word	foc1
 10055 0618 00000000 		.word	adcData
 10056 061c F8078039 		.word	964691960
 10057 0620 9FAA2A3F 		.word	1059760799
 10058 0624 C0030000 		.word	foc1+960
 10059 0628 74030000 		.word	foc1+884
 10060 062c 84030000 		.word	foc1+900
 10061 0630 94030000 		.word	foc1+916
 10062 0634 44030000 		.word	foc1+836
 10063 0638 DB0F4940 		.word	1078530011
 10064 063c 920A863F 		.word	1065749138
 10065 0640 A4030000 		.word	foc1+932
 10066 0644 CDCC4C3E 		.word	1045220557
 10067 0648 00000000 		.word	ledDelay
 10068 064c CDCC4C3E 		.word	1045220557
 10069              	.L549:
 10070              		.loc 20 316 92 discriminator 2
 10071 0650 6B4B     		ldr	r3, .L806
 10072 0652 D3F8E830 		ldr	r3, [r3, #232]	@ float
 10073              	.L550:
 10074              		.loc 20 316 27 is_stmt 1 discriminator 4
 10075 0656 6A4A     		ldr	r2, .L806
 10076 0658 C2F8E830 		str	r3, [r2, #232]	@ float
 317:Src/main.c    ****       if (foc1.data.bldc_duty < (foc1.data.bldc_dutyRef - foc1.config.tS)) // add some hysteresys
 10077              		.loc 20 317 20 discriminator 4
 10078 065c 684B     		ldr	r3, .L806
 10079 065e 93ED3A7A 		vldr.32	s14, [r3, #232]
 10080              		.loc 20 317 43 discriminator 4
 10081 0662 674B     		ldr	r3, .L806
 10082 0664 D3ED3B6A 		vldr.32	s13, [r3, #236]
 10083              		.loc 20 317 70 discriminator 4
 10084 0668 654B     		ldr	r3, .L806
 10085 066a D3EDBD7A 		vldr.32	s15, [r3, #756]
 10086              		.loc 20 317 57 discriminator 4
 10087 066e 76EEE77A 		vsub.f32	s15, s13, s15
 10088              		.loc 20 317 10 discriminator 4
 10089 0672 B4EEE77A 		vcmpe.f32	s14, s15
 10090 0676 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10091 067a 0ED5     		bpl	.L551
 318:Src/main.c    ****       {
 319:Src/main.c    ****         foc1.data.bldc_duty += foc1.config.tS * 0.25f; // ramp rate: 0.25/s
 10092              		.loc 20 319 43
 10093 067c 604B     		ldr	r3, .L806
 10094 067e D3EDBD7A 		vldr.32	s15, [r3, #756]
 10095              		.loc 20 319 47
 10096 0682 B5EE007A 		vmov.f32	s14, #2.5e-1
 10097 0686 27EE877A 		vmul.f32	s14, s15, s14
 10098              		.loc 20 319 29
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 697


 10099 068a 5D4B     		ldr	r3, .L806
 10100 068c D3ED3A7A 		vldr.32	s15, [r3, #232]
 10101 0690 77EE277A 		vadd.f32	s15, s14, s15
 10102 0694 5A4B     		ldr	r3, .L806
 10103 0696 C3ED3A7A 		vstr.32	s15, [r3, #232]
 10104              	.L551:
 320:Src/main.c    ****       }
 321:Src/main.c    ****       if (foc1.data.bldc_duty > (foc1.data.bldc_dutyRef + foc1.config.tS))
 10105              		.loc 20 321 20
 10106 069a 594B     		ldr	r3, .L806
 10107 069c 93ED3A7A 		vldr.32	s14, [r3, #232]
 10108              		.loc 20 321 43
 10109 06a0 574B     		ldr	r3, .L806
 10110 06a2 D3ED3B6A 		vldr.32	s13, [r3, #236]
 10111              		.loc 20 321 70
 10112 06a6 564B     		ldr	r3, .L806
 10113 06a8 D3EDBD7A 		vldr.32	s15, [r3, #756]
 10114              		.loc 20 321 57
 10115 06ac 76EEA77A 		vadd.f32	s15, s13, s15
 10116              		.loc 20 321 10
 10117 06b0 B4EEE77A 		vcmpe.f32	s14, s15
 10118 06b4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10119 06b8 0EDD     		ble	.L553
 322:Src/main.c    ****       {
 323:Src/main.c    ****         foc1.data.bldc_duty -= foc1.config.tS * 0.25f; // ramp rate: 0.25/s
 10120              		.loc 20 323 43
 10121 06ba 514B     		ldr	r3, .L806
 10122 06bc D3EDBD7A 		vldr.32	s15, [r3, #756]
 10123              		.loc 20 323 47
 10124 06c0 B5EE007A 		vmov.f32	s14, #2.5e-1
 10125 06c4 67EE877A 		vmul.f32	s15, s15, s14
 10126              		.loc 20 323 29
 10127 06c8 4D4B     		ldr	r3, .L806
 10128 06ca 93ED3A7A 		vldr.32	s14, [r3, #232]
 10129 06ce 77EE677A 		vsub.f32	s15, s14, s15
 10130 06d2 4B4B     		ldr	r3, .L806
 10131 06d4 C3ED3A7A 		vstr.32	s15, [r3, #232]
 10132              	.L553:
 324:Src/main.c    ****       }
 325:Src/main.c    ****       // startup: 100 ms in duty cycle control mode and switch to speed control
 326:Src/main.c    ****       if (foc1.data.isrCntr1 > (uint32_t)(foc1.config.pwmFreq * 0.1f)) // 100 ms
 10133              		.loc 20 326 20
 10134 06d8 494B     		ldr	r3, .L806
 10135 06da D3F8B830 		ldr	r3, [r3, #184]
 10136              		.loc 20 326 54
 10137 06de 484A     		ldr	r2, .L806
 10138 06e0 D2EDBC7A 		vldr.32	s15, [r2, #752]
 10139              		.loc 20 326 63
 10140 06e4 9FED477A 		vldr.32	s14, .L806+4
 10141 06e8 67EE877A 		vmul.f32	s15, s15, s14
 10142              		.loc 20 326 32
 10143 06ec FCEEE77A 		vcvt.u32.f32	s15, s15
 10144 06f0 17EE902A 		vmov	r2, s15	@ int
 10145              		.loc 20 326 10
 10146 06f4 9342     		cmp	r3, r2
 10147 06f6 06D9     		bls	.L555
 327:Src/main.c    ****       {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 698


 328:Src/main.c    ****         foc1.data.isrCntr1 = 0;
 10148              		.loc 20 328 28
 10149 06f8 414B     		ldr	r3, .L806
 10150 06fa 0022     		movs	r2, #0
 10151 06fc C3F8B820 		str	r2, [r3, #184]
 329:Src/main.c    ****         foc1.driveStateBLDC = RUN_SPD_BLDC;
 10152              		.loc 20 329 29
 10153 0700 3F4B     		ldr	r3, .L806
 10154 0702 0422     		movs	r2, #4
 10155 0704 5A70     		strb	r2, [r3, #1]
 10156              	.L555:
 330:Src/main.c    ****       }
 331:Src/main.c    ****       // New commutation
 332:Src/main.c    ****       /* if first enter, make 1 commutation blindly */
 333:Src/main.c    ****       if (foc1.cmtn.Trigger > 0 || foc1.flag.driveStateSwitched == 1)
 10157              		.loc 20 333 20
 10158 0706 3E4B     		ldr	r3, .L806
 10159 0708 93F84433 		ldrb	r3, [r3, #836]
 10160 070c DBB2     		uxtb	r3, r3
 10161              		.loc 20 333 10
 10162 070e 002B     		cmp	r3, #0
 10163 0710 04D1     		bne	.L556
 10164              		.loc 20 333 45 discriminator 1
 10165 0712 3B4B     		ldr	r3, .L806
 10166 0714 DB78     		ldrb	r3, [r3, #3]
 10167 0716 DBB2     		uxtb	r3, r3
 10168              		.loc 20 333 33 discriminator 1
 10169 0718 012B     		cmp	r3, #1
 10170 071a 2BD1     		bne	.L557
 10171              	.L556:
 334:Src/main.c    ****       {
 335:Src/main.c    ****         foc1.flag.driveStateSwitched = 0;
 10172              		.loc 20 335 38
 10173 071c 384B     		ldr	r3, .L806
 10174 071e 0022     		movs	r2, #0
 10175 0720 DA70     		strb	r2, [r3, #3]
 336:Src/main.c    **** 
 337:Src/main.c    ****         if (foc1.cmtn.dir == 1)
 10176              		.loc 20 337 22
 10177 0722 374B     		ldr	r3, .L806
 10178 0724 93F86833 		ldrb	r3, [r3, #872]
 10179 0728 DBB2     		uxtb	r3, r3
 10180              		.loc 20 337 12
 10181 072a 012B     		cmp	r3, #1
 10182 072c 11D1     		bne	.L558
 338:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState >= 5) ? 0 : foc1.cmtn.cmtnState + 1;
 10183              		.loc 20 338 43
 10184 072e 344B     		ldr	r3, .L806
 10185 0730 93F86933 		ldrb	r3, [r3, #873]
 10186 0734 DBB2     		uxtb	r3, r3
 10187              		.loc 20 338 31
 10188 0736 042B     		cmp	r3, #4
 10189 0738 06D8     		bhi	.L559
 10190              		.loc 20 338 75 discriminator 1
 10191 073a 314B     		ldr	r3, .L806
 10192 073c 93F86933 		ldrb	r3, [r3, #873]
 10193 0740 DBB2     		uxtb	r3, r3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 699


 10194              		.loc 20 338 31 discriminator 1
 10195 0742 0133     		adds	r3, r3, #1
 10196 0744 DBB2     		uxtb	r3, r3
 10197 0746 00E0     		b	.L560
 10198              	.L559:
 10199              		.loc 20 338 31 is_stmt 0 discriminator 2
 10200 0748 0023     		movs	r3, #0
 10201              	.L560:
 10202              		.loc 20 338 31 discriminator 4
 10203 074a 2D4A     		ldr	r2, .L806
 10204 074c 82F86933 		strb	r3, [r2, #873]
 10205 0750 10E0     		b	.L557
 10206              	.L558:
 339:Src/main.c    ****         else
 340:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState <= 0) ? 5 : foc1.cmtn.cmtnState - 1;
 10207              		.loc 20 340 43 is_stmt 1
 10208 0752 2B4B     		ldr	r3, .L806
 10209 0754 93F86933 		ldrb	r3, [r3, #873]
 10210 0758 DBB2     		uxtb	r3, r3
 10211              		.loc 20 340 31
 10212 075a 002B     		cmp	r3, #0
 10213 075c 06D0     		beq	.L561
 10214              		.loc 20 340 75 discriminator 1
 10215 075e 284B     		ldr	r3, .L806
 10216 0760 93F86933 		ldrb	r3, [r3, #873]
 10217 0764 DBB2     		uxtb	r3, r3
 10218              		.loc 20 340 31 discriminator 1
 10219 0766 013B     		subs	r3, r3, #1
 10220 0768 DBB2     		uxtb	r3, r3
 10221 076a 00E0     		b	.L562
 10222              	.L561:
 10223              		.loc 20 340 31 is_stmt 0 discriminator 2
 10224 076c 0523     		movs	r3, #5
 10225              	.L562:
 10226              		.loc 20 340 31 discriminator 4
 10227 076e 244A     		ldr	r2, .L806
 10228 0770 82F86933 		strb	r3, [r2, #873]
 10229              	.L557:
 341:Src/main.c    ****       }
 342:Src/main.c    ****       // Update PWM values
 343:Src/main.c    ****       bldcpwm_update((uint32_t)foc1.data.halfPwmPeriod, (uint32_t)(foc1.data.halfPwmPeriod * foc1.d
 10230              		.loc 20 343 41 is_stmt 1
 10231 0774 224B     		ldr	r3, .L806
 10232 0776 D3ED377A 		vldr.32	s15, [r3, #220]
 10233              		.loc 20 343 7
 10234 077a FCEEE76A 		vcvt.u32.f32	s13, s15
 10235              		.loc 20 343 77
 10236 077e 204B     		ldr	r3, .L806
 10237 0780 93ED377A 		vldr.32	s14, [r3, #220]
 10238              		.loc 20 343 103
 10239 0784 1E4B     		ldr	r3, .L806
 10240 0786 D3ED3A7A 		vldr.32	s15, [r3, #232]
 10241              		.loc 20 343 92
 10242 078a 67EE277A 		vmul.f32	s15, s14, s15
 10243              		.loc 20 343 7
 10244 078e FCEEE77A 		vcvt.u32.f32	s15, s15
 10245              		.loc 20 343 125
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 700


 10246 0792 1B4B     		ldr	r3, .L806
 10247 0794 93F86933 		ldrb	r3, [r3, #873]
 10248 0798 DBB2     		uxtb	r3, r3
 10249              		.loc 20 343 7
 10250 079a 1A46     		mov	r2, r3
 10251 079c 17EE901A 		vmov	r1, s15	@ int
 10252 07a0 16EE900A 		vmov	r0, s13	@ int
 10253 07a4 FFF7FEFF 		bl	bldcpwm_update
 344:Src/main.c    **** 
 345:Src/main.c    ****       // call datalogger
 346:Src/main.c    ****       dataLog.in1 = foc1.cmtn.As;
 10254              		.loc 20 346 30
 10255 07a8 154B     		ldr	r3, .L806
 10256 07aa D3F85023 		ldr	r2, [r3, #848]	@ float
 10257              		.loc 20 346 19
 10258 07ae 164B     		ldr	r3, .L806+8
 10259 07b0 03F58043 		add	r3, r3, #16384
 10260 07b4 3833     		adds	r3, r3, #56
 10261 07b6 1A60     		str	r2, [r3]	@ float
 347:Src/main.c    ****       dataLog.in2 = foc1.cmtn.Trigger;
 10262              		.loc 20 347 30
 10263 07b8 114B     		ldr	r3, .L806
 10264 07ba 93F84433 		ldrb	r3, [r3, #836]
 10265 07be DBB2     		uxtb	r3, r3
 10266              		.loc 20 347 19
 10267 07c0 07EE903A 		vmov	s15, r3	@ int
 10268 07c4 F8EE677A 		vcvt.f32.u32	s15, s15
 10269 07c8 0F4B     		ldr	r3, .L806+8
 10270 07ca 03F58043 		add	r3, r3, #16384
 10271 07ce 3C33     		adds	r3, r3, #60
 10272 07d0 C3ED007A 		vstr.32	s15, [r3]
 348:Src/main.c    ****       dataLog.in3 = foc1.cmtn.Neutral;
 10273              		.loc 20 348 30
 10274 07d4 0A4B     		ldr	r3, .L806
 10275 07d6 D3F87023 		ldr	r2, [r3, #880]	@ float
 10276              		.loc 20 348 19
 10277 07da 0B4B     		ldr	r3, .L806+8
 10278 07dc 03F58043 		add	r3, r3, #16384
 10279 07e0 4033     		adds	r3, r3, #64
 10280 07e2 1A60     		str	r2, [r3]	@ float
 349:Src/main.c    ****       dataLog.in4 = foc1.cmtn.fluxBuff;
 10281              		.loc 20 349 30
 10282 07e4 064B     		ldr	r3, .L806
 10283 07e6 D3F84823 		ldr	r2, [r3, #840]	@ float
 10284              		.loc 20 349 19
 10285 07ea 074B     		ldr	r3, .L806+8
 10286 07ec 03F58043 		add	r3, r3, #16384
 10287 07f0 4433     		adds	r3, r3, #68
 10288 07f2 1A60     		str	r2, [r3]	@ float
 350:Src/main.c    ****       datalogCalc(&dataLog);
 10289              		.loc 20 350 7
 10290 07f4 0448     		ldr	r0, .L806+8
 10291 07f6 FFF7FEFF 		bl	datalogCalc
 351:Src/main.c    ****       break;
 10292              		.loc 20 351 7
 10293 07fa 04F070BB 		b	.L621
 10294              	.L807:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 701


 10295 07fe 00BF     		.align	2
 10296              	.L806:
 10297 0800 00000000 		.word	foc1
 10298 0804 CDCCCC3D 		.word	1036831949
 10299 0808 00000000 		.word	dataLog
 10300              	.L539:
 352:Src/main.c    ****     case RUN_OPENLOOP_BLDC:
 353:Src/main.c    ****       foc1.cmtn.lpf_bemfA.in = (float)(adcData.v_u - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 10301              		.loc 20 353 47
 10302 080c C34B     		ldr	r3, .L808
 10303 080e DB68     		ldr	r3, [r3, #12]
 10304              		.loc 20 353 52
 10305 0810 A3F2FF73 		subw	r3, r3, #2047
 10306              		.loc 20 353 32
 10307 0814 07EE903A 		vmov	s15, r3	@ int
 10308 0818 F8EEE77A 		vcvt.f32.s32	s15, s15
 10309              		.loc 20 353 60
 10310 081c 9FEDC07A 		vldr.32	s14, .L808+4
 10311 0820 27EE877A 		vmul.f32	s14, s15, s14
 10312              		.loc 20 353 86
 10313 0824 BF4B     		ldr	r3, .L808+8
 10314 0826 D3EDBF7A 		vldr.32	s15, [r3, #764]
 10315              		.loc 20 353 73
 10316 082a 67EE277A 		vmul.f32	s15, s14, s15
 10317              		.loc 20 353 30
 10318 082e BD4B     		ldr	r3, .L808+8
 10319 0830 C3EDDD7A 		vstr.32	s15, [r3, #884]
 354:Src/main.c    ****       foc1.cmtn.lpf_bemfB.in = (float)(adcData.v_v - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 10320              		.loc 20 354 47
 10321 0834 B94B     		ldr	r3, .L808
 10322 0836 1B69     		ldr	r3, [r3, #16]
 10323              		.loc 20 354 52
 10324 0838 A3F2FF73 		subw	r3, r3, #2047
 10325              		.loc 20 354 32
 10326 083c 07EE903A 		vmov	s15, r3	@ int
 10327 0840 F8EEE77A 		vcvt.f32.s32	s15, s15
 10328              		.loc 20 354 60
 10329 0844 9FEDB67A 		vldr.32	s14, .L808+4
 10330 0848 27EE877A 		vmul.f32	s14, s15, s14
 10331              		.loc 20 354 86
 10332 084c B54B     		ldr	r3, .L808+8
 10333 084e D3EDBF7A 		vldr.32	s15, [r3, #764]
 10334              		.loc 20 354 73
 10335 0852 67EE277A 		vmul.f32	s15, s14, s15
 10336              		.loc 20 354 30
 10337 0856 B34B     		ldr	r3, .L808+8
 10338 0858 C3EDE17A 		vstr.32	s15, [r3, #900]
 355:Src/main.c    ****       foc1.cmtn.lpf_bemfC.in = (float)(adcData.v_w - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 10339              		.loc 20 355 47
 10340 085c AF4B     		ldr	r3, .L808
 10341 085e 5B69     		ldr	r3, [r3, #20]
 10342              		.loc 20 355 52
 10343 0860 A3F2FF73 		subw	r3, r3, #2047
 10344              		.loc 20 355 32
 10345 0864 07EE903A 		vmov	s15, r3	@ int
 10346 0868 F8EEE77A 		vcvt.f32.s32	s15, s15
 10347              		.loc 20 355 60
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 702


 10348 086c 9FEDAC7A 		vldr.32	s14, .L808+4
 10349 0870 27EE877A 		vmul.f32	s14, s15, s14
 10350              		.loc 20 355 86
 10351 0874 AB4B     		ldr	r3, .L808+8
 10352 0876 D3EDBF7A 		vldr.32	s15, [r3, #764]
 10353              		.loc 20 355 73
 10354 087a 67EE277A 		vmul.f32	s15, s14, s15
 10355              		.loc 20 355 30
 10356 087e A94B     		ldr	r3, .L808+8
 10357 0880 C3EDE57A 		vstr.32	s15, [r3, #916]
 356:Src/main.c    ****       foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 10358              		.loc 20 356 43
 10359 0884 A54B     		ldr	r3, .L808
 10360 0886 9B69     		ldr	r3, [r3, #24]
 10361              		.loc 20 356 29
 10362 0888 07EE903A 		vmov	s15, r3	@ int
 10363 088c F8EEE77A 		vcvt.f32.s32	s15, s15
 10364              		.loc 20 356 49
 10365 0890 9FEDA37A 		vldr.32	s14, .L808+4
 10366 0894 27EE877A 		vmul.f32	s14, s15, s14
 10367              		.loc 20 356 75
 10368 0898 A24B     		ldr	r3, .L808+8
 10369 089a D3EDBF7A 		vldr.32	s15, [r3, #764]
 10370              		.loc 20 356 62
 10371 089e 67EE277A 		vmul.f32	s15, s14, s15
 10372              		.loc 20 356 27
 10373 08a2 A04B     		ldr	r3, .L808+8
 10374 08a4 C3EDA97A 		vstr.32	s15, [r3, #676]
 357:Src/main.c    ****       foc1.data.iPhaseA = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 10375              		.loc 20 357 35
 10376 08a8 9C4B     		ldr	r3, .L808
 10377 08aa 1B68     		ldr	r3, [r3]
 10378              		.loc 20 357 41
 10379 08ac 07EE903A 		vmov	s15, r3	@ int
 10380 08b0 F8EEE77A 		vcvt.f32.s32	s15, s15
 10381 08b4 9FED9A7A 		vldr.32	s14, .L808+4
 10382 08b8 27EE877A 		vmul.f32	s14, s15, s14
 10383              		.loc 20 357 67
 10384 08bc 994B     		ldr	r3, .L808+8
 10385 08be D3EDBE7A 		vldr.32	s15, [r3, #760]
 10386              		.loc 20 357 54
 10387 08c2 27EE277A 		vmul.f32	s14, s14, s15
 10388              		.loc 20 357 100
 10389 08c6 974B     		ldr	r3, .L808+8
 10390 08c8 D3ED317A 		vldr.32	s15, [r3, #196]
 10391              		.loc 20 357 89
 10392 08cc 77EE677A 		vsub.f32	s15, s14, s15
 10393              		.loc 20 357 25
 10394 08d0 944B     		ldr	r3, .L808+8
 10395 08d2 C3ED0B7A 		vstr.32	s15, [r3, #44]
 358:Src/main.c    ****       foc1.data.iPhaseB = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 10396              		.loc 20 358 35
 10397 08d6 914B     		ldr	r3, .L808
 10398 08d8 5B68     		ldr	r3, [r3, #4]
 10399              		.loc 20 358 41
 10400 08da 07EE903A 		vmov	s15, r3	@ int
 10401 08de F8EEE77A 		vcvt.f32.s32	s15, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 703


 10402 08e2 9FED8F7A 		vldr.32	s14, .L808+4
 10403 08e6 27EE877A 		vmul.f32	s14, s15, s14
 10404              		.loc 20 358 67
 10405 08ea 8E4B     		ldr	r3, .L808+8
 10406 08ec D3EDBE7A 		vldr.32	s15, [r3, #760]
 10407              		.loc 20 358 54
 10408 08f0 27EE277A 		vmul.f32	s14, s14, s15
 10409              		.loc 20 358 100
 10410 08f4 8B4B     		ldr	r3, .L808+8
 10411 08f6 D3ED327A 		vldr.32	s15, [r3, #200]
 10412              		.loc 20 358 89
 10413 08fa 77EE677A 		vsub.f32	s15, s14, s15
 10414              		.loc 20 358 25
 10415 08fe 894B     		ldr	r3, .L808+8
 10416 0900 C3ED0C7A 		vstr.32	s15, [r3, #48]
 359:Src/main.c    ****       foc1.data.iPhaseC = (adcData.ph_w * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 10417              		.loc 20 359 35
 10418 0904 854B     		ldr	r3, .L808
 10419 0906 9B68     		ldr	r3, [r3, #8]
 10420              		.loc 20 359 41
 10421 0908 07EE903A 		vmov	s15, r3	@ int
 10422 090c F8EEE77A 		vcvt.f32.s32	s15, s15
 10423 0910 9FED837A 		vldr.32	s14, .L808+4
 10424 0914 27EE877A 		vmul.f32	s14, s15, s14
 10425              		.loc 20 359 67
 10426 0918 824B     		ldr	r3, .L808+8
 10427 091a D3EDBE7A 		vldr.32	s15, [r3, #760]
 10428              		.loc 20 359 54
 10429 091e 27EE277A 		vmul.f32	s14, s14, s15
 10430              		.loc 20 359 100
 10431 0922 804B     		ldr	r3, .L808+8
 10432 0924 D3ED337A 		vldr.32	s15, [r3, #204]
 10433              		.loc 20 359 89
 10434 0928 77EE677A 		vsub.f32	s15, s14, s15
 10435              		.loc 20 359 25
 10436 092c 7D4B     		ldr	r3, .L808+8
 10437 092e C3ED0D7A 		vstr.32	s15, [r3, #52]
 360:Src/main.c    ****       foc1.data.iAvg = sqrtf((SQ(foc1.data.iPhaseA) + SQ(foc1.data.iPhaseB) + SQ(foc1.data.iPhaseC)
 10438              		.loc 20 360 31
 10439 0932 7C4B     		ldr	r3, .L808+8
 10440 0934 93ED0B7A 		vldr.32	s14, [r3, #44]
 10441 0938 7A4B     		ldr	r3, .L808+8
 10442 093a D3ED0B7A 		vldr.32	s15, [r3, #44]
 10443 093e 27EE277A 		vmul.f32	s14, s14, s15
 10444              		.loc 20 360 55
 10445 0942 784B     		ldr	r3, .L808+8
 10446 0944 D3ED0C6A 		vldr.32	s13, [r3, #48]
 10447 0948 764B     		ldr	r3, .L808+8
 10448 094a D3ED0C7A 		vldr.32	s15, [r3, #48]
 10449 094e 66EEA77A 		vmul.f32	s15, s13, s15
 10450              		.loc 20 360 53
 10451 0952 37EE277A 		vadd.f32	s14, s14, s15
 10452              		.loc 20 360 79
 10453 0956 734B     		ldr	r3, .L808+8
 10454 0958 D3ED0D6A 		vldr.32	s13, [r3, #52]
 10455 095c 714B     		ldr	r3, .L808+8
 10456 095e D3ED0D7A 		vldr.32	s15, [r3, #52]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 704


 10457 0962 66EEA77A 		vmul.f32	s15, s13, s15
 10458              		.loc 20 360 24
 10459 0966 77EE277A 		vadd.f32	s15, s14, s15
 10460 096a B0EE670A 		vmov.f32	s0, s15
 10461 096e FFF7FEFF 		bl	sqrtf
 10462 0972 B0EE407A 		vmov.f32	s14, s0
 10463              		.loc 20 360 103
 10464 0976 DFED6C7A 		vldr.32	s15, .L808+12
 10465 097a 67EE277A 		vmul.f32	s15, s14, s15
 10466              		.loc 20 360 22
 10467 097e 694B     		ldr	r3, .L808+8
 10468 0980 C3ED0E7A 		vstr.32	s15, [r3, #56]
 361:Src/main.c    ****       // filtered total current
 362:Src/main.c    ****       foc1.lpf_Iavg.in = foc1.data.iAvg;
 10469              		.loc 20 362 35
 10470 0984 674B     		ldr	r3, .L808+8
 10471 0986 9B6B     		ldr	r3, [r3, #56]	@ float
 10472              		.loc 20 362 24
 10473 0988 664A     		ldr	r2, .L808+8
 10474 098a C2F8C033 		str	r3, [r2, #960]	@ float
 363:Src/main.c    ****       LPF_calc(&foc1.lpf_Iavg);
 10475              		.loc 20 363 7
 10476 098e 6748     		ldr	r0, .L808+16
 10477 0990 FFF7FEFF 		bl	LPF_calc
 364:Src/main.c    ****       foc1.data.iAvgFiltered = foc1.lpf_Iavg.out;
 10478              		.loc 20 364 45
 10479 0994 634B     		ldr	r3, .L808+8
 10480 0996 D3F8C833 		ldr	r3, [r3, #968]	@ float
 10481              		.loc 20 364 30
 10482 099a 624A     		ldr	r2, .L808+8
 10483 099c D363     		str	r3, [r2, #60]	@ float
 365:Src/main.c    ****       // filtered BEMF
 366:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfA);
 10484              		.loc 20 366 7
 10485 099e 6448     		ldr	r0, .L808+20
 10486 09a0 FFF7FEFF 		bl	LPF_calc
 367:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfB);
 10487              		.loc 20 367 7
 10488 09a4 6348     		ldr	r0, .L808+24
 10489 09a6 FFF7FEFF 		bl	LPF_calc
 368:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfC);
 10490              		.loc 20 368 7
 10491 09aa 6348     		ldr	r0, .L808+28
 10492 09ac FFF7FEFF 		bl	LPF_calc
 369:Src/main.c    ****       // check ZCD and new commutation step
 370:Src/main.c    ****       foc1.cmtn.As = foc1.cmtn.lpf_bemfA.out;
 10493              		.loc 20 370 41
 10494 09b0 5C4B     		ldr	r3, .L808+8
 10495 09b2 D3F87C33 		ldr	r3, [r3, #892]	@ float
 10496              		.loc 20 370 20
 10497 09b6 5B4A     		ldr	r2, .L808+8
 10498 09b8 C2F85033 		str	r3, [r2, #848]	@ float
 371:Src/main.c    ****       foc1.cmtn.Bs = foc1.cmtn.lpf_bemfB.out;
 10499              		.loc 20 371 41
 10500 09bc 594B     		ldr	r3, .L808+8
 10501 09be D3F88C33 		ldr	r3, [r3, #908]	@ float
 10502              		.loc 20 371 20
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 705


 10503 09c2 584A     		ldr	r2, .L808+8
 10504 09c4 C2F85433 		str	r3, [r2, #852]	@ float
 372:Src/main.c    ****       foc1.cmtn.Cs = foc1.cmtn.lpf_bemfC.out;
 10505              		.loc 20 372 41
 10506 09c8 564B     		ldr	r3, .L808+8
 10507 09ca D3F89C33 		ldr	r3, [r3, #924]	@ float
 10508              		.loc 20 372 20
 10509 09ce 554A     		ldr	r2, .L808+8
 10510 09d0 C2F85833 		str	r3, [r2, #856]	@ float
 373:Src/main.c    ****       foc1.calc.cmtn(&foc1.cmtn);
 10511              		.loc 20 373 16
 10512 09d4 534B     		ldr	r3, .L808+8
 10513 09d6 D3F84434 		ldr	r3, [r3, #1092]
 10514              		.loc 20 373 7
 10515 09da 5848     		ldr	r0, .L808+32
 10516 09dc 9847     		blx	r3
 10517              	.LVL8:
 374:Src/main.c    ****       // Calc Angle
 375:Src/main.c    ****       foc1.data.angle = MF_PI - (M_PI3 + ((float)foc1.cmtn.cmtnState * M_PI3));
 10518              		.loc 20 375 59
 10519 09de 514B     		ldr	r3, .L808+8
 10520 09e0 93F86933 		ldrb	r3, [r3, #873]
 10521 09e4 DBB2     		uxtb	r3, r3
 10522              		.loc 20 375 43
 10523 09e6 07EE903A 		vmov	s15, r3	@ int
 10524 09ea F8EE677A 		vcvt.f32.u32	s15, s15
 10525              		.loc 20 375 70
 10526 09ee 9FED547A 		vldr.32	s14, .L808+36
 10527 09f2 27EE877A 		vmul.f32	s14, s15, s14
 10528              		.loc 20 375 72
 10529 09f6 F0EE086A 		vmov.f32	s13, #3.0e+0
 10530 09fa C7EE267A 		vdiv.f32	s15, s14, s13
 10531              		.loc 20 375 40
 10532 09fe 9FED517A 		vldr.32	s14, .L808+40
 10533 0a02 77EE877A 		vadd.f32	s15, s15, s14
 10534              		.loc 20 375 31
 10535 0a06 9FED4E7A 		vldr.32	s14, .L808+36
 10536 0a0a 77EE677A 		vsub.f32	s15, s14, s15
 10537              		.loc 20 375 23
 10538 0a0e 454B     		ldr	r3, .L808+8
 10539 0a10 C3ED367A 		vstr.32	s15, [r3, #216]
 376:Src/main.c    ****       // calc PLL
 377:Src/main.c    ****       foc1.pll.AngleRaw = foc1.data.angle;
 10540              		.loc 20 377 36
 10541 0a14 434B     		ldr	r3, .L808+8
 10542 0a16 D3F8D830 		ldr	r3, [r3, #216]	@ float
 10543              		.loc 20 377 25
 10544 0a1a 424A     		ldr	r2, .L808+8
 10545 0a1c C2F8A433 		str	r3, [r2, #932]	@ float
 378:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 10546              		.loc 20 378 16
 10547 0a20 404B     		ldr	r3, .L808+8
 10548 0a22 D3F84C34 		ldr	r3, [r3, #1100]
 10549              		.loc 20 378 7
 10550 0a26 4848     		ldr	r0, .L808+44
 10551 0a28 9847     		blx	r3
 10552              	.LVL9:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 706


 379:Src/main.c    ****       // Indicate motor state
 380:Src/main.c    ****       if (foc1.data.iAvgFiltered > 0.2f || foc1.pll.SpeedPll < 10.f) // indicate non-zero current
 10553              		.loc 20 380 20
 10554 0a2a 3E4B     		ldr	r3, .L808+8
 10555 0a2c D3ED0F7A 		vldr.32	s15, [r3, #60]
 10556              		.loc 20 380 10
 10557 0a30 9FED467A 		vldr.32	s14, .L808+48
 10558 0a34 F4EEC77A 		vcmpe.f32	s15, s14
 10559 0a38 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10560 0a3c 09DC     		bgt	.L563
 10561              		.loc 20 380 52 discriminator 1
 10562 0a3e 394B     		ldr	r3, .L808+8
 10563 0a40 D3EDEC7A 		vldr.32	s15, [r3, #944]
 10564              		.loc 20 380 41 discriminator 1
 10565 0a44 B2EE047A 		vmov.f32	s14, #1.0e+1
 10566 0a48 F4EEC77A 		vcmpe.f32	s15, s14
 10567 0a4c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10568 0a50 03D5     		bpl	.L564
 10569              	.L563:
 381:Src/main.c    ****         ledDelay = 0.5f;
 10570              		.loc 20 381 18
 10571 0a52 3F4B     		ldr	r3, .L808+52
 10572 0a54 4FF07C52 		mov	r2, #1056964608
 10573 0a58 1A60     		str	r2, [r3]	@ float
 10574              	.L564:
 382:Src/main.c    ****       if (foc1.pll.SpeedPll > 10.f) // indicate non-zero speed
 10575              		.loc 20 382 19
 10576 0a5a 324B     		ldr	r3, .L808+8
 10577 0a5c D3EDEC7A 		vldr.32	s15, [r3, #944]
 10578              		.loc 20 382 10
 10579 0a60 B2EE047A 		vmov.f32	s14, #1.0e+1
 10580 0a64 F4EEC77A 		vcmpe.f32	s15, s14
 10581 0a68 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10582 0a6c 03DD     		ble	.L783
 383:Src/main.c    ****         ledDelay = 0.2f;
 10583              		.loc 20 383 18
 10584 0a6e 384B     		ldr	r3, .L808+52
 10585 0a70 384A     		ldr	r2, .L808+56
 10586 0a72 1A60     		str	r2, [r3]	@ float
 10587 0a74 03E0     		b	.L568
 10588              	.L783:
 384:Src/main.c    ****       else
 385:Src/main.c    ****         ledDelay = 1.f;
 10589              		.loc 20 385 18
 10590 0a76 364B     		ldr	r3, .L808+52
 10591 0a78 4FF07E52 		mov	r2, #1065353216
 10592 0a7c 1A60     		str	r2, [r3]	@ float
 10593              	.L568:
 386:Src/main.c    ****       /* decrease delay betwen commutation steps to commCntrRef value */
 387:Src/main.c    ****       if (foc1.data.bldc_commCntr >= foc1.data.bldc_commCntrRef)
 10594              		.loc 20 387 20
 10595 0a7e 294B     		ldr	r3, .L808+8
 10596 0a80 93ED387A 		vldr.32	s14, [r3, #224]
 10597              		.loc 20 387 47
 10598 0a84 274B     		ldr	r3, .L808+8
 10599 0a86 D3ED397A 		vldr.32	s15, [r3, #228]
 10600              		.loc 20 387 10
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 707


 10601 0a8a B4EEE77A 		vcmpe.f32	s14, s15
 10602 0a8e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10603 0a92 0EDB     		blt	.L569
 388:Src/main.c    ****       {
 389:Src/main.c    ****         foc1.data.bldc_commCntr -= (foc1.config.tS * 500.f);
 10604              		.loc 20 389 48
 10605 0a94 234B     		ldr	r3, .L808+8
 10606 0a96 D3EDBD7A 		vldr.32	s15, [r3, #756]
 10607              		.loc 20 389 52
 10608 0a9a 9FED2F7A 		vldr.32	s14, .L808+60
 10609 0a9e 67EE877A 		vmul.f32	s15, s15, s14
 10610              		.loc 20 389 33
 10611 0aa2 204B     		ldr	r3, .L808+8
 10612 0aa4 93ED387A 		vldr.32	s14, [r3, #224]
 10613 0aa8 77EE677A 		vsub.f32	s15, s14, s15
 10614 0aac 1D4B     		ldr	r3, .L808+8
 10615 0aae C3ED387A 		vstr.32	s15, [r3, #224]
 10616              	.L569:
 390:Src/main.c    ****       }
 391:Src/main.c    **** 
 392:Src/main.c    ****       if (foc1.data.isrCntr1 >= (uint32_t)foc1.data.bldc_commCntr)
 10617              		.loc 20 392 20
 10618 0ab2 1C4B     		ldr	r3, .L808+8
 10619 0ab4 D3F8B830 		ldr	r3, [r3, #184]
 10620              		.loc 20 392 52
 10621 0ab8 1A4A     		ldr	r2, .L808+8
 10622 0aba D2ED387A 		vldr.32	s15, [r2, #224]
 10623              		.loc 20 392 33
 10624 0abe FCEEE77A 		vcvt.u32.f32	s15, s15
 10625 0ac2 17EE902A 		vmov	r2, s15	@ int
 10626              		.loc 20 392 10
 10627 0ac6 9342     		cmp	r3, r2
 10628 0ac8 4CD3     		bcc	.L571
 393:Src/main.c    ****       {
 394:Src/main.c    ****         foc1.data.isrCntr1 = 0;
 10629              		.loc 20 394 28
 10630 0aca 164B     		ldr	r3, .L808+8
 10631 0acc 0022     		movs	r2, #0
 10632 0ace C3F8B820 		str	r2, [r3, #184]
 395:Src/main.c    **** 
 396:Src/main.c    ****         if (foc1.cmtn.dir == 1)
 10633              		.loc 20 396 22
 10634 0ad2 144B     		ldr	r3, .L808+8
 10635 0ad4 93F86833 		ldrb	r3, [r3, #872]
 10636 0ad8 DBB2     		uxtb	r3, r3
 10637              		.loc 20 396 12
 10638 0ada 012B     		cmp	r3, #1
 10639 0adc 11D1     		bne	.L572
 397:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState >= 5) ? 0 : foc1.cmtn.cmtnState + 1;
 10640              		.loc 20 397 43
 10641 0ade 114B     		ldr	r3, .L808+8
 10642 0ae0 93F86933 		ldrb	r3, [r3, #873]
 10643 0ae4 DBB2     		uxtb	r3, r3
 10644              		.loc 20 397 31
 10645 0ae6 042B     		cmp	r3, #4
 10646 0ae8 06D8     		bhi	.L573
 10647              		.loc 20 397 75 discriminator 1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 708


 10648 0aea 0E4B     		ldr	r3, .L808+8
 10649 0aec 93F86933 		ldrb	r3, [r3, #873]
 10650 0af0 DBB2     		uxtb	r3, r3
 10651              		.loc 20 397 31 discriminator 1
 10652 0af2 0133     		adds	r3, r3, #1
 10653 0af4 DBB2     		uxtb	r3, r3
 10654 0af6 00E0     		b	.L574
 10655              	.L573:
 10656              		.loc 20 397 31 is_stmt 0 discriminator 2
 10657 0af8 0023     		movs	r3, #0
 10658              	.L574:
 10659              		.loc 20 397 31 discriminator 4
 10660 0afa 0A4A     		ldr	r2, .L808+8
 10661 0afc 82F86933 		strb	r3, [r2, #873]
 10662 0b00 30E0     		b	.L571
 10663              	.L572:
 398:Src/main.c    ****         else
 399:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState <= 0) ? 5 : foc1.cmtn.cmtnState - 1;
 10664              		.loc 20 399 43 is_stmt 1
 10665 0b02 084B     		ldr	r3, .L808+8
 10666 0b04 93F86933 		ldrb	r3, [r3, #873]
 10667 0b08 DBB2     		uxtb	r3, r3
 10668              		.loc 20 399 31
 10669 0b0a 002B     		cmp	r3, #0
 10670 0b0c 26D0     		beq	.L575
 10671              		.loc 20 399 75 discriminator 1
 10672 0b0e 054B     		ldr	r3, .L808+8
 10673 0b10 93F86933 		ldrb	r3, [r3, #873]
 10674 0b14 DBB2     		uxtb	r3, r3
 10675              		.loc 20 399 31 discriminator 1
 10676 0b16 013B     		subs	r3, r3, #1
 10677 0b18 DBB2     		uxtb	r3, r3
 10678 0b1a 20E0     		b	.L576
 10679              	.L809:
 10680              		.align	2
 10681              	.L808:
 10682 0b1c 00000000 		.word	adcData
 10683 0b20 F8078039 		.word	964691960
 10684 0b24 00000000 		.word	foc1
 10685 0b28 9FAA2A3F 		.word	1059760799
 10686 0b2c C0030000 		.word	foc1+960
 10687 0b30 74030000 		.word	foc1+884
 10688 0b34 84030000 		.word	foc1+900
 10689 0b38 94030000 		.word	foc1+916
 10690 0b3c 44030000 		.word	foc1+836
 10691 0b40 DB0F4940 		.word	1078530011
 10692 0b44 920A863F 		.word	1065749138
 10693 0b48 A4030000 		.word	foc1+932
 10694 0b4c CDCC4C3E 		.word	1045220557
 10695 0b50 00000000 		.word	ledDelay
 10696 0b54 CDCC4C3E 		.word	1045220557
 10697 0b58 0000FA43 		.word	1140457472
 10698              	.L575:
 10699              		.loc 20 399 31 is_stmt 0 discriminator 2
 10700 0b5c 0523     		movs	r3, #5
 10701              	.L576:
 10702              		.loc 20 399 31 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 709


 10703 0b5e C54A     		ldr	r2, .L810
 10704 0b60 82F86933 		strb	r3, [r2, #873]
 10705              	.L571:
 400:Src/main.c    ****       }
 401:Src/main.c    ****       // Update PWM values
 402:Src/main.c    ****       bldcpwm_update((uint32_t)foc1.data.halfPwmPeriod, (uint32_t)(foc1.data.halfPwmPeriod * foc1.d
 10706              		.loc 20 402 41 is_stmt 1
 10707 0b64 C34B     		ldr	r3, .L810
 10708 0b66 D3ED377A 		vldr.32	s15, [r3, #220]
 10709              		.loc 20 402 7
 10710 0b6a FCEEE76A 		vcvt.u32.f32	s13, s15
 10711              		.loc 20 402 77
 10712 0b6e C14B     		ldr	r3, .L810
 10713 0b70 93ED377A 		vldr.32	s14, [r3, #220]
 10714              		.loc 20 402 103
 10715 0b74 BF4B     		ldr	r3, .L810
 10716 0b76 D3ED3A7A 		vldr.32	s15, [r3, #232]
 10717              		.loc 20 402 92
 10718 0b7a 67EE277A 		vmul.f32	s15, s14, s15
 10719              		.loc 20 402 7
 10720 0b7e FCEEE77A 		vcvt.u32.f32	s15, s15
 10721              		.loc 20 402 125
 10722 0b82 BC4B     		ldr	r3, .L810
 10723 0b84 93F86933 		ldrb	r3, [r3, #873]
 10724 0b88 DBB2     		uxtb	r3, r3
 10725              		.loc 20 402 7
 10726 0b8a 1A46     		mov	r2, r3
 10727 0b8c 17EE901A 		vmov	r1, s15	@ int
 10728 0b90 16EE900A 		vmov	r0, s13	@ int
 10729 0b94 FFF7FEFF 		bl	bldcpwm_update
 403:Src/main.c    ****       // call datalogger
 404:Src/main.c    ****       dataLog.in1 = foc1.cmtn.As;
 10730              		.loc 20 404 30
 10731 0b98 B64B     		ldr	r3, .L810
 10732 0b9a D3F85023 		ldr	r2, [r3, #848]	@ float
 10733              		.loc 20 404 19
 10734 0b9e B64B     		ldr	r3, .L810+4
 10735 0ba0 03F58043 		add	r3, r3, #16384
 10736 0ba4 3833     		adds	r3, r3, #56
 10737 0ba6 1A60     		str	r2, [r3]	@ float
 405:Src/main.c    ****       dataLog.in2 = foc1.cmtn.Trigger;
 10738              		.loc 20 405 30
 10739 0ba8 B24B     		ldr	r3, .L810
 10740 0baa 93F84433 		ldrb	r3, [r3, #836]
 10741 0bae DBB2     		uxtb	r3, r3
 10742              		.loc 20 405 19
 10743 0bb0 07EE903A 		vmov	s15, r3	@ int
 10744 0bb4 F8EE677A 		vcvt.f32.u32	s15, s15
 10745 0bb8 AF4B     		ldr	r3, .L810+4
 10746 0bba 03F58043 		add	r3, r3, #16384
 10747 0bbe 3C33     		adds	r3, r3, #60
 10748 0bc0 C3ED007A 		vstr.32	s15, [r3]
 406:Src/main.c    ****       dataLog.in3 = foc1.cmtn.Neutral;
 10749              		.loc 20 406 30
 10750 0bc4 AB4B     		ldr	r3, .L810
 10751 0bc6 D3F87023 		ldr	r2, [r3, #880]	@ float
 10752              		.loc 20 406 19
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 710


 10753 0bca AB4B     		ldr	r3, .L810+4
 10754 0bcc 03F58043 		add	r3, r3, #16384
 10755 0bd0 4033     		adds	r3, r3, #64
 10756 0bd2 1A60     		str	r2, [r3]	@ float
 407:Src/main.c    ****       dataLog.in4 = foc1.cmtn.fluxBuff;
 10757              		.loc 20 407 30
 10758 0bd4 A74B     		ldr	r3, .L810
 10759 0bd6 D3F84823 		ldr	r2, [r3, #840]	@ float
 10760              		.loc 20 407 19
 10761 0bda A74B     		ldr	r3, .L810+4
 10762 0bdc 03F58043 		add	r3, r3, #16384
 10763 0be0 4433     		adds	r3, r3, #68
 10764 0be2 1A60     		str	r2, [r3]	@ float
 408:Src/main.c    ****       datalogCalc(&dataLog);
 10765              		.loc 20 408 7
 10766 0be4 A448     		ldr	r0, .L810+4
 10767 0be6 FFF7FEFF 		bl	datalogCalc
 409:Src/main.c    ****       break;
 10768              		.loc 20 409 7
 10769 0bea 04F078B9 		b	.L621
 10770              	.L538:
 410:Src/main.c    ****     case RUN_CLOSEDLOOP_BLDC:
 411:Src/main.c    ****       foc1.cmtn.lpf_bemfA.in = (float)(adcData.v_u - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 10771              		.loc 20 411 47
 10772 0bee A34B     		ldr	r3, .L810+8
 10773 0bf0 DB68     		ldr	r3, [r3, #12]
 10774              		.loc 20 411 52
 10775 0bf2 A3F2FF73 		subw	r3, r3, #2047
 10776              		.loc 20 411 32
 10777 0bf6 07EE903A 		vmov	s15, r3	@ int
 10778 0bfa F8EEE77A 		vcvt.f32.s32	s15, s15
 10779              		.loc 20 411 60
 10780 0bfe 9FEDA07A 		vldr.32	s14, .L810+12
 10781 0c02 27EE877A 		vmul.f32	s14, s15, s14
 10782              		.loc 20 411 86
 10783 0c06 9B4B     		ldr	r3, .L810
 10784 0c08 D3EDBF7A 		vldr.32	s15, [r3, #764]
 10785              		.loc 20 411 73
 10786 0c0c 67EE277A 		vmul.f32	s15, s14, s15
 10787              		.loc 20 411 30
 10788 0c10 984B     		ldr	r3, .L810
 10789 0c12 C3EDDD7A 		vstr.32	s15, [r3, #884]
 412:Src/main.c    ****       foc1.cmtn.lpf_bemfB.in = (float)(adcData.v_v - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 10790              		.loc 20 412 47
 10791 0c16 994B     		ldr	r3, .L810+8
 10792 0c18 1B69     		ldr	r3, [r3, #16]
 10793              		.loc 20 412 52
 10794 0c1a A3F2FF73 		subw	r3, r3, #2047
 10795              		.loc 20 412 32
 10796 0c1e 07EE903A 		vmov	s15, r3	@ int
 10797 0c22 F8EEE77A 		vcvt.f32.s32	s15, s15
 10798              		.loc 20 412 60
 10799 0c26 9FED967A 		vldr.32	s14, .L810+12
 10800 0c2a 27EE877A 		vmul.f32	s14, s15, s14
 10801              		.loc 20 412 86
 10802 0c2e 914B     		ldr	r3, .L810
 10803 0c30 D3EDBF7A 		vldr.32	s15, [r3, #764]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 711


 10804              		.loc 20 412 73
 10805 0c34 67EE277A 		vmul.f32	s15, s14, s15
 10806              		.loc 20 412 30
 10807 0c38 8E4B     		ldr	r3, .L810
 10808 0c3a C3EDE17A 		vstr.32	s15, [r3, #900]
 413:Src/main.c    ****       foc1.cmtn.lpf_bemfC.in = (float)(adcData.v_w - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 10809              		.loc 20 413 47
 10810 0c3e 8F4B     		ldr	r3, .L810+8
 10811 0c40 5B69     		ldr	r3, [r3, #20]
 10812              		.loc 20 413 52
 10813 0c42 A3F2FF73 		subw	r3, r3, #2047
 10814              		.loc 20 413 32
 10815 0c46 07EE903A 		vmov	s15, r3	@ int
 10816 0c4a F8EEE77A 		vcvt.f32.s32	s15, s15
 10817              		.loc 20 413 60
 10818 0c4e 9FED8C7A 		vldr.32	s14, .L810+12
 10819 0c52 27EE877A 		vmul.f32	s14, s15, s14
 10820              		.loc 20 413 86
 10821 0c56 874B     		ldr	r3, .L810
 10822 0c58 D3EDBF7A 		vldr.32	s15, [r3, #764]
 10823              		.loc 20 413 73
 10824 0c5c 67EE277A 		vmul.f32	s15, s14, s15
 10825              		.loc 20 413 30
 10826 0c60 844B     		ldr	r3, .L810
 10827 0c62 C3EDE57A 		vstr.32	s15, [r3, #916]
 414:Src/main.c    ****       foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 10828              		.loc 20 414 43
 10829 0c66 854B     		ldr	r3, .L810+8
 10830 0c68 9B69     		ldr	r3, [r3, #24]
 10831              		.loc 20 414 29
 10832 0c6a 07EE903A 		vmov	s15, r3	@ int
 10833 0c6e F8EEE77A 		vcvt.f32.s32	s15, s15
 10834              		.loc 20 414 49
 10835 0c72 9FED837A 		vldr.32	s14, .L810+12
 10836 0c76 27EE877A 		vmul.f32	s14, s15, s14
 10837              		.loc 20 414 75
 10838 0c7a 7E4B     		ldr	r3, .L810
 10839 0c7c D3EDBF7A 		vldr.32	s15, [r3, #764]
 10840              		.loc 20 414 62
 10841 0c80 67EE277A 		vmul.f32	s15, s14, s15
 10842              		.loc 20 414 27
 10843 0c84 7B4B     		ldr	r3, .L810
 10844 0c86 C3EDA97A 		vstr.32	s15, [r3, #676]
 415:Src/main.c    ****       foc1.data.iPhaseA = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 10845              		.loc 20 415 35
 10846 0c8a 7C4B     		ldr	r3, .L810+8
 10847 0c8c 1B68     		ldr	r3, [r3]
 10848              		.loc 20 415 41
 10849 0c8e 07EE903A 		vmov	s15, r3	@ int
 10850 0c92 F8EEE77A 		vcvt.f32.s32	s15, s15
 10851 0c96 9FED7A7A 		vldr.32	s14, .L810+12
 10852 0c9a 27EE877A 		vmul.f32	s14, s15, s14
 10853              		.loc 20 415 67
 10854 0c9e 754B     		ldr	r3, .L810
 10855 0ca0 D3EDBE7A 		vldr.32	s15, [r3, #760]
 10856              		.loc 20 415 54
 10857 0ca4 27EE277A 		vmul.f32	s14, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 712


 10858              		.loc 20 415 100
 10859 0ca8 724B     		ldr	r3, .L810
 10860 0caa D3ED317A 		vldr.32	s15, [r3, #196]
 10861              		.loc 20 415 89
 10862 0cae 77EE677A 		vsub.f32	s15, s14, s15
 10863              		.loc 20 415 25
 10864 0cb2 704B     		ldr	r3, .L810
 10865 0cb4 C3ED0B7A 		vstr.32	s15, [r3, #44]
 416:Src/main.c    ****       foc1.data.iPhaseB = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 10866              		.loc 20 416 35
 10867 0cb8 704B     		ldr	r3, .L810+8
 10868 0cba 5B68     		ldr	r3, [r3, #4]
 10869              		.loc 20 416 41
 10870 0cbc 07EE903A 		vmov	s15, r3	@ int
 10871 0cc0 F8EEE77A 		vcvt.f32.s32	s15, s15
 10872 0cc4 9FED6E7A 		vldr.32	s14, .L810+12
 10873 0cc8 27EE877A 		vmul.f32	s14, s15, s14
 10874              		.loc 20 416 67
 10875 0ccc 694B     		ldr	r3, .L810
 10876 0cce D3EDBE7A 		vldr.32	s15, [r3, #760]
 10877              		.loc 20 416 54
 10878 0cd2 27EE277A 		vmul.f32	s14, s14, s15
 10879              		.loc 20 416 100
 10880 0cd6 674B     		ldr	r3, .L810
 10881 0cd8 D3ED327A 		vldr.32	s15, [r3, #200]
 10882              		.loc 20 416 89
 10883 0cdc 77EE677A 		vsub.f32	s15, s14, s15
 10884              		.loc 20 416 25
 10885 0ce0 644B     		ldr	r3, .L810
 10886 0ce2 C3ED0C7A 		vstr.32	s15, [r3, #48]
 417:Src/main.c    ****       foc1.data.iPhaseC = (adcData.ph_w * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 10887              		.loc 20 417 35
 10888 0ce6 654B     		ldr	r3, .L810+8
 10889 0ce8 9B68     		ldr	r3, [r3, #8]
 10890              		.loc 20 417 41
 10891 0cea 07EE903A 		vmov	s15, r3	@ int
 10892 0cee F8EEE77A 		vcvt.f32.s32	s15, s15
 10893 0cf2 9FED637A 		vldr.32	s14, .L810+12
 10894 0cf6 27EE877A 		vmul.f32	s14, s15, s14
 10895              		.loc 20 417 67
 10896 0cfa 5E4B     		ldr	r3, .L810
 10897 0cfc D3EDBE7A 		vldr.32	s15, [r3, #760]
 10898              		.loc 20 417 54
 10899 0d00 27EE277A 		vmul.f32	s14, s14, s15
 10900              		.loc 20 417 100
 10901 0d04 5B4B     		ldr	r3, .L810
 10902 0d06 D3ED337A 		vldr.32	s15, [r3, #204]
 10903              		.loc 20 417 89
 10904 0d0a 77EE677A 		vsub.f32	s15, s14, s15
 10905              		.loc 20 417 25
 10906 0d0e 594B     		ldr	r3, .L810
 10907 0d10 C3ED0D7A 		vstr.32	s15, [r3, #52]
 418:Src/main.c    ****       foc1.data.iAvg = sqrtf((SQ(foc1.data.iPhaseA) + SQ(foc1.data.iPhaseB) + SQ(foc1.data.iPhaseC)
 10908              		.loc 20 418 31
 10909 0d14 574B     		ldr	r3, .L810
 10910 0d16 93ED0B7A 		vldr.32	s14, [r3, #44]
 10911 0d1a 564B     		ldr	r3, .L810
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 713


 10912 0d1c D3ED0B7A 		vldr.32	s15, [r3, #44]
 10913 0d20 27EE277A 		vmul.f32	s14, s14, s15
 10914              		.loc 20 418 55
 10915 0d24 534B     		ldr	r3, .L810
 10916 0d26 D3ED0C6A 		vldr.32	s13, [r3, #48]
 10917 0d2a 524B     		ldr	r3, .L810
 10918 0d2c D3ED0C7A 		vldr.32	s15, [r3, #48]
 10919 0d30 66EEA77A 		vmul.f32	s15, s13, s15
 10920              		.loc 20 418 53
 10921 0d34 37EE277A 		vadd.f32	s14, s14, s15
 10922              		.loc 20 418 79
 10923 0d38 4E4B     		ldr	r3, .L810
 10924 0d3a D3ED0D6A 		vldr.32	s13, [r3, #52]
 10925 0d3e 4D4B     		ldr	r3, .L810
 10926 0d40 D3ED0D7A 		vldr.32	s15, [r3, #52]
 10927 0d44 66EEA77A 		vmul.f32	s15, s13, s15
 10928              		.loc 20 418 24
 10929 0d48 77EE277A 		vadd.f32	s15, s14, s15
 10930 0d4c B0EE670A 		vmov.f32	s0, s15
 10931 0d50 FFF7FEFF 		bl	sqrtf
 10932 0d54 B0EE407A 		vmov.f32	s14, s0
 10933              		.loc 20 418 103
 10934 0d58 DFED4A7A 		vldr.32	s15, .L810+16
 10935 0d5c 67EE277A 		vmul.f32	s15, s14, s15
 10936              		.loc 20 418 22
 10937 0d60 444B     		ldr	r3, .L810
 10938 0d62 C3ED0E7A 		vstr.32	s15, [r3, #56]
 419:Src/main.c    ****       // filtered total current
 420:Src/main.c    ****       foc1.lpf_Iavg.in = foc1.data.iAvg;
 10939              		.loc 20 420 35
 10940 0d66 434B     		ldr	r3, .L810
 10941 0d68 9B6B     		ldr	r3, [r3, #56]	@ float
 10942              		.loc 20 420 24
 10943 0d6a 424A     		ldr	r2, .L810
 10944 0d6c C2F8C033 		str	r3, [r2, #960]	@ float
 421:Src/main.c    ****       LPF_calc(&foc1.lpf_Iavg);
 10945              		.loc 20 421 7
 10946 0d70 4548     		ldr	r0, .L810+20
 10947 0d72 FFF7FEFF 		bl	LPF_calc
 422:Src/main.c    ****       foc1.data.iAvgFiltered = foc1.lpf_Iavg.out;
 10948              		.loc 20 422 45
 10949 0d76 3F4B     		ldr	r3, .L810
 10950 0d78 D3F8C833 		ldr	r3, [r3, #968]	@ float
 10951              		.loc 20 422 30
 10952 0d7c 3D4A     		ldr	r2, .L810
 10953 0d7e D363     		str	r3, [r2, #60]	@ float
 423:Src/main.c    ****       // filtered BEMF
 424:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfA);
 10954              		.loc 20 424 7
 10955 0d80 4248     		ldr	r0, .L810+24
 10956 0d82 FFF7FEFF 		bl	LPF_calc
 425:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfB);
 10957              		.loc 20 425 7
 10958 0d86 4248     		ldr	r0, .L810+28
 10959 0d88 FFF7FEFF 		bl	LPF_calc
 426:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfC);
 10960              		.loc 20 426 7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 714


 10961 0d8c 4148     		ldr	r0, .L810+32
 10962 0d8e FFF7FEFF 		bl	LPF_calc
 427:Src/main.c    ****       // check ZCD and new commutation step
 428:Src/main.c    ****       foc1.cmtn.As = foc1.cmtn.lpf_bemfA.out;
 10963              		.loc 20 428 41
 10964 0d92 384B     		ldr	r3, .L810
 10965 0d94 D3F87C33 		ldr	r3, [r3, #892]	@ float
 10966              		.loc 20 428 20
 10967 0d98 364A     		ldr	r2, .L810
 10968 0d9a C2F85033 		str	r3, [r2, #848]	@ float
 429:Src/main.c    ****       foc1.cmtn.Bs = foc1.cmtn.lpf_bemfB.out;
 10969              		.loc 20 429 41
 10970 0d9e 354B     		ldr	r3, .L810
 10971 0da0 D3F88C33 		ldr	r3, [r3, #908]	@ float
 10972              		.loc 20 429 20
 10973 0da4 334A     		ldr	r2, .L810
 10974 0da6 C2F85433 		str	r3, [r2, #852]	@ float
 430:Src/main.c    ****       foc1.cmtn.Cs = foc1.cmtn.lpf_bemfC.out;
 10975              		.loc 20 430 41
 10976 0daa 324B     		ldr	r3, .L810
 10977 0dac D3F89C33 		ldr	r3, [r3, #924]	@ float
 10978              		.loc 20 430 20
 10979 0db0 304A     		ldr	r2, .L810
 10980 0db2 C2F85833 		str	r3, [r2, #856]	@ float
 431:Src/main.c    ****       foc1.calc.cmtn(&foc1.cmtn);
 10981              		.loc 20 431 16
 10982 0db6 2F4B     		ldr	r3, .L810
 10983 0db8 D3F84434 		ldr	r3, [r3, #1092]
 10984              		.loc 20 431 7
 10985 0dbc 3648     		ldr	r0, .L810+36
 10986 0dbe 9847     		blx	r3
 10987              	.LVL10:
 432:Src/main.c    ****       // Calc Angle
 433:Src/main.c    ****       foc1.data.angle = MF_PI - (M_PI3 + ((float)foc1.cmtn.cmtnState * M_PI3));
 10988              		.loc 20 433 59
 10989 0dc0 2C4B     		ldr	r3, .L810
 10990 0dc2 93F86933 		ldrb	r3, [r3, #873]
 10991 0dc6 DBB2     		uxtb	r3, r3
 10992              		.loc 20 433 43
 10993 0dc8 07EE903A 		vmov	s15, r3	@ int
 10994 0dcc F8EE677A 		vcvt.f32.u32	s15, s15
 10995              		.loc 20 433 70
 10996 0dd0 9FED327A 		vldr.32	s14, .L810+40
 10997 0dd4 27EE877A 		vmul.f32	s14, s15, s14
 10998              		.loc 20 433 72
 10999 0dd8 F0EE086A 		vmov.f32	s13, #3.0e+0
 11000 0ddc C7EE267A 		vdiv.f32	s15, s14, s13
 11001              		.loc 20 433 40
 11002 0de0 9FED2F7A 		vldr.32	s14, .L810+44
 11003 0de4 77EE877A 		vadd.f32	s15, s15, s14
 11004              		.loc 20 433 31
 11005 0de8 9FED2C7A 		vldr.32	s14, .L810+40
 11006 0dec 77EE677A 		vsub.f32	s15, s14, s15
 11007              		.loc 20 433 23
 11008 0df0 204B     		ldr	r3, .L810
 11009 0df2 C3ED367A 		vstr.32	s15, [r3, #216]
 434:Src/main.c    ****       // calc PLL
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 715


 435:Src/main.c    ****       foc1.pll.AngleRaw = foc1.data.angle;
 11010              		.loc 20 435 36
 11011 0df6 1F4B     		ldr	r3, .L810
 11012 0df8 D3F8D830 		ldr	r3, [r3, #216]	@ float
 11013              		.loc 20 435 25
 11014 0dfc 1D4A     		ldr	r2, .L810
 11015 0dfe C2F8A433 		str	r3, [r2, #932]	@ float
 436:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 11016              		.loc 20 436 16
 11017 0e02 1C4B     		ldr	r3, .L810
 11018 0e04 D3F84C34 		ldr	r3, [r3, #1100]
 11019              		.loc 20 436 7
 11020 0e08 2648     		ldr	r0, .L810+48
 11021 0e0a 9847     		blx	r3
 11022              	.LVL11:
 437:Src/main.c    ****       // Indicate motor state
 438:Src/main.c    ****       if (foc1.data.iAvgFiltered > 0.2f || foc1.pll.SpeedPll < 10.f) // indicate non-zero current
 11023              		.loc 20 438 20
 11024 0e0c 194B     		ldr	r3, .L810
 11025 0e0e D3ED0F7A 		vldr.32	s15, [r3, #60]
 11026              		.loc 20 438 10
 11027 0e12 9FED257A 		vldr.32	s14, .L810+52
 11028 0e16 F4EEC77A 		vcmpe.f32	s15, s14
 11029 0e1a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11030 0e1e 09DC     		bgt	.L577
 11031              		.loc 20 438 52 discriminator 1
 11032 0e20 144B     		ldr	r3, .L810
 11033 0e22 D3EDEC7A 		vldr.32	s15, [r3, #944]
 11034              		.loc 20 438 41 discriminator 1
 11035 0e26 B2EE047A 		vmov.f32	s14, #1.0e+1
 11036 0e2a F4EEC77A 		vcmpe.f32	s15, s14
 11037 0e2e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11038 0e32 03D5     		bpl	.L578
 11039              	.L577:
 439:Src/main.c    ****         ledDelay = 0.5f;
 11040              		.loc 20 439 18
 11041 0e34 1D4B     		ldr	r3, .L810+56
 11042 0e36 4FF07C52 		mov	r2, #1056964608
 11043 0e3a 1A60     		str	r2, [r3]	@ float
 11044              	.L578:
 440:Src/main.c    ****       if (foc1.pll.SpeedPll > 10.f) // indicate non-zero speed
 11045              		.loc 20 440 19
 11046 0e3c 0D4B     		ldr	r3, .L810
 11047 0e3e D3EDEC7A 		vldr.32	s15, [r3, #944]
 11048              		.loc 20 440 10
 11049 0e42 B2EE047A 		vmov.f32	s14, #1.0e+1
 11050 0e46 F4EEC77A 		vcmpe.f32	s15, s14
 11051 0e4a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11052 0e4e 03DD     		ble	.L784
 441:Src/main.c    ****         ledDelay = 0.2f;
 11053              		.loc 20 441 18
 11054 0e50 164B     		ldr	r3, .L810+56
 11055 0e52 174A     		ldr	r2, .L810+60
 11056 0e54 1A60     		str	r2, [r3]	@ float
 11057 0e56 03E0     		b	.L582
 11058              	.L784:
 442:Src/main.c    ****       else
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 716


 443:Src/main.c    ****         ledDelay = 1.f;
 11059              		.loc 20 443 18
 11060 0e58 144B     		ldr	r3, .L810+56
 11061 0e5a 4FF07E52 		mov	r2, #1065353216
 11062 0e5e 1A60     		str	r2, [r3]	@ float
 11063              	.L582:
 444:Src/main.c    ****       // calc duty
 445:Src/main.c    ****       // NEW:
 446:Src/main.c    ****       foc1.data.bldc_duty = (foc1.flag.driveStateSwitched == 1) ? foc1.data.bldc_dutyStart : foc1.d
 11064              		.loc 20 446 39
 11065 0e60 044B     		ldr	r3, .L810
 11066 0e62 DB78     		ldrb	r3, [r3, #3]
 11067 0e64 DBB2     		uxtb	r3, r3
 11068              		.loc 20 446 92
 11069 0e66 012B     		cmp	r3, #1
 11070 0e68 24D1     		bne	.L583
 11071              		.loc 20 446 92 is_stmt 0 discriminator 1
 11072 0e6a 024B     		ldr	r3, .L810
 11073 0e6c D3F8F030 		ldr	r3, [r3, #240]	@ float
 11074 0e70 23E0     		b	.L584
 11075              	.L811:
 11076 0e72 00BF     		.align	2
 11077              	.L810:
 11078 0e74 00000000 		.word	foc1
 11079 0e78 00000000 		.word	dataLog
 11080 0e7c 00000000 		.word	adcData
 11081 0e80 F8078039 		.word	964691960
 11082 0e84 9FAA2A3F 		.word	1059760799
 11083 0e88 C0030000 		.word	foc1+960
 11084 0e8c 74030000 		.word	foc1+884
 11085 0e90 84030000 		.word	foc1+900
 11086 0e94 94030000 		.word	foc1+916
 11087 0e98 44030000 		.word	foc1+836
 11088 0e9c DB0F4940 		.word	1078530011
 11089 0ea0 920A863F 		.word	1065749138
 11090 0ea4 A4030000 		.word	foc1+932
 11091 0ea8 CDCC4C3E 		.word	1045220557
 11092 0eac 00000000 		.word	ledDelay
 11093 0eb0 CDCC4C3E 		.word	1045220557
 11094              	.L583:
 11095              		.loc 20 446 92 discriminator 2
 11096 0eb4 884B     		ldr	r3, .L812
 11097 0eb6 D3F8E830 		ldr	r3, [r3, #232]	@ float
 11098              	.L584:
 11099              		.loc 20 446 27 is_stmt 1 discriminator 4
 11100 0eba 874A     		ldr	r2, .L812
 11101 0ebc C2F8E830 		str	r3, [r2, #232]	@ float
 447:Src/main.c    ****       foc1.pi_id.Ref = (foc1.flag.driveStateSwitched == 1) ? foc1.data.bldc_dutyStart + foc1.pi_id.
 11102              		.loc 20 447 34 discriminator 4
 11103 0ec0 854B     		ldr	r3, .L812
 11104 0ec2 DB78     		ldrb	r3, [r3, #3]
 11105 0ec4 DBB2     		uxtb	r3, r3
 11106              		.loc 20 447 104 discriminator 4
 11107 0ec6 012B     		cmp	r3, #1
 11108 0ec8 08D1     		bne	.L585
 11109              		.loc 20 447 71 discriminator 1
 11110 0eca 834B     		ldr	r3, .L812
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 717


 11111 0ecc 93ED3C7A 		vldr.32	s14, [r3, #240]
 11112              		.loc 20 447 99 discriminator 1
 11113 0ed0 814B     		ldr	r3, .L812
 11114 0ed2 D3ED467A 		vldr.32	s15, [r3, #280]
 11115              		.loc 20 447 104 discriminator 1
 11116 0ed6 77EE277A 		vadd.f32	s15, s14, s15
 11117 0eda 02E0     		b	.L586
 11118              	.L585:
 11119              		.loc 20 447 104 is_stmt 0 discriminator 2
 11120 0edc 7E4B     		ldr	r3, .L812
 11121 0ede D3ED467A 		vldr.32	s15, [r3, #280]
 11122              	.L586:
 11123              		.loc 20 447 22 is_stmt 1 discriminator 4
 11124 0ee2 7D4B     		ldr	r3, .L812
 11125 0ee4 C3ED467A 		vstr.32	s15, [r3, #280]
 448:Src/main.c    ****       foc1.pi_id.Fdb = foc1.data.iAvgFiltered;
 11126              		.loc 20 448 33 discriminator 4
 11127 0ee8 7B4B     		ldr	r3, .L812
 11128 0eea DB6B     		ldr	r3, [r3, #60]	@ float
 11129              		.loc 20 448 22 discriminator 4
 11130 0eec 7A4A     		ldr	r2, .L812
 11131 0eee C2F81C31 		str	r3, [r2, #284]	@ float
 449:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_id);
 11132              		.loc 20 449 16 discriminator 4
 11133 0ef2 794B     		ldr	r3, .L812
 11134 0ef4 D3F83034 		ldr	r3, [r3, #1072]
 11135              		.loc 20 449 7 discriminator 4
 11136 0ef8 7848     		ldr	r0, .L812+4
 11137 0efa 9847     		blx	r3
 11138              	.LVL12:
 450:Src/main.c    ****       foc1.data.bldc_duty = foc1.pi_id.Out;
 11139              		.loc 20 450 39 discriminator 4
 11140 0efc 764B     		ldr	r3, .L812
 11141 0efe D3F84031 		ldr	r3, [r3, #320]	@ float
 11142              		.loc 20 450 27 discriminator 4
 11143 0f02 754A     		ldr	r2, .L812
 11144 0f04 C2F8E830 		str	r3, [r2, #232]	@ float
 451:Src/main.c    ****       /* set startup duty if we has start conditions */
 452:Src/main.c    ****       foc1.data.bldc_duty = (foc1.flag.driveStateSwitched == 1) ? foc1.data.bldc_dutyStart : foc1.d
 11145              		.loc 20 452 39 discriminator 4
 11146 0f08 734B     		ldr	r3, .L812
 11147 0f0a DB78     		ldrb	r3, [r3, #3]
 11148 0f0c DBB2     		uxtb	r3, r3
 11149              		.loc 20 452 92 discriminator 4
 11150 0f0e 012B     		cmp	r3, #1
 11151 0f10 03D1     		bne	.L587
 11152              		.loc 20 452 92 is_stmt 0 discriminator 1
 11153 0f12 714B     		ldr	r3, .L812
 11154 0f14 D3F8F030 		ldr	r3, [r3, #240]	@ float
 11155 0f18 02E0     		b	.L588
 11156              	.L587:
 11157              		.loc 20 452 92 discriminator 2
 11158 0f1a 6F4B     		ldr	r3, .L812
 11159 0f1c D3F8E830 		ldr	r3, [r3, #232]	@ float
 11160              	.L588:
 11161              		.loc 20 452 27 is_stmt 1 discriminator 4
 11162 0f20 6D4A     		ldr	r2, .L812
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 718


 11163 0f22 C2F8E830 		str	r3, [r2, #232]	@ float
 453:Src/main.c    ****       if (foc1.data.bldc_duty < (foc1.data.bldc_dutyRef - foc1.config.tS)) // add some hysteresys
 11164              		.loc 20 453 20 discriminator 4
 11165 0f26 6C4B     		ldr	r3, .L812
 11166 0f28 93ED3A7A 		vldr.32	s14, [r3, #232]
 11167              		.loc 20 453 43 discriminator 4
 11168 0f2c 6A4B     		ldr	r3, .L812
 11169 0f2e D3ED3B6A 		vldr.32	s13, [r3, #236]
 11170              		.loc 20 453 70 discriminator 4
 11171 0f32 694B     		ldr	r3, .L812
 11172 0f34 D3EDBD7A 		vldr.32	s15, [r3, #756]
 11173              		.loc 20 453 57 discriminator 4
 11174 0f38 76EEE77A 		vsub.f32	s15, s13, s15
 11175              		.loc 20 453 10 discriminator 4
 11176 0f3c B4EEE77A 		vcmpe.f32	s14, s15
 11177 0f40 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11178 0f44 0ED5     		bpl	.L589
 454:Src/main.c    ****       {
 455:Src/main.c    ****         foc1.data.bldc_duty += foc1.config.tS * 0.5f; // ramp rate: 0.25/s
 11179              		.loc 20 455 43
 11180 0f46 644B     		ldr	r3, .L812
 11181 0f48 D3EDBD7A 		vldr.32	s15, [r3, #756]
 11182              		.loc 20 455 47
 11183 0f4c B6EE007A 		vmov.f32	s14, #5.0e-1
 11184 0f50 27EE877A 		vmul.f32	s14, s15, s14
 11185              		.loc 20 455 29
 11186 0f54 604B     		ldr	r3, .L812
 11187 0f56 D3ED3A7A 		vldr.32	s15, [r3, #232]
 11188 0f5a 77EE277A 		vadd.f32	s15, s14, s15
 11189 0f5e 5E4B     		ldr	r3, .L812
 11190 0f60 C3ED3A7A 		vstr.32	s15, [r3, #232]
 11191              	.L589:
 456:Src/main.c    ****       }
 457:Src/main.c    ****       if (foc1.data.bldc_duty > (foc1.data.bldc_dutyRef + foc1.config.tS))
 11192              		.loc 20 457 20
 11193 0f64 5C4B     		ldr	r3, .L812
 11194 0f66 93ED3A7A 		vldr.32	s14, [r3, #232]
 11195              		.loc 20 457 43
 11196 0f6a 5B4B     		ldr	r3, .L812
 11197 0f6c D3ED3B6A 		vldr.32	s13, [r3, #236]
 11198              		.loc 20 457 70
 11199 0f70 594B     		ldr	r3, .L812
 11200 0f72 D3EDBD7A 		vldr.32	s15, [r3, #756]
 11201              		.loc 20 457 57
 11202 0f76 76EEA77A 		vadd.f32	s15, s13, s15
 11203              		.loc 20 457 10
 11204 0f7a B4EEE77A 		vcmpe.f32	s14, s15
 11205 0f7e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11206 0f82 0EDD     		ble	.L591
 458:Src/main.c    ****       {
 459:Src/main.c    ****         foc1.data.bldc_duty -= foc1.config.tS * 0.5f; // ramp rate: 0.25/s
 11207              		.loc 20 459 43
 11208 0f84 544B     		ldr	r3, .L812
 11209 0f86 D3EDBD7A 		vldr.32	s15, [r3, #756]
 11210              		.loc 20 459 47
 11211 0f8a B6EE007A 		vmov.f32	s14, #5.0e-1
 11212 0f8e 67EE877A 		vmul.f32	s15, s15, s14
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 719


 11213              		.loc 20 459 29
 11214 0f92 514B     		ldr	r3, .L812
 11215 0f94 93ED3A7A 		vldr.32	s14, [r3, #232]
 11216 0f98 77EE677A 		vsub.f32	s15, s14, s15
 11217 0f9c 4E4B     		ldr	r3, .L812
 11218 0f9e C3ED3A7A 		vstr.32	s15, [r3, #232]
 11219              	.L591:
 460:Src/main.c    ****       }
 461:Src/main.c    ****       // New commutation
 462:Src/main.c    ****       if (foc1.data.isrCntr1 > (uint32_t)(0.3f * foc1.config.pwmFreq) && foc1.flag.bldcStartup == 0
 11220              		.loc 20 462 20
 11221 0fa2 4D4B     		ldr	r3, .L812
 11222 0fa4 D3F8B830 		ldr	r3, [r3, #184]
 11223              		.loc 20 462 61
 11224 0fa8 4B4A     		ldr	r2, .L812
 11225 0faa D2EDBC7A 		vldr.32	s15, [r2, #752]
 11226              		.loc 20 462 48
 11227 0fae 9FED4C7A 		vldr.32	s14, .L812+8
 11228 0fb2 67EE877A 		vmul.f32	s15, s15, s14
 11229              		.loc 20 462 32
 11230 0fb6 FCEEE77A 		vcvt.u32.f32	s15, s15
 11231 0fba 17EE902A 		vmov	r2, s15	@ int
 11232              		.loc 20 462 10
 11233 0fbe 9342     		cmp	r3, r2
 11234 0fc0 0ED9     		bls	.L593
 11235              		.loc 20 462 83 discriminator 1
 11236 0fc2 454B     		ldr	r3, .L812
 11237 0fc4 1B79     		ldrb	r3, [r3, #4]
 11238 0fc6 DBB2     		uxtb	r3, r3
 11239              		.loc 20 462 71 discriminator 1
 11240 0fc8 002B     		cmp	r3, #0
 11241 0fca 09D1     		bne	.L593
 463:Src/main.c    ****       {
 464:Src/main.c    ****         foc1.flag.driveStateSwitched = 1;
 11242              		.loc 20 464 38
 11243 0fcc 424B     		ldr	r3, .L812
 11244 0fce 0122     		movs	r2, #1
 11245 0fd0 DA70     		strb	r2, [r3, #3]
 465:Src/main.c    ****         foc1.data.isrCntr1 = 0;
 11246              		.loc 20 465 28
 11247 0fd2 414B     		ldr	r3, .L812
 11248 0fd4 0022     		movs	r2, #0
 11249 0fd6 C3F8B820 		str	r2, [r3, #184]
 466:Src/main.c    ****         foc1.flag.bldcStartup = 1;
 11250              		.loc 20 466 31
 11251 0fda 3F4B     		ldr	r3, .L812
 11252 0fdc 0122     		movs	r2, #1
 11253 0fde 1A71     		strb	r2, [r3, #4]
 11254              	.L593:
 467:Src/main.c    ****       }
 468:Src/main.c    ****       /* if first enter, make 1 commutation blindly */
 469:Src/main.c    ****       if (foc1.cmtn.Trigger > 0 || foc1.flag.driveStateSwitched == 1)
 11255              		.loc 20 469 20
 11256 0fe0 3D4B     		ldr	r3, .L812
 11257 0fe2 93F84433 		ldrb	r3, [r3, #836]
 11258 0fe6 DBB2     		uxtb	r3, r3
 11259              		.loc 20 469 10
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 720


 11260 0fe8 002B     		cmp	r3, #0
 11261 0fea 04D1     		bne	.L594
 11262              		.loc 20 469 45 discriminator 1
 11263 0fec 3A4B     		ldr	r3, .L812
 11264 0fee DB78     		ldrb	r3, [r3, #3]
 11265 0ff0 DBB2     		uxtb	r3, r3
 11266              		.loc 20 469 33 discriminator 1
 11267 0ff2 012B     		cmp	r3, #1
 11268 0ff4 2BD1     		bne	.L595
 11269              	.L594:
 470:Src/main.c    ****       {
 471:Src/main.c    ****         foc1.flag.driveStateSwitched = 0;
 11270              		.loc 20 471 38
 11271 0ff6 384B     		ldr	r3, .L812
 11272 0ff8 0022     		movs	r2, #0
 11273 0ffa DA70     		strb	r2, [r3, #3]
 472:Src/main.c    ****         if (foc1.cmtn.dir == 1)
 11274              		.loc 20 472 22
 11275 0ffc 364B     		ldr	r3, .L812
 11276 0ffe 93F86833 		ldrb	r3, [r3, #872]
 11277 1002 DBB2     		uxtb	r3, r3
 11278              		.loc 20 472 12
 11279 1004 012B     		cmp	r3, #1
 11280 1006 11D1     		bne	.L596
 473:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState >= 5) ? 0 : foc1.cmtn.cmtnState + 1;
 11281              		.loc 20 473 43
 11282 1008 334B     		ldr	r3, .L812
 11283 100a 93F86933 		ldrb	r3, [r3, #873]
 11284 100e DBB2     		uxtb	r3, r3
 11285              		.loc 20 473 31
 11286 1010 042B     		cmp	r3, #4
 11287 1012 06D8     		bhi	.L597
 11288              		.loc 20 473 75 discriminator 1
 11289 1014 304B     		ldr	r3, .L812
 11290 1016 93F86933 		ldrb	r3, [r3, #873]
 11291 101a DBB2     		uxtb	r3, r3
 11292              		.loc 20 473 31 discriminator 1
 11293 101c 0133     		adds	r3, r3, #1
 11294 101e DBB2     		uxtb	r3, r3
 11295 1020 00E0     		b	.L598
 11296              	.L597:
 11297              		.loc 20 473 31 is_stmt 0 discriminator 2
 11298 1022 0023     		movs	r3, #0
 11299              	.L598:
 11300              		.loc 20 473 31 discriminator 4
 11301 1024 2C4A     		ldr	r2, .L812
 11302 1026 82F86933 		strb	r3, [r2, #873]
 11303 102a 10E0     		b	.L595
 11304              	.L596:
 474:Src/main.c    ****         else
 475:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState <= 0) ? 5 : foc1.cmtn.cmtnState - 1;
 11305              		.loc 20 475 43 is_stmt 1
 11306 102c 2A4B     		ldr	r3, .L812
 11307 102e 93F86933 		ldrb	r3, [r3, #873]
 11308 1032 DBB2     		uxtb	r3, r3
 11309              		.loc 20 475 31
 11310 1034 002B     		cmp	r3, #0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 721


 11311 1036 06D0     		beq	.L599
 11312              		.loc 20 475 75 discriminator 1
 11313 1038 274B     		ldr	r3, .L812
 11314 103a 93F86933 		ldrb	r3, [r3, #873]
 11315 103e DBB2     		uxtb	r3, r3
 11316              		.loc 20 475 31 discriminator 1
 11317 1040 013B     		subs	r3, r3, #1
 11318 1042 DBB2     		uxtb	r3, r3
 11319 1044 00E0     		b	.L600
 11320              	.L599:
 11321              		.loc 20 475 31 is_stmt 0 discriminator 2
 11322 1046 0523     		movs	r3, #5
 11323              	.L600:
 11324              		.loc 20 475 31 discriminator 4
 11325 1048 234A     		ldr	r2, .L812
 11326 104a 82F86933 		strb	r3, [r2, #873]
 11327              	.L595:
 476:Src/main.c    ****       }
 477:Src/main.c    ****       // Update PWM values
 478:Src/main.c    ****       bldcpwm_update((uint32_t)foc1.data.halfPwmPeriod, (uint32_t)(foc1.data.halfPwmPeriod * foc1.d
 11328              		.loc 20 478 41 is_stmt 1
 11329 104e 224B     		ldr	r3, .L812
 11330 1050 D3ED377A 		vldr.32	s15, [r3, #220]
 11331              		.loc 20 478 7
 11332 1054 FCEEE76A 		vcvt.u32.f32	s13, s15
 11333              		.loc 20 478 77
 11334 1058 1F4B     		ldr	r3, .L812
 11335 105a 93ED377A 		vldr.32	s14, [r3, #220]
 11336              		.loc 20 478 103
 11337 105e 1E4B     		ldr	r3, .L812
 11338 1060 D3ED3A7A 		vldr.32	s15, [r3, #232]
 11339              		.loc 20 478 92
 11340 1064 67EE277A 		vmul.f32	s15, s14, s15
 11341              		.loc 20 478 7
 11342 1068 FCEEE77A 		vcvt.u32.f32	s15, s15
 11343              		.loc 20 478 125
 11344 106c 1A4B     		ldr	r3, .L812
 11345 106e 93F86933 		ldrb	r3, [r3, #873]
 11346 1072 DBB2     		uxtb	r3, r3
 11347              		.loc 20 478 7
 11348 1074 1A46     		mov	r2, r3
 11349 1076 17EE901A 		vmov	r1, s15	@ int
 11350 107a 16EE900A 		vmov	r0, s13	@ int
 11351 107e FFF7FEFF 		bl	bldcpwm_update
 479:Src/main.c    ****       // call datalogger
 480:Src/main.c    ****       dataLog.in1 = foc1.cmtn.As;
 11352              		.loc 20 480 30
 11353 1082 154B     		ldr	r3, .L812
 11354 1084 D3F85023 		ldr	r2, [r3, #848]	@ float
 11355              		.loc 20 480 19
 11356 1088 164B     		ldr	r3, .L812+12
 11357 108a 03F58043 		add	r3, r3, #16384
 11358 108e 3833     		adds	r3, r3, #56
 11359 1090 1A60     		str	r2, [r3]	@ float
 481:Src/main.c    ****       dataLog.in2 = foc1.cmtn.Trigger;
 11360              		.loc 20 481 30
 11361 1092 114B     		ldr	r3, .L812
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 722


 11362 1094 93F84433 		ldrb	r3, [r3, #836]
 11363 1098 DBB2     		uxtb	r3, r3
 11364              		.loc 20 481 19
 11365 109a 07EE903A 		vmov	s15, r3	@ int
 11366 109e F8EE677A 		vcvt.f32.u32	s15, s15
 11367 10a2 104B     		ldr	r3, .L812+12
 11368 10a4 03F58043 		add	r3, r3, #16384
 11369 10a8 3C33     		adds	r3, r3, #60
 11370 10aa C3ED007A 		vstr.32	s15, [r3]
 482:Src/main.c    ****       dataLog.in3 = foc1.cmtn.Neutral;
 11371              		.loc 20 482 30
 11372 10ae 0A4B     		ldr	r3, .L812
 11373 10b0 D3F87023 		ldr	r2, [r3, #880]	@ float
 11374              		.loc 20 482 19
 11375 10b4 0B4B     		ldr	r3, .L812+12
 11376 10b6 03F58043 		add	r3, r3, #16384
 11377 10ba 4033     		adds	r3, r3, #64
 11378 10bc 1A60     		str	r2, [r3]	@ float
 483:Src/main.c    ****       dataLog.in4 = foc1.cmtn.fluxBuff;
 11379              		.loc 20 483 30
 11380 10be 064B     		ldr	r3, .L812
 11381 10c0 D3F84823 		ldr	r2, [r3, #840]	@ float
 11382              		.loc 20 483 19
 11383 10c4 074B     		ldr	r3, .L812+12
 11384 10c6 03F58043 		add	r3, r3, #16384
 11385 10ca 4433     		adds	r3, r3, #68
 11386 10cc 1A60     		str	r2, [r3]	@ float
 484:Src/main.c    ****       datalogCalc(&dataLog);
 11387              		.loc 20 484 7
 11388 10ce 0548     		ldr	r0, .L812+12
 11389 10d0 FFF7FEFF 		bl	datalogCalc
 485:Src/main.c    ****       break;
 11390              		.loc 20 485 7
 11391 10d4 03F003BF 		b	.L621
 11392              	.L813:
 11393              		.align	2
 11394              	.L812:
 11395 10d8 00000000 		.word	foc1
 11396 10dc 18010000 		.word	foc1+280
 11397 10e0 9A99993E 		.word	1050253722
 11398 10e4 00000000 		.word	dataLog
 11399              	.L537:
 486:Src/main.c    ****     case RUN_SPD_BLDC:
 487:Src/main.c    ****       foc1.cmtn.lpf_bemfA.in = (float)(adcData.v_u - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 11400              		.loc 20 487 47
 11401 10e8 9C4B     		ldr	r3, .L814
 11402 10ea DB68     		ldr	r3, [r3, #12]
 11403              		.loc 20 487 52
 11404 10ec A3F2FF73 		subw	r3, r3, #2047
 11405              		.loc 20 487 32
 11406 10f0 07EE903A 		vmov	s15, r3	@ int
 11407 10f4 F8EEE77A 		vcvt.f32.s32	s15, s15
 11408              		.loc 20 487 60
 11409 10f8 9FED997A 		vldr.32	s14, .L814+4
 11410 10fc 27EE877A 		vmul.f32	s14, s15, s14
 11411              		.loc 20 487 86
 11412 1100 984B     		ldr	r3, .L814+8
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 723


 11413 1102 D3EDBF7A 		vldr.32	s15, [r3, #764]
 11414              		.loc 20 487 73
 11415 1106 67EE277A 		vmul.f32	s15, s14, s15
 11416              		.loc 20 487 30
 11417 110a 964B     		ldr	r3, .L814+8
 11418 110c C3EDDD7A 		vstr.32	s15, [r3, #884]
 488:Src/main.c    ****       foc1.cmtn.lpf_bemfB.in = (float)(adcData.v_v - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 11419              		.loc 20 488 47
 11420 1110 924B     		ldr	r3, .L814
 11421 1112 1B69     		ldr	r3, [r3, #16]
 11422              		.loc 20 488 52
 11423 1114 A3F2FF73 		subw	r3, r3, #2047
 11424              		.loc 20 488 32
 11425 1118 07EE903A 		vmov	s15, r3	@ int
 11426 111c F8EEE77A 		vcvt.f32.s32	s15, s15
 11427              		.loc 20 488 60
 11428 1120 9FED8F7A 		vldr.32	s14, .L814+4
 11429 1124 27EE877A 		vmul.f32	s14, s15, s14
 11430              		.loc 20 488 86
 11431 1128 8E4B     		ldr	r3, .L814+8
 11432 112a D3EDBF7A 		vldr.32	s15, [r3, #764]
 11433              		.loc 20 488 73
 11434 112e 67EE277A 		vmul.f32	s15, s14, s15
 11435              		.loc 20 488 30
 11436 1132 8C4B     		ldr	r3, .L814+8
 11437 1134 C3EDE17A 		vstr.32	s15, [r3, #900]
 489:Src/main.c    ****       foc1.cmtn.lpf_bemfC.in = (float)(adcData.v_w - 2047) * 0.0002442f * foc1.config.adcFullScaleV
 11438              		.loc 20 489 47
 11439 1138 884B     		ldr	r3, .L814
 11440 113a 5B69     		ldr	r3, [r3, #20]
 11441              		.loc 20 489 52
 11442 113c A3F2FF73 		subw	r3, r3, #2047
 11443              		.loc 20 489 32
 11444 1140 07EE903A 		vmov	s15, r3	@ int
 11445 1144 F8EEE77A 		vcvt.f32.s32	s15, s15
 11446              		.loc 20 489 60
 11447 1148 9FED857A 		vldr.32	s14, .L814+4
 11448 114c 27EE877A 		vmul.f32	s14, s15, s14
 11449              		.loc 20 489 86
 11450 1150 844B     		ldr	r3, .L814+8
 11451 1152 D3EDBF7A 		vldr.32	s15, [r3, #764]
 11452              		.loc 20 489 73
 11453 1156 67EE277A 		vmul.f32	s15, s14, s15
 11454              		.loc 20 489 30
 11455 115a 824B     		ldr	r3, .L814+8
 11456 115c C3EDE57A 		vstr.32	s15, [r3, #916]
 490:Src/main.c    ****       foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 11457              		.loc 20 490 43
 11458 1160 7E4B     		ldr	r3, .L814
 11459 1162 9B69     		ldr	r3, [r3, #24]
 11460              		.loc 20 490 29
 11461 1164 07EE903A 		vmov	s15, r3	@ int
 11462 1168 F8EEE77A 		vcvt.f32.s32	s15, s15
 11463              		.loc 20 490 49
 11464 116c 9FED7C7A 		vldr.32	s14, .L814+4
 11465 1170 27EE877A 		vmul.f32	s14, s15, s14
 11466              		.loc 20 490 75
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 724


 11467 1174 7B4B     		ldr	r3, .L814+8
 11468 1176 D3EDBF7A 		vldr.32	s15, [r3, #764]
 11469              		.loc 20 490 62
 11470 117a 67EE277A 		vmul.f32	s15, s14, s15
 11471              		.loc 20 490 27
 11472 117e 794B     		ldr	r3, .L814+8
 11473 1180 C3EDA97A 		vstr.32	s15, [r3, #676]
 491:Src/main.c    ****       foc1.data.iPhaseA = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 11474              		.loc 20 491 35
 11475 1184 754B     		ldr	r3, .L814
 11476 1186 1B68     		ldr	r3, [r3]
 11477              		.loc 20 491 41
 11478 1188 07EE903A 		vmov	s15, r3	@ int
 11479 118c F8EEE77A 		vcvt.f32.s32	s15, s15
 11480 1190 9FED737A 		vldr.32	s14, .L814+4
 11481 1194 27EE877A 		vmul.f32	s14, s15, s14
 11482              		.loc 20 491 67
 11483 1198 724B     		ldr	r3, .L814+8
 11484 119a D3EDBE7A 		vldr.32	s15, [r3, #760]
 11485              		.loc 20 491 54
 11486 119e 27EE277A 		vmul.f32	s14, s14, s15
 11487              		.loc 20 491 100
 11488 11a2 704B     		ldr	r3, .L814+8
 11489 11a4 D3ED317A 		vldr.32	s15, [r3, #196]
 11490              		.loc 20 491 89
 11491 11a8 77EE677A 		vsub.f32	s15, s14, s15
 11492              		.loc 20 491 25
 11493 11ac 6D4B     		ldr	r3, .L814+8
 11494 11ae C3ED0B7A 		vstr.32	s15, [r3, #44]
 492:Src/main.c    ****       foc1.data.iPhaseB = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 11495              		.loc 20 492 35
 11496 11b2 6A4B     		ldr	r3, .L814
 11497 11b4 5B68     		ldr	r3, [r3, #4]
 11498              		.loc 20 492 41
 11499 11b6 07EE903A 		vmov	s15, r3	@ int
 11500 11ba F8EEE77A 		vcvt.f32.s32	s15, s15
 11501 11be 9FED687A 		vldr.32	s14, .L814+4
 11502 11c2 27EE877A 		vmul.f32	s14, s15, s14
 11503              		.loc 20 492 67
 11504 11c6 674B     		ldr	r3, .L814+8
 11505 11c8 D3EDBE7A 		vldr.32	s15, [r3, #760]
 11506              		.loc 20 492 54
 11507 11cc 27EE277A 		vmul.f32	s14, s14, s15
 11508              		.loc 20 492 100
 11509 11d0 644B     		ldr	r3, .L814+8
 11510 11d2 D3ED327A 		vldr.32	s15, [r3, #200]
 11511              		.loc 20 492 89
 11512 11d6 77EE677A 		vsub.f32	s15, s14, s15
 11513              		.loc 20 492 25
 11514 11da 624B     		ldr	r3, .L814+8
 11515 11dc C3ED0C7A 		vstr.32	s15, [r3, #48]
 493:Src/main.c    ****       foc1.data.iPhaseC = (adcData.ph_w * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 11516              		.loc 20 493 35
 11517 11e0 5E4B     		ldr	r3, .L814
 11518 11e2 9B68     		ldr	r3, [r3, #8]
 11519              		.loc 20 493 41
 11520 11e4 07EE903A 		vmov	s15, r3	@ int
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 725


 11521 11e8 F8EEE77A 		vcvt.f32.s32	s15, s15
 11522 11ec 9FED5C7A 		vldr.32	s14, .L814+4
 11523 11f0 27EE877A 		vmul.f32	s14, s15, s14
 11524              		.loc 20 493 67
 11525 11f4 5B4B     		ldr	r3, .L814+8
 11526 11f6 D3EDBE7A 		vldr.32	s15, [r3, #760]
 11527              		.loc 20 493 54
 11528 11fa 27EE277A 		vmul.f32	s14, s14, s15
 11529              		.loc 20 493 100
 11530 11fe 594B     		ldr	r3, .L814+8
 11531 1200 D3ED337A 		vldr.32	s15, [r3, #204]
 11532              		.loc 20 493 89
 11533 1204 77EE677A 		vsub.f32	s15, s14, s15
 11534              		.loc 20 493 25
 11535 1208 564B     		ldr	r3, .L814+8
 11536 120a C3ED0D7A 		vstr.32	s15, [r3, #52]
 494:Src/main.c    ****       foc1.data.iAvg = sqrtf((SQ(foc1.data.iPhaseA) + SQ(foc1.data.iPhaseB) + SQ(foc1.data.iPhaseC)
 11537              		.loc 20 494 31
 11538 120e 554B     		ldr	r3, .L814+8
 11539 1210 93ED0B7A 		vldr.32	s14, [r3, #44]
 11540 1214 534B     		ldr	r3, .L814+8
 11541 1216 D3ED0B7A 		vldr.32	s15, [r3, #44]
 11542 121a 27EE277A 		vmul.f32	s14, s14, s15
 11543              		.loc 20 494 55
 11544 121e 514B     		ldr	r3, .L814+8
 11545 1220 D3ED0C6A 		vldr.32	s13, [r3, #48]
 11546 1224 4F4B     		ldr	r3, .L814+8
 11547 1226 D3ED0C7A 		vldr.32	s15, [r3, #48]
 11548 122a 66EEA77A 		vmul.f32	s15, s13, s15
 11549              		.loc 20 494 53
 11550 122e 37EE277A 		vadd.f32	s14, s14, s15
 11551              		.loc 20 494 79
 11552 1232 4C4B     		ldr	r3, .L814+8
 11553 1234 D3ED0D6A 		vldr.32	s13, [r3, #52]
 11554 1238 4A4B     		ldr	r3, .L814+8
 11555 123a D3ED0D7A 		vldr.32	s15, [r3, #52]
 11556 123e 66EEA77A 		vmul.f32	s15, s13, s15
 11557              		.loc 20 494 24
 11558 1242 77EE277A 		vadd.f32	s15, s14, s15
 11559 1246 B0EE670A 		vmov.f32	s0, s15
 11560 124a FFF7FEFF 		bl	sqrtf
 11561 124e B0EE407A 		vmov.f32	s14, s0
 11562              		.loc 20 494 103
 11563 1252 DFED457A 		vldr.32	s15, .L814+12
 11564 1256 67EE277A 		vmul.f32	s15, s14, s15
 11565              		.loc 20 494 22
 11566 125a 424B     		ldr	r3, .L814+8
 11567 125c C3ED0E7A 		vstr.32	s15, [r3, #56]
 495:Src/main.c    ****       // filtered total current
 496:Src/main.c    ****       foc1.lpf_Iavg.in = foc1.data.iAvg;
 11568              		.loc 20 496 35
 11569 1260 404B     		ldr	r3, .L814+8
 11570 1262 9B6B     		ldr	r3, [r3, #56]	@ float
 11571              		.loc 20 496 24
 11572 1264 3F4A     		ldr	r2, .L814+8
 11573 1266 C2F8C033 		str	r3, [r2, #960]	@ float
 497:Src/main.c    ****       LPF_calc(&foc1.lpf_Iavg);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 726


 11574              		.loc 20 497 7
 11575 126a 4048     		ldr	r0, .L814+16
 11576 126c FFF7FEFF 		bl	LPF_calc
 498:Src/main.c    ****       foc1.data.iAvgFiltered = foc1.lpf_Iavg.out;
 11577              		.loc 20 498 45
 11578 1270 3C4B     		ldr	r3, .L814+8
 11579 1272 D3F8C833 		ldr	r3, [r3, #968]	@ float
 11580              		.loc 20 498 30
 11581 1276 3B4A     		ldr	r2, .L814+8
 11582 1278 D363     		str	r3, [r2, #60]	@ float
 499:Src/main.c    ****       // filtered BEMF
 500:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfA);
 11583              		.loc 20 500 7
 11584 127a 3D48     		ldr	r0, .L814+20
 11585 127c FFF7FEFF 		bl	LPF_calc
 501:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfB);
 11586              		.loc 20 501 7
 11587 1280 3C48     		ldr	r0, .L814+24
 11588 1282 FFF7FEFF 		bl	LPF_calc
 502:Src/main.c    ****       LPF_calc(&foc1.cmtn.lpf_bemfC);
 11589              		.loc 20 502 7
 11590 1286 3C48     		ldr	r0, .L814+28
 11591 1288 FFF7FEFF 		bl	LPF_calc
 503:Src/main.c    ****       // check ZCD and new commutation step
 504:Src/main.c    ****       foc1.cmtn.As = foc1.cmtn.lpf_bemfA.out;
 11592              		.loc 20 504 41
 11593 128c 354B     		ldr	r3, .L814+8
 11594 128e D3F87C33 		ldr	r3, [r3, #892]	@ float
 11595              		.loc 20 504 20
 11596 1292 344A     		ldr	r2, .L814+8
 11597 1294 C2F85033 		str	r3, [r2, #848]	@ float
 505:Src/main.c    ****       foc1.cmtn.Bs = foc1.cmtn.lpf_bemfB.out;
 11598              		.loc 20 505 41
 11599 1298 324B     		ldr	r3, .L814+8
 11600 129a D3F88C33 		ldr	r3, [r3, #908]	@ float
 11601              		.loc 20 505 20
 11602 129e 314A     		ldr	r2, .L814+8
 11603 12a0 C2F85433 		str	r3, [r2, #852]	@ float
 506:Src/main.c    ****       foc1.cmtn.Cs = foc1.cmtn.lpf_bemfC.out;
 11604              		.loc 20 506 41
 11605 12a4 2F4B     		ldr	r3, .L814+8
 11606 12a6 D3F89C33 		ldr	r3, [r3, #924]	@ float
 11607              		.loc 20 506 20
 11608 12aa 2E4A     		ldr	r2, .L814+8
 11609 12ac C2F85833 		str	r3, [r2, #856]	@ float
 507:Src/main.c    ****       foc1.calc.cmtn(&foc1.cmtn);
 11610              		.loc 20 507 16
 11611 12b0 2C4B     		ldr	r3, .L814+8
 11612 12b2 D3F84434 		ldr	r3, [r3, #1092]
 11613              		.loc 20 507 7
 11614 12b6 3148     		ldr	r0, .L814+32
 11615 12b8 9847     		blx	r3
 11616              	.LVL13:
 508:Src/main.c    ****       // Calc Angle
 509:Src/main.c    ****       foc1.data.angle = MF_PI - (M_PI3 + ((float)foc1.cmtn.cmtnState * M_PI3));
 11617              		.loc 20 509 59
 11618 12ba 2A4B     		ldr	r3, .L814+8
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 727


 11619 12bc 93F86933 		ldrb	r3, [r3, #873]
 11620 12c0 DBB2     		uxtb	r3, r3
 11621              		.loc 20 509 43
 11622 12c2 07EE903A 		vmov	s15, r3	@ int
 11623 12c6 F8EE677A 		vcvt.f32.u32	s15, s15
 11624              		.loc 20 509 70
 11625 12ca 9FED2D7A 		vldr.32	s14, .L814+36
 11626 12ce 27EE877A 		vmul.f32	s14, s15, s14
 11627              		.loc 20 509 72
 11628 12d2 F0EE086A 		vmov.f32	s13, #3.0e+0
 11629 12d6 C7EE267A 		vdiv.f32	s15, s14, s13
 11630              		.loc 20 509 40
 11631 12da 9FED2A7A 		vldr.32	s14, .L814+40
 11632 12de 77EE877A 		vadd.f32	s15, s15, s14
 11633              		.loc 20 509 31
 11634 12e2 9FED277A 		vldr.32	s14, .L814+36
 11635 12e6 77EE677A 		vsub.f32	s15, s14, s15
 11636              		.loc 20 509 23
 11637 12ea 1E4B     		ldr	r3, .L814+8
 11638 12ec C3ED367A 		vstr.32	s15, [r3, #216]
 510:Src/main.c    ****       // calc PLL
 511:Src/main.c    ****       foc1.pll.Ki = 10000.f;
 11639              		.loc 20 511 19
 11640 12f0 1C4B     		ldr	r3, .L814+8
 11641 12f2 254A     		ldr	r2, .L814+44
 11642 12f4 C3F8BC23 		str	r2, [r3, #956]	@ float
 512:Src/main.c    ****       foc1.pll.AngleRaw = foc1.data.angle;
 11643              		.loc 20 512 36
 11644 12f8 1A4B     		ldr	r3, .L814+8
 11645 12fa D3F8D830 		ldr	r3, [r3, #216]	@ float
 11646              		.loc 20 512 25
 11647 12fe 194A     		ldr	r2, .L814+8
 11648 1300 C2F8A433 		str	r3, [r2, #932]	@ float
 513:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 11649              		.loc 20 513 16
 11650 1304 174B     		ldr	r3, .L814+8
 11651 1306 D3F84C34 		ldr	r3, [r3, #1100]
 11652              		.loc 20 513 7
 11653 130a 2048     		ldr	r0, .L814+48
 11654 130c 9847     		blx	r3
 11655              	.LVL14:
 514:Src/main.c    ****       // Indicate motor state
 515:Src/main.c    ****       if (foc1.data.iAvgFiltered > 0.2f || foc1.pll.SpeedPll < 10.f) // indicate non-zero current
 11656              		.loc 20 515 20
 11657 130e 154B     		ldr	r3, .L814+8
 11658 1310 D3ED0F7A 		vldr.32	s15, [r3, #60]
 11659              		.loc 20 515 10
 11660 1314 9FED1E7A 		vldr.32	s14, .L814+52
 11661 1318 F4EEC77A 		vcmpe.f32	s15, s14
 11662 131c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11663 1320 09DC     		bgt	.L601
 11664              		.loc 20 515 52 discriminator 1
 11665 1322 104B     		ldr	r3, .L814+8
 11666 1324 D3EDEC7A 		vldr.32	s15, [r3, #944]
 11667              		.loc 20 515 41 discriminator 1
 11668 1328 B2EE047A 		vmov.f32	s14, #1.0e+1
 11669 132c F4EEC77A 		vcmpe.f32	s15, s14
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 728


 11670 1330 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11671 1334 03D5     		bpl	.L602
 11672              	.L601:
 516:Src/main.c    ****         ledDelay = 0.5f;
 11673              		.loc 20 516 18
 11674 1336 174B     		ldr	r3, .L814+56
 11675 1338 4FF07C52 		mov	r2, #1056964608
 11676 133c 1A60     		str	r2, [r3]	@ float
 11677              	.L602:
 517:Src/main.c    ****       if (foc1.pll.SpeedPll > 10.f) // indicate non-zero speed
 11678              		.loc 20 517 19
 11679 133e 094B     		ldr	r3, .L814+8
 11680 1340 D3EDEC7A 		vldr.32	s15, [r3, #944]
 11681              		.loc 20 517 10
 11682 1344 B2EE047A 		vmov.f32	s14, #1.0e+1
 11683 1348 F4EEC77A 		vcmpe.f32	s15, s14
 11684 134c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11685 1350 24DD     		ble	.L785
 518:Src/main.c    ****         ledDelay = 0.2f;
 11686              		.loc 20 518 18
 11687 1352 104B     		ldr	r3, .L814+56
 11688 1354 104A     		ldr	r2, .L814+60
 11689 1356 1A60     		str	r2, [r3]	@ float
 11690 1358 24E0     		b	.L606
 11691              	.L815:
 11692 135a 00BF     		.align	2
 11693              	.L814:
 11694 135c 00000000 		.word	adcData
 11695 1360 F8078039 		.word	964691960
 11696 1364 00000000 		.word	foc1
 11697 1368 9FAA2A3F 		.word	1059760799
 11698 136c C0030000 		.word	foc1+960
 11699 1370 74030000 		.word	foc1+884
 11700 1374 84030000 		.word	foc1+900
 11701 1378 94030000 		.word	foc1+916
 11702 137c 44030000 		.word	foc1+836
 11703 1380 DB0F4940 		.word	1078530011
 11704 1384 920A863F 		.word	1065749138
 11705 1388 00401C46 		.word	1176256512
 11706 138c A4030000 		.word	foc1+932
 11707 1390 CDCC4C3E 		.word	1045220557
 11708 1394 00000000 		.word	ledDelay
 11709 1398 CDCC4C3E 		.word	1045220557
 11710              	.L785:
 519:Src/main.c    ****       else
 520:Src/main.c    ****         ledDelay = 1.f;
 11711              		.loc 20 520 18
 11712 139c A24B     		ldr	r3, .L816
 11713 139e 4FF07E52 		mov	r2, #1065353216
 11714 13a2 1A60     		str	r2, [r3]	@ float
 11715              	.L606:
 521:Src/main.c    ****       // calc speed control
 522:Src/main.c    ****       // ramp speed reference
 523:Src/main.c    ****       if (foc1.pi_spd.Ref < (fabsf(foc1.data.speedRef) - foc1.config.tS)) // add some hysteresys
 11716              		.loc 20 523 22
 11717 13a4 A14B     		ldr	r3, .L816+4
 11718 13a6 93ED667A 		vldr.32	s14, [r3, #408]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 729


 11719              		.loc 20 523 45
 11720 13aa A04B     		ldr	r3, .L816+4
 11721 13ac D3ED077A 		vldr.32	s15, [r3, #28]
 11722              		.loc 20 523 30
 11723 13b0 F0EEE76A 		vabs.f32	s13, s15
 11724              		.loc 20 523 69
 11725 13b4 9D4B     		ldr	r3, .L816+4
 11726 13b6 D3EDBD7A 		vldr.32	s15, [r3, #756]
 11727              		.loc 20 523 56
 11728 13ba 76EEE77A 		vsub.f32	s15, s13, s15
 11729              		.loc 20 523 10
 11730 13be B4EEE77A 		vcmpe.f32	s14, s15
 11731 13c2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11732 13c6 0ED5     		bpl	.L607
 524:Src/main.c    ****       {
 525:Src/main.c    ****         foc1.pi_spd.Ref += foc1.config.tS * 1250.f; // ramp rate: 1500.0 rad/s/s
 11733              		.loc 20 525 39
 11734 13c8 984B     		ldr	r3, .L816+4
 11735 13ca D3EDBD7A 		vldr.32	s15, [r3, #756]
 11736              		.loc 20 525 43
 11737 13ce 9FED987A 		vldr.32	s14, .L816+8
 11738 13d2 27EE877A 		vmul.f32	s14, s15, s14
 11739              		.loc 20 525 25
 11740 13d6 954B     		ldr	r3, .L816+4
 11741 13d8 D3ED667A 		vldr.32	s15, [r3, #408]
 11742 13dc 77EE277A 		vadd.f32	s15, s14, s15
 11743 13e0 924B     		ldr	r3, .L816+4
 11744 13e2 C3ED667A 		vstr.32	s15, [r3, #408]
 11745              	.L607:
 526:Src/main.c    ****       }
 527:Src/main.c    ****       if (foc1.pi_spd.Ref > (fabsf(foc1.data.speedRef) + foc1.config.tS))
 11746              		.loc 20 527 22
 11747 13e6 914B     		ldr	r3, .L816+4
 11748 13e8 93ED667A 		vldr.32	s14, [r3, #408]
 11749              		.loc 20 527 45
 11750 13ec 8F4B     		ldr	r3, .L816+4
 11751 13ee D3ED077A 		vldr.32	s15, [r3, #28]
 11752              		.loc 20 527 30
 11753 13f2 F0EEE76A 		vabs.f32	s13, s15
 11754              		.loc 20 527 69
 11755 13f6 8D4B     		ldr	r3, .L816+4
 11756 13f8 D3EDBD7A 		vldr.32	s15, [r3, #756]
 11757              		.loc 20 527 56
 11758 13fc 76EEA77A 		vadd.f32	s15, s13, s15
 11759              		.loc 20 527 10
 11760 1400 B4EEE77A 		vcmpe.f32	s14, s15
 11761 1404 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11762 1408 0EDD     		ble	.L609
 528:Src/main.c    ****       {
 529:Src/main.c    ****         foc1.pi_spd.Ref -= foc1.config.tS * 1250.f; // ramp rate: 1500.0 rad/s/s
 11763              		.loc 20 529 39
 11764 140a 884B     		ldr	r3, .L816+4
 11765 140c D3EDBD7A 		vldr.32	s15, [r3, #756]
 11766              		.loc 20 529 43
 11767 1410 9FED877A 		vldr.32	s14, .L816+8
 11768 1414 67EE877A 		vmul.f32	s15, s15, s14
 11769              		.loc 20 529 25
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 730


 11770 1418 844B     		ldr	r3, .L816+4
 11771 141a 93ED667A 		vldr.32	s14, [r3, #408]
 11772 141e 77EE677A 		vsub.f32	s15, s14, s15
 11773 1422 824B     		ldr	r3, .L816+4
 11774 1424 C3ED667A 		vstr.32	s15, [r3, #408]
 11775              	.L609:
 530:Src/main.c    ****       }
 531:Src/main.c    ****       foc1.pi_spd.Fdb = fabsf(foc1.pll.SpeedPll);
 11776              		.loc 20 531 39
 11777 1428 804B     		ldr	r3, .L816+4
 11778 142a D3EDEC7A 		vldr.32	s15, [r3, #944]
 11779              		.loc 20 531 25
 11780 142e F0EEE77A 		vabs.f32	s15, s15
 11781              		.loc 20 531 23
 11782 1432 7E4B     		ldr	r3, .L816+4
 11783 1434 C3ED677A 		vstr.32	s15, [r3, #412]
 532:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_spd);
 11784              		.loc 20 532 16
 11785 1438 7C4B     		ldr	r3, .L816+4
 11786 143a D3F83034 		ldr	r3, [r3, #1072]
 11787              		.loc 20 532 7
 11788 143e 7D48     		ldr	r0, .L816+12
 11789 1440 9847     		blx	r3
 11790              	.LVL15:
 533:Src/main.c    ****       foc1.data.bldc_duty = foc1.pi_spd.Out;
 11791              		.loc 20 533 40
 11792 1442 7A4B     		ldr	r3, .L816+4
 11793 1444 D3F8C031 		ldr	r3, [r3, #448]	@ float
 11794              		.loc 20 533 27
 11795 1448 784A     		ldr	r2, .L816+4
 11796 144a C2F8E830 		str	r3, [r2, #232]	@ float
 534:Src/main.c    ****       /* set startup duty if we has start conditions */
 535:Src/main.c    ****       foc1.data.bldc_duty = (foc1.flag.driveStateSwitched == 1) ? foc1.data.bldc_dutyStart : foc1.d
 11797              		.loc 20 535 39
 11798 144e 774B     		ldr	r3, .L816+4
 11799 1450 DB78     		ldrb	r3, [r3, #3]
 11800 1452 DBB2     		uxtb	r3, r3
 11801              		.loc 20 535 92
 11802 1454 012B     		cmp	r3, #1
 11803 1456 03D1     		bne	.L611
 11804              		.loc 20 535 92 is_stmt 0 discriminator 1
 11805 1458 744B     		ldr	r3, .L816+4
 11806 145a D3F8F030 		ldr	r3, [r3, #240]	@ float
 11807 145e 02E0     		b	.L612
 11808              	.L611:
 11809              		.loc 20 535 92 discriminator 2
 11810 1460 724B     		ldr	r3, .L816+4
 11811 1462 D3F8E830 		ldr	r3, [r3, #232]	@ float
 11812              	.L612:
 11813              		.loc 20 535 27 is_stmt 1 discriminator 4
 11814 1466 714A     		ldr	r2, .L816+4
 11815 1468 C2F8E830 		str	r3, [r2, #232]	@ float
 536:Src/main.c    ****       // New commutation
 537:Src/main.c    ****       /* if first enter, make 1 commutation blindly */
 538:Src/main.c    ****       if (foc1.cmtn.Trigger > 0 || foc1.flag.driveStateSwitched == 1)
 11816              		.loc 20 538 20 discriminator 4
 11817 146c 6F4B     		ldr	r3, .L816+4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 731


 11818 146e 93F84433 		ldrb	r3, [r3, #836]
 11819 1472 DBB2     		uxtb	r3, r3
 11820              		.loc 20 538 10 discriminator 4
 11821 1474 002B     		cmp	r3, #0
 11822 1476 04D1     		bne	.L613
 11823              		.loc 20 538 45 discriminator 1
 11824 1478 6C4B     		ldr	r3, .L816+4
 11825 147a DB78     		ldrb	r3, [r3, #3]
 11826 147c DBB2     		uxtb	r3, r3
 11827              		.loc 20 538 33 discriminator 1
 11828 147e 012B     		cmp	r3, #1
 11829 1480 3AD1     		bne	.L614
 11830              	.L613:
 539:Src/main.c    ****       {
 540:Src/main.c    ****         foc1.flag.driveStateSwitched = 0;                   //(fabsf(foc1.pll.SpeedPll) < 5.f) ? 1 
 11831              		.loc 20 540 38
 11832 1482 6A4B     		ldr	r3, .L816+4
 11833 1484 0022     		movs	r2, #0
 11834 1486 DA70     		strb	r2, [r3, #3]
 541:Src/main.c    ****         foc1.cmtn.dir = (foc1.data.speedRef < 0.f) ? 1 : 0; // change comm sequance if speedRef is 
 11835              		.loc 20 541 35
 11836 1488 684B     		ldr	r3, .L816+4
 11837 148a D3ED077A 		vldr.32	s15, [r3, #28]
 11838              		.loc 20 541 56
 11839 148e F5EEC07A 		vcmpe.f32	s15, #0
 11840 1492 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11841 1496 4CBF     		ite	mi
 11842 1498 0123     		movmi	r3, #1
 11843 149a 0023     		movpl	r3, #0
 11844 149c DBB2     		uxtb	r3, r3
 11845 149e 1A46     		mov	r2, r3
 11846              		.loc 20 541 23
 11847 14a0 624B     		ldr	r3, .L816+4
 11848 14a2 83F86823 		strb	r2, [r3, #872]
 542:Src/main.c    ****         if (foc1.cmtn.dir == 1)
 11849              		.loc 20 542 22
 11850 14a6 614B     		ldr	r3, .L816+4
 11851 14a8 93F86833 		ldrb	r3, [r3, #872]
 11852 14ac DBB2     		uxtb	r3, r3
 11853              		.loc 20 542 12
 11854 14ae 012B     		cmp	r3, #1
 11855 14b0 11D1     		bne	.L615
 543:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState >= 5) ? 0 : foc1.cmtn.cmtnState + 1;
 11856              		.loc 20 543 43
 11857 14b2 5E4B     		ldr	r3, .L816+4
 11858 14b4 93F86933 		ldrb	r3, [r3, #873]
 11859 14b8 DBB2     		uxtb	r3, r3
 11860              		.loc 20 543 31
 11861 14ba 042B     		cmp	r3, #4
 11862 14bc 06D8     		bhi	.L616
 11863              		.loc 20 543 75 discriminator 1
 11864 14be 5B4B     		ldr	r3, .L816+4
 11865 14c0 93F86933 		ldrb	r3, [r3, #873]
 11866 14c4 DBB2     		uxtb	r3, r3
 11867              		.loc 20 543 31 discriminator 1
 11868 14c6 0133     		adds	r3, r3, #1
 11869 14c8 DBB2     		uxtb	r3, r3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 732


 11870 14ca 00E0     		b	.L617
 11871              	.L616:
 11872              		.loc 20 543 31 is_stmt 0 discriminator 2
 11873 14cc 0023     		movs	r3, #0
 11874              	.L617:
 11875              		.loc 20 543 31 discriminator 4
 11876 14ce 574A     		ldr	r2, .L816+4
 11877 14d0 82F86933 		strb	r3, [r2, #873]
 11878 14d4 10E0     		b	.L614
 11879              	.L615:
 544:Src/main.c    ****         else
 545:Src/main.c    ****           foc1.cmtn.cmtnState = (foc1.cmtn.cmtnState <= 0) ? 5 : foc1.cmtn.cmtnState - 1;
 11880              		.loc 20 545 43 is_stmt 1
 11881 14d6 554B     		ldr	r3, .L816+4
 11882 14d8 93F86933 		ldrb	r3, [r3, #873]
 11883 14dc DBB2     		uxtb	r3, r3
 11884              		.loc 20 545 31
 11885 14de 002B     		cmp	r3, #0
 11886 14e0 06D0     		beq	.L618
 11887              		.loc 20 545 75 discriminator 1
 11888 14e2 524B     		ldr	r3, .L816+4
 11889 14e4 93F86933 		ldrb	r3, [r3, #873]
 11890 14e8 DBB2     		uxtb	r3, r3
 11891              		.loc 20 545 31 discriminator 1
 11892 14ea 013B     		subs	r3, r3, #1
 11893 14ec DBB2     		uxtb	r3, r3
 11894 14ee 00E0     		b	.L619
 11895              	.L618:
 11896              		.loc 20 545 31 is_stmt 0 discriminator 2
 11897 14f0 0523     		movs	r3, #5
 11898              	.L619:
 11899              		.loc 20 545 31 discriminator 4
 11900 14f2 4E4A     		ldr	r2, .L816+4
 11901 14f4 82F86933 		strb	r3, [r2, #873]
 11902              	.L614:
 546:Src/main.c    ****       }
 547:Src/main.c    ****       // Update PWM values
 548:Src/main.c    ****       bldcpwm_update((uint32_t)foc1.data.halfPwmPeriod, (uint32_t)(foc1.data.halfPwmPeriod * foc1.d
 11903              		.loc 20 548 41 is_stmt 1
 11904 14f8 4C4B     		ldr	r3, .L816+4
 11905 14fa D3ED377A 		vldr.32	s15, [r3, #220]
 11906              		.loc 20 548 7
 11907 14fe FCEEE76A 		vcvt.u32.f32	s13, s15
 11908              		.loc 20 548 77
 11909 1502 4A4B     		ldr	r3, .L816+4
 11910 1504 93ED377A 		vldr.32	s14, [r3, #220]
 11911              		.loc 20 548 103
 11912 1508 484B     		ldr	r3, .L816+4
 11913 150a D3ED3A7A 		vldr.32	s15, [r3, #232]
 11914              		.loc 20 548 92
 11915 150e 67EE277A 		vmul.f32	s15, s14, s15
 11916              		.loc 20 548 7
 11917 1512 FCEEE77A 		vcvt.u32.f32	s15, s15
 11918              		.loc 20 548 125
 11919 1516 454B     		ldr	r3, .L816+4
 11920 1518 93F86933 		ldrb	r3, [r3, #873]
 11921 151c DBB2     		uxtb	r3, r3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 733


 11922              		.loc 20 548 7
 11923 151e 1A46     		mov	r2, r3
 11924 1520 17EE901A 		vmov	r1, s15	@ int
 11925 1524 16EE900A 		vmov	r0, s13	@ int
 11926 1528 FFF7FEFF 		bl	bldcpwm_update
 549:Src/main.c    ****       // call datalogger
 550:Src/main.c    ****       dataLog.in1 = foc1.cmtn.As;
 11927              		.loc 20 550 30
 11928 152c 3F4B     		ldr	r3, .L816+4
 11929 152e D3F85023 		ldr	r2, [r3, #848]	@ float
 11930              		.loc 20 550 19
 11931 1532 414B     		ldr	r3, .L816+16
 11932 1534 03F58043 		add	r3, r3, #16384
 11933 1538 3833     		adds	r3, r3, #56
 11934 153a 1A60     		str	r2, [r3]	@ float
 551:Src/main.c    ****       dataLog.in2 = foc1.cmtn.Trigger;
 11935              		.loc 20 551 30
 11936 153c 3B4B     		ldr	r3, .L816+4
 11937 153e 93F84433 		ldrb	r3, [r3, #836]
 11938 1542 DBB2     		uxtb	r3, r3
 11939              		.loc 20 551 19
 11940 1544 07EE903A 		vmov	s15, r3	@ int
 11941 1548 F8EE677A 		vcvt.f32.u32	s15, s15
 11942 154c 3A4B     		ldr	r3, .L816+16
 11943 154e 03F58043 		add	r3, r3, #16384
 11944 1552 3C33     		adds	r3, r3, #60
 11945 1554 C3ED007A 		vstr.32	s15, [r3]
 552:Src/main.c    ****       dataLog.in3 = foc1.cmtn.Neutral;
 11946              		.loc 20 552 30
 11947 1558 344B     		ldr	r3, .L816+4
 11948 155a D3F87023 		ldr	r2, [r3, #880]	@ float
 11949              		.loc 20 552 19
 11950 155e 364B     		ldr	r3, .L816+16
 11951 1560 03F58043 		add	r3, r3, #16384
 11952 1564 4033     		adds	r3, r3, #64
 11953 1566 1A60     		str	r2, [r3]	@ float
 553:Src/main.c    ****       dataLog.in4 = foc1.cmtn.fluxBuff;
 11954              		.loc 20 553 30
 11955 1568 304B     		ldr	r3, .L816+4
 11956 156a D3F84823 		ldr	r2, [r3, #840]	@ float
 11957              		.loc 20 553 19
 11958 156e 324B     		ldr	r3, .L816+16
 11959 1570 03F58043 		add	r3, r3, #16384
 11960 1574 4433     		adds	r3, r3, #68
 11961 1576 1A60     		str	r2, [r3]	@ float
 554:Src/main.c    ****       datalogCalc(&dataLog);
 11962              		.loc 20 554 7
 11963 1578 2F48     		ldr	r0, .L816+16
 11964 157a FFF7FEFF 		bl	datalogCalc
 555:Src/main.c    ****       break;
 11965              		.loc 20 555 7
 11966 157e 03F0AEBC 		b	.L621
 11967              	.L535:
 556:Src/main.c    ****     case FAULT_BLDC:
 557:Src/main.c    ****       if (foc1.data.isrCntr0 == 1)
 11968              		.loc 20 557 20
 11969 1582 2A4B     		ldr	r3, .L816+4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 734


 11970 1584 D3F8B430 		ldr	r3, [r3, #180]
 11971              		.loc 20 557 10
 11972 1588 012B     		cmp	r3, #1
 11973 158a 43F0A184 		bne	.L796
 558:Src/main.c    ****         LL_GPIO_TogglePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin);
 11974              		.loc 20 558 9
 11975 158e 4FF40051 		mov	r1, #8192
 11976 1592 2A48     		ldr	r0, .L816+20
 11977 1594 FFF7FEFF 		bl	LL_GPIO_TogglePin
 559:Src/main.c    ****       break;
 11978              		.loc 20 559 7
 11979 1598 03F09ABC 		b	.L796
 11980              	.L533:
 560:Src/main.c    ****     default:
 561:Src/main.c    ****       break;
 562:Src/main.c    ****     }
 563:Src/main.c    ****   }
 564:Src/main.c    ****   else if (foc1.config.mode == FOC)
 11981              		.loc 20 564 23
 11982 159c 234B     		ldr	r3, .L816+4
 11983 159e 93F8E032 		ldrb	r3, [r3, #736]
 11984 15a2 DBB2     		uxtb	r3, r3
 11985              		.loc 20 564 11
 11986 15a4 012B     		cmp	r3, #1
 11987 15a6 43F09584 		bne	.L797
 565:Src/main.c    ****   {
 566:Src/main.c    ****     /* take data from ADC */
 567:Src/main.c    ****     adcData.ph_v = ADC1->JDR1;
 11988              		.loc 20 567 24
 11989 15aa 4FF0A043 		mov	r3, #1342177280
 11990 15ae D3F88030 		ldr	r3, [r3, #128]
 11991 15b2 1A46     		mov	r2, r3
 11992              		.loc 20 567 18
 11993 15b4 224B     		ldr	r3, .L816+24
 11994 15b6 5A60     		str	r2, [r3, #4]
 568:Src/main.c    ****     adcData.ph_w = ADC1->JDR2;
 11995              		.loc 20 568 24
 11996 15b8 4FF0A043 		mov	r3, #1342177280
 11997 15bc D3F88430 		ldr	r3, [r3, #132]
 11998 15c0 1A46     		mov	r2, r3
 11999              		.loc 20 568 18
 12000 15c2 1F4B     		ldr	r3, .L816+24
 12001 15c4 9A60     		str	r2, [r3, #8]
 569:Src/main.c    ****     adcData.ph_u = ADC1->JDR3;
 12002              		.loc 20 569 24
 12003 15c6 4FF0A043 		mov	r3, #1342177280
 12004 15ca D3F88830 		ldr	r3, [r3, #136]
 12005 15ce 1A46     		mov	r2, r3
 12006              		.loc 20 569 18
 12007 15d0 1B4B     		ldr	r3, .L816+24
 12008 15d2 1A60     		str	r2, [r3]
 570:Src/main.c    ****     adcData.v_dc = ADC1->JDR4;
 12009              		.loc 20 570 24
 12010 15d4 4FF0A043 		mov	r3, #1342177280
 12011 15d8 D3F88C30 		ldr	r3, [r3, #140]
 12012 15dc 1A46     		mov	r2, r3
 12013              		.loc 20 570 18
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 735


 12014 15de 184B     		ldr	r3, .L816+24
 12015 15e0 9A61     		str	r2, [r3, #24]
 571:Src/main.c    ****     adcData.pcb_temp = ADC2->JDR1;
 12016              		.loc 20 571 28
 12017 15e2 184B     		ldr	r3, .L816+28
 12018 15e4 D3F88030 		ldr	r3, [r3, #128]
 12019 15e8 1A46     		mov	r2, r3
 12020              		.loc 20 571 22
 12021 15ea 154B     		ldr	r3, .L816+24
 12022 15ec DA61     		str	r2, [r3, #28]
 572:Src/main.c    ****     /* PCBtemp channel used software trigger */
 573:Src/main.c    ****     LL_ADC_INJ_StartConversion(ADC2);
 12023              		.loc 20 573 5
 12024 15ee 1548     		ldr	r0, .L816+28
 12025 15f0 FFF7FEFF 		bl	LL_ADC_INJ_StartConversion
 574:Src/main.c    **** 
 575:Src/main.c    ****     switch (foc1.driveState)
 12026              		.loc 20 575 17
 12027 15f4 0D4B     		ldr	r3, .L816+4
 12028 15f6 1B78     		ldrb	r3, [r3]
 12029 15f8 DBB2     		uxtb	r3, r3
 12030              		.loc 20 575 5
 12031 15fa 072B     		cmp	r3, #7
 12032 15fc 03F26C84 		bhi	.L798
 12033 1600 01A2     		adr	r2, .L624
 12034 1602 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 12035 1606 00BF     		.p2align 2
 12036              	.L624:
 12037 1608 49160000 		.word	.L631+1
 12038 160c 95190000 		.word	.L630+1
 12039 1610 111E0000 		.word	.L629+1
 12040 1614 35270000 		.word	.L628+1
 12041 1618 052E0000 		.word	.L627+1
 12042 161c 97350000 		.word	.L626+1
 12043 1620 8D3D0000 		.word	.L625+1
 12044 1624 AF4E0000 		.word	.L623+1
 12045              		.p2align 1
 12046              	.L817:
 12047              		.align	2
 12048              	.L816:
 12049 1628 00000000 		.word	ledDelay
 12050 162c 00000000 		.word	foc1
 12051 1630 00409C44 		.word	1151090688
 12052 1634 98010000 		.word	foc1+408
 12053 1638 00000000 		.word	dataLog
 12054 163c 00080048 		.word	1207961600
 12055 1640 00000000 		.word	adcData
 12056 1644 00010050 		.word	1342177536
 12057              	.L631:
 576:Src/main.c    ****     {
 577:Src/main.c    ****     case STOP:
 578:Src/main.c    ****       /* In STOP case: set dutyClycle to 50%, calc offset currents and reset all modules */
 579:Src/main.c    ****       // Reset if FAULT state before
 580:Src/main.c    ****       LL_GPIO_ResetOutputPin(LED_FAULT_GPIO_Port, LED_FAULT_Pin);
 12058              		.loc 20 580 7
 12059 1648 4FF40051 		mov	r1, #8192
 12060 164c C348     		ldr	r0, .L818
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 736


 12061 164e FFF7FEFF 		bl	LL_GPIO_ResetOutputPin
 581:Src/main.c    ****       // Reset controllers
 582:Src/main.c    ****       foc1.data.idRef = 0.f;
 12062              		.loc 20 582 23
 12063 1652 C34B     		ldr	r3, .L818+4
 12064 1654 4FF00002 		mov	r2, #0
 12065 1658 1A61     		str	r2, [r3, #16]	@ float
 583:Src/main.c    ****       foc1.data.iqRef = 0.f;
 12066              		.loc 20 583 23
 12067 165a C14B     		ldr	r3, .L818+4
 12068 165c 4FF00002 		mov	r2, #0
 12069 1660 5A61     		str	r2, [r3, #20]	@ float
 584:Src/main.c    ****       foc1.pi_id.Ui = 0.f;
 12070              		.loc 20 584 21
 12071 1662 BF4B     		ldr	r3, .L818+4
 12072 1664 4FF00002 		mov	r2, #0
 12073 1668 C3F82C21 		str	r2, [r3, #300]	@ float
 585:Src/main.c    ****       foc1.pi_id.OutPreSat = 0.f;
 12074              		.loc 20 585 28
 12075 166c BC4B     		ldr	r3, .L818+4
 12076 166e 4FF00002 		mov	r2, #0
 12077 1672 C3F83421 		str	r2, [r3, #308]	@ float
 586:Src/main.c    ****       foc1.pi_iq.Ui = 0.f;
 12078              		.loc 20 586 21
 12079 1676 BA4B     		ldr	r3, .L818+4
 12080 1678 4FF00002 		mov	r2, #0
 12081 167c C3F86C21 		str	r2, [r3, #364]	@ float
 587:Src/main.c    ****       foc1.pi_iq.OutPreSat = 0.f;
 12082              		.loc 20 587 28
 12083 1680 B74B     		ldr	r3, .L818+4
 12084 1682 4FF00002 		mov	r2, #0
 12085 1686 C3F87421 		str	r2, [r3, #372]	@ float
 588:Src/main.c    ****       foc1.pi_spd.Ui = 0.f;
 12086              		.loc 20 588 22
 12087 168a B54B     		ldr	r3, .L818+4
 12088 168c 4FF00002 		mov	r2, #0
 12089 1690 C3F8AC21 		str	r2, [r3, #428]	@ float
 589:Src/main.c    ****       foc1.pi_spd.OutPreSat = 0.f;
 12090              		.loc 20 589 29
 12091 1694 B24B     		ldr	r3, .L818+4
 12092 1696 4FF00002 		mov	r2, #0
 12093 169a C3F8B421 		str	r2, [r3, #436]	@ float
 590:Src/main.c    ****       foc1.data.angle = 0.f;
 12094              		.loc 20 590 23
 12095 169e B04B     		ldr	r3, .L818+4
 12096 16a0 4FF00002 		mov	r2, #0
 12097 16a4 C3F8D820 		str	r2, [r3, #216]	@ float
 591:Src/main.c    ****       hall.angleInc = 0.f;
 12098              		.loc 20 591 21
 12099 16a8 AE4B     		ldr	r3, .L818+8
 12100 16aa 4FF00002 		mov	r2, #0
 12101 16ae 9A62     		str	r2, [r3, #40]	@ float
 592:Src/main.c    ****       hall.state = hall.statePr;
 12102              		.loc 20 592 24
 12103 16b0 AC4B     		ldr	r3, .L818+8
 12104 16b2 1B79     		ldrb	r3, [r3, #4]
 12105 16b4 DAB2     		uxtb	r2, r3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 737


 12106              		.loc 20 592 18
 12107 16b6 AB4B     		ldr	r3, .L818+8
 12108 16b8 DA70     		strb	r2, [r3, #3]
 593:Src/main.c    ****       ledDelay = 0.f;
 12109              		.loc 20 593 16
 12110 16ba AB4B     		ldr	r3, .L818+12
 12111 16bc 4FF00002 		mov	r2, #0
 12112 16c0 1A60     		str	r2, [r3]	@ float
 594:Src/main.c    ****       // Angle generator
 595:Src/main.c    ****       // foc1.data.angle += foc1.data.freqStep * foc1.data.freq;
 596:Src/main.c    ****       // foc1.data.angle = (foc1.data.angle > MF_PI) ? -MF_PI : foc1.data.angle;
 597:Src/main.c    ****       // calc current sensors offset
 598:Src/main.c    ****       foc1.data.offsetCurrA = (float)adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent; /
 12113              		.loc 20 598 45
 12114 16c2 AA4B     		ldr	r3, .L818+16
 12115 16c4 1B68     		ldr	r3, [r3]
 12116              		.loc 20 598 31
 12117 16c6 07EE903A 		vmov	s15, r3	@ int
 12118 16ca F8EEE77A 		vcvt.f32.s32	s15, s15
 12119              		.loc 20 598 51
 12120 16ce 9FEDA87A 		vldr.32	s14, .L818+20
 12121 16d2 27EE877A 		vmul.f32	s14, s15, s14
 12122              		.loc 20 598 77
 12123 16d6 A24B     		ldr	r3, .L818+4
 12124 16d8 D3EDBE7A 		vldr.32	s15, [r3, #760]
 12125              		.loc 20 598 64
 12126 16dc 67EE277A 		vmul.f32	s15, s14, s15
 12127              		.loc 20 598 29
 12128 16e0 9F4B     		ldr	r3, .L818+4
 12129 16e2 C3ED317A 		vstr.32	s15, [r3, #196]
 599:Src/main.c    ****       foc1.data.offsetCurrB = (float)adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent; /
 12130              		.loc 20 599 45
 12131 16e6 A14B     		ldr	r3, .L818+16
 12132 16e8 5B68     		ldr	r3, [r3, #4]
 12133              		.loc 20 599 31
 12134 16ea 07EE903A 		vmov	s15, r3	@ int
 12135 16ee F8EEE77A 		vcvt.f32.s32	s15, s15
 12136              		.loc 20 599 51
 12137 16f2 9FED9F7A 		vldr.32	s14, .L818+20
 12138 16f6 27EE877A 		vmul.f32	s14, s15, s14
 12139              		.loc 20 599 77
 12140 16fa 994B     		ldr	r3, .L818+4
 12141 16fc D3EDBE7A 		vldr.32	s15, [r3, #760]
 12142              		.loc 20 599 64
 12143 1700 67EE277A 		vmul.f32	s15, s14, s15
 12144              		.loc 20 599 29
 12145 1704 964B     		ldr	r3, .L818+4
 12146 1706 C3ED327A 		vstr.32	s15, [r3, #200]
 600:Src/main.c    ****       foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 12147              		.loc 20 600 43
 12148 170a 984B     		ldr	r3, .L818+16
 12149 170c 9B69     		ldr	r3, [r3, #24]
 12150              		.loc 20 600 29
 12151 170e 07EE903A 		vmov	s15, r3	@ int
 12152 1712 F8EEE77A 		vcvt.f32.s32	s15, s15
 12153              		.loc 20 600 49
 12154 1716 9FED967A 		vldr.32	s14, .L818+20
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 738


 12155 171a 27EE877A 		vmul.f32	s14, s15, s14
 12156              		.loc 20 600 75
 12157 171e 904B     		ldr	r3, .L818+4
 12158 1720 D3EDBF7A 		vldr.32	s15, [r3, #764]
 12159              		.loc 20 600 62
 12160 1724 67EE277A 		vmul.f32	s15, s14, s15
 12161              		.loc 20 600 27
 12162 1728 8D4B     		ldr	r3, .L818+4
 12163 172a C3EDA97A 		vstr.32	s15, [r3, #676]
 601:Src/main.c    ****       // calc sin/cos
 602:Src/main.c    ****       foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(0.0f)));
 12164              		.loc 20 602 28
 12165 172e 0020     		movs	r0, #0
 12166 1730 FFF7FEFF 		bl	utSinAbs
 12167 1734 07EE900A 		vmov	s15, r0	@ int
 12168 1738 F8EEE77A 		vcvt.f32.s32	s15, s15
 12169 173c 9FED8D7A 		vldr.32	s14, .L818+24
 12170 1740 67EE877A 		vmul.f32	s15, s15, s14
 12171              		.loc 20 602 26
 12172 1744 864B     		ldr	r3, .L818+4
 12173 1746 C3ED1A7A 		vstr.32	s15, [r3, #104]
 603:Src/main.c    ****       foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(0.0f)));
 12174              		.loc 20 603 28
 12175 174a 0020     		movs	r0, #0
 12176 174c FFF7FEFF 		bl	utCosAbs
 12177 1750 07EE900A 		vmov	s15, r0	@ int
 12178 1754 F8EEE77A 		vcvt.f32.s32	s15, s15
 12179 1758 9FED867A 		vldr.32	s14, .L818+24
 12180 175c 67EE877A 		vmul.f32	s15, s15, s14
 12181              		.loc 20 603 26
 12182 1760 7F4B     		ldr	r3, .L818+4
 12183 1762 C3ED1B7A 		vstr.32	s15, [r3, #108]
 604:Src/main.c    ****       // calc phase voltages
 605:Src/main.c    ****       if (foc1.config.sim == 1)
 12184              		.loc 20 605 22
 12185 1766 7E4B     		ldr	r3, .L818+4
 12186 1768 93F8E132 		ldrb	r3, [r3, #737]
 12187 176c DBB2     		uxtb	r3, r3
 12188              		.loc 20 605 10
 12189 176e 012B     		cmp	r3, #1
 12190 1770 05D1     		bne	.L632
 606:Src/main.c    ****         foc1.volt.DcBusVolt = bldc1.udc;
 12191              		.loc 20 606 36
 12192 1772 814B     		ldr	r3, .L818+28
 12193 1774 9B6C     		ldr	r3, [r3, #72]	@ float
 12194              		.loc 20 606 29
 12195 1776 7A4A     		ldr	r2, .L818+4
 12196 1778 C2F8A432 		str	r3, [r2, #676]	@ float
 12197 177c 11E0     		b	.L633
 12198              	.L632:
 607:Src/main.c    ****       else
 608:Src/main.c    ****         foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 12199              		.loc 20 608 45
 12200 177e 7B4B     		ldr	r3, .L818+16
 12201 1780 9B69     		ldr	r3, [r3, #24]
 12202              		.loc 20 608 31
 12203 1782 07EE903A 		vmov	s15, r3	@ int
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 739


 12204 1786 F8EEE77A 		vcvt.f32.s32	s15, s15
 12205              		.loc 20 608 51
 12206 178a 9FED797A 		vldr.32	s14, .L818+20
 12207 178e 27EE877A 		vmul.f32	s14, s15, s14
 12208              		.loc 20 608 77
 12209 1792 734B     		ldr	r3, .L818+4
 12210 1794 D3EDBF7A 		vldr.32	s15, [r3, #764]
 12211              		.loc 20 608 64
 12212 1798 67EE277A 		vmul.f32	s15, s14, s15
 12213              		.loc 20 608 29
 12214 179c 704B     		ldr	r3, .L818+4
 12215 179e C3EDA97A 		vstr.32	s15, [r3, #676]
 12216              	.L633:
 609:Src/main.c    ****       // Filtered data
 610:Src/main.c    ****       foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 12217              		.loc 20 610 34
 12218 17a2 6F4B     		ldr	r3, .L818+4
 12219 17a4 D3F8A432 		ldr	r3, [r3, #676]	@ float
 12220              		.loc 20 610 23
 12221 17a8 6D4A     		ldr	r2, .L818+4
 12222 17aa C2F8F033 		str	r3, [r2, #1008]	@ float
 611:Src/main.c    ****       LPF_calc(&foc1.lpf_vdc);
 12223              		.loc 20 611 7
 12224 17ae 7348     		ldr	r0, .L818+32
 12225 17b0 FFF7FEFF 		bl	LPF_calc
 612:Src/main.c    ****       foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 12226              		.loc 20 612 41
 12227 17b4 6A4B     		ldr	r3, .L818+4
 12228 17b6 D3F8F833 		ldr	r3, [r3, #1016]	@ float
 12229              		.loc 20 612 27
 12230 17ba 694A     		ldr	r2, .L818+4
 12231 17bc C2F8A432 		str	r3, [r2, #676]	@ float
 613:Src/main.c    ****       // volt calc
 614:Src/main.c    ****       foc1.volt.MfuncV1 = foc1.svgen.Ta;
 12232              		.loc 20 614 37
 12233 17c0 674B     		ldr	r3, .L818+4
 12234 17c2 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 12235              		.loc 20 614 25
 12236 17c6 664A     		ldr	r2, .L818+4
 12237 17c8 C2F8A832 		str	r3, [r2, #680]	@ float
 615:Src/main.c    ****       foc1.volt.MfuncV2 = foc1.svgen.Tb;
 12238              		.loc 20 615 37
 12239 17cc 644B     		ldr	r3, .L818+4
 12240 17ce D3F80031 		ldr	r3, [r3, #256]	@ float
 12241              		.loc 20 615 25
 12242 17d2 634A     		ldr	r2, .L818+4
 12243 17d4 C2F8AC32 		str	r3, [r2, #684]	@ float
 616:Src/main.c    ****       foc1.volt.MfuncV3 = foc1.svgen.Tc;
 12244              		.loc 20 616 37
 12245 17d8 614B     		ldr	r3, .L818+4
 12246 17da D3F80431 		ldr	r3, [r3, #260]	@ float
 12247              		.loc 20 616 25
 12248 17de 604A     		ldr	r2, .L818+4
 12249 17e0 C2F8B032 		str	r3, [r2, #688]	@ float
 617:Src/main.c    ****       foc1.calc.volt(&foc1.volt);
 12250              		.loc 20 617 16
 12251 17e4 5E4B     		ldr	r3, .L818+4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 740


 12252 17e6 D3F83C34 		ldr	r3, [r3, #1084]
 12253              		.loc 20 617 7
 12254 17ea 6548     		ldr	r0, .L818+36
 12255 17ec 9847     		blx	r3
 12256              	.LVL16:
 618:Src/main.c    ****       foc1.volt.usd = foc1.volt.usa * foc1.data.cosTheta + foc1.volt.usb * foc1.data.sinTheta;
 12257              		.loc 20 618 32
 12258 17ee 5C4B     		ldr	r3, .L818+4
 12259 17f0 93EDB17A 		vldr.32	s14, [r3, #708]
 12260              		.loc 20 618 48
 12261 17f4 5A4B     		ldr	r3, .L818+4
 12262 17f6 D3ED1B7A 		vldr.32	s15, [r3, #108]
 12263              		.loc 20 618 37
 12264 17fa 27EE277A 		vmul.f32	s14, s14, s15
 12265              		.loc 20 618 69
 12266 17fe 584B     		ldr	r3, .L818+4
 12267 1800 D3EDB26A 		vldr.32	s13, [r3, #712]
 12268              		.loc 20 618 85
 12269 1804 564B     		ldr	r3, .L818+4
 12270 1806 D3ED1A7A 		vldr.32	s15, [r3, #104]
 12271              		.loc 20 618 74
 12272 180a 66EEA77A 		vmul.f32	s15, s13, s15
 12273              		.loc 20 618 58
 12274 180e 77EE277A 		vadd.f32	s15, s14, s15
 12275              		.loc 20 618 21
 12276 1812 534B     		ldr	r3, .L818+4
 12277 1814 C3EDB37A 		vstr.32	s15, [r3, #716]
 619:Src/main.c    ****       foc1.volt.usq = -foc1.volt.usa * foc1.data.sinTheta + foc1.volt.usb * foc1.data.cosTheta;
 12278              		.loc 20 619 33
 12279 1818 514B     		ldr	r3, .L818+4
 12280 181a D3EDB17A 		vldr.32	s15, [r3, #708]
 12281              		.loc 20 619 23
 12282 181e B1EE677A 		vneg.f32	s14, s15
 12283              		.loc 20 619 49
 12284 1822 4F4B     		ldr	r3, .L818+4
 12285 1824 D3ED1A7A 		vldr.32	s15, [r3, #104]
 12286              		.loc 20 619 38
 12287 1828 27EE277A 		vmul.f32	s14, s14, s15
 12288              		.loc 20 619 70
 12289 182c 4C4B     		ldr	r3, .L818+4
 12290 182e D3EDB26A 		vldr.32	s13, [r3, #712]
 12291              		.loc 20 619 86
 12292 1832 4B4B     		ldr	r3, .L818+4
 12293 1834 D3ED1B7A 		vldr.32	s15, [r3, #108]
 12294              		.loc 20 619 75
 12295 1838 66EEA77A 		vmul.f32	s15, s13, s15
 12296              		.loc 20 619 59
 12297 183c 77EE277A 		vadd.f32	s15, s14, s15
 12298              		.loc 20 619 21
 12299 1840 474B     		ldr	r3, .L818+4
 12300 1842 C3EDB47A 		vstr.32	s15, [r3, #720]
 620:Src/main.c    ****       // set duty to 50%
 621:Src/main.c    ****       LL_HRTIM_EnableOutput(HRTIM1, LL_HRTIM_OUTPUT_TA1 | LL_HRTIM_OUTPUT_TA2 | LL_HRTIM_OUTPUT_TC1
 12301              		.loc 20 621 7
 12302 1846 F321     		movs	r1, #243
 12303 1848 4E48     		ldr	r0, .L818+40
 12304 184a FFF7FEFF 		bl	LL_HRTIM_EnableOutput
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 741


 622:Src/main.c    ****                                         LL_HRTIM_OUTPUT_TC2 | LL_HRTIM_OUTPUT_TD1 | LL_HRTIM_OUTPUT
 623:Src/main.c    **** 
 624:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, LL_HRTIM_TIM_GetPeriod(HRTIM1, LL_HRTIM_TI
 12305              		.loc 20 624 58
 12306 184e 4FF40031 		mov	r1, #131072
 12307 1852 4C48     		ldr	r0, .L818+40
 12308 1854 FFF7FEFF 		bl	LL_HRTIM_TIM_GetPeriod
 12309 1858 0346     		mov	r3, r0
 12310              		.loc 20 624 7
 12311 185a 5B08     		lsrs	r3, r3, #1
 12312 185c 1A46     		mov	r2, r3
 12313 185e 4FF40031 		mov	r1, #131072
 12314 1862 4848     		ldr	r0, .L818+40
 12315 1864 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 625:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, LL_HRTIM_TIM_GetPeriod(HRTIM1, LL_HRTIM_TI
 12316              		.loc 20 625 58
 12317 1868 4FF40021 		mov	r1, #524288
 12318 186c 4548     		ldr	r0, .L818+40
 12319 186e FFF7FEFF 		bl	LL_HRTIM_TIM_GetPeriod
 12320 1872 0346     		mov	r3, r0
 12321              		.loc 20 625 7
 12322 1874 5B08     		lsrs	r3, r3, #1
 12323 1876 1A46     		mov	r2, r3
 12324 1878 4FF40021 		mov	r1, #524288
 12325 187c 4148     		ldr	r0, .L818+40
 12326 187e FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 626:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, LL_HRTIM_TIM_GetPeriod(HRTIM1, LL_HRTIM_TI
 12327              		.loc 20 626 58
 12328 1882 4FF48011 		mov	r1, #1048576
 12329 1886 3F48     		ldr	r0, .L818+40
 12330 1888 FFF7FEFF 		bl	LL_HRTIM_TIM_GetPeriod
 12331 188c 0346     		mov	r3, r0
 12332              		.loc 20 626 7
 12333 188e 5B08     		lsrs	r3, r3, #1
 12334 1890 1A46     		mov	r2, r3
 12335 1892 4FF48011 		mov	r1, #1048576
 12336 1896 3B48     		ldr	r0, .L818+40
 12337 1898 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 627:Src/main.c    ****       // calc BLDC motor model
 628:Src/main.c    ****       ModelBLDC_Calc(&bldc1);
 12338              		.loc 20 628 7
 12339 189c 3648     		ldr	r0, .L818+28
 12340 189e FFF7FEFF 		bl	ModelBLDC_Calc
 629:Src/main.c    ****       // check enable pin
 630:Src/main.c    ****       // if (LL_GPIO_IsInputPinSet(ENABLE_GPIO_Port, ENABLE_Pin) == 1 && foc1.volt.DcBusVolt >= 18.
 631:Src/main.c    ****       // {
 632:Src/main.c    ****       // foc1.driveState = (foc1.paramIdState != Cmplt) ? PARAM_ID : foc1.driveState;
 633:Src/main.c    ****       // foc1.driveState = (foc1.paramIdState == Cmplt) ? ALIGN : foc1.driveState;
 634:Src/main.c    ****       // foc1.driveState = (foc1.data.flashUpdateFlag != 0) ? RUN_CLOSEDLOOP_SPD : foc1.driveState;
 635:Src/main.c    ****       // }
 636:Src/main.c    ****       // if (LL_GPIO_IsInputPinSet(ENABLE_GPIO_Port, ENABLE_Pin) == 0 && foc1.volt.DcBusVolt >= 18.
 637:Src/main.c    ****       // {
 638:Src/main.c    ****       //   foc1.driveState = RUN_CLOSEDLOOP_SPD;
 639:Src/main.c    ****       // }
 640:Src/main.c    ****       // Check protection and enable if precharge is done
 641:Src/main.c    ****       foc1.prot.prechargeFlag = (foc1.volt.DcBusVolt >= 20.f) ? 1 : 0;
 12341              		.loc 20 641 43
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 742


 12342 18a2 2F4B     		ldr	r3, .L818+4
 12343 18a4 D3EDA97A 		vldr.32	s15, [r3, #676]
 12344              		.loc 20 641 67
 12345 18a8 B3EE047A 		vmov.f32	s14, #2.0e+1
 12346 18ac F4EEC77A 		vcmpe.f32	s15, s14
 12347 18b0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 12348 18b4 ACBF     		ite	ge
 12349 18b6 0123     		movge	r3, #1
 12350 18b8 0023     		movlt	r3, #0
 12351 18ba DBB2     		uxtb	r3, r3
 12352 18bc 1A46     		mov	r2, r3
 12353              		.loc 20 641 31
 12354 18be 284B     		ldr	r3, .L818+4
 12355 18c0 83F84123 		strb	r2, [r3, #833]
 642:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 12356              		.loc 20 642 36
 12357 18c4 264B     		ldr	r3, .L818+4
 12358 18c6 5B6C     		ldr	r3, [r3, #68]	@ float
 12359              		.loc 20 642 25
 12360 18c8 254A     		ldr	r2, .L818+4
 12361 18ca C2F83033 		str	r3, [r2, #816]	@ float
 643:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 12362              		.loc 20 643 36
 12363 18ce 244B     		ldr	r3, .L818+4
 12364 18d0 5B6E     		ldr	r3, [r3, #100]	@ float
 12365              		.loc 20 643 25
 12366 18d2 234A     		ldr	r2, .L818+4
 12367 18d4 C2F83433 		str	r3, [r2, #820]	@ float
 644:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 12368              		.loc 20 644 32
 12369 18d8 214B     		ldr	r3, .L818+4
 12370 18da D3F8A432 		ldr	r3, [r3, #676]	@ float
 12371              		.loc 20 644 21
 12372 18de 204A     		ldr	r2, .L818+4
 12373 18e0 C2F83833 		str	r3, [r2, #824]	@ float
 645:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
 12374              		.loc 20 645 33
 12375 18e4 284B     		ldr	r3, .L818+44
 12376 18e6 1B69     		ldr	r3, [r3, #16]	@ float
 12377              		.loc 20 645 25
 12378 18e8 1D4A     		ldr	r2, .L818+4
 12379 18ea C2F83C33 		str	r3, [r2, #828]	@ float
 646:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 12380              		.loc 20 646 16
 12381 18ee 1C4B     		ldr	r3, .L818+4
 12382 18f0 D3F84034 		ldr	r3, [r3, #1088]
 12383              		.loc 20 646 7
 12384 18f4 2548     		ldr	r0, .L818+48
 12385 18f6 9847     		blx	r3
 12386              	.LVL17:
 647:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
 12387              		.loc 20 647 35
 12388 18f8 194B     		ldr	r3, .L818+4
 12389 18fa 93F84033 		ldrb	r3, [r3, #832]
 12390 18fe DBB2     		uxtb	r3, r3
 12391              		.loc 20 647 59
 12392 1900 002B     		cmp	r3, #0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 743


 12393 1902 03D1     		bne	.L634
 12394              		.loc 20 647 59 is_stmt 0 discriminator 1
 12395 1904 164B     		ldr	r3, .L818+4
 12396 1906 1B78     		ldrb	r3, [r3]
 12397 1908 DBB2     		uxtb	r3, r3
 12398 190a 00E0     		b	.L635
 12399              	.L634:
 12400              		.loc 20 647 59 discriminator 2
 12401 190c 0723     		movs	r3, #7
 12402              	.L635:
 12403              		.loc 20 647 23 is_stmt 1 discriminator 4
 12404 190e 144A     		ldr	r2, .L818+4
 12405 1910 1370     		strb	r3, [r2]
 648:Src/main.c    ****       // call datalogger
 649:Src/main.c    ****       dataLog.in1 = bldc1.tetaR;
 12406              		.loc 20 649 26 discriminator 4
 12407 1912 194B     		ldr	r3, .L818+28
 12408 1914 5A6E     		ldr	r2, [r3, #100]	@ float
 12409              		.loc 20 649 19 discriminator 4
 12410 1916 1E4B     		ldr	r3, .L818+52
 12411 1918 03F58043 		add	r3, r3, #16384
 12412 191c 3833     		adds	r3, r3, #56
 12413 191e 1A60     		str	r2, [r3]	@ float
 650:Src/main.c    ****       dataLog.in2 = foc1.smo.Theta;
 12414              		.loc 20 650 29 discriminator 4
 12415 1920 0F4B     		ldr	r3, .L818+4
 12416 1922 D3F81822 		ldr	r2, [r3, #536]	@ float
 12417              		.loc 20 650 19 discriminator 4
 12418 1926 1A4B     		ldr	r3, .L818+52
 12419 1928 03F58043 		add	r3, r3, #16384
 12420 192c 3C33     		adds	r3, r3, #60
 12421 192e 1A60     		str	r2, [r3]	@ float
 651:Src/main.c    ****       dataLog.in3 = foc1.pi_id.Ref;
 12422              		.loc 20 651 31 discriminator 4
 12423 1930 0B4B     		ldr	r3, .L818+4
 12424 1932 D3F81821 		ldr	r2, [r3, #280]	@ float
 12425              		.loc 20 651 19 discriminator 4
 12426 1936 164B     		ldr	r3, .L818+52
 12427 1938 03F58043 		add	r3, r3, #16384
 12428 193c 4033     		adds	r3, r3, #64
 12429 193e 1A60     		str	r2, [r3]	@ float
 652:Src/main.c    ****       dataLog.in4 = foc1.pi_iq.Ref;
 12430              		.loc 20 652 31 discriminator 4
 12431 1940 074B     		ldr	r3, .L818+4
 12432 1942 D3F85821 		ldr	r2, [r3, #344]	@ float
 12433              		.loc 20 652 19 discriminator 4
 12434 1946 124B     		ldr	r3, .L818+52
 12435 1948 03F58043 		add	r3, r3, #16384
 12436 194c 4433     		adds	r3, r3, #68
 12437 194e 1A60     		str	r2, [r3]	@ float
 653:Src/main.c    ****       //datalogCalc(&dataLog);
 654:Src/main.c    ****       datalogCalcUART(&dataLog);
 12438              		.loc 20 654 7 discriminator 4
 12439 1950 0F48     		ldr	r0, .L818+52
 12440 1952 FFF7FEFF 		bl	datalogCalcUART
 655:Src/main.c    ****       break;
 12441              		.loc 20 655 7 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 744


 12442 1956 03F0C2BA 		b	.L621
 12443              	.L819:
 12444 195a 00BF     		.align	2
 12445              	.L818:
 12446 195c 00080048 		.word	1207961600
 12447 1960 00000000 		.word	foc1
 12448 1964 00000000 		.word	hall
 12449 1968 00000000 		.word	ledDelay
 12450 196c 00000000 		.word	adcData
 12451 1970 F8078039 		.word	964691960
 12452 1974 00008033 		.word	864026624
 12453 1978 00000000 		.word	bldc1
 12454 197c F0030000 		.word	foc1+1008
 12455 1980 A4020000 		.word	foc1+676
 12456 1984 00680140 		.word	1073833984
 12457 1988 00000000 		.word	ntcPcb
 12458 198c 1C030000 		.word	foc1+796
 12459 1990 00000000 		.word	dataLog
 12460              	.L630:
 656:Src/main.c    ****     case RUN_OPENLOOP_VHZ:
 657:Src/main.c    ****       // Angle generator
 658:Src/main.c    ****       foc1.data.angle += foc1.data.freqStep * foc1.data.freq;
 12461              		.loc 20 658 35
 12462 1994 464B     		ldr	r3, .L820
 12463 1996 93ED357A 		vldr.32	s14, [r3, #212]
 12464              		.loc 20 658 56
 12465 199a 454B     		ldr	r3, .L820
 12466 199c D3ED347A 		vldr.32	s15, [r3, #208]
 12467              		.loc 20 658 45
 12468 19a0 27EE277A 		vmul.f32	s14, s14, s15
 12469              		.loc 20 658 23
 12470 19a4 424B     		ldr	r3, .L820
 12471 19a6 D3ED367A 		vldr.32	s15, [r3, #216]
 12472 19aa 77EE277A 		vadd.f32	s15, s14, s15
 12473 19ae 404B     		ldr	r3, .L820
 12474 19b0 C3ED367A 		vstr.32	s15, [r3, #216]
 659:Src/main.c    ****       if (foc1.data.angle < -MF_PI)
 12475              		.loc 20 659 20
 12476 19b4 3E4B     		ldr	r3, .L820
 12477 19b6 D3ED367A 		vldr.32	s15, [r3, #216]
 12478              		.loc 20 659 10
 12479 19ba 9FED3E7A 		vldr.32	s14, .L820+4
 12480 19be F4EEC77A 		vcmpe.f32	s15, s14
 12481 19c2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 12482 19c6 0AD5     		bpl	.L786
 660:Src/main.c    ****         foc1.data.angle = foc1.data.angle + M_2PI;
 12483              		.loc 20 660 36
 12484 19c8 394B     		ldr	r3, .L820
 12485 19ca D3ED367A 		vldr.32	s15, [r3, #216]
 12486              		.loc 20 660 43
 12487 19ce 9FED3A7A 		vldr.32	s14, .L820+8
 12488 19d2 77EE877A 		vadd.f32	s15, s15, s14
 12489              		.loc 20 660 25
 12490 19d6 364B     		ldr	r3, .L820
 12491 19d8 C3ED367A 		vstr.32	s15, [r3, #216]
 12492 19dc 13E0     		b	.L638
 12493              	.L786:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 745


 661:Src/main.c    ****       else if (foc1.data.angle > MF_PI)
 12494              		.loc 20 661 25
 12495 19de 344B     		ldr	r3, .L820
 12496 19e0 D3ED367A 		vldr.32	s15, [r3, #216]
 12497              		.loc 20 661 15
 12498 19e4 9FED357A 		vldr.32	s14, .L820+12
 12499 19e8 F4EEC77A 		vcmpe.f32	s15, s14
 12500 19ec F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 12501 19f0 09DD     		ble	.L638
 662:Src/main.c    ****         foc1.data.angle = foc1.data.angle - M_2PI;
 12502              		.loc 20 662 36
 12503 19f2 2F4B     		ldr	r3, .L820
 12504 19f4 D3ED367A 		vldr.32	s15, [r3, #216]
 12505              		.loc 20 662 43
 12506 19f8 9FED2F7A 		vldr.32	s14, .L820+8
 12507 19fc 77EEC77A 		vsub.f32	s15, s15, s14
 12508              		.loc 20 662 25
 12509 1a00 2B4B     		ldr	r3, .L820
 12510 1a02 C3ED367A 		vstr.32	s15, [r3, #216]
 12511              	.L638:
 663:Src/main.c    ****       // calc sin/cos
 664:Src/main.c    ****       foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(foc1.data.angle)));
 12512              		.loc 20 664 28
 12513 1a06 2A4B     		ldr	r3, .L820
 12514 1a08 D3ED367A 		vldr.32	s15, [r3, #216]
 12515 1a0c 9FED2C7A 		vldr.32	s14, .L820+16
 12516 1a10 67EE877A 		vmul.f32	s15, s15, s14
 12517 1a14 FDEEE77A 		vcvt.s32.f32	s15, s15
 12518 1a18 17EE900A 		vmov	r0, s15	@ int
 12519 1a1c FFF7FEFF 		bl	utSinAbs
 12520 1a20 07EE900A 		vmov	s15, r0	@ int
 12521 1a24 F8EEE77A 		vcvt.f32.s32	s15, s15
 12522 1a28 9FED267A 		vldr.32	s14, .L820+20
 12523 1a2c 67EE877A 		vmul.f32	s15, s15, s14
 12524              		.loc 20 664 26
 12525 1a30 1F4B     		ldr	r3, .L820
 12526 1a32 C3ED1A7A 		vstr.32	s15, [r3, #104]
 665:Src/main.c    ****       foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(foc1.data.angle)));
 12527              		.loc 20 665 28
 12528 1a36 1E4B     		ldr	r3, .L820
 12529 1a38 D3ED367A 		vldr.32	s15, [r3, #216]
 12530 1a3c 9FED207A 		vldr.32	s14, .L820+16
 12531 1a40 67EE877A 		vmul.f32	s15, s15, s14
 12532 1a44 FDEEE77A 		vcvt.s32.f32	s15, s15
 12533 1a48 17EE900A 		vmov	r0, s15	@ int
 12534 1a4c FFF7FEFF 		bl	utCosAbs
 12535 1a50 07EE900A 		vmov	s15, r0	@ int
 12536 1a54 F8EEE77A 		vcvt.f32.s32	s15, s15
 12537 1a58 9FED1A7A 		vldr.32	s14, .L820+20
 12538 1a5c 67EE877A 		vmul.f32	s15, s15, s14
 12539              		.loc 20 665 26
 12540 1a60 134B     		ldr	r3, .L820
 12541 1a62 C3ED1B7A 		vstr.32	s15, [r3, #108]
 666:Src/main.c    ****       // clarke transform for phase currents
 667:Src/main.c    ****       if (foc1.config.sim == 1)
 12542              		.loc 20 667 22
 12543 1a66 124B     		ldr	r3, .L820
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 746


 12544 1a68 93F8E132 		ldrb	r3, [r3, #737]
 12545 1a6c DBB2     		uxtb	r3, r3
 12546              		.loc 20 667 10
 12547 1a6e 012B     		cmp	r3, #1
 12548 1a70 30D1     		bne	.L640
 668:Src/main.c    ****       {
 669:Src/main.c    ****         foc1.data.isa = bldc1.isPhaseA;
 12549              		.loc 20 669 30
 12550 1a72 154B     		ldr	r3, .L820+24
 12551 1a74 D3F8B030 		ldr	r3, [r3, #176]	@ float
 12552              		.loc 20 669 23
 12553 1a78 0D4A     		ldr	r2, .L820
 12554 1a7a 5364     		str	r3, [r2, #68]	@ float
 670:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 12555              		.loc 20 670 44
 12556 1a7c 124B     		ldr	r3, .L820+24
 12557 1a7e D3ED2C7A 		vldr.32	s15, [r3, #176]
 12558              		.loc 20 670 37
 12559 1a82 9FED127A 		vldr.32	s14, .L820+28
 12560 1a86 27EE877A 		vmul.f32	s14, s15, s14
 12561              		.loc 20 670 75
 12562 1a8a 0F4B     		ldr	r3, .L820+24
 12563 1a8c D3ED2D7A 		vldr.32	s15, [r3, #180]
 12564              		.loc 20 670 68
 12565 1a90 DFED0F6A 		vldr.32	s13, .L820+32
 12566 1a94 67EEA67A 		vmul.f32	s15, s15, s13
 12567              		.loc 20 670 54
 12568 1a98 77EE277A 		vadd.f32	s15, s14, s15
 12569              		.loc 20 670 23
 12570 1a9c 044B     		ldr	r3, .L820
 12571 1a9e C3ED127A 		vstr.32	s15, [r3, #72]
 671:Src/main.c    ****         foc1.volt.DcBusVolt = bldc1.udc;
 12572              		.loc 20 671 36
 12573 1aa2 094B     		ldr	r3, .L820+24
 12574 1aa4 9B6C     		ldr	r3, [r3, #72]	@ float
 12575              		.loc 20 671 29
 12576 1aa6 024A     		ldr	r2, .L820
 12577 1aa8 C2F8A432 		str	r3, [r2, #676]	@ float
 12578 1aac 6BE0     		b	.L641
 12579              	.L821:
 12580 1aae 00BF     		.align	2
 12581              	.L820:
 12582 1ab0 00000000 		.word	foc1
 12583 1ab4 DB0F49C0 		.word	-1068953637
 12584 1ab8 DB0FC940 		.word	1086918619
 12585 1abc DB0F4940 		.word	1078530011
 12586 1ac0 0000804B 		.word	1266679808
 12587 1ac4 00008033 		.word	864026624
 12588 1ac8 00000000 		.word	bldc1
 12589 1acc 3ACD133F 		.word	1058262330
 12590 1ad0 3ACD933F 		.word	1066650938
 12591              	.L640:
 672:Src/main.c    ****       }
 673:Src/main.c    ****       else if (foc1.config.sim == 0)
 12592              		.loc 20 673 27
 12593 1ad4 864B     		ldr	r3, .L822
 12594 1ad6 93F8E132 		ldrb	r3, [r3, #737]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 747


 12595 1ada DBB2     		uxtb	r3, r3
 12596              		.loc 20 673 15
 12597 1adc 002B     		cmp	r3, #0
 12598 1ade 52D1     		bne	.L641
 674:Src/main.c    ****       {
 675:Src/main.c    ****         foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data.o
 12599              		.loc 20 675 33
 12600 1ae0 844B     		ldr	r3, .L822+4
 12601 1ae2 1B68     		ldr	r3, [r3]
 12602              		.loc 20 675 39
 12603 1ae4 07EE903A 		vmov	s15, r3	@ int
 12604 1ae8 F8EEE77A 		vcvt.f32.s32	s15, s15
 12605 1aec 9FED827A 		vldr.32	s14, .L822+8
 12606 1af0 27EE877A 		vmul.f32	s14, s15, s14
 12607              		.loc 20 675 65
 12608 1af4 7E4B     		ldr	r3, .L822
 12609 1af6 D3EDBE7A 		vldr.32	s15, [r3, #760]
 12610              		.loc 20 675 52
 12611 1afa 27EE277A 		vmul.f32	s14, s14, s15
 12612              		.loc 20 675 98
 12613 1afe 7C4B     		ldr	r3, .L822
 12614 1b00 D3ED317A 		vldr.32	s15, [r3, #196]
 12615              		.loc 20 675 87
 12616 1b04 77EE677A 		vsub.f32	s15, s14, s15
 12617              		.loc 20 675 23
 12618 1b08 794B     		ldr	r3, .L822
 12619 1b0a C3ED117A 		vstr.32	s15, [r3, #68]
 676:Src/main.c    ****         foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.da
 12620              		.loc 20 676 37
 12621 1b0e 794B     		ldr	r3, .L822+4
 12622 1b10 5B68     		ldr	r3, [r3, #4]
 12623              		.loc 20 676 43
 12624 1b12 07EE903A 		vmov	s15, r3	@ int
 12625 1b16 F8EEE77A 		vcvt.f32.s32	s15, s15
 12626 1b1a 9FED777A 		vldr.32	s14, .L822+8
 12627 1b1e 27EE877A 		vmul.f32	s14, s15, s14
 12628              		.loc 20 676 69
 12629 1b22 734B     		ldr	r3, .L822
 12630 1b24 D3EDBE7A 		vldr.32	s15, [r3, #760]
 12631              		.loc 20 676 56
 12632 1b28 27EE277A 		vmul.f32	s14, s14, s15
 12633              		.loc 20 676 102
 12634 1b2c 704B     		ldr	r3, .L822
 12635 1b2e D3ED327A 		vldr.32	s15, [r3, #200]
 12636              		.loc 20 676 91
 12637 1b32 77EE677A 		vsub.f32	s15, s14, s15
 12638              		.loc 20 676 27
 12639 1b36 6E4B     		ldr	r3, .L822
 12640 1b38 C3ED197A 		vstr.32	s15, [r3, #100]
 677:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 12641              		.loc 20 677 48
 12642 1b3c 6C4B     		ldr	r3, .L822
 12643 1b3e D3ED117A 		vldr.32	s15, [r3, #68]
 12644              		.loc 20 677 37
 12645 1b42 9FED6E7A 		vldr.32	s14, .L822+12
 12646 1b46 27EE877A 		vmul.f32	s14, s15, s14
 12647              		.loc 20 677 78
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 748


 12648 1b4a 694B     		ldr	r3, .L822
 12649 1b4c D3ED197A 		vldr.32	s15, [r3, #100]
 12650              		.loc 20 677 67
 12651 1b50 DFED6B6A 		vldr.32	s13, .L822+16
 12652 1b54 67EEA67A 		vmul.f32	s15, s15, s13
 12653              		.loc 20 677 53
 12654 1b58 77EE277A 		vadd.f32	s15, s14, s15
 12655              		.loc 20 677 23
 12656 1b5c 644B     		ldr	r3, .L822
 12657 1b5e C3ED127A 		vstr.32	s15, [r3, #72]
 678:Src/main.c    ****         foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 12658              		.loc 20 678 45
 12659 1b62 644B     		ldr	r3, .L822+4
 12660 1b64 9B69     		ldr	r3, [r3, #24]
 12661              		.loc 20 678 31
 12662 1b66 07EE903A 		vmov	s15, r3	@ int
 12663 1b6a F8EEE77A 		vcvt.f32.s32	s15, s15
 12664              		.loc 20 678 51
 12665 1b6e 9FED627A 		vldr.32	s14, .L822+8
 12666 1b72 27EE877A 		vmul.f32	s14, s15, s14
 12667              		.loc 20 678 77
 12668 1b76 5E4B     		ldr	r3, .L822
 12669 1b78 D3EDBF7A 		vldr.32	s15, [r3, #764]
 12670              		.loc 20 678 64
 12671 1b7c 67EE277A 		vmul.f32	s15, s14, s15
 12672              		.loc 20 678 29
 12673 1b80 5B4B     		ldr	r3, .L822
 12674 1b82 C3EDA97A 		vstr.32	s15, [r3, #676]
 12675              	.L641:
 679:Src/main.c    ****       }
 680:Src/main.c    ****       // Filtered data
 681:Src/main.c    ****       foc1.lpf_id.in = foc1.data.isd;
 12676              		.loc 20 681 33
 12677 1b86 5A4B     		ldr	r3, .L822
 12678 1b88 DB6C     		ldr	r3, [r3, #76]	@ float
 12679              		.loc 20 681 22
 12680 1b8a 594A     		ldr	r2, .L822
 12681 1b8c C2F8D033 		str	r3, [r2, #976]	@ float
 682:Src/main.c    ****       foc1.lpf_iq.in = foc1.data.isq;
 12682              		.loc 20 682 33
 12683 1b90 574B     		ldr	r3, .L822
 12684 1b92 1B6D     		ldr	r3, [r3, #80]	@ float
 12685              		.loc 20 682 22
 12686 1b94 564A     		ldr	r2, .L822
 12687 1b96 C2F8E033 		str	r3, [r2, #992]	@ float
 683:Src/main.c    ****       foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 12688              		.loc 20 683 34
 12689 1b9a 554B     		ldr	r3, .L822
 12690 1b9c D3F8A432 		ldr	r3, [r3, #676]	@ float
 12691              		.loc 20 683 23
 12692 1ba0 534A     		ldr	r2, .L822
 12693 1ba2 C2F8F033 		str	r3, [r2, #1008]	@ float
 684:Src/main.c    ****       LPF_calc(&foc1.lpf_id);
 12694              		.loc 20 684 7
 12695 1ba6 5748     		ldr	r0, .L822+20
 12696 1ba8 FFF7FEFF 		bl	LPF_calc
 685:Src/main.c    ****       LPF_calc(&foc1.lpf_iq);
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 749


 12697              		.loc 20 685 7
 12698 1bac 5648     		ldr	r0, .L822+24
 12699 1bae FFF7FEFF 		bl	LPF_calc
 686:Src/main.c    ****       LPF_calc(&foc1.lpf_vdc);
 12700              		.loc 20 686 7
 12701 1bb2 5648     		ldr	r0, .L822+28
 12702 1bb4 FFF7FEFF 		bl	LPF_calc
 687:Src/main.c    ****       foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 12703              		.loc 20 687 41
 12704 1bb8 4D4B     		ldr	r3, .L822
 12705 1bba D3F8F833 		ldr	r3, [r3, #1016]	@ float
 12706              		.loc 20 687 27
 12707 1bbe 4C4A     		ldr	r2, .L822
 12708 1bc0 C2F8A432 		str	r3, [r2, #676]	@ float
 688:Src/main.c    ****       // volt calc
 689:Src/main.c    ****       foc1.volt.MfuncV1 = foc1.svgen.Ta;
 12709              		.loc 20 689 37
 12710 1bc4 4A4B     		ldr	r3, .L822
 12711 1bc6 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 12712              		.loc 20 689 25
 12713 1bca 494A     		ldr	r2, .L822
 12714 1bcc C2F8A832 		str	r3, [r2, #680]	@ float
 690:Src/main.c    ****       foc1.volt.MfuncV2 = foc1.svgen.Tb;
 12715              		.loc 20 690 37
 12716 1bd0 474B     		ldr	r3, .L822
 12717 1bd2 D3F80031 		ldr	r3, [r3, #256]	@ float
 12718              		.loc 20 690 25
 12719 1bd6 464A     		ldr	r2, .L822
 12720 1bd8 C2F8AC32 		str	r3, [r2, #684]	@ float
 691:Src/main.c    ****       foc1.volt.MfuncV3 = foc1.svgen.Tc;
 12721              		.loc 20 691 37
 12722 1bdc 444B     		ldr	r3, .L822
 12723 1bde D3F80431 		ldr	r3, [r3, #260]	@ float
 12724              		.loc 20 691 25
 12725 1be2 434A     		ldr	r2, .L822
 12726 1be4 C2F8B032 		str	r3, [r2, #688]	@ float
 692:Src/main.c    ****       foc1.calc.volt(&foc1.volt);
 12727              		.loc 20 692 16
 12728 1be8 414B     		ldr	r3, .L822
 12729 1bea D3F83C34 		ldr	r3, [r3, #1084]
 12730              		.loc 20 692 7
 12731 1bee 4848     		ldr	r0, .L822+32
 12732 1bf0 9847     		blx	r3
 12733              	.LVL18:
 693:Src/main.c    ****       foc1.volt.usd = foc1.volt.usa * foc1.data.cosTheta + foc1.volt.usb * foc1.data.sinTheta;
 12734              		.loc 20 693 32
 12735 1bf2 3F4B     		ldr	r3, .L822
 12736 1bf4 93EDB17A 		vldr.32	s14, [r3, #708]
 12737              		.loc 20 693 48
 12738 1bf8 3D4B     		ldr	r3, .L822
 12739 1bfa D3ED1B7A 		vldr.32	s15, [r3, #108]
 12740              		.loc 20 693 37
 12741 1bfe 27EE277A 		vmul.f32	s14, s14, s15
 12742              		.loc 20 693 69
 12743 1c02 3B4B     		ldr	r3, .L822
 12744 1c04 D3EDB26A 		vldr.32	s13, [r3, #712]
 12745              		.loc 20 693 85
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 750


 12746 1c08 394B     		ldr	r3, .L822
 12747 1c0a D3ED1A7A 		vldr.32	s15, [r3, #104]
 12748              		.loc 20 693 74
 12749 1c0e 66EEA77A 		vmul.f32	s15, s13, s15
 12750              		.loc 20 693 58
 12751 1c12 77EE277A 		vadd.f32	s15, s14, s15
 12752              		.loc 20 693 21
 12753 1c16 364B     		ldr	r3, .L822
 12754 1c18 C3EDB37A 		vstr.32	s15, [r3, #716]
 694:Src/main.c    ****       foc1.volt.usq = -foc1.volt.usa * foc1.data.sinTheta + foc1.volt.usb * foc1.data.cosTheta;
 12755              		.loc 20 694 33
 12756 1c1c 344B     		ldr	r3, .L822
 12757 1c1e D3EDB17A 		vldr.32	s15, [r3, #708]
 12758              		.loc 20 694 23
 12759 1c22 B1EE677A 		vneg.f32	s14, s15
 12760              		.loc 20 694 49
 12761 1c26 324B     		ldr	r3, .L822
 12762 1c28 D3ED1A7A 		vldr.32	s15, [r3, #104]
 12763              		.loc 20 694 38
 12764 1c2c 27EE277A 		vmul.f32	s14, s14, s15
 12765              		.loc 20 694 70
 12766 1c30 2F4B     		ldr	r3, .L822
 12767 1c32 D3EDB26A 		vldr.32	s13, [r3, #712]
 12768              		.loc 20 694 86
 12769 1c36 2E4B     		ldr	r3, .L822
 12770 1c38 D3ED1B7A 		vldr.32	s15, [r3, #108]
 12771              		.loc 20 694 75
 12772 1c3c 66EEA77A 		vmul.f32	s15, s13, s15
 12773              		.loc 20 694 59
 12774 1c40 77EE277A 		vadd.f32	s15, s14, s15
 12775              		.loc 20 694 21
 12776 1c44 2A4B     		ldr	r3, .L822
 12777 1c46 C3EDB47A 		vstr.32	s15, [r3, #720]
 695:Src/main.c    ****       //calc IPARK transform (IPARK output -> SVGEN input)  !reference D/Q voltages
 696:Src/main.c    ****       foc1.svgen.usa = foc1.data.udRef * foc1.data.cosTheta - foc1.data.uqRef * foc1.data.sinTheta;
 12778              		.loc 20 696 33
 12779 1c4a 294B     		ldr	r3, .L822
 12780 1c4c 93ED027A 		vldr.32	s14, [r3, #8]
 12781              		.loc 20 696 51
 12782 1c50 274B     		ldr	r3, .L822
 12783 1c52 D3ED1B7A 		vldr.32	s15, [r3, #108]
 12784              		.loc 20 696 40
 12785 1c56 27EE277A 		vmul.f32	s14, s14, s15
 12786              		.loc 20 696 72
 12787 1c5a 254B     		ldr	r3, .L822
 12788 1c5c D3ED036A 		vldr.32	s13, [r3, #12]
 12789              		.loc 20 696 90
 12790 1c60 234B     		ldr	r3, .L822
 12791 1c62 D3ED1A7A 		vldr.32	s15, [r3, #104]
 12792              		.loc 20 696 79
 12793 1c66 66EEA77A 		vmul.f32	s15, s13, s15
 12794              		.loc 20 696 61
 12795 1c6a 77EE677A 		vsub.f32	s15, s14, s15
 12796              		.loc 20 696 22
 12797 1c6e 204B     		ldr	r3, .L822
 12798 1c70 C3ED3D7A 		vstr.32	s15, [r3, #244]
 697:Src/main.c    ****       foc1.svgen.usb = foc1.data.uqRef * foc1.data.cosTheta + foc1.data.udRef * foc1.data.sinTheta;
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 751


 12799              		.loc 20 697 33
 12800 1c74 1E4B     		ldr	r3, .L822
 12801 1c76 93ED037A 		vldr.32	s14, [r3, #12]
 12802              		.loc 20 697 51
 12803 1c7a 1D4B     		ldr	r3, .L822
 12804 1c7c D3ED1B7A 		vldr.32	s15, [r3, #108]
 12805              		.loc 20 697 40
 12806 1c80 27EE277A 		vmul.f32	s14, s14, s15
 12807              		.loc 20 697 72
 12808 1c84 1A4B     		ldr	r3, .L822
 12809 1c86 D3ED026A 		vldr.32	s13, [r3, #8]
 12810              		.loc 20 697 90
 12811 1c8a 194B     		ldr	r3, .L822
 12812 1c8c D3ED1A7A 		vldr.32	s15, [r3, #104]
 12813              		.loc 20 697 79
 12814 1c90 66EEA77A 		vmul.f32	s15, s13, s15
 12815              		.loc 20 697 61
 12816 1c94 77EE277A 		vadd.f32	s15, s14, s15
 12817              		.loc 20 697 22
 12818 1c98 154B     		ldr	r3, .L822
 12819 1c9a C3ED3E7A 		vstr.32	s15, [r3, #248]
 698:Src/main.c    ****       // calc space-vector generator
 699:Src/main.c    ****       foc1.calc.svgen(&foc1.svgen);
 12820              		.loc 20 699 16
 12821 1c9e 144B     		ldr	r3, .L822
 12822 1ca0 D3F83434 		ldr	r3, [r3, #1076]
 12823              		.loc 20 699 7
 12824 1ca4 1B48     		ldr	r0, .L822+36
 12825 1ca6 9847     		blx	r3
 12826              	.LVL19:
 700:Src/main.c    ****       // Check protection
 701:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 12827              		.loc 20 701 36
 12828 1ca8 114B     		ldr	r3, .L822
 12829 1caa 5B6C     		ldr	r3, [r3, #68]	@ float
 12830              		.loc 20 701 25
 12831 1cac 104A     		ldr	r2, .L822
 12832 1cae C2F83033 		str	r3, [r2, #816]	@ float
 702:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 12833              		.loc 20 702 36
 12834 1cb2 0F4B     		ldr	r3, .L822
 12835 1cb4 5B6E     		ldr	r3, [r3, #100]	@ float
 12836              		.loc 20 702 25
 12837 1cb6 0E4A     		ldr	r2, .L822
 12838 1cb8 C2F83433 		str	r3, [r2, #820]	@ float
 703:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 12839              		.loc 20 703 32
 12840 1cbc 0C4B     		ldr	r3, .L822
 12841 1cbe D3F8A432 		ldr	r3, [r3, #676]	@ float
 12842              		.loc 20 703 21
 12843 1cc2 0B4A     		ldr	r2, .L822
 12844 1cc4 C2F83833 		str	r3, [r2, #824]	@ float
 704:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
 12845              		.loc 20 704 33
 12846 1cc8 134B     		ldr	r3, .L822+40
 12847 1cca 1B69     		ldr	r3, [r3, #16]	@ float
 12848              		.loc 20 704 25
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 752


 12849 1ccc 084A     		ldr	r2, .L822
 12850 1cce C2F83C33 		str	r3, [r2, #828]	@ float
 705:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 12851              		.loc 20 705 16
 12852 1cd2 074B     		ldr	r3, .L822
 12853 1cd4 D3F84034 		ldr	r3, [r3, #1088]
 12854              		.loc 20 705 7
 12855 1cd8 1048     		ldr	r0, .L822+44
 12856 1cda 9847     		blx	r3
 12857              	.LVL20:
 706:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
 12858              		.loc 20 706 35
 12859 1cdc 044B     		ldr	r3, .L822
 12860 1cde 93F84033 		ldrb	r3, [r3, #832]
 12861 1ce2 DBB2     		uxtb	r3, r3
 12862              		.loc 20 706 59
 12863 1ce4 002B     		cmp	r3, #0
 12864 1ce6 1BD1     		bne	.L642
 12865              		.loc 20 706 59 is_stmt 0 discriminator 1
 12866 1ce8 014B     		ldr	r3, .L822
 12867 1cea 1B78     		ldrb	r3, [r3]
 12868 1cec DBB2     		uxtb	r3, r3
 12869 1cee 18E0     		b	.L643
 12870              	.L823:
 12871              		.align	2
 12872              	.L822:
 12873 1cf0 00000000 		.word	foc1
 12874 1cf4 00000000 		.word	adcData
 12875 1cf8 F8078039 		.word	964691960
 12876 1cfc 3ACD133F 		.word	1058262330
 12877 1d00 3ACD933F 		.word	1066650938
 12878 1d04 D0030000 		.word	foc1+976
 12879 1d08 E0030000 		.word	foc1+992
 12880 1d0c F0030000 		.word	foc1+1008
 12881 1d10 A4020000 		.word	foc1+676
 12882 1d14 F4000000 		.word	foc1+244
 12883 1d18 00000000 		.word	ntcPcb
 12884 1d1c 1C030000 		.word	foc1+796
 12885              	.L642:
 12886              		.loc 20 706 59 discriminator 2
 12887 1d20 0723     		movs	r3, #7
 12888              	.L643:
 12889              		.loc 20 706 23 is_stmt 1 discriminator 4
 12890 1d22 854A     		ldr	r2, .L824
 12891 1d24 1370     		strb	r3, [r2]
 707:Src/main.c    ****       // apply voltage to motor and pwm driver
 708:Src/main.c    ****       bldc1.cmpr0 = foc1.svgen.Ta;
 12892              		.loc 20 708 31 discriminator 4
 12893 1d26 844B     		ldr	r3, .L824
 12894 1d28 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 12895              		.loc 20 708 19 discriminator 4
 12896 1d2c 834A     		ldr	r2, .L824+4
 12897 1d2e D361     		str	r3, [r2, #28]	@ float
 709:Src/main.c    ****       bldc1.cmpr1 = foc1.svgen.Tb;
 12898              		.loc 20 709 31 discriminator 4
 12899 1d30 814B     		ldr	r3, .L824
 12900 1d32 D3F80031 		ldr	r3, [r3, #256]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 753


 12901              		.loc 20 709 19 discriminator 4
 12902 1d36 814A     		ldr	r2, .L824+4
 12903 1d38 1362     		str	r3, [r2, #32]	@ float
 710:Src/main.c    ****       bldc1.cmpr2 = foc1.svgen.Tc;
 12904              		.loc 20 710 31 discriminator 4
 12905 1d3a 7F4B     		ldr	r3, .L824
 12906 1d3c D3F80431 		ldr	r3, [r3, #260]	@ float
 12907              		.loc 20 710 19 discriminator 4
 12908 1d40 7E4A     		ldr	r2, .L824+4
 12909 1d42 5362     		str	r3, [r2, #36]	@ float
 711:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, (uint32_t)(foc1.svgen.Ta * foc1.data.halfP
 12910              		.loc 20 711 79 discriminator 4
 12911 1d44 7C4B     		ldr	r3, .L824
 12912 1d46 93ED3F7A 		vldr.32	s14, [r3, #252]
 12913              		.loc 20 711 94 discriminator 4
 12914 1d4a 7B4B     		ldr	r3, .L824
 12915 1d4c D3ED377A 		vldr.32	s15, [r3, #220]
 12916              		.loc 20 711 83 discriminator 4
 12917 1d50 27EE277A 		vmul.f32	s14, s14, s15
 12918              		.loc 20 711 120 discriminator 4
 12919 1d54 784B     		ldr	r3, .L824
 12920 1d56 D3ED377A 		vldr.32	s15, [r3, #220]
 12921              		.loc 20 711 109 discriminator 4
 12922 1d5a 77EE277A 		vadd.f32	s15, s14, s15
 12923              		.loc 20 711 7 discriminator 4
 12924 1d5e FCEEE77A 		vcvt.u32.f32	s15, s15
 12925 1d62 17EE902A 		vmov	r2, s15	@ int
 12926 1d66 4FF40031 		mov	r1, #131072
 12927 1d6a 7548     		ldr	r0, .L824+8
 12928 1d6c FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 712:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, (uint32_t)(foc1.svgen.Tb * foc1.data.halfP
 12929              		.loc 20 712 79 discriminator 4
 12930 1d70 714B     		ldr	r3, .L824
 12931 1d72 93ED407A 		vldr.32	s14, [r3, #256]
 12932              		.loc 20 712 94 discriminator 4
 12933 1d76 704B     		ldr	r3, .L824
 12934 1d78 D3ED377A 		vldr.32	s15, [r3, #220]
 12935              		.loc 20 712 83 discriminator 4
 12936 1d7c 27EE277A 		vmul.f32	s14, s14, s15
 12937              		.loc 20 712 120 discriminator 4
 12938 1d80 6D4B     		ldr	r3, .L824
 12939 1d82 D3ED377A 		vldr.32	s15, [r3, #220]
 12940              		.loc 20 712 109 discriminator 4
 12941 1d86 77EE277A 		vadd.f32	s15, s14, s15
 12942              		.loc 20 712 7 discriminator 4
 12943 1d8a FCEEE77A 		vcvt.u32.f32	s15, s15
 12944 1d8e 17EE902A 		vmov	r2, s15	@ int
 12945 1d92 4FF40021 		mov	r1, #524288
 12946 1d96 6A48     		ldr	r0, .L824+8
 12947 1d98 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 713:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, (uint32_t)(foc1.svgen.Tc * foc1.data.halfP
 12948              		.loc 20 713 79 discriminator 4
 12949 1d9c 664B     		ldr	r3, .L824
 12950 1d9e 93ED417A 		vldr.32	s14, [r3, #260]
 12951              		.loc 20 713 94 discriminator 4
 12952 1da2 654B     		ldr	r3, .L824
 12953 1da4 D3ED377A 		vldr.32	s15, [r3, #220]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 754


 12954              		.loc 20 713 83 discriminator 4
 12955 1da8 27EE277A 		vmul.f32	s14, s14, s15
 12956              		.loc 20 713 120 discriminator 4
 12957 1dac 624B     		ldr	r3, .L824
 12958 1dae D3ED377A 		vldr.32	s15, [r3, #220]
 12959              		.loc 20 713 109 discriminator 4
 12960 1db2 77EE277A 		vadd.f32	s15, s14, s15
 12961              		.loc 20 713 7 discriminator 4
 12962 1db6 FCEEE77A 		vcvt.u32.f32	s15, s15
 12963 1dba 17EE902A 		vmov	r2, s15	@ int
 12964 1dbe 4FF48011 		mov	r1, #1048576
 12965 1dc2 5F48     		ldr	r0, .L824+8
 12966 1dc4 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 714:Src/main.c    ****       // calc BLDC motor model
 715:Src/main.c    ****       //ModelBLDC_Calc(&bldc1);
 716:Src/main.c    ****       // call datalogger
 717:Src/main.c    ****       dataLog.in1 = bldc1.tetaR;
 12967              		.loc 20 717 26 discriminator 4
 12968 1dc8 5C4B     		ldr	r3, .L824+4
 12969 1dca 5A6E     		ldr	r2, [r3, #100]	@ float
 12970              		.loc 20 717 19 discriminator 4
 12971 1dcc 5D4B     		ldr	r3, .L824+12
 12972 1dce 03F58043 		add	r3, r3, #16384
 12973 1dd2 3833     		adds	r3, r3, #56
 12974 1dd4 1A60     		str	r2, [r3]	@ float
 718:Src/main.c    ****       dataLog.in2 = foc1.smo.Theta;
 12975              		.loc 20 718 29 discriminator 4
 12976 1dd6 584B     		ldr	r3, .L824
 12977 1dd8 D3F81822 		ldr	r2, [r3, #536]	@ float
 12978              		.loc 20 718 19 discriminator 4
 12979 1ddc 594B     		ldr	r3, .L824+12
 12980 1dde 03F58043 		add	r3, r3, #16384
 12981 1de2 3C33     		adds	r3, r3, #60
 12982 1de4 1A60     		str	r2, [r3]	@ float
 719:Src/main.c    ****       dataLog.in3 = foc1.pi_id.Ref;
 12983              		.loc 20 719 31 discriminator 4
 12984 1de6 544B     		ldr	r3, .L824
 12985 1de8 D3F81821 		ldr	r2, [r3, #280]	@ float
 12986              		.loc 20 719 19 discriminator 4
 12987 1dec 554B     		ldr	r3, .L824+12
 12988 1dee 03F58043 		add	r3, r3, #16384
 12989 1df2 4033     		adds	r3, r3, #64
 12990 1df4 1A60     		str	r2, [r3]	@ float
 720:Src/main.c    ****       dataLog.in4 = foc1.pi_iq.Ref;
 12991              		.loc 20 720 31 discriminator 4
 12992 1df6 504B     		ldr	r3, .L824
 12993 1df8 D3F85821 		ldr	r2, [r3, #344]	@ float
 12994              		.loc 20 720 19 discriminator 4
 12995 1dfc 514B     		ldr	r3, .L824+12
 12996 1dfe 03F58043 		add	r3, r3, #16384
 12997 1e02 4433     		adds	r3, r3, #68
 12998 1e04 1A60     		str	r2, [r3]	@ float
 721:Src/main.c    ****       datalogCalcUART(&dataLog);
 12999              		.loc 20 721 7 discriminator 4
 13000 1e06 4F48     		ldr	r0, .L824+12
 13001 1e08 FFF7FEFF 		bl	datalogCalcUART
 722:Src/main.c    ****       break;
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 755


 13002              		.loc 20 722 7 discriminator 4
 13003 1e0c 03F067B8 		b	.L621
 13004              	.L629:
 723:Src/main.c    ****     case ALIGN:
 724:Src/main.c    ****       ledDelay = 0.1f;
 13005              		.loc 20 724 16
 13006 1e10 4D4B     		ldr	r3, .L824+16
 13007 1e12 4E4A     		ldr	r2, .L824+20
 13008 1e14 1A60     		str	r2, [r3]	@ float
 725:Src/main.c    ****       foc1.data.idRef = 5.f;
 13009              		.loc 20 725 23
 13010 1e16 484B     		ldr	r3, .L824
 13011 1e18 4D4A     		ldr	r2, .L824+24
 13012 1e1a 1A61     		str	r2, [r3, #16]	@ float
 726:Src/main.c    ****       // Angle generator
 727:Src/main.c    ****       foc1.data.angle += foc1.data.freqStep * foc1.data.freq;
 13013              		.loc 20 727 35
 13014 1e1c 464B     		ldr	r3, .L824
 13015 1e1e 93ED357A 		vldr.32	s14, [r3, #212]
 13016              		.loc 20 727 56
 13017 1e22 454B     		ldr	r3, .L824
 13018 1e24 D3ED347A 		vldr.32	s15, [r3, #208]
 13019              		.loc 20 727 45
 13020 1e28 27EE277A 		vmul.f32	s14, s14, s15
 13021              		.loc 20 727 23
 13022 1e2c 424B     		ldr	r3, .L824
 13023 1e2e D3ED367A 		vldr.32	s15, [r3, #216]
 13024 1e32 77EE277A 		vadd.f32	s15, s14, s15
 13025 1e36 404B     		ldr	r3, .L824
 13026 1e38 C3ED367A 		vstr.32	s15, [r3, #216]
 728:Src/main.c    ****       if (foc1.data.angle < -MF_PI)
 13027              		.loc 20 728 20
 13028 1e3c 3E4B     		ldr	r3, .L824
 13029 1e3e D3ED367A 		vldr.32	s15, [r3, #216]
 13030              		.loc 20 728 10
 13031 1e42 9FED447A 		vldr.32	s14, .L824+28
 13032 1e46 F4EEC77A 		vcmpe.f32	s15, s14
 13033 1e4a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13034 1e4e 0AD5     		bpl	.L787
 729:Src/main.c    ****         foc1.data.angle = foc1.data.angle + M_2PI;
 13035              		.loc 20 729 36
 13036 1e50 394B     		ldr	r3, .L824
 13037 1e52 D3ED367A 		vldr.32	s15, [r3, #216]
 13038              		.loc 20 729 43
 13039 1e56 9FED407A 		vldr.32	s14, .L824+32
 13040 1e5a 77EE877A 		vadd.f32	s15, s15, s14
 13041              		.loc 20 729 25
 13042 1e5e 364B     		ldr	r3, .L824
 13043 1e60 C3ED367A 		vstr.32	s15, [r3, #216]
 13044 1e64 13E0     		b	.L646
 13045              	.L787:
 730:Src/main.c    ****       else if (foc1.data.angle > MF_PI)
 13046              		.loc 20 730 25
 13047 1e66 344B     		ldr	r3, .L824
 13048 1e68 D3ED367A 		vldr.32	s15, [r3, #216]
 13049              		.loc 20 730 15
 13050 1e6c 9FED3B7A 		vldr.32	s14, .L824+36
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 756


 13051 1e70 F4EEC77A 		vcmpe.f32	s15, s14
 13052 1e74 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13053 1e78 09DD     		ble	.L646
 731:Src/main.c    ****         foc1.data.angle = foc1.data.angle - M_2PI;
 13054              		.loc 20 731 36
 13055 1e7a 2F4B     		ldr	r3, .L824
 13056 1e7c D3ED367A 		vldr.32	s15, [r3, #216]
 13057              		.loc 20 731 43
 13058 1e80 9FED357A 		vldr.32	s14, .L824+32
 13059 1e84 77EEC77A 		vsub.f32	s15, s15, s14
 13060              		.loc 20 731 25
 13061 1e88 2B4B     		ldr	r3, .L824
 13062 1e8a C3ED367A 		vstr.32	s15, [r3, #216]
 13063              	.L646:
 732:Src/main.c    ****       // calc sin/cos
 733:Src/main.c    ****       foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(foc1.data.angle)));
 13064              		.loc 20 733 28
 13065 1e8e 2A4B     		ldr	r3, .L824
 13066 1e90 D3ED367A 		vldr.32	s15, [r3, #216]
 13067 1e94 9FED327A 		vldr.32	s14, .L824+40
 13068 1e98 67EE877A 		vmul.f32	s15, s15, s14
 13069 1e9c FDEEE77A 		vcvt.s32.f32	s15, s15
 13070 1ea0 17EE900A 		vmov	r0, s15	@ int
 13071 1ea4 FFF7FEFF 		bl	utSinAbs
 13072 1ea8 07EE900A 		vmov	s15, r0	@ int
 13073 1eac F8EEE77A 		vcvt.f32.s32	s15, s15
 13074 1eb0 9FED2C7A 		vldr.32	s14, .L824+44
 13075 1eb4 67EE877A 		vmul.f32	s15, s15, s14
 13076              		.loc 20 733 26
 13077 1eb8 1F4B     		ldr	r3, .L824
 13078 1eba C3ED1A7A 		vstr.32	s15, [r3, #104]
 734:Src/main.c    ****       foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(foc1.data.angle)));
 13079              		.loc 20 734 28
 13080 1ebe 1E4B     		ldr	r3, .L824
 13081 1ec0 D3ED367A 		vldr.32	s15, [r3, #216]
 13082 1ec4 9FED267A 		vldr.32	s14, .L824+40
 13083 1ec8 67EE877A 		vmul.f32	s15, s15, s14
 13084 1ecc FDEEE77A 		vcvt.s32.f32	s15, s15
 13085 1ed0 17EE900A 		vmov	r0, s15	@ int
 13086 1ed4 FFF7FEFF 		bl	utCosAbs
 13087 1ed8 07EE900A 		vmov	s15, r0	@ int
 13088 1edc F8EEE77A 		vcvt.f32.s32	s15, s15
 13089 1ee0 9FED207A 		vldr.32	s14, .L824+44
 13090 1ee4 67EE877A 		vmul.f32	s15, s15, s14
 13091              		.loc 20 734 26
 13092 1ee8 134B     		ldr	r3, .L824
 13093 1eea C3ED1B7A 		vstr.32	s15, [r3, #108]
 735:Src/main.c    ****       // clarke transform for phase currents
 736:Src/main.c    ****       if (foc1.config.sim == 1)
 13094              		.loc 20 736 22
 13095 1eee 124B     		ldr	r3, .L824
 13096 1ef0 93F8E132 		ldrb	r3, [r3, #737]
 13097 1ef4 DBB2     		uxtb	r3, r3
 13098              		.loc 20 736 10
 13099 1ef6 012B     		cmp	r3, #1
 13100 1ef8 3AD1     		bne	.L648
 737:Src/main.c    ****       {
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 757


 738:Src/main.c    ****         foc1.data.isa = bldc1.isPhaseA;
 13101              		.loc 20 738 30
 13102 1efa 104B     		ldr	r3, .L824+4
 13103 1efc D3F8B030 		ldr	r3, [r3, #176]	@ float
 13104              		.loc 20 738 23
 13105 1f00 0D4A     		ldr	r2, .L824
 13106 1f02 5364     		str	r3, [r2, #68]	@ float
 739:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 13107              		.loc 20 739 44
 13108 1f04 0D4B     		ldr	r3, .L824+4
 13109 1f06 D3ED2C7A 		vldr.32	s15, [r3, #176]
 13110              		.loc 20 739 37
 13111 1f0a 9FED177A 		vldr.32	s14, .L824+48
 13112 1f0e 27EE877A 		vmul.f32	s14, s15, s14
 13113              		.loc 20 739 75
 13114 1f12 0A4B     		ldr	r3, .L824+4
 13115 1f14 D3ED2D7A 		vldr.32	s15, [r3, #180]
 13116              		.loc 20 739 68
 13117 1f18 DFED146A 		vldr.32	s13, .L824+52
 13118 1f1c 67EEA67A 		vmul.f32	s15, s15, s13
 13119              		.loc 20 739 54
 13120 1f20 77EE277A 		vadd.f32	s15, s14, s15
 13121              		.loc 20 739 23
 13122 1f24 044B     		ldr	r3, .L824
 13123 1f26 C3ED127A 		vstr.32	s15, [r3, #72]
 740:Src/main.c    ****         foc1.volt.DcBusVolt = bldc1.udc;
 13124              		.loc 20 740 36
 13125 1f2a 044B     		ldr	r3, .L824+4
 13126 1f2c 9B6C     		ldr	r3, [r3, #72]	@ float
 13127              		.loc 20 740 29
 13128 1f2e 024A     		ldr	r2, .L824
 13129 1f30 C2F8A432 		str	r3, [r2, #676]	@ float
 13130 1f34 75E0     		b	.L649
 13131              	.L825:
 13132 1f36 00BF     		.align	2
 13133              	.L824:
 13134 1f38 00000000 		.word	foc1
 13135 1f3c 00000000 		.word	bldc1
 13136 1f40 00680140 		.word	1073833984
 13137 1f44 00000000 		.word	dataLog
 13138 1f48 00000000 		.word	ledDelay
 13139 1f4c CDCCCC3D 		.word	1036831949
 13140 1f50 0000A040 		.word	1084227584
 13141 1f54 DB0F49C0 		.word	-1068953637
 13142 1f58 DB0FC940 		.word	1086918619
 13143 1f5c DB0F4940 		.word	1078530011
 13144 1f60 0000804B 		.word	1266679808
 13145 1f64 00008033 		.word	864026624
 13146 1f68 3ACD133F 		.word	1058262330
 13147 1f6c 3ACD933F 		.word	1066650938
 13148              	.L648:
 741:Src/main.c    ****       }
 742:Src/main.c    ****       else if (foc1.config.sim == 0)
 13149              		.loc 20 742 27
 13150 1f70 BD4B     		ldr	r3, .L826
 13151 1f72 93F8E132 		ldrb	r3, [r3, #737]
 13152 1f76 DBB2     		uxtb	r3, r3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 758


 13153              		.loc 20 742 15
 13154 1f78 002B     		cmp	r3, #0
 13155 1f7a 52D1     		bne	.L649
 743:Src/main.c    ****       {
 744:Src/main.c    ****         foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data.o
 13156              		.loc 20 744 33
 13157 1f7c BB4B     		ldr	r3, .L826+4
 13158 1f7e 1B68     		ldr	r3, [r3]
 13159              		.loc 20 744 39
 13160 1f80 07EE903A 		vmov	s15, r3	@ int
 13161 1f84 F8EEE77A 		vcvt.f32.s32	s15, s15
 13162 1f88 9FEDB97A 		vldr.32	s14, .L826+8
 13163 1f8c 27EE877A 		vmul.f32	s14, s15, s14
 13164              		.loc 20 744 65
 13165 1f90 B54B     		ldr	r3, .L826
 13166 1f92 D3EDBE7A 		vldr.32	s15, [r3, #760]
 13167              		.loc 20 744 52
 13168 1f96 27EE277A 		vmul.f32	s14, s14, s15
 13169              		.loc 20 744 98
 13170 1f9a B34B     		ldr	r3, .L826
 13171 1f9c D3ED317A 		vldr.32	s15, [r3, #196]
 13172              		.loc 20 744 87
 13173 1fa0 77EE677A 		vsub.f32	s15, s14, s15
 13174              		.loc 20 744 23
 13175 1fa4 B04B     		ldr	r3, .L826
 13176 1fa6 C3ED117A 		vstr.32	s15, [r3, #68]
 745:Src/main.c    ****         foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.da
 13177              		.loc 20 745 37
 13178 1faa B04B     		ldr	r3, .L826+4
 13179 1fac 5B68     		ldr	r3, [r3, #4]
 13180              		.loc 20 745 43
 13181 1fae 07EE903A 		vmov	s15, r3	@ int
 13182 1fb2 F8EEE77A 		vcvt.f32.s32	s15, s15
 13183 1fb6 9FEDAE7A 		vldr.32	s14, .L826+8
 13184 1fba 27EE877A 		vmul.f32	s14, s15, s14
 13185              		.loc 20 745 69
 13186 1fbe AA4B     		ldr	r3, .L826
 13187 1fc0 D3EDBE7A 		vldr.32	s15, [r3, #760]
 13188              		.loc 20 745 56
 13189 1fc4 27EE277A 		vmul.f32	s14, s14, s15
 13190              		.loc 20 745 102
 13191 1fc8 A74B     		ldr	r3, .L826
 13192 1fca D3ED327A 		vldr.32	s15, [r3, #200]
 13193              		.loc 20 745 91
 13194 1fce 77EE677A 		vsub.f32	s15, s14, s15
 13195              		.loc 20 745 27
 13196 1fd2 A54B     		ldr	r3, .L826
 13197 1fd4 C3ED197A 		vstr.32	s15, [r3, #100]
 746:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 13198              		.loc 20 746 48
 13199 1fd8 A34B     		ldr	r3, .L826
 13200 1fda D3ED117A 		vldr.32	s15, [r3, #68]
 13201              		.loc 20 746 37
 13202 1fde 9FEDA57A 		vldr.32	s14, .L826+12
 13203 1fe2 27EE877A 		vmul.f32	s14, s15, s14
 13204              		.loc 20 746 78
 13205 1fe6 A04B     		ldr	r3, .L826
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 759


 13206 1fe8 D3ED197A 		vldr.32	s15, [r3, #100]
 13207              		.loc 20 746 67
 13208 1fec DFEDA26A 		vldr.32	s13, .L826+16
 13209 1ff0 67EEA67A 		vmul.f32	s15, s15, s13
 13210              		.loc 20 746 53
 13211 1ff4 77EE277A 		vadd.f32	s15, s14, s15
 13212              		.loc 20 746 23
 13213 1ff8 9B4B     		ldr	r3, .L826
 13214 1ffa C3ED127A 		vstr.32	s15, [r3, #72]
 747:Src/main.c    ****         foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 13215              		.loc 20 747 45
 13216 1ffe 9B4B     		ldr	r3, .L826+4
 13217 2000 9B69     		ldr	r3, [r3, #24]
 13218              		.loc 20 747 31
 13219 2002 07EE903A 		vmov	s15, r3	@ int
 13220 2006 F8EEE77A 		vcvt.f32.s32	s15, s15
 13221              		.loc 20 747 51
 13222 200a 9FED997A 		vldr.32	s14, .L826+8
 13223 200e 27EE877A 		vmul.f32	s14, s15, s14
 13224              		.loc 20 747 77
 13225 2012 954B     		ldr	r3, .L826
 13226 2014 D3EDBF7A 		vldr.32	s15, [r3, #764]
 13227              		.loc 20 747 64
 13228 2018 67EE277A 		vmul.f32	s15, s14, s15
 13229              		.loc 20 747 29
 13230 201c 924B     		ldr	r3, .L826
 13231 201e C3EDA97A 		vstr.32	s15, [r3, #676]
 13232              	.L649:
 748:Src/main.c    ****       }
 749:Src/main.c    ****       // Filtered data
 750:Src/main.c    ****       foc1.lpf_id.in = foc1.data.isd;
 13233              		.loc 20 750 33
 13234 2022 914B     		ldr	r3, .L826
 13235 2024 DB6C     		ldr	r3, [r3, #76]	@ float
 13236              		.loc 20 750 22
 13237 2026 904A     		ldr	r2, .L826
 13238 2028 C2F8D033 		str	r3, [r2, #976]	@ float
 751:Src/main.c    ****       foc1.lpf_iq.in = foc1.data.isq;
 13239              		.loc 20 751 33
 13240 202c 8E4B     		ldr	r3, .L826
 13241 202e 1B6D     		ldr	r3, [r3, #80]	@ float
 13242              		.loc 20 751 22
 13243 2030 8D4A     		ldr	r2, .L826
 13244 2032 C2F8E033 		str	r3, [r2, #992]	@ float
 752:Src/main.c    ****       foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 13245              		.loc 20 752 34
 13246 2036 8C4B     		ldr	r3, .L826
 13247 2038 D3F8A432 		ldr	r3, [r3, #676]	@ float
 13248              		.loc 20 752 23
 13249 203c 8A4A     		ldr	r2, .L826
 13250 203e C2F8F033 		str	r3, [r2, #1008]	@ float
 753:Src/main.c    ****       LPF_calc(&foc1.lpf_id);
 13251              		.loc 20 753 7
 13252 2042 8E48     		ldr	r0, .L826+20
 13253 2044 FFF7FEFF 		bl	LPF_calc
 754:Src/main.c    ****       LPF_calc(&foc1.lpf_iq);
 13254              		.loc 20 754 7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 760


 13255 2048 8D48     		ldr	r0, .L826+24
 13256 204a FFF7FEFF 		bl	LPF_calc
 755:Src/main.c    ****       LPF_calc(&foc1.lpf_vdc);
 13257              		.loc 20 755 7
 13258 204e 8D48     		ldr	r0, .L826+28
 13259 2050 FFF7FEFF 		bl	LPF_calc
 756:Src/main.c    ****       foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 13260              		.loc 20 756 41
 13261 2054 844B     		ldr	r3, .L826
 13262 2056 D3F8F833 		ldr	r3, [r3, #1016]	@ float
 13263              		.loc 20 756 27
 13264 205a 834A     		ldr	r2, .L826
 13265 205c C2F8A432 		str	r3, [r2, #676]	@ float
 757:Src/main.c    ****       // PARK transform for phase currents
 758:Src/main.c    ****       foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 13266              		.loc 20 758 32
 13267 2060 814B     		ldr	r3, .L826
 13268 2062 93ED117A 		vldr.32	s14, [r3, #68]
 13269              		.loc 20 758 48
 13270 2066 804B     		ldr	r3, .L826
 13271 2068 D3ED1B7A 		vldr.32	s15, [r3, #108]
 13272              		.loc 20 758 37
 13273 206c 27EE277A 		vmul.f32	s14, s14, s15
 13274              		.loc 20 758 69
 13275 2070 7D4B     		ldr	r3, .L826
 13276 2072 D3ED126A 		vldr.32	s13, [r3, #72]
 13277              		.loc 20 758 85
 13278 2076 7C4B     		ldr	r3, .L826
 13279 2078 D3ED1A7A 		vldr.32	s15, [r3, #104]
 13280              		.loc 20 758 74
 13281 207c 66EEA77A 		vmul.f32	s15, s13, s15
 13282              		.loc 20 758 58
 13283 2080 77EE277A 		vadd.f32	s15, s14, s15
 13284              		.loc 20 758 21
 13285 2084 784B     		ldr	r3, .L826
 13286 2086 C3ED137A 		vstr.32	s15, [r3, #76]
 759:Src/main.c    ****       foc1.data.isq = -foc1.data.isa * foc1.data.sinTheta + foc1.data.isb * foc1.data.cosTheta;
 13287              		.loc 20 759 33
 13288 208a 774B     		ldr	r3, .L826
 13289 208c D3ED117A 		vldr.32	s15, [r3, #68]
 13290              		.loc 20 759 23
 13291 2090 B1EE677A 		vneg.f32	s14, s15
 13292              		.loc 20 759 49
 13293 2094 744B     		ldr	r3, .L826
 13294 2096 D3ED1A7A 		vldr.32	s15, [r3, #104]
 13295              		.loc 20 759 38
 13296 209a 27EE277A 		vmul.f32	s14, s14, s15
 13297              		.loc 20 759 70
 13298 209e 724B     		ldr	r3, .L826
 13299 20a0 D3ED126A 		vldr.32	s13, [r3, #72]
 13300              		.loc 20 759 86
 13301 20a4 704B     		ldr	r3, .L826
 13302 20a6 D3ED1B7A 		vldr.32	s15, [r3, #108]
 13303              		.loc 20 759 75
 13304 20aa 66EEA77A 		vmul.f32	s15, s13, s15
 13305              		.loc 20 759 59
 13306 20ae 77EE277A 		vadd.f32	s15, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 761


 13307              		.loc 20 759 21
 13308 20b2 6D4B     		ldr	r3, .L826
 13309 20b4 C3ED147A 		vstr.32	s15, [r3, #80]
 760:Src/main.c    ****       // calc PI current controllers for D/Q axis
 761:Src/main.c    ****       foc1.pi_id.Ref = foc1.data.idRef;
 13310              		.loc 20 761 33
 13311 20b8 6B4B     		ldr	r3, .L826
 13312 20ba 1B69     		ldr	r3, [r3, #16]	@ float
 13313              		.loc 20 761 22
 13314 20bc 6A4A     		ldr	r2, .L826
 13315 20be C2F81831 		str	r3, [r2, #280]	@ float
 762:Src/main.c    ****       foc1.pi_iq.Ref = foc1.data.iqRef;
 13316              		.loc 20 762 33
 13317 20c2 694B     		ldr	r3, .L826
 13318 20c4 5B69     		ldr	r3, [r3, #20]	@ float
 13319              		.loc 20 762 22
 13320 20c6 684A     		ldr	r2, .L826
 13321 20c8 C2F85831 		str	r3, [r2, #344]	@ float
 763:Src/main.c    ****       foc1.pi_id.Fdb = foc1.data.isd;
 13322              		.loc 20 763 33
 13323 20cc 664B     		ldr	r3, .L826
 13324 20ce DB6C     		ldr	r3, [r3, #76]	@ float
 13325              		.loc 20 763 22
 13326 20d0 654A     		ldr	r2, .L826
 13327 20d2 C2F81C31 		str	r3, [r2, #284]	@ float
 764:Src/main.c    ****       foc1.pi_iq.Fdb = foc1.data.isq;
 13328              		.loc 20 764 33
 13329 20d6 644B     		ldr	r3, .L826
 13330 20d8 1B6D     		ldr	r3, [r3, #80]	@ float
 13331              		.loc 20 764 22
 13332 20da 634A     		ldr	r2, .L826
 13333 20dc C2F85C31 		str	r3, [r2, #348]	@ float
 765:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_id);
 13334              		.loc 20 765 16
 13335 20e0 614B     		ldr	r3, .L826
 13336 20e2 D3F83034 		ldr	r3, [r3, #1072]
 13337              		.loc 20 765 7
 13338 20e6 6848     		ldr	r0, .L826+32
 13339 20e8 9847     		blx	r3
 13340              	.LVL21:
 766:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_iq);
 13341              		.loc 20 766 16
 13342 20ea 5F4B     		ldr	r3, .L826
 13343 20ec D3F83034 		ldr	r3, [r3, #1072]
 13344              		.loc 20 766 7
 13345 20f0 6648     		ldr	r0, .L826+36
 13346 20f2 9847     		blx	r3
 13347              	.LVL22:
 767:Src/main.c    ****       // feed-forward axis decoupling
 768:Src/main.c    ****       /* TODO */
 769:Src/main.c    ****       // Saturation
 770:Src/main.c    ****       foc1.volt.usd = foc1.pi_id.Out;
 13348              		.loc 20 770 33
 13349 20f4 5C4B     		ldr	r3, .L826
 13350 20f6 D3F84031 		ldr	r3, [r3, #320]	@ float
 13351              		.loc 20 770 21
 13352 20fa 5B4A     		ldr	r2, .L826
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 762


 13353 20fc C2F8CC32 		str	r3, [r2, #716]	@ float
 771:Src/main.c    ****       foc1.volt.usq = foc1.pi_iq.Out;
 13354              		.loc 20 771 33
 13355 2100 594B     		ldr	r3, .L826
 13356 2102 D3F88031 		ldr	r3, [r3, #384]	@ float
 13357              		.loc 20 771 21
 13358 2106 584A     		ldr	r2, .L826
 13359 2108 C2F8D032 		str	r3, [r2, #720]	@ float
 772:Src/main.c    ****       foc1.volt.vMagMax = 0.66666f * foc1.volt.dutyMax * SQRT3_BY_2 * foc1.volt.DcBusVolt; // 0.666
 13360              		.loc 20 772 47
 13361 210c 564B     		ldr	r3, .L826
 13362 210e D3EDB67A 		vldr.32	s15, [r3, #728]
 13363              		.loc 20 772 36
 13364 2112 9FED5F7A 		vldr.32	s14, .L826+40
 13365 2116 67EE877A 		vmul.f32	s15, s15, s14
 13366              		.loc 20 772 56
 13367 211a 9FED5E7A 		vldr.32	s14, .L826+44
 13368 211e 27EE877A 		vmul.f32	s14, s15, s14
 13369              		.loc 20 772 80
 13370 2122 514B     		ldr	r3, .L826
 13371 2124 D3EDA97A 		vldr.32	s15, [r3, #676]
 13372              		.loc 20 772 69
 13373 2128 67EE277A 		vmul.f32	s15, s14, s15
 13374              		.loc 20 772 25
 13375 212c 4E4B     		ldr	r3, .L826
 13376 212e C3EDB57A 		vstr.32	s15, [r3, #724]
 773:Src/main.c    ****       utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMax)
 13377              		.loc 20 773 7
 13378 2132 4D4B     		ldr	r3, .L826
 13379 2134 D3EDB57A 		vldr.32	s15, [r3, #724]
 13380 2138 B0EE670A 		vmov.f32	s0, s15
 13381 213c 5649     		ldr	r1, .L826+48
 13382 213e 5748     		ldr	r0, .L826+52
 13383 2140 FFF7FEFF 		bl	utils_saturate_vector_2d
 774:Src/main.c    ****       foc1.volt.usd = foc1.volt.usd / (0.66666f * foc1.volt.DcBusVolt);
 13384              		.loc 20 774 32
 13385 2144 484B     		ldr	r3, .L826
 13386 2146 D3EDB36A 		vldr.32	s13, [r3, #716]
 13387              		.loc 20 774 60
 13388 214a 474B     		ldr	r3, .L826
 13389 214c D3EDA97A 		vldr.32	s15, [r3, #676]
 13390              		.loc 20 774 49
 13391 2150 9FED4F7A 		vldr.32	s14, .L826+40
 13392 2154 27EE877A 		vmul.f32	s14, s15, s14
 13393              		.loc 20 774 37
 13394 2158 C6EE877A 		vdiv.f32	s15, s13, s14
 13395              		.loc 20 774 21
 13396 215c 424B     		ldr	r3, .L826
 13397 215e C3EDB37A 		vstr.32	s15, [r3, #716]
 775:Src/main.c    ****       foc1.volt.usq = foc1.volt.usq / (0.66666f * foc1.volt.DcBusVolt);
 13398              		.loc 20 775 32
 13399 2162 414B     		ldr	r3, .L826
 13400 2164 D3EDB46A 		vldr.32	s13, [r3, #720]
 13401              		.loc 20 775 60
 13402 2168 3F4B     		ldr	r3, .L826
 13403 216a D3EDA97A 		vldr.32	s15, [r3, #676]
 13404              		.loc 20 775 49
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 763


 13405 216e 9FED487A 		vldr.32	s14, .L826+40
 13406 2172 27EE877A 		vmul.f32	s14, s15, s14
 13407              		.loc 20 775 37
 13408 2176 C6EE877A 		vdiv.f32	s15, s13, s14
 13409              		.loc 20 775 21
 13410 217a 3B4B     		ldr	r3, .L826
 13411 217c C3EDB47A 		vstr.32	s15, [r3, #720]
 776:Src/main.c    ****       // calc phase voltages
 777:Src/main.c    ****       foc1.volt.MfuncV1 = foc1.svgen.Ta;
 13412              		.loc 20 777 37
 13413 2180 394B     		ldr	r3, .L826
 13414 2182 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 13415              		.loc 20 777 25
 13416 2186 384A     		ldr	r2, .L826
 13417 2188 C2F8A832 		str	r3, [r2, #680]	@ float
 778:Src/main.c    ****       foc1.volt.MfuncV2 = foc1.svgen.Tb;
 13418              		.loc 20 778 37
 13419 218c 364B     		ldr	r3, .L826
 13420 218e D3F80031 		ldr	r3, [r3, #256]	@ float
 13421              		.loc 20 778 25
 13422 2192 354A     		ldr	r2, .L826
 13423 2194 C2F8AC32 		str	r3, [r2, #684]	@ float
 779:Src/main.c    ****       foc1.volt.MfuncV3 = foc1.svgen.Tc;
 13424              		.loc 20 779 37
 13425 2198 334B     		ldr	r3, .L826
 13426 219a D3F80431 		ldr	r3, [r3, #260]	@ float
 13427              		.loc 20 779 25
 13428 219e 324A     		ldr	r2, .L826
 13429 21a0 C2F8B032 		str	r3, [r2, #688]	@ float
 780:Src/main.c    ****       foc1.calc.volt(&foc1.volt);
 13430              		.loc 20 780 16
 13431 21a4 304B     		ldr	r3, .L826
 13432 21a6 D3F83C34 		ldr	r3, [r3, #1084]
 13433              		.loc 20 780 7
 13434 21aa 3D48     		ldr	r0, .L826+56
 13435 21ac 9847     		blx	r3
 13436              	.LVL23:
 781:Src/main.c    ****       //calc IPARK transform (IPARK output -> SVGEN input)
 782:Src/main.c    ****       foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 13437              		.loc 20 782 33
 13438 21ae 2E4B     		ldr	r3, .L826
 13439 21b0 93EDB37A 		vldr.32	s14, [r3, #716]
 13440              		.loc 20 782 49
 13441 21b4 2C4B     		ldr	r3, .L826
 13442 21b6 D3ED1B7A 		vldr.32	s15, [r3, #108]
 13443              		.loc 20 782 38
 13444 21ba 27EE277A 		vmul.f32	s14, s14, s15
 13445              		.loc 20 782 70
 13446 21be 2A4B     		ldr	r3, .L826
 13447 21c0 D3EDB46A 		vldr.32	s13, [r3, #720]
 13448              		.loc 20 782 86
 13449 21c4 284B     		ldr	r3, .L826
 13450 21c6 D3ED1A7A 		vldr.32	s15, [r3, #104]
 13451              		.loc 20 782 75
 13452 21ca 66EEA77A 		vmul.f32	s15, s13, s15
 13453              		.loc 20 782 59
 13454 21ce 77EE677A 		vsub.f32	s15, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 764


 13455              		.loc 20 782 22
 13456 21d2 254B     		ldr	r3, .L826
 13457 21d4 C3ED3D7A 		vstr.32	s15, [r3, #244]
 783:Src/main.c    ****       foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 13458              		.loc 20 783 33
 13459 21d8 234B     		ldr	r3, .L826
 13460 21da 93EDB47A 		vldr.32	s14, [r3, #720]
 13461              		.loc 20 783 49
 13462 21de 224B     		ldr	r3, .L826
 13463 21e0 D3ED1B7A 		vldr.32	s15, [r3, #108]
 13464              		.loc 20 783 38
 13465 21e4 27EE277A 		vmul.f32	s14, s14, s15
 13466              		.loc 20 783 70
 13467 21e8 1F4B     		ldr	r3, .L826
 13468 21ea D3EDB36A 		vldr.32	s13, [r3, #716]
 13469              		.loc 20 783 86
 13470 21ee 1E4B     		ldr	r3, .L826
 13471 21f0 D3ED1A7A 		vldr.32	s15, [r3, #104]
 13472              		.loc 20 783 75
 13473 21f4 66EEA77A 		vmul.f32	s15, s13, s15
 13474              		.loc 20 783 59
 13475 21f8 77EE277A 		vadd.f32	s15, s14, s15
 13476              		.loc 20 783 22
 13477 21fc 1A4B     		ldr	r3, .L826
 13478 21fe C3ED3E7A 		vstr.32	s15, [r3, #248]
 784:Src/main.c    ****       // calc space-vector generator (1/Vdc) * sqrt(3)
 785:Src/main.c    ****       foc1.calc.svgen(&foc1.svgen);
 13479              		.loc 20 785 16
 13480 2202 194B     		ldr	r3, .L826
 13481 2204 D3F83434 		ldr	r3, [r3, #1076]
 13482              		.loc 20 785 7
 13483 2208 2648     		ldr	r0, .L826+60
 13484 220a 9847     		blx	r3
 13485              	.LVL24:
 786:Src/main.c    ****       // estimete Hall sensor position
 787:Src/main.c    ****       hall.A = LL_GPIO_IsInputPinSet(HALL_PHASE_A_GPIO_Port, HALL_PHASE_A_Pin);
 13486              		.loc 20 787 16
 13487 220c 8021     		movs	r1, #128
 13488 220e 2648     		ldr	r0, .L826+64
 13489 2210 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 13490 2214 0346     		mov	r3, r0
 13491              		.loc 20 787 14
 13492 2216 DAB2     		uxtb	r2, r3
 13493 2218 244B     		ldr	r3, .L826+68
 13494 221a 1A70     		strb	r2, [r3]
 788:Src/main.c    ****       hall.B = LL_GPIO_IsInputPinSet(HALL_PHASE_B_GPIO_Port, HALL_PHASE_B_Pin);
 13495              		.loc 20 788 16
 13496 221c 4FF48071 		mov	r1, #256
 13497 2220 2148     		ldr	r0, .L826+64
 13498 2222 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 13499 2226 0346     		mov	r3, r0
 13500              		.loc 20 788 14
 13501 2228 DAB2     		uxtb	r2, r3
 13502 222a 204B     		ldr	r3, .L826+68
 13503 222c 5A70     		strb	r2, [r3, #1]
 789:Src/main.c    ****       hall.C = LL_GPIO_IsInputPinSet(HALL_PHASE_C_GPIO_Port, HALL_PHASE_C_Pin);
 13504              		.loc 20 789 16
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 765


 13505 222e 4FF40071 		mov	r1, #512
 13506 2232 1D48     		ldr	r0, .L826+64
 13507 2234 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 13508 2238 0346     		mov	r3, r0
 13509              		.loc 20 789 14
 13510 223a DAB2     		uxtb	r2, r3
 13511 223c 1B4B     		ldr	r3, .L826+68
 13512 223e 9A70     		strb	r2, [r3, #2]
 790:Src/main.c    ****       // estimete Hall sensor position offset
 791:Src/main.c    ****       if (hall.A == 0 && hall.B == 1 && hall.C == 0)
 13513              		.loc 20 791 15
 13514 2240 1A4B     		ldr	r3, .L826+68
 13515 2242 1B78     		ldrb	r3, [r3]
 13516 2244 DBB2     		uxtb	r3, r3
 13517              		.loc 20 791 10
 13518 2246 002B     		cmp	r3, #0
 13519 2248 32D1     		bne	.L650
 13520              		.loc 20 791 30 discriminator 1
 13521 224a 184B     		ldr	r3, .L826+68
 13522 224c 5B78     		ldrb	r3, [r3, #1]
 13523 224e DBB2     		uxtb	r3, r3
 13524              		.loc 20 791 23 discriminator 1
 13525 2250 012B     		cmp	r3, #1
 13526 2252 2DD1     		bne	.L650
 13527              		.loc 20 791 45 discriminator 2
 13528 2254 154B     		ldr	r3, .L826+68
 13529 2256 9B78     		ldrb	r3, [r3, #2]
 13530 2258 DBB2     		uxtb	r3, r3
 13531              		.loc 20 791 38 discriminator 2
 13532 225a 002B     		cmp	r3, #0
 13533 225c 28D1     		bne	.L650
 792:Src/main.c    ****         hall.state = 0; // 0(360) deg. 2PI
 13534              		.loc 20 792 20
 13535 225e 134B     		ldr	r3, .L826+68
 13536 2260 0022     		movs	r2, #0
 13537 2262 DA70     		strb	r2, [r3, #3]
 13538 2264 82E0     		b	.L651
 13539              	.L827:
 13540 2266 00BF     		.align	2
 13541              	.L826:
 13542 2268 00000000 		.word	foc1
 13543 226c 00000000 		.word	adcData
 13544 2270 F8078039 		.word	964691960
 13545 2274 3ACD133F 		.word	1058262330
 13546 2278 3ACD933F 		.word	1066650938
 13547 227c D0030000 		.word	foc1+976
 13548 2280 E0030000 		.word	foc1+992
 13549 2284 F0030000 		.word	foc1+1008
 13550 2288 18010000 		.word	foc1+280
 13551 228c 58010000 		.word	foc1+344
 13552 2290 3BAA2A3F 		.word	1059760699
 13553 2294 D7B35D3F 		.word	1063105495
 13554 2298 D0020000 		.word	foc1+720
 13555 229c CC020000 		.word	foc1+716
 13556 22a0 A4020000 		.word	foc1+676
 13557 22a4 F4000000 		.word	foc1+244
 13558 22a8 00040048 		.word	1207960576
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 766


 13559 22ac 00000000 		.word	hall
 13560              	.L650:
 793:Src/main.c    ****       else if (hall.A == 0 && hall.B == 1 && hall.C == 1)
 13561              		.loc 20 793 20
 13562 22b0 A14B     		ldr	r3, .L828
 13563 22b2 1B78     		ldrb	r3, [r3]
 13564 22b4 DBB2     		uxtb	r3, r3
 13565              		.loc 20 793 15
 13566 22b6 002B     		cmp	r3, #0
 13567 22b8 0DD1     		bne	.L652
 13568              		.loc 20 793 35 discriminator 1
 13569 22ba 9F4B     		ldr	r3, .L828
 13570 22bc 5B78     		ldrb	r3, [r3, #1]
 13571 22be DBB2     		uxtb	r3, r3
 13572              		.loc 20 793 28 discriminator 1
 13573 22c0 012B     		cmp	r3, #1
 13574 22c2 08D1     		bne	.L652
 13575              		.loc 20 793 50 discriminator 2
 13576 22c4 9C4B     		ldr	r3, .L828
 13577 22c6 9B78     		ldrb	r3, [r3, #2]
 13578 22c8 DBB2     		uxtb	r3, r3
 13579              		.loc 20 793 43 discriminator 2
 13580 22ca 012B     		cmp	r3, #1
 13581 22cc 03D1     		bne	.L652
 794:Src/main.c    ****         hall.state = 1; // 60 deg.  2PI/3 / 2
 13582              		.loc 20 794 20
 13583 22ce 9A4B     		ldr	r3, .L828
 13584 22d0 0122     		movs	r2, #1
 13585 22d2 DA70     		strb	r2, [r3, #3]
 13586 22d4 4AE0     		b	.L651
 13587              	.L652:
 795:Src/main.c    ****       else if (hall.A == 0 && hall.B == 0 && hall.C == 1)
 13588              		.loc 20 795 20
 13589 22d6 984B     		ldr	r3, .L828
 13590 22d8 1B78     		ldrb	r3, [r3]
 13591 22da DBB2     		uxtb	r3, r3
 13592              		.loc 20 795 15
 13593 22dc 002B     		cmp	r3, #0
 13594 22de 0DD1     		bne	.L653
 13595              		.loc 20 795 35 discriminator 1
 13596 22e0 954B     		ldr	r3, .L828
 13597 22e2 5B78     		ldrb	r3, [r3, #1]
 13598 22e4 DBB2     		uxtb	r3, r3
 13599              		.loc 20 795 28 discriminator 1
 13600 22e6 002B     		cmp	r3, #0
 13601 22e8 08D1     		bne	.L653
 13602              		.loc 20 795 50 discriminator 2
 13603 22ea 934B     		ldr	r3, .L828
 13604 22ec 9B78     		ldrb	r3, [r3, #2]
 13605 22ee DBB2     		uxtb	r3, r3
 13606              		.loc 20 795 43 discriminator 2
 13607 22f0 012B     		cmp	r3, #1
 13608 22f2 03D1     		bne	.L653
 796:Src/main.c    ****         hall.state = 2; // 120 deg. 2PI/3
 13609              		.loc 20 796 20
 13610 22f4 904B     		ldr	r3, .L828
 13611 22f6 0222     		movs	r2, #2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 767


 13612 22f8 DA70     		strb	r2, [r3, #3]
 13613 22fa 37E0     		b	.L651
 13614              	.L653:
 797:Src/main.c    ****       else if (hall.A == 1 && hall.B == 0 && hall.C == 1)
 13615              		.loc 20 797 20
 13616 22fc 8E4B     		ldr	r3, .L828
 13617 22fe 1B78     		ldrb	r3, [r3]
 13618 2300 DBB2     		uxtb	r3, r3
 13619              		.loc 20 797 15
 13620 2302 012B     		cmp	r3, #1
 13621 2304 0DD1     		bne	.L654
 13622              		.loc 20 797 35 discriminator 1
 13623 2306 8C4B     		ldr	r3, .L828
 13624 2308 5B78     		ldrb	r3, [r3, #1]
 13625 230a DBB2     		uxtb	r3, r3
 13626              		.loc 20 797 28 discriminator 1
 13627 230c 002B     		cmp	r3, #0
 13628 230e 08D1     		bne	.L654
 13629              		.loc 20 797 50 discriminator 2
 13630 2310 894B     		ldr	r3, .L828
 13631 2312 9B78     		ldrb	r3, [r3, #2]
 13632 2314 DBB2     		uxtb	r3, r3
 13633              		.loc 20 797 43 discriminator 2
 13634 2316 012B     		cmp	r3, #1
 13635 2318 03D1     		bne	.L654
 798:Src/main.c    ****         hall.state = 3; // 180 deg. PI
 13636              		.loc 20 798 20
 13637 231a 874B     		ldr	r3, .L828
 13638 231c 0322     		movs	r2, #3
 13639 231e DA70     		strb	r2, [r3, #3]
 13640 2320 24E0     		b	.L651
 13641              	.L654:
 799:Src/main.c    ****       else if (hall.A == 1 && hall.B == 0 && hall.C == 0)
 13642              		.loc 20 799 20
 13643 2322 854B     		ldr	r3, .L828
 13644 2324 1B78     		ldrb	r3, [r3]
 13645 2326 DBB2     		uxtb	r3, r3
 13646              		.loc 20 799 15
 13647 2328 012B     		cmp	r3, #1
 13648 232a 0DD1     		bne	.L655
 13649              		.loc 20 799 35 discriminator 1
 13650 232c 824B     		ldr	r3, .L828
 13651 232e 5B78     		ldrb	r3, [r3, #1]
 13652 2330 DBB2     		uxtb	r3, r3
 13653              		.loc 20 799 28 discriminator 1
 13654 2332 002B     		cmp	r3, #0
 13655 2334 08D1     		bne	.L655
 13656              		.loc 20 799 50 discriminator 2
 13657 2336 804B     		ldr	r3, .L828
 13658 2338 9B78     		ldrb	r3, [r3, #2]
 13659 233a DBB2     		uxtb	r3, r3
 13660              		.loc 20 799 43 discriminator 2
 13661 233c 002B     		cmp	r3, #0
 13662 233e 03D1     		bne	.L655
 800:Src/main.c    ****         hall.state = 4; // 240 deg. PI - (2PI/3 * 2)
 13663              		.loc 20 800 20
 13664 2340 7D4B     		ldr	r3, .L828
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 768


 13665 2342 0422     		movs	r2, #4
 13666 2344 DA70     		strb	r2, [r3, #3]
 13667 2346 11E0     		b	.L651
 13668              	.L655:
 801:Src/main.c    ****       else if (hall.A == 1 && hall.B == 1 && hall.C == 0)
 13669              		.loc 20 801 20
 13670 2348 7B4B     		ldr	r3, .L828
 13671 234a 1B78     		ldrb	r3, [r3]
 13672 234c DBB2     		uxtb	r3, r3
 13673              		.loc 20 801 15
 13674 234e 012B     		cmp	r3, #1
 13675 2350 0CD1     		bne	.L651
 13676              		.loc 20 801 35 discriminator 1
 13677 2352 794B     		ldr	r3, .L828
 13678 2354 5B78     		ldrb	r3, [r3, #1]
 13679 2356 DBB2     		uxtb	r3, r3
 13680              		.loc 20 801 28 discriminator 1
 13681 2358 012B     		cmp	r3, #1
 13682 235a 07D1     		bne	.L651
 13683              		.loc 20 801 50 discriminator 2
 13684 235c 764B     		ldr	r3, .L828
 13685 235e 9B78     		ldrb	r3, [r3, #2]
 13686 2360 DBB2     		uxtb	r3, r3
 13687              		.loc 20 801 43 discriminator 2
 13688 2362 002B     		cmp	r3, #0
 13689 2364 02D1     		bne	.L651
 802:Src/main.c    ****         hall.state = 5; // 300 deg. PI - 2PI/3
 13690              		.loc 20 802 20
 13691 2366 744B     		ldr	r3, .L828
 13692 2368 0522     		movs	r2, #5
 13693 236a DA70     		strb	r2, [r3, #3]
 13694              	.L651:
 803:Src/main.c    ****       // Calc Angle offset
 804:Src/main.c    ****       if (hall.state != hall.statePr)
 13695              		.loc 20 804 15
 13696 236c 724B     		ldr	r3, .L828
 13697 236e DB78     		ldrb	r3, [r3, #3]
 13698 2370 DAB2     		uxtb	r2, r3
 13699              		.loc 20 804 29
 13700 2372 714B     		ldr	r3, .L828
 13701 2374 1B79     		ldrb	r3, [r3, #4]
 13702 2376 DBB2     		uxtb	r3, r3
 13703              		.loc 20 804 10
 13704 2378 9A42     		cmp	r2, r3
 13705 237a 39D0     		beq	.L656
 805:Src/main.c    ****       {
 806:Src/main.c    ****         hall.offsetFwd[hall.state] = (hall.offsetState == 0) ? foc1.data.angle : hall.offsetFwd[hal
 13706              		.loc 20 806 43
 13707 237c 6E4B     		ldr	r3, .L828
 13708 237e 5B7B     		ldrb	r3, [r3, #13]
 13709 2380 DBB2     		uxtb	r3, r3
 13710              		.loc 20 806 80
 13711 2382 002B     		cmp	r3, #0
 13712 2384 03D1     		bne	.L657
 13713              		.loc 20 806 80 is_stmt 0 discriminator 1
 13714 2386 6D4B     		ldr	r3, .L828+4
 13715 2388 D3F8D830 		ldr	r3, [r3, #216]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 769


 13716 238c 07E0     		b	.L658
 13717              	.L657:
 13718              		.loc 20 806 101 is_stmt 1 discriminator 2
 13719 238e 6A4B     		ldr	r3, .L828
 13720 2390 DB78     		ldrb	r3, [r3, #3]
 13721 2392 DBB2     		uxtb	r3, r3
 13722              		.loc 20 806 80 discriminator 2
 13723 2394 684A     		ldr	r2, .L828
 13724 2396 0C33     		adds	r3, r3, #12
 13725 2398 9B00     		lsls	r3, r3, #2
 13726 239a 1344     		add	r3, r3, r2
 13727 239c 1B68     		ldr	r3, [r3]	@ float
 13728              	.L658:
 13729              		.loc 20 806 28 discriminator 4
 13730 239e 664A     		ldr	r2, .L828
 13731 23a0 D278     		ldrb	r2, [r2, #3]
 13732 23a2 D2B2     		uxtb	r2, r2
 13733              		.loc 20 806 36 discriminator 4
 13734 23a4 6449     		ldr	r1, .L828
 13735 23a6 0C32     		adds	r2, r2, #12
 13736 23a8 9200     		lsls	r2, r2, #2
 13737 23aa 0A44     		add	r2, r2, r1
 13738 23ac 1360     		str	r3, [r2]	@ float
 807:Src/main.c    ****         hall.offsetRev[hall.state] = (hall.offsetState == 1) ? foc1.data.angle : hall.offsetRev[hal
 13739              		.loc 20 807 43 discriminator 4
 13740 23ae 624B     		ldr	r3, .L828
 13741 23b0 5B7B     		ldrb	r3, [r3, #13]
 13742 23b2 DBB2     		uxtb	r3, r3
 13743              		.loc 20 807 80 discriminator 4
 13744 23b4 012B     		cmp	r3, #1
 13745 23b6 03D1     		bne	.L659
 13746              		.loc 20 807 80 is_stmt 0 discriminator 1
 13747 23b8 604B     		ldr	r3, .L828+4
 13748 23ba D3F8D830 		ldr	r3, [r3, #216]	@ float
 13749 23be 07E0     		b	.L660
 13750              	.L659:
 13751              		.loc 20 807 101 is_stmt 1 discriminator 2
 13752 23c0 5D4B     		ldr	r3, .L828
 13753 23c2 DB78     		ldrb	r3, [r3, #3]
 13754 23c4 DBB2     		uxtb	r3, r3
 13755              		.loc 20 807 80 discriminator 2
 13756 23c6 5C4A     		ldr	r2, .L828
 13757 23c8 1233     		adds	r3, r3, #18
 13758 23ca 9B00     		lsls	r3, r3, #2
 13759 23cc 1344     		add	r3, r3, r2
 13760 23ce 1B68     		ldr	r3, [r3]	@ float
 13761              	.L660:
 13762              		.loc 20 807 28 discriminator 4
 13763 23d0 594A     		ldr	r2, .L828
 13764 23d2 D278     		ldrb	r2, [r2, #3]
 13765 23d4 D2B2     		uxtb	r2, r2
 13766              		.loc 20 807 36 discriminator 4
 13767 23d6 5849     		ldr	r1, .L828
 13768 23d8 1232     		adds	r2, r2, #18
 13769 23da 9200     		lsls	r2, r2, #2
 13770 23dc 0A44     		add	r2, r2, r1
 13771 23de 1360     		str	r3, [r2]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 770


 808:Src/main.c    ****         hall.offset = foc1.data.angle;
 13772              		.loc 20 808 32 discriminator 4
 13773 23e0 564B     		ldr	r3, .L828+4
 13774 23e2 D3F8D830 		ldr	r3, [r3, #216]	@ float
 13775              		.loc 20 808 21 discriminator 4
 13776 23e6 544A     		ldr	r2, .L828
 13777 23e8 1361     		str	r3, [r2, #16]	@ float
 809:Src/main.c    ****         hall.offsetFlag = 1;
 13778              		.loc 20 809 25 discriminator 4
 13779 23ea 534B     		ldr	r3, .L828
 13780 23ec 0122     		movs	r2, #1
 13781 23ee DA73     		strb	r2, [r3, #15]
 13782              	.L656:
 810:Src/main.c    ****       }
 811:Src/main.c    ****       hall.statePr = hall.state;
 13783              		.loc 20 811 26
 13784 23f0 514B     		ldr	r3, .L828
 13785 23f2 DB78     		ldrb	r3, [r3, #3]
 13786 23f4 DAB2     		uxtb	r2, r3
 13787              		.loc 20 811 20
 13788 23f6 504B     		ldr	r3, .L828
 13789 23f8 1A71     		strb	r2, [r3, #4]
 812:Src/main.c    ****       // calc avg
 813:Src/main.c    ****       hall.angleInc += foc1.data.freqStep * foc1.data.freq;
 13790              		.loc 20 813 33
 13791 23fa 504B     		ldr	r3, .L828+4
 13792 23fc 93ED357A 		vldr.32	s14, [r3, #212]
 13793              		.loc 20 813 54
 13794 2400 4E4B     		ldr	r3, .L828+4
 13795 2402 D3ED347A 		vldr.32	s15, [r3, #208]
 13796              		.loc 20 813 43
 13797 2406 27EE277A 		vmul.f32	s14, s14, s15
 13798              		.loc 20 813 21
 13799 240a 4B4B     		ldr	r3, .L828
 13800 240c D3ED0A7A 		vldr.32	s15, [r3, #40]
 13801 2410 77EE277A 		vadd.f32	s15, s14, s15
 13802 2414 484B     		ldr	r3, .L828
 13803 2416 C3ED0A7A 		vstr.32	s15, [r3, #40]
 814:Src/main.c    ****       if (hall.angleInc > (M_2PI * 0.999f) && hall.offsetState == 0)
 13804              		.loc 20 814 15
 13805 241a 474B     		ldr	r3, .L828
 13806 241c D3ED0A7A 		vldr.32	s15, [r3, #40]
 13807              		.loc 20 814 10
 13808 2420 9FED477A 		vldr.32	s14, .L828+8
 13809 2424 F4EEC77A 		vcmpe.f32	s15, s14
 13810 2428 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13811 242c 12DD     		ble	.L661
 13812              		.loc 20 814 51 discriminator 1
 13813 242e 424B     		ldr	r3, .L828
 13814 2430 5B7B     		ldrb	r3, [r3, #13]
 13815 2432 DBB2     		uxtb	r3, r3
 13816              		.loc 20 814 44 discriminator 1
 13817 2434 002B     		cmp	r3, #0
 13818 2436 0DD1     		bne	.L661
 815:Src/main.c    ****       {
 816:Src/main.c    ****         foc1.data.freq = -foc1.data.freq;
 13819              		.loc 20 816 36
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 771


 13820 2438 404B     		ldr	r3, .L828+4
 13821 243a D3ED347A 		vldr.32	s15, [r3, #208]
 13822              		.loc 20 816 26
 13823 243e F1EE677A 		vneg.f32	s15, s15
 13824              		.loc 20 816 24
 13825 2442 3E4B     		ldr	r3, .L828+4
 13826 2444 C3ED347A 		vstr.32	s15, [r3, #208]
 817:Src/main.c    ****         hall.angleInc = M_2PI;
 13827              		.loc 20 817 23
 13828 2448 3B4B     		ldr	r3, .L828
 13829 244a 3E4A     		ldr	r2, .L828+12
 13830 244c 9A62     		str	r2, [r3, #40]	@ float
 818:Src/main.c    ****         hall.offsetState = 1;
 13831              		.loc 20 818 26
 13832 244e 3A4B     		ldr	r3, .L828
 13833 2450 0122     		movs	r2, #1
 13834 2452 5A73     		strb	r2, [r3, #13]
 13835              	.L661:
 819:Src/main.c    ****       }
 820:Src/main.c    ****       if (hall.angleInc < (0.001f) && hall.offsetState == 1)
 13836              		.loc 20 820 15
 13837 2454 384B     		ldr	r3, .L828
 13838 2456 D3ED0A7A 		vldr.32	s15, [r3, #40]
 13839              		.loc 20 820 10
 13840 245a 9FED3B7A 		vldr.32	s14, .L828+16
 13841 245e F4EEC77A 		vcmpe.f32	s15, s14
 13842 2462 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13843 2466 0CD5     		bpl	.L663
 13844              		.loc 20 820 43 discriminator 1
 13845 2468 334B     		ldr	r3, .L828
 13846 246a 5B7B     		ldrb	r3, [r3, #13]
 13847 246c DBB2     		uxtb	r3, r3
 13848              		.loc 20 820 36 discriminator 1
 13849 246e 012B     		cmp	r3, #1
 13850 2470 07D1     		bne	.L663
 821:Src/main.c    ****       {
 822:Src/main.c    ****         foc1.data.freq = 0;
 13851              		.loc 20 822 24
 13852 2472 324B     		ldr	r3, .L828+4
 13853 2474 4FF00002 		mov	r2, #0
 13854 2478 C3F8D020 		str	r2, [r3, #208]	@ float
 823:Src/main.c    ****         hall.offsetState = 2;
 13855              		.loc 20 823 26
 13856 247c 2E4B     		ldr	r3, .L828
 13857 247e 0222     		movs	r2, #2
 13858 2480 5A73     		strb	r2, [r3, #13]
 13859              	.L663:
 824:Src/main.c    ****       }
 825:Src/main.c    ****       if (hall.offsetState == 2)
 13860              		.loc 20 825 15
 13861 2482 2D4B     		ldr	r3, .L828
 13862 2484 5B7B     		ldrb	r3, [r3, #13]
 13863 2486 DBB2     		uxtb	r3, r3
 13864              		.loc 20 825 10
 13865 2488 022B     		cmp	r3, #2
 13866 248a 40F09A80 		bne	.L665
 13867              	.LBB18:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 772


 826:Src/main.c    ****       {
 827:Src/main.c    ****         for (uint8_t i = 0; i < 6; i++)
 13868              		.loc 20 827 22
 13869 248e 0023     		movs	r3, #0
 13870 2490 FB73     		strb	r3, [r7, #15]
 13871              		.loc 20 827 9
 13872 2492 82E0     		b	.L666
 13873              	.L671:
 13874              	.LBB19:
 828:Src/main.c    ****         {
 829:Src/main.c    ****           float diff = fabsf(utils_angle_difference_rad(hall.offsetFwd[i], hall.offsetRev[i]));
 13875              		.loc 20 829 30
 13876 2494 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13877 2496 284A     		ldr	r2, .L828
 13878 2498 0C33     		adds	r3, r3, #12
 13879 249a 9B00     		lsls	r3, r3, #2
 13880 249c 1344     		add	r3, r3, r2
 13881 249e D3ED007A 		vldr.32	s15, [r3]
 13882 24a2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13883 24a4 244A     		ldr	r2, .L828
 13884 24a6 1233     		adds	r3, r3, #18
 13885 24a8 9B00     		lsls	r3, r3, #2
 13886 24aa 1344     		add	r3, r3, r2
 13887 24ac 93ED007A 		vldr.32	s14, [r3]
 13888 24b0 F0EE470A 		vmov.f32	s1, s14
 13889 24b4 B0EE670A 		vmov.f32	s0, s15
 13890 24b8 FFF7FEFF 		bl	utils_angle_difference_rad
 13891 24bc F0EE407A 		vmov.f32	s15, s0
 13892              		.loc 20 829 17
 13893 24c0 F0EEE77A 		vabs.f32	s15, s15
 13894 24c4 C7ED027A 		vstr.32	s15, [r7, #8]
 830:Src/main.c    ****           /* addition half of difference between rising and falling edge of Hall signal will estima
 831:Src/main.c    ****           hall.offsetAvg[i] = hall.offsetFwd[i] + (diff * 0.5f);
 13895              		.loc 20 831 45
 13896 24c8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13897 24ca 1B4A     		ldr	r2, .L828
 13898 24cc 0C33     		adds	r3, r3, #12
 13899 24ce 9B00     		lsls	r3, r3, #2
 13900 24d0 1344     		add	r3, r3, r2
 13901 24d2 93ED007A 		vldr.32	s14, [r3]
 13902              		.loc 20 831 57
 13903 24d6 D7ED027A 		vldr.32	s15, [r7, #8]
 13904 24da F6EE006A 		vmov.f32	s13, #5.0e-1
 13905 24de 67EEA67A 		vmul.f32	s15, s15, s13
 13906              		.loc 20 831 25
 13907 24e2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13908              		.loc 20 831 49
 13909 24e4 77EE277A 		vadd.f32	s15, s14, s15
 13910              		.loc 20 831 29
 13911 24e8 134A     		ldr	r2, .L828
 13912 24ea 1833     		adds	r3, r3, #24
 13913 24ec 9B00     		lsls	r3, r3, #2
 13914 24ee 1344     		add	r3, r3, r2
 13915 24f0 C3ED007A 		vstr.32	s15, [r3]
 832:Src/main.c    ****           if (hall.offsetAvg[i] < -MF_PI)
 13916              		.loc 20 832 29
 13917 24f4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 773


 13918 24f6 104A     		ldr	r2, .L828
 13919 24f8 1833     		adds	r3, r3, #24
 13920 24fa 9B00     		lsls	r3, r3, #2
 13921 24fc 1344     		add	r3, r3, r2
 13922 24fe D3ED007A 		vldr.32	s15, [r3]
 13923              		.loc 20 832 14
 13924 2502 9FED127A 		vldr.32	s14, .L828+20
 13925 2506 F4EEC77A 		vcmpe.f32	s15, s14
 13926 250a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13927 250e 21D5     		bpl	.L788
 833:Src/main.c    ****             hall.offsetAvg[i] = hall.offsetAvg[i] + M_2PI;
 13928              		.loc 20 833 47
 13929 2510 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13930 2512 094A     		ldr	r2, .L828
 13931 2514 1833     		adds	r3, r3, #24
 13932 2516 9B00     		lsls	r3, r3, #2
 13933 2518 1344     		add	r3, r3, r2
 13934 251a D3ED007A 		vldr.32	s15, [r3]
 13935              		.loc 20 833 27
 13936 251e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13937              		.loc 20 833 51
 13938 2520 9FED0B7A 		vldr.32	s14, .L828+24
 13939 2524 77EE877A 		vadd.f32	s15, s15, s14
 13940              		.loc 20 833 31
 13941 2528 034A     		ldr	r2, .L828
 13942 252a 1833     		adds	r3, r3, #24
 13943 252c 9B00     		lsls	r3, r3, #2
 13944 252e 1344     		add	r3, r3, r2
 13945 2530 C3ED007A 		vstr.32	s15, [r3]
 13946 2534 2EE0     		b	.L669
 13947              	.L829:
 13948 2536 00BF     		.align	2
 13949              	.L828:
 13950 2538 00000000 		.word	hall
 13951 253c 00000000 		.word	foc1
 13952 2540 62DCC840 		.word	1086905442
 13953 2544 DB0FC940 		.word	1086918619
 13954 2548 6F12833A 		.word	981668463
 13955 254c DB0F49C0 		.word	-1068953637
 13956 2550 DB0FC940 		.word	1086918619
 13957              	.L788:
 834:Src/main.c    ****           else if (hall.offsetAvg[i] > MF_PI)
 13958              		.loc 20 834 34
 13959 2554 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13960 2556 BE4A     		ldr	r2, .L830
 13961 2558 1833     		adds	r3, r3, #24
 13962 255a 9B00     		lsls	r3, r3, #2
 13963 255c 1344     		add	r3, r3, r2
 13964 255e D3ED007A 		vldr.32	s15, [r3]
 13965              		.loc 20 834 19
 13966 2562 9FEDBC7A 		vldr.32	s14, .L830+4
 13967 2566 F4EEC77A 		vcmpe.f32	s15, s14
 13968 256a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 13969 256e 11DD     		ble	.L669
 835:Src/main.c    ****             hall.offsetAvg[i] = hall.offsetAvg[i] - M_2PI;
 13970              		.loc 20 835 47
 13971 2570 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 774


 13972 2572 B74A     		ldr	r2, .L830
 13973 2574 1833     		adds	r3, r3, #24
 13974 2576 9B00     		lsls	r3, r3, #2
 13975 2578 1344     		add	r3, r3, r2
 13976 257a D3ED007A 		vldr.32	s15, [r3]
 13977              		.loc 20 835 27
 13978 257e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13979              		.loc 20 835 51
 13980 2580 9FEDB57A 		vldr.32	s14, .L830+8
 13981 2584 77EEC77A 		vsub.f32	s15, s15, s14
 13982              		.loc 20 835 31
 13983 2588 B14A     		ldr	r2, .L830
 13984 258a 1833     		adds	r3, r3, #24
 13985 258c 9B00     		lsls	r3, r3, #2
 13986 258e 1344     		add	r3, r3, r2
 13987 2590 C3ED007A 		vstr.32	s15, [r3]
 13988              	.L669:
 13989              	.LBE19:
 827:Src/main.c    ****         {
 13990              		.loc 20 827 37 discriminator 2
 13991 2594 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13992 2596 0133     		adds	r3, r3, #1
 13993 2598 FB73     		strb	r3, [r7, #15]
 13994              	.L666:
 827:Src/main.c    ****         {
 13995              		.loc 20 827 9 discriminator 1
 13996 259a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 13997 259c 052B     		cmp	r3, #5
 13998 259e 7FF679AF 		bls	.L671
 13999              	.LBE18:
 836:Src/main.c    ****         }
 837:Src/main.c    ****         /* Reset and end */
 838:Src/main.c    ****         foc1.data.idRef = 0.f;
 14000              		.loc 20 838 25
 14001 25a2 AE4B     		ldr	r3, .L830+12
 14002 25a4 4FF00002 		mov	r2, #0
 14003 25a8 1A61     		str	r2, [r3, #16]	@ float
 839:Src/main.c    ****         foc1.data.iqRef = 0.f;
 14004              		.loc 20 839 25
 14005 25aa AC4B     		ldr	r3, .L830+12
 14006 25ac 4FF00002 		mov	r2, #0
 14007 25b0 5A61     		str	r2, [r3, #20]	@ float
 840:Src/main.c    ****         foc1.data.freq = 0.f;
 14008              		.loc 20 840 24
 14009 25b2 AA4B     		ldr	r3, .L830+12
 14010 25b4 4FF00002 		mov	r2, #0
 14011 25b8 C3F8D020 		str	r2, [r3, #208]	@ float
 841:Src/main.c    ****         foc1.driveState = STOP;
 14012              		.loc 20 841 25
 14013 25bc A74B     		ldr	r3, .L830+12
 14014 25be 0022     		movs	r2, #0
 14015 25c0 1A70     		strb	r2, [r3]
 14016              	.L665:
 842:Src/main.c    ****       }
 843:Src/main.c    ****       // calc speed PLL
 844:Src/main.c    ****       foc1.pll.AngleRaw = foc1.smo.Theta; //foc1.flux.phase;
 14017              		.loc 20 844 35
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 775


 14018 25c2 A64B     		ldr	r3, .L830+12
 14019 25c4 D3F81832 		ldr	r3, [r3, #536]	@ float
 14020              		.loc 20 844 25
 14021 25c8 A44A     		ldr	r2, .L830+12
 14022 25ca C2F8A433 		str	r3, [r2, #932]	@ float
 845:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 14023              		.loc 20 845 16
 14024 25ce A34B     		ldr	r3, .L830+12
 14025 25d0 D3F84C34 		ldr	r3, [r3, #1100]
 14026              		.loc 20 845 7
 14027 25d4 A248     		ldr	r0, .L830+16
 14028 25d6 9847     		blx	r3
 14029              	.LVL25:
 846:Src/main.c    ****       // Check protection
 847:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 14030              		.loc 20 847 36
 14031 25d8 A04B     		ldr	r3, .L830+12
 14032 25da 5B6C     		ldr	r3, [r3, #68]	@ float
 14033              		.loc 20 847 25
 14034 25dc 9F4A     		ldr	r2, .L830+12
 14035 25de C2F83033 		str	r3, [r2, #816]	@ float
 848:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 14036              		.loc 20 848 36
 14037 25e2 9E4B     		ldr	r3, .L830+12
 14038 25e4 5B6E     		ldr	r3, [r3, #100]	@ float
 14039              		.loc 20 848 25
 14040 25e6 9D4A     		ldr	r2, .L830+12
 14041 25e8 C2F83433 		str	r3, [r2, #820]	@ float
 849:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 14042              		.loc 20 849 32
 14043 25ec 9B4B     		ldr	r3, .L830+12
 14044 25ee D3F8A432 		ldr	r3, [r3, #676]	@ float
 14045              		.loc 20 849 21
 14046 25f2 9A4A     		ldr	r2, .L830+12
 14047 25f4 C2F83833 		str	r3, [r2, #824]	@ float
 850:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
 14048              		.loc 20 850 33
 14049 25f8 9A4B     		ldr	r3, .L830+20
 14050 25fa 1B69     		ldr	r3, [r3, #16]	@ float
 14051              		.loc 20 850 25
 14052 25fc 974A     		ldr	r2, .L830+12
 14053 25fe C2F83C33 		str	r3, [r2, #828]	@ float
 851:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 14054              		.loc 20 851 16
 14055 2602 964B     		ldr	r3, .L830+12
 14056 2604 D3F84034 		ldr	r3, [r3, #1088]
 14057              		.loc 20 851 7
 14058 2608 9748     		ldr	r0, .L830+24
 14059 260a 9847     		blx	r3
 14060              	.LVL26:
 852:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
 14061              		.loc 20 852 35
 14062 260c 934B     		ldr	r3, .L830+12
 14063 260e 93F84033 		ldrb	r3, [r3, #832]
 14064 2612 DBB2     		uxtb	r3, r3
 14065              		.loc 20 852 59
 14066 2614 002B     		cmp	r3, #0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 776


 14067 2616 03D1     		bne	.L672
 14068              		.loc 20 852 59 is_stmt 0 discriminator 1
 14069 2618 904B     		ldr	r3, .L830+12
 14070 261a 1B78     		ldrb	r3, [r3]
 14071 261c DBB2     		uxtb	r3, r3
 14072 261e 00E0     		b	.L673
 14073              	.L672:
 14074              		.loc 20 852 59 discriminator 2
 14075 2620 0723     		movs	r3, #7
 14076              	.L673:
 14077              		.loc 20 852 23 is_stmt 1 discriminator 4
 14078 2622 8E4A     		ldr	r2, .L830+12
 14079 2624 1370     		strb	r3, [r2]
 853:Src/main.c    ****       // apply voltage to motor and pwm driver
 854:Src/main.c    ****       bldc1.cmpr0 = foc1.svgen.Ta;
 14080              		.loc 20 854 31 discriminator 4
 14081 2626 8D4B     		ldr	r3, .L830+12
 14082 2628 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 14083              		.loc 20 854 19 discriminator 4
 14084 262c 8F4A     		ldr	r2, .L830+28
 14085 262e D361     		str	r3, [r2, #28]	@ float
 855:Src/main.c    ****       bldc1.cmpr1 = foc1.svgen.Tb;
 14086              		.loc 20 855 31 discriminator 4
 14087 2630 8A4B     		ldr	r3, .L830+12
 14088 2632 D3F80031 		ldr	r3, [r3, #256]	@ float
 14089              		.loc 20 855 19 discriminator 4
 14090 2636 8D4A     		ldr	r2, .L830+28
 14091 2638 1362     		str	r3, [r2, #32]	@ float
 856:Src/main.c    ****       bldc1.cmpr2 = foc1.svgen.Tc;
 14092              		.loc 20 856 31 discriminator 4
 14093 263a 884B     		ldr	r3, .L830+12
 14094 263c D3F80431 		ldr	r3, [r3, #260]	@ float
 14095              		.loc 20 856 19 discriminator 4
 14096 2640 8A4A     		ldr	r2, .L830+28
 14097 2642 5362     		str	r3, [r2, #36]	@ float
 857:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, (uint32_t)(foc1.svgen.Ta * foc1.data.halfP
 14098              		.loc 20 857 79 discriminator 4
 14099 2644 854B     		ldr	r3, .L830+12
 14100 2646 93ED3F7A 		vldr.32	s14, [r3, #252]
 14101              		.loc 20 857 94 discriminator 4
 14102 264a 844B     		ldr	r3, .L830+12
 14103 264c D3ED377A 		vldr.32	s15, [r3, #220]
 14104              		.loc 20 857 83 discriminator 4
 14105 2650 27EE277A 		vmul.f32	s14, s14, s15
 14106              		.loc 20 857 120 discriminator 4
 14107 2654 814B     		ldr	r3, .L830+12
 14108 2656 D3ED377A 		vldr.32	s15, [r3, #220]
 14109              		.loc 20 857 109 discriminator 4
 14110 265a 77EE277A 		vadd.f32	s15, s14, s15
 14111              		.loc 20 857 7 discriminator 4
 14112 265e FCEEE77A 		vcvt.u32.f32	s15, s15
 14113 2662 17EE902A 		vmov	r2, s15	@ int
 14114 2666 4FF40031 		mov	r1, #131072
 14115 266a 8148     		ldr	r0, .L830+32
 14116 266c FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 858:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, (uint32_t)(foc1.svgen.Tb * foc1.data.halfP
 14117              		.loc 20 858 79 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 777


 14118 2670 7A4B     		ldr	r3, .L830+12
 14119 2672 93ED407A 		vldr.32	s14, [r3, #256]
 14120              		.loc 20 858 94 discriminator 4
 14121 2676 794B     		ldr	r3, .L830+12
 14122 2678 D3ED377A 		vldr.32	s15, [r3, #220]
 14123              		.loc 20 858 83 discriminator 4
 14124 267c 27EE277A 		vmul.f32	s14, s14, s15
 14125              		.loc 20 858 120 discriminator 4
 14126 2680 764B     		ldr	r3, .L830+12
 14127 2682 D3ED377A 		vldr.32	s15, [r3, #220]
 14128              		.loc 20 858 109 discriminator 4
 14129 2686 77EE277A 		vadd.f32	s15, s14, s15
 14130              		.loc 20 858 7 discriminator 4
 14131 268a FCEEE77A 		vcvt.u32.f32	s15, s15
 14132 268e 17EE902A 		vmov	r2, s15	@ int
 14133 2692 4FF40021 		mov	r1, #524288
 14134 2696 7648     		ldr	r0, .L830+32
 14135 2698 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 859:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, (uint32_t)(foc1.svgen.Tc * foc1.data.halfP
 14136              		.loc 20 859 79 discriminator 4
 14137 269c 6F4B     		ldr	r3, .L830+12
 14138 269e 93ED417A 		vldr.32	s14, [r3, #260]
 14139              		.loc 20 859 94 discriminator 4
 14140 26a2 6E4B     		ldr	r3, .L830+12
 14141 26a4 D3ED377A 		vldr.32	s15, [r3, #220]
 14142              		.loc 20 859 83 discriminator 4
 14143 26a8 27EE277A 		vmul.f32	s14, s14, s15
 14144              		.loc 20 859 120 discriminator 4
 14145 26ac 6B4B     		ldr	r3, .L830+12
 14146 26ae D3ED377A 		vldr.32	s15, [r3, #220]
 14147              		.loc 20 859 109 discriminator 4
 14148 26b2 77EE277A 		vadd.f32	s15, s14, s15
 14149              		.loc 20 859 7 discriminator 4
 14150 26b6 FCEEE77A 		vcvt.u32.f32	s15, s15
 14151 26ba 17EE902A 		vmov	r2, s15	@ int
 14152 26be 4FF48011 		mov	r1, #1048576
 14153 26c2 6B48     		ldr	r0, .L830+32
 14154 26c4 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 860:Src/main.c    ****       // calc BLDC motor model
 861:Src/main.c    ****       //ModelBLDC_Calc(&bldc1);
 862:Src/main.c    ****       // call datalogger
 863:Src/main.c    ****       if (foc1.data.idRef != 0 || foc1.data.iqRef != 0)
 14155              		.loc 20 863 20 discriminator 4
 14156 26c8 644B     		ldr	r3, .L830+12
 14157 26ca D3ED047A 		vldr.32	s15, [r3, #16]
 14158              		.loc 20 863 10 discriminator 4
 14159 26ce F5EE407A 		vcmp.f32	s15, #0
 14160 26d2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 14161 26d6 07D1     		bne	.L674
 14162              		.loc 20 863 44 discriminator 1
 14163 26d8 604B     		ldr	r3, .L830+12
 14164 26da D3ED057A 		vldr.32	s15, [r3, #20]
 14165              		.loc 20 863 32 discriminator 1
 14166 26de F5EE407A 		vcmp.f32	s15, #0
 14167 26e2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 14168 26e6 02D0     		beq	.L675
 14169              	.L674:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 778


 864:Src/main.c    ****         dataLog.trigger = 1;
 14170              		.loc 20 864 25
 14171 26e8 624B     		ldr	r3, .L830+36
 14172 26ea 0122     		movs	r2, #1
 14173 26ec 1A70     		strb	r2, [r3]
 14174              	.L675:
 865:Src/main.c    ****       dataLog.in1 = foc1.data.isd;
 14175              		.loc 20 865 30
 14176 26ee 5B4B     		ldr	r3, .L830+12
 14177 26f0 DA6C     		ldr	r2, [r3, #76]	@ float
 14178              		.loc 20 865 19
 14179 26f2 604B     		ldr	r3, .L830+36
 14180 26f4 03F58043 		add	r3, r3, #16384
 14181 26f8 3833     		adds	r3, r3, #56
 14182 26fa 1A60     		str	r2, [r3]	@ float
 866:Src/main.c    ****       dataLog.in2 = foc1.data.isq;
 14183              		.loc 20 866 30
 14184 26fc 574B     		ldr	r3, .L830+12
 14185 26fe 1A6D     		ldr	r2, [r3, #80]	@ float
 14186              		.loc 20 866 19
 14187 2700 5C4B     		ldr	r3, .L830+36
 14188 2702 03F58043 		add	r3, r3, #16384
 14189 2706 3C33     		adds	r3, r3, #60
 14190 2708 1A60     		str	r2, [r3]	@ float
 867:Src/main.c    ****       dataLog.in3 = foc1.smo.tmp_Ealpha;
 14191              		.loc 20 867 29
 14192 270a 544B     		ldr	r3, .L830+12
 14193 270c D3F82822 		ldr	r2, [r3, #552]	@ float
 14194              		.loc 20 867 19
 14195 2710 584B     		ldr	r3, .L830+36
 14196 2712 03F58043 		add	r3, r3, #16384
 14197 2716 4033     		adds	r3, r3, #64
 14198 2718 1A60     		str	r2, [r3]	@ float
 868:Src/main.c    ****       dataLog.in4 = foc1.smo.tmp_Ebeta;
 14199              		.loc 20 868 29
 14200 271a 504B     		ldr	r3, .L830+12
 14201 271c D3F82C22 		ldr	r2, [r3, #556]	@ float
 14202              		.loc 20 868 19
 14203 2720 544B     		ldr	r3, .L830+36
 14204 2722 03F58043 		add	r3, r3, #16384
 14205 2726 4433     		adds	r3, r3, #68
 14206 2728 1A60     		str	r2, [r3]	@ float
 869:Src/main.c    ****       datalogCalcUART(&dataLog);
 14207              		.loc 20 869 7
 14208 272a 5248     		ldr	r0, .L830+36
 14209 272c FFF7FEFF 		bl	datalogCalcUART
 870:Src/main.c    ****       break;
 14210              		.loc 20 870 7
 14211 2730 02F0D5BB 		b	.L621
 14212              	.L628:
 871:Src/main.c    ****     case RUN_OPENLOOP_IHZ:
 872:Src/main.c    ****       // Angle generator
 873:Src/main.c    ****       foc1.data.angle += foc1.data.freqStep * foc1.data.freq;
 14213              		.loc 20 873 35
 14214 2734 494B     		ldr	r3, .L830+12
 14215 2736 93ED357A 		vldr.32	s14, [r3, #212]
 14216              		.loc 20 873 56
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 779


 14217 273a 484B     		ldr	r3, .L830+12
 14218 273c D3ED347A 		vldr.32	s15, [r3, #208]
 14219              		.loc 20 873 45
 14220 2740 27EE277A 		vmul.f32	s14, s14, s15
 14221              		.loc 20 873 23
 14222 2744 454B     		ldr	r3, .L830+12
 14223 2746 D3ED367A 		vldr.32	s15, [r3, #216]
 14224 274a 77EE277A 		vadd.f32	s15, s14, s15
 14225 274e 434B     		ldr	r3, .L830+12
 14226 2750 C3ED367A 		vstr.32	s15, [r3, #216]
 874:Src/main.c    ****       if (foc1.data.angle < -MF_PI)
 14227              		.loc 20 874 20
 14228 2754 414B     		ldr	r3, .L830+12
 14229 2756 D3ED367A 		vldr.32	s15, [r3, #216]
 14230              		.loc 20 874 10
 14231 275a 9FED477A 		vldr.32	s14, .L830+40
 14232 275e F4EEC77A 		vcmpe.f32	s15, s14
 14233 2762 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 14234 2766 0AD5     		bpl	.L789
 875:Src/main.c    ****         foc1.data.angle = foc1.data.angle + M_2PI;
 14235              		.loc 20 875 36
 14236 2768 3C4B     		ldr	r3, .L830+12
 14237 276a D3ED367A 		vldr.32	s15, [r3, #216]
 14238              		.loc 20 875 43
 14239 276e 9FED3A7A 		vldr.32	s14, .L830+8
 14240 2772 77EE877A 		vadd.f32	s15, s15, s14
 14241              		.loc 20 875 25
 14242 2776 394B     		ldr	r3, .L830+12
 14243 2778 C3ED367A 		vstr.32	s15, [r3, #216]
 14244 277c 13E0     		b	.L678
 14245              	.L789:
 876:Src/main.c    ****       else if (foc1.data.angle > MF_PI)
 14246              		.loc 20 876 25
 14247 277e 374B     		ldr	r3, .L830+12
 14248 2780 D3ED367A 		vldr.32	s15, [r3, #216]
 14249              		.loc 20 876 15
 14250 2784 9FED337A 		vldr.32	s14, .L830+4
 14251 2788 F4EEC77A 		vcmpe.f32	s15, s14
 14252 278c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 14253 2790 09DD     		ble	.L678
 877:Src/main.c    ****         foc1.data.angle = foc1.data.angle - M_2PI;
 14254              		.loc 20 877 36
 14255 2792 324B     		ldr	r3, .L830+12
 14256 2794 D3ED367A 		vldr.32	s15, [r3, #216]
 14257              		.loc 20 877 43
 14258 2798 9FED2F7A 		vldr.32	s14, .L830+8
 14259 279c 77EEC77A 		vsub.f32	s15, s15, s14
 14260              		.loc 20 877 25
 14261 27a0 2E4B     		ldr	r3, .L830+12
 14262 27a2 C3ED367A 		vstr.32	s15, [r3, #216]
 14263              	.L678:
 878:Src/main.c    ****       // calc sin/cos
 879:Src/main.c    ****       foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(foc1.data.angle)));
 14264              		.loc 20 879 28
 14265 27a6 2D4B     		ldr	r3, .L830+12
 14266 27a8 D3ED367A 		vldr.32	s15, [r3, #216]
 14267 27ac 9FED337A 		vldr.32	s14, .L830+44
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 780


 14268 27b0 67EE877A 		vmul.f32	s15, s15, s14
 14269 27b4 FDEEE77A 		vcvt.s32.f32	s15, s15
 14270 27b8 17EE900A 		vmov	r0, s15	@ int
 14271 27bc FFF7FEFF 		bl	utSinAbs
 14272 27c0 07EE900A 		vmov	s15, r0	@ int
 14273 27c4 F8EEE77A 		vcvt.f32.s32	s15, s15
 14274 27c8 9FED2D7A 		vldr.32	s14, .L830+48
 14275 27cc 67EE877A 		vmul.f32	s15, s15, s14
 14276              		.loc 20 879 26
 14277 27d0 224B     		ldr	r3, .L830+12
 14278 27d2 C3ED1A7A 		vstr.32	s15, [r3, #104]
 880:Src/main.c    ****       foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(foc1.data.angle)));
 14279              		.loc 20 880 28
 14280 27d6 214B     		ldr	r3, .L830+12
 14281 27d8 D3ED367A 		vldr.32	s15, [r3, #216]
 14282 27dc 9FED277A 		vldr.32	s14, .L830+44
 14283 27e0 67EE877A 		vmul.f32	s15, s15, s14
 14284 27e4 FDEEE77A 		vcvt.s32.f32	s15, s15
 14285 27e8 17EE900A 		vmov	r0, s15	@ int
 14286 27ec FFF7FEFF 		bl	utCosAbs
 14287 27f0 07EE900A 		vmov	s15, r0	@ int
 14288 27f4 F8EEE77A 		vcvt.f32.s32	s15, s15
 14289 27f8 9FED217A 		vldr.32	s14, .L830+48
 14290 27fc 67EE877A 		vmul.f32	s15, s15, s14
 14291              		.loc 20 880 26
 14292 2800 164B     		ldr	r3, .L830+12
 14293 2802 C3ED1B7A 		vstr.32	s15, [r3, #108]
 881:Src/main.c    ****       // clarke transform for phase currents
 882:Src/main.c    ****       if (foc1.config.sim == 1)
 14294              		.loc 20 882 22
 14295 2806 154B     		ldr	r3, .L830+12
 14296 2808 93F8E132 		ldrb	r3, [r3, #737]
 14297 280c DBB2     		uxtb	r3, r3
 14298              		.loc 20 882 10
 14299 280e 012B     		cmp	r3, #1
 14300 2810 3CD1     		bne	.L680
 883:Src/main.c    ****       {
 884:Src/main.c    ****         foc1.data.isa = bldc1.isPhaseA;
 14301              		.loc 20 884 30
 14302 2812 164B     		ldr	r3, .L830+28
 14303 2814 D3F8B030 		ldr	r3, [r3, #176]	@ float
 14304              		.loc 20 884 23
 14305 2818 104A     		ldr	r2, .L830+12
 14306 281a 5364     		str	r3, [r2, #68]	@ float
 885:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 14307              		.loc 20 885 44
 14308 281c 134B     		ldr	r3, .L830+28
 14309 281e D3ED2C7A 		vldr.32	s15, [r3, #176]
 14310              		.loc 20 885 37
 14311 2822 9FED187A 		vldr.32	s14, .L830+52
 14312 2826 27EE877A 		vmul.f32	s14, s15, s14
 14313              		.loc 20 885 75
 14314 282a 104B     		ldr	r3, .L830+28
 14315 282c D3ED2D7A 		vldr.32	s15, [r3, #180]
 14316              		.loc 20 885 68
 14317 2830 DFED156A 		vldr.32	s13, .L830+56
 14318 2834 67EEA67A 		vmul.f32	s15, s15, s13
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 781


 14319              		.loc 20 885 54
 14320 2838 77EE277A 		vadd.f32	s15, s14, s15
 14321              		.loc 20 885 23
 14322 283c 074B     		ldr	r3, .L830+12
 14323 283e C3ED127A 		vstr.32	s15, [r3, #72]
 886:Src/main.c    ****         foc1.volt.DcBusVolt = bldc1.udc;
 14324              		.loc 20 886 36
 14325 2842 0A4B     		ldr	r3, .L830+28
 14326 2844 9B6C     		ldr	r3, [r3, #72]	@ float
 14327              		.loc 20 886 29
 14328 2846 054A     		ldr	r2, .L830+12
 14329 2848 C2F8A432 		str	r3, [r2, #676]	@ float
 14330 284c 77E0     		b	.L681
 14331              	.L831:
 14332 284e 00BF     		.align	2
 14333              	.L830:
 14334 2850 00000000 		.word	hall
 14335 2854 DB0F4940 		.word	1078530011
 14336 2858 DB0FC940 		.word	1086918619
 14337 285c 00000000 		.word	foc1
 14338 2860 A4030000 		.word	foc1+932
 14339 2864 00000000 		.word	ntcPcb
 14340 2868 1C030000 		.word	foc1+796
 14341 286c 00000000 		.word	bldc1
 14342 2870 00680140 		.word	1073833984
 14343 2874 00000000 		.word	dataLog
 14344 2878 DB0F49C0 		.word	-1068953637
 14345 287c 0000804B 		.word	1266679808
 14346 2880 00008033 		.word	864026624
 14347 2884 3ACD133F 		.word	1058262330
 14348 2888 3ACD933F 		.word	1066650938
 14349              	.L680:
 887:Src/main.c    ****       }
 888:Src/main.c    ****       else if (foc1.config.sim == 0)
 14350              		.loc 20 888 27
 14351 288c 864B     		ldr	r3, .L832
 14352 288e 93F8E132 		ldrb	r3, [r3, #737]
 14353 2892 DBB2     		uxtb	r3, r3
 14354              		.loc 20 888 15
 14355 2894 002B     		cmp	r3, #0
 14356 2896 52D1     		bne	.L681
 889:Src/main.c    ****       {
 890:Src/main.c    ****         foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data.o
 14357              		.loc 20 890 33
 14358 2898 844B     		ldr	r3, .L832+4
 14359 289a 1B68     		ldr	r3, [r3]
 14360              		.loc 20 890 39
 14361 289c 07EE903A 		vmov	s15, r3	@ int
 14362 28a0 F8EEE77A 		vcvt.f32.s32	s15, s15
 14363 28a4 9FED827A 		vldr.32	s14, .L832+8
 14364 28a8 27EE877A 		vmul.f32	s14, s15, s14
 14365              		.loc 20 890 65
 14366 28ac 7E4B     		ldr	r3, .L832
 14367 28ae D3EDBE7A 		vldr.32	s15, [r3, #760]
 14368              		.loc 20 890 52
 14369 28b2 27EE277A 		vmul.f32	s14, s14, s15
 14370              		.loc 20 890 98
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 782


 14371 28b6 7C4B     		ldr	r3, .L832
 14372 28b8 D3ED317A 		vldr.32	s15, [r3, #196]
 14373              		.loc 20 890 87
 14374 28bc 77EE677A 		vsub.f32	s15, s14, s15
 14375              		.loc 20 890 23
 14376 28c0 794B     		ldr	r3, .L832
 14377 28c2 C3ED117A 		vstr.32	s15, [r3, #68]
 891:Src/main.c    ****         foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.da
 14378              		.loc 20 891 37
 14379 28c6 794B     		ldr	r3, .L832+4
 14380 28c8 5B68     		ldr	r3, [r3, #4]
 14381              		.loc 20 891 43
 14382 28ca 07EE903A 		vmov	s15, r3	@ int
 14383 28ce F8EEE77A 		vcvt.f32.s32	s15, s15
 14384 28d2 9FED777A 		vldr.32	s14, .L832+8
 14385 28d6 27EE877A 		vmul.f32	s14, s15, s14
 14386              		.loc 20 891 69
 14387 28da 734B     		ldr	r3, .L832
 14388 28dc D3EDBE7A 		vldr.32	s15, [r3, #760]
 14389              		.loc 20 891 56
 14390 28e0 27EE277A 		vmul.f32	s14, s14, s15
 14391              		.loc 20 891 102
 14392 28e4 704B     		ldr	r3, .L832
 14393 28e6 D3ED327A 		vldr.32	s15, [r3, #200]
 14394              		.loc 20 891 91
 14395 28ea 77EE677A 		vsub.f32	s15, s14, s15
 14396              		.loc 20 891 27
 14397 28ee 6E4B     		ldr	r3, .L832
 14398 28f0 C3ED197A 		vstr.32	s15, [r3, #100]
 892:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 14399              		.loc 20 892 48
 14400 28f4 6C4B     		ldr	r3, .L832
 14401 28f6 D3ED117A 		vldr.32	s15, [r3, #68]
 14402              		.loc 20 892 37
 14403 28fa 9FED6E7A 		vldr.32	s14, .L832+12
 14404 28fe 27EE877A 		vmul.f32	s14, s15, s14
 14405              		.loc 20 892 78
 14406 2902 694B     		ldr	r3, .L832
 14407 2904 D3ED197A 		vldr.32	s15, [r3, #100]
 14408              		.loc 20 892 67
 14409 2908 DFED6B6A 		vldr.32	s13, .L832+16
 14410 290c 67EEA67A 		vmul.f32	s15, s15, s13
 14411              		.loc 20 892 53
 14412 2910 77EE277A 		vadd.f32	s15, s14, s15
 14413              		.loc 20 892 23
 14414 2914 644B     		ldr	r3, .L832
 14415 2916 C3ED127A 		vstr.32	s15, [r3, #72]
 893:Src/main.c    ****         foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 14416              		.loc 20 893 45
 14417 291a 644B     		ldr	r3, .L832+4
 14418 291c 9B69     		ldr	r3, [r3, #24]
 14419              		.loc 20 893 31
 14420 291e 07EE903A 		vmov	s15, r3	@ int
 14421 2922 F8EEE77A 		vcvt.f32.s32	s15, s15
 14422              		.loc 20 893 51
 14423 2926 9FED627A 		vldr.32	s14, .L832+8
 14424 292a 27EE877A 		vmul.f32	s14, s15, s14
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 783


 14425              		.loc 20 893 77
 14426 292e 5E4B     		ldr	r3, .L832
 14427 2930 D3EDBF7A 		vldr.32	s15, [r3, #764]
 14428              		.loc 20 893 64
 14429 2934 67EE277A 		vmul.f32	s15, s14, s15
 14430              		.loc 20 893 29
 14431 2938 5B4B     		ldr	r3, .L832
 14432 293a C3EDA97A 		vstr.32	s15, [r3, #676]
 14433              	.L681:
 894:Src/main.c    ****       }
 895:Src/main.c    ****       // Filtered data
 896:Src/main.c    ****       foc1.lpf_id.in = foc1.data.isd;
 14434              		.loc 20 896 33
 14435 293e 5A4B     		ldr	r3, .L832
 14436 2940 DB6C     		ldr	r3, [r3, #76]	@ float
 14437              		.loc 20 896 22
 14438 2942 594A     		ldr	r2, .L832
 14439 2944 C2F8D033 		str	r3, [r2, #976]	@ float
 897:Src/main.c    ****       foc1.lpf_iq.in = foc1.data.isq;
 14440              		.loc 20 897 33
 14441 2948 574B     		ldr	r3, .L832
 14442 294a 1B6D     		ldr	r3, [r3, #80]	@ float
 14443              		.loc 20 897 22
 14444 294c 564A     		ldr	r2, .L832
 14445 294e C2F8E033 		str	r3, [r2, #992]	@ float
 898:Src/main.c    ****       foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 14446              		.loc 20 898 34
 14447 2952 554B     		ldr	r3, .L832
 14448 2954 D3F8A432 		ldr	r3, [r3, #676]	@ float
 14449              		.loc 20 898 23
 14450 2958 534A     		ldr	r2, .L832
 14451 295a C2F8F033 		str	r3, [r2, #1008]	@ float
 899:Src/main.c    ****       LPF_calc(&foc1.lpf_id);
 14452              		.loc 20 899 7
 14453 295e 5748     		ldr	r0, .L832+20
 14454 2960 FFF7FEFF 		bl	LPF_calc
 900:Src/main.c    ****       LPF_calc(&foc1.lpf_iq);
 14455              		.loc 20 900 7
 14456 2964 5648     		ldr	r0, .L832+24
 14457 2966 FFF7FEFF 		bl	LPF_calc
 901:Src/main.c    ****       LPF_calc(&foc1.lpf_vdc);
 14458              		.loc 20 901 7
 14459 296a 5648     		ldr	r0, .L832+28
 14460 296c FFF7FEFF 		bl	LPF_calc
 902:Src/main.c    ****       foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 14461              		.loc 20 902 41
 14462 2970 4D4B     		ldr	r3, .L832
 14463 2972 D3F8F833 		ldr	r3, [r3, #1016]	@ float
 14464              		.loc 20 902 27
 14465 2976 4C4A     		ldr	r2, .L832
 14466 2978 C2F8A432 		str	r3, [r2, #676]	@ float
 903:Src/main.c    ****       // PARK transform for phase currents
 904:Src/main.c    ****       foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 14467              		.loc 20 904 32
 14468 297c 4A4B     		ldr	r3, .L832
 14469 297e 93ED117A 		vldr.32	s14, [r3, #68]
 14470              		.loc 20 904 48
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 784


 14471 2982 494B     		ldr	r3, .L832
 14472 2984 D3ED1B7A 		vldr.32	s15, [r3, #108]
 14473              		.loc 20 904 37
 14474 2988 27EE277A 		vmul.f32	s14, s14, s15
 14475              		.loc 20 904 69
 14476 298c 464B     		ldr	r3, .L832
 14477 298e D3ED126A 		vldr.32	s13, [r3, #72]
 14478              		.loc 20 904 85
 14479 2992 454B     		ldr	r3, .L832
 14480 2994 D3ED1A7A 		vldr.32	s15, [r3, #104]
 14481              		.loc 20 904 74
 14482 2998 66EEA77A 		vmul.f32	s15, s13, s15
 14483              		.loc 20 904 58
 14484 299c 77EE277A 		vadd.f32	s15, s14, s15
 14485              		.loc 20 904 21
 14486 29a0 414B     		ldr	r3, .L832
 14487 29a2 C3ED137A 		vstr.32	s15, [r3, #76]
 905:Src/main.c    ****       foc1.data.isq = foc1.data.isb * foc1.data.cosTheta - foc1.data.isa * foc1.data.sinTheta;
 14488              		.loc 20 905 32
 14489 29a6 404B     		ldr	r3, .L832
 14490 29a8 93ED127A 		vldr.32	s14, [r3, #72]
 14491              		.loc 20 905 48
 14492 29ac 3E4B     		ldr	r3, .L832
 14493 29ae D3ED1B7A 		vldr.32	s15, [r3, #108]
 14494              		.loc 20 905 37
 14495 29b2 27EE277A 		vmul.f32	s14, s14, s15
 14496              		.loc 20 905 69
 14497 29b6 3C4B     		ldr	r3, .L832
 14498 29b8 D3ED116A 		vldr.32	s13, [r3, #68]
 14499              		.loc 20 905 85
 14500 29bc 3A4B     		ldr	r3, .L832
 14501 29be D3ED1A7A 		vldr.32	s15, [r3, #104]
 14502              		.loc 20 905 74
 14503 29c2 66EEA77A 		vmul.f32	s15, s13, s15
 14504              		.loc 20 905 58
 14505 29c6 77EE677A 		vsub.f32	s15, s14, s15
 14506              		.loc 20 905 21
 14507 29ca 374B     		ldr	r3, .L832
 14508 29cc C3ED147A 		vstr.32	s15, [r3, #80]
 906:Src/main.c    ****       // calc PI current controllers for D/Q axis
 907:Src/main.c    ****       foc1.pi_id.Ref = foc1.data.idRef;
 14509              		.loc 20 907 33
 14510 29d0 354B     		ldr	r3, .L832
 14511 29d2 1B69     		ldr	r3, [r3, #16]	@ float
 14512              		.loc 20 907 22
 14513 29d4 344A     		ldr	r2, .L832
 14514 29d6 C2F81831 		str	r3, [r2, #280]	@ float
 908:Src/main.c    ****       foc1.pi_iq.Ref = foc1.data.iqRef;
 14515              		.loc 20 908 33
 14516 29da 334B     		ldr	r3, .L832
 14517 29dc 5B69     		ldr	r3, [r3, #20]	@ float
 14518              		.loc 20 908 22
 14519 29de 324A     		ldr	r2, .L832
 14520 29e0 C2F85831 		str	r3, [r2, #344]	@ float
 909:Src/main.c    ****       foc1.pi_id.Fdb = foc1.data.isd;
 14521              		.loc 20 909 33
 14522 29e4 304B     		ldr	r3, .L832
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 785


 14523 29e6 DB6C     		ldr	r3, [r3, #76]	@ float
 14524              		.loc 20 909 22
 14525 29e8 2F4A     		ldr	r2, .L832
 14526 29ea C2F81C31 		str	r3, [r2, #284]	@ float
 910:Src/main.c    ****       foc1.pi_iq.Fdb = foc1.data.isq;
 14527              		.loc 20 910 33
 14528 29ee 2E4B     		ldr	r3, .L832
 14529 29f0 1B6D     		ldr	r3, [r3, #80]	@ float
 14530              		.loc 20 910 22
 14531 29f2 2D4A     		ldr	r2, .L832
 14532 29f4 C2F85C31 		str	r3, [r2, #348]	@ float
 911:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_id);
 14533              		.loc 20 911 16
 14534 29f8 2B4B     		ldr	r3, .L832
 14535 29fa D3F83034 		ldr	r3, [r3, #1072]
 14536              		.loc 20 911 7
 14537 29fe 3248     		ldr	r0, .L832+32
 14538 2a00 9847     		blx	r3
 14539              	.LVL27:
 912:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_iq);
 14540              		.loc 20 912 16
 14541 2a02 294B     		ldr	r3, .L832
 14542 2a04 D3F83034 		ldr	r3, [r3, #1072]
 14543              		.loc 20 912 7
 14544 2a08 3048     		ldr	r0, .L832+36
 14545 2a0a 9847     		blx	r3
 14546              	.LVL28:
 913:Src/main.c    ****       // Saturation
 914:Src/main.c    ****       // foc1.volt.usd = foc1.pi_id.Out;
 915:Src/main.c    ****       // foc1.volt.usq = foc1.pi_iq.Out;
 916:Src/main.c    ****       // foc1.volt.vMagMax = 0.66666f * foc1.volt.dutyMax * SQRT3_BY_2 * foc1.volt.DcBusVolt; // 0.
 917:Src/main.c    ****       // utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagM
 918:Src/main.c    ****       // foc1.volt.usd = foc1.volt.usd / (0.66666f * foc1.volt.DcBusVolt);
 919:Src/main.c    ****       // foc1.volt.usq = foc1.volt.usq / (0.66666f * foc1.volt.DcBusVolt);
 920:Src/main.c    **** 
 921:Src/main.c    ****       // feed-forward axis decoupling
 922:Src/main.c    ****       if (foc1.config.axisDecEn == 1)
 14547              		.loc 20 922 22
 14548 2a0c 264B     		ldr	r3, .L832
 14549 2a0e 93F8E232 		ldrb	r3, [r3, #738]
 14550 2a12 DBB2     		uxtb	r3, r3
 14551              		.loc 20 922 10
 14552 2a14 012B     		cmp	r3, #1
 14553 2a16 5BD1     		bne	.L682
 923:Src/main.c    ****       {
 924:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 14554              		.loc 20 924 35
 14555 2a18 234B     		ldr	r3, .L832
 14556 2a1a D3F84031 		ldr	r3, [r3, #320]	@ float
 14557              		.loc 20 924 23
 14558 2a1e 224A     		ldr	r2, .L832
 14559 2a20 C2F8CC32 		str	r3, [r2, #716]	@ float
 925:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 14560              		.loc 20 925 35
 14561 2a24 204B     		ldr	r3, .L832
 14562 2a26 D3F88031 		ldr	r3, [r3, #384]	@ float
 14563              		.loc 20 925 23
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 786


 14564 2a2a 1F4A     		ldr	r2, .L832
 14565 2a2c C2F8D032 		str	r3, [r2, #720]	@ float
 926:Src/main.c    ****         foc1.data.udDec = foc1.data.isq * foc1.pll.SpeedPll * foc1.config.Lq;
 14566              		.loc 20 926 36
 14567 2a30 1D4B     		ldr	r3, .L832
 14568 2a32 93ED147A 		vldr.32	s14, [r3, #80]
 14569              		.loc 20 926 51
 14570 2a36 1C4B     		ldr	r3, .L832
 14571 2a38 D3EDEC7A 		vldr.32	s15, [r3, #944]
 14572              		.loc 20 926 41
 14573 2a3c 27EE277A 		vmul.f32	s14, s14, s15
 14574              		.loc 20 926 74
 14575 2a40 194B     		ldr	r3, .L832
 14576 2a42 D3EDC47A 		vldr.32	s15, [r3, #784]
 14577              		.loc 20 926 61
 14578 2a46 67EE277A 		vmul.f32	s15, s14, s15
 14579              		.loc 20 926 25
 14580 2a4a 174B     		ldr	r3, .L832
 14581 2a4c C3ED157A 		vstr.32	s15, [r3, #84]
 927:Src/main.c    ****         foc1.data.uqDec = foc1.pll.SpeedPll * (foc1.data.isd * foc1.config.Ld + foc1.flux.fluxLeaka
 14582              		.loc 20 927 35
 14583 2a50 154B     		ldr	r3, .L832
 14584 2a52 93EDEC7A 		vldr.32	s14, [r3, #944]
 14585              		.loc 20 927 57
 14586 2a56 144B     		ldr	r3, .L832
 14587 2a58 D3ED136A 		vldr.32	s13, [r3, #76]
 14588              		.loc 20 927 75
 14589 2a5c 124B     		ldr	r3, .L832
 14590 2a5e D3EDC37A 		vldr.32	s15, [r3, #780]
 14591              		.loc 20 927 62
 14592 2a62 66EEA76A 		vmul.f32	s13, s13, s15
 14593              		.loc 20 927 90
 14594 2a66 104B     		ldr	r3, .L832
 14595 2a68 D3EDA17A 		vldr.32	s15, [r3, #644]
 14596              		.loc 20 927 79
 14597 2a6c 76EEA77A 		vadd.f32	s15, s13, s15
 14598              		.loc 20 927 45
 14599 2a70 67EE277A 		vmul.f32	s15, s14, s15
 14600              		.loc 20 927 25
 14601 2a74 0C4B     		ldr	r3, .L832
 14602 2a76 C3ED167A 		vstr.32	s15, [r3, #88]
 928:Src/main.c    ****         foc1.volt.usd -= foc1.data.udDec;
 14603              		.loc 20 928 35
 14604 2a7a 0B4B     		ldr	r3, .L832
 14605 2a7c D3ED157A 		vldr.32	s15, [r3, #84]
 14606              		.loc 20 928 23
 14607 2a80 094B     		ldr	r3, .L832
 14608 2a82 93EDB37A 		vldr.32	s14, [r3, #716]
 14609 2a86 77EE677A 		vsub.f32	s15, s14, s15
 14610 2a8a 074B     		ldr	r3, .L832
 14611 2a8c C3EDB37A 		vstr.32	s15, [r3, #716]
 929:Src/main.c    ****         foc1.volt.usq += foc1.data.uqDec;
 14612              		.loc 20 929 35
 14613 2a90 054B     		ldr	r3, .L832
 14614 2a92 93ED167A 		vldr.32	s14, [r3, #88]
 14615              		.loc 20 929 23
 14616 2a96 044B     		ldr	r3, .L832
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 787


 14617 2a98 D3EDB47A 		vldr.32	s15, [r3, #720]
 14618 2a9c 77EE277A 		vadd.f32	s15, s14, s15
 14619 2aa0 014B     		ldr	r3, .L832
 14620 2aa2 C3EDB47A 		vstr.32	s15, [r3, #720]
 14621 2aa6 1FE0     		b	.L683
 14622              	.L833:
 14623              		.align	2
 14624              	.L832:
 14625 2aa8 00000000 		.word	foc1
 14626 2aac 00000000 		.word	adcData
 14627 2ab0 F8078039 		.word	964691960
 14628 2ab4 3ACD133F 		.word	1058262330
 14629 2ab8 3ACD933F 		.word	1066650938
 14630 2abc D0030000 		.word	foc1+976
 14631 2ac0 E0030000 		.word	foc1+992
 14632 2ac4 F0030000 		.word	foc1+1008
 14633 2ac8 18010000 		.word	foc1+280
 14634 2acc 58010000 		.word	foc1+344
 14635              	.L682:
 930:Src/main.c    ****       }
 931:Src/main.c    ****       else
 932:Src/main.c    ****       {
 933:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 14636              		.loc 20 933 35
 14637 2ad0 7B4B     		ldr	r3, .L834
 14638 2ad2 D3F84031 		ldr	r3, [r3, #320]	@ float
 14639              		.loc 20 933 23
 14640 2ad6 7A4A     		ldr	r2, .L834
 14641 2ad8 C2F8CC32 		str	r3, [r2, #716]	@ float
 934:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 14642              		.loc 20 934 35
 14643 2adc 784B     		ldr	r3, .L834
 14644 2ade D3F88031 		ldr	r3, [r3, #384]	@ float
 14645              		.loc 20 934 23
 14646 2ae2 774A     		ldr	r2, .L834
 14647 2ae4 C2F8D032 		str	r3, [r2, #720]	@ float
 14648              	.L683:
 935:Src/main.c    ****       }
 936:Src/main.c    ****       // Saturation
 937:Src/main.c    ****       foc1.volt.vMagMax = foc1.volt.dutyMax * SQRT3_BY_2 * foc1.volt.DcBusVolt; // 0.66666 => 2/3
 14649              		.loc 20 937 36
 14650 2ae8 754B     		ldr	r3, .L834
 14651 2aea D3EDB67A 		vldr.32	s15, [r3, #728]
 14652              		.loc 20 937 45
 14653 2aee 9FED757A 		vldr.32	s14, .L834+4
 14654 2af2 27EE877A 		vmul.f32	s14, s15, s14
 14655              		.loc 20 937 69
 14656 2af6 724B     		ldr	r3, .L834
 14657 2af8 D3EDA97A 		vldr.32	s15, [r3, #676]
 14658              		.loc 20 937 58
 14659 2afc 67EE277A 		vmul.f32	s15, s14, s15
 14660              		.loc 20 937 25
 14661 2b00 6F4B     		ldr	r3, .L834
 14662 2b02 C3EDB57A 		vstr.32	s15, [r3, #724]
 938:Src/main.c    ****       utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMax)
 14663              		.loc 20 938 7
 14664 2b06 6E4B     		ldr	r3, .L834
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 788


 14665 2b08 D3EDB57A 		vldr.32	s15, [r3, #724]
 14666 2b0c B0EE670A 		vmov.f32	s0, s15
 14667 2b10 6D49     		ldr	r1, .L834+8
 14668 2b12 6E48     		ldr	r0, .L834+12
 14669 2b14 FFF7FEFF 		bl	utils_saturate_vector_2d
 939:Src/main.c    ****       foc1.volt.usd = foc1.volt.usd / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 14670              		.loc 20 939 32
 14671 2b18 694B     		ldr	r3, .L834
 14672 2b1a D3EDB36A 		vldr.32	s13, [r3, #716]
 14673              		.loc 20 939 49
 14674 2b1e 684B     		ldr	r3, .L834
 14675 2b20 D3EDA97A 		vldr.32	s15, [r3, #676]
 14676              		.loc 20 939 60
 14677 2b24 9FED6A7A 		vldr.32	s14, .L834+16
 14678 2b28 27EE877A 		vmul.f32	s14, s15, s14
 14679              		.loc 20 939 37
 14680 2b2c C6EE877A 		vdiv.f32	s15, s13, s14
 14681              		.loc 20 939 21
 14682 2b30 634B     		ldr	r3, .L834
 14683 2b32 C3EDB37A 		vstr.32	s15, [r3, #716]
 940:Src/main.c    ****       foc1.volt.usq = foc1.volt.usq / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 14684              		.loc 20 940 32
 14685 2b36 624B     		ldr	r3, .L834
 14686 2b38 D3EDB46A 		vldr.32	s13, [r3, #720]
 14687              		.loc 20 940 49
 14688 2b3c 604B     		ldr	r3, .L834
 14689 2b3e D3EDA97A 		vldr.32	s15, [r3, #676]
 14690              		.loc 20 940 60
 14691 2b42 9FED637A 		vldr.32	s14, .L834+16
 14692 2b46 27EE877A 		vmul.f32	s14, s15, s14
 14693              		.loc 20 940 37
 14694 2b4a C6EE877A 		vdiv.f32	s15, s13, s14
 14695              		.loc 20 940 21
 14696 2b4e 5C4B     		ldr	r3, .L834
 14697 2b50 C3EDB47A 		vstr.32	s15, [r3, #720]
 941:Src/main.c    ****       // calc phase voltages
 942:Src/main.c    ****       // calc phase voltages
 943:Src/main.c    ****       foc1.volt.MfuncV1 = foc1.svgen.Ta;
 14698              		.loc 20 943 37
 14699 2b54 5A4B     		ldr	r3, .L834
 14700 2b56 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 14701              		.loc 20 943 25
 14702 2b5a 594A     		ldr	r2, .L834
 14703 2b5c C2F8A832 		str	r3, [r2, #680]	@ float
 944:Src/main.c    ****       foc1.volt.MfuncV2 = foc1.svgen.Tb;
 14704              		.loc 20 944 37
 14705 2b60 574B     		ldr	r3, .L834
 14706 2b62 D3F80031 		ldr	r3, [r3, #256]	@ float
 14707              		.loc 20 944 25
 14708 2b66 564A     		ldr	r2, .L834
 14709 2b68 C2F8AC32 		str	r3, [r2, #684]	@ float
 945:Src/main.c    ****       foc1.volt.MfuncV3 = foc1.svgen.Tc;
 14710              		.loc 20 945 37
 14711 2b6c 544B     		ldr	r3, .L834
 14712 2b6e D3F80431 		ldr	r3, [r3, #260]	@ float
 14713              		.loc 20 945 25
 14714 2b72 534A     		ldr	r2, .L834
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 789


 14715 2b74 C2F8B032 		str	r3, [r2, #688]	@ float
 946:Src/main.c    ****       foc1.calc.volt(&foc1.volt);
 14716              		.loc 20 946 16
 14717 2b78 514B     		ldr	r3, .L834
 14718 2b7a D3F83C34 		ldr	r3, [r3, #1084]
 14719              		.loc 20 946 7
 14720 2b7e 5548     		ldr	r0, .L834+20
 14721 2b80 9847     		blx	r3
 14722              	.LVL29:
 947:Src/main.c    ****       //calc IPARK transform (IPARK output -> SVGEN input)
 948:Src/main.c    ****       foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 14723              		.loc 20 948 33
 14724 2b82 4F4B     		ldr	r3, .L834
 14725 2b84 93EDB37A 		vldr.32	s14, [r3, #716]
 14726              		.loc 20 948 49
 14727 2b88 4D4B     		ldr	r3, .L834
 14728 2b8a D3ED1B7A 		vldr.32	s15, [r3, #108]
 14729              		.loc 20 948 38
 14730 2b8e 27EE277A 		vmul.f32	s14, s14, s15
 14731              		.loc 20 948 70
 14732 2b92 4B4B     		ldr	r3, .L834
 14733 2b94 D3EDB46A 		vldr.32	s13, [r3, #720]
 14734              		.loc 20 948 86
 14735 2b98 494B     		ldr	r3, .L834
 14736 2b9a D3ED1A7A 		vldr.32	s15, [r3, #104]
 14737              		.loc 20 948 75
 14738 2b9e 66EEA77A 		vmul.f32	s15, s13, s15
 14739              		.loc 20 948 59
 14740 2ba2 77EE677A 		vsub.f32	s15, s14, s15
 14741              		.loc 20 948 22
 14742 2ba6 464B     		ldr	r3, .L834
 14743 2ba8 C3ED3D7A 		vstr.32	s15, [r3, #244]
 949:Src/main.c    ****       foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 14744              		.loc 20 949 33
 14745 2bac 444B     		ldr	r3, .L834
 14746 2bae 93EDB47A 		vldr.32	s14, [r3, #720]
 14747              		.loc 20 949 49
 14748 2bb2 434B     		ldr	r3, .L834
 14749 2bb4 D3ED1B7A 		vldr.32	s15, [r3, #108]
 14750              		.loc 20 949 38
 14751 2bb8 27EE277A 		vmul.f32	s14, s14, s15
 14752              		.loc 20 949 70
 14753 2bbc 404B     		ldr	r3, .L834
 14754 2bbe D3EDB36A 		vldr.32	s13, [r3, #716]
 14755              		.loc 20 949 86
 14756 2bc2 3F4B     		ldr	r3, .L834
 14757 2bc4 D3ED1A7A 		vldr.32	s15, [r3, #104]
 14758              		.loc 20 949 75
 14759 2bc8 66EEA77A 		vmul.f32	s15, s13, s15
 14760              		.loc 20 949 59
 14761 2bcc 77EE277A 		vadd.f32	s15, s14, s15
 14762              		.loc 20 949 22
 14763 2bd0 3B4B     		ldr	r3, .L834
 14764 2bd2 C3ED3E7A 		vstr.32	s15, [r3, #248]
 950:Src/main.c    ****       // calc space-vector generator
 951:Src/main.c    ****       foc1.calc.svgen(&foc1.svgen);
 14765              		.loc 20 951 16
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 790


 14766 2bd6 3A4B     		ldr	r3, .L834
 14767 2bd8 D3F83434 		ldr	r3, [r3, #1076]
 14768              		.loc 20 951 7
 14769 2bdc 3E48     		ldr	r0, .L834+24
 14770 2bde 9847     		blx	r3
 14771              	.LVL30:
 952:Src/main.c    ****       // estimete Hall sensor position
 953:Src/main.c    ****       hall.A = LL_GPIO_IsInputPinSet(HALL_PHASE_A_GPIO_Port, HALL_PHASE_A_Pin);
 14772              		.loc 20 953 16
 14773 2be0 8021     		movs	r1, #128
 14774 2be2 3E48     		ldr	r0, .L834+28
 14775 2be4 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 14776 2be8 0346     		mov	r3, r0
 14777              		.loc 20 953 14
 14778 2bea DAB2     		uxtb	r2, r3
 14779 2bec 3C4B     		ldr	r3, .L834+32
 14780 2bee 1A70     		strb	r2, [r3]
 954:Src/main.c    ****       hall.B = LL_GPIO_IsInputPinSet(HALL_PHASE_B_GPIO_Port, HALL_PHASE_B_Pin);
 14781              		.loc 20 954 16
 14782 2bf0 4FF48071 		mov	r1, #256
 14783 2bf4 3948     		ldr	r0, .L834+28
 14784 2bf6 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 14785 2bfa 0346     		mov	r3, r0
 14786              		.loc 20 954 14
 14787 2bfc DAB2     		uxtb	r2, r3
 14788 2bfe 384B     		ldr	r3, .L834+32
 14789 2c00 5A70     		strb	r2, [r3, #1]
 955:Src/main.c    ****       hall.C = LL_GPIO_IsInputPinSet(HALL_PHASE_C_GPIO_Port, HALL_PHASE_C_Pin);
 14790              		.loc 20 955 16
 14791 2c02 4FF40071 		mov	r1, #512
 14792 2c06 3548     		ldr	r0, .L834+28
 14793 2c08 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 14794 2c0c 0346     		mov	r3, r0
 14795              		.loc 20 955 14
 14796 2c0e DAB2     		uxtb	r2, r3
 14797 2c10 334B     		ldr	r3, .L834+32
 14798 2c12 9A70     		strb	r2, [r3, #2]
 956:Src/main.c    ****       hall.isrCntr++;
 14799              		.loc 20 956 11
 14800 2c14 324B     		ldr	r3, .L834+32
 14801 2c16 9B68     		ldr	r3, [r3, #8]
 14802              		.loc 20 956 19
 14803 2c18 0133     		adds	r3, r3, #1
 14804 2c1a 314A     		ldr	r2, .L834+32
 14805 2c1c 9360     		str	r3, [r2, #8]
 957:Src/main.c    ****       hall.speedE = foc1.pll.SpeedPll;
 14806              		.loc 20 957 29
 14807 2c1e 284B     		ldr	r3, .L834
 14808 2c20 D3F8B033 		ldr	r3, [r3, #944]	@ float
 14809              		.loc 20 957 19
 14810 2c24 2E4A     		ldr	r2, .L834+32
 14811 2c26 D362     		str	r3, [r2, #44]	@ float
 958:Src/main.c    ****       Hall_update(&hall);
 14812              		.loc 20 958 7
 14813 2c28 2D48     		ldr	r0, .L834+32
 14814 2c2a FFF7FEFF 		bl	Hall_update
 959:Src/main.c    ****       // calc obsrver
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 791


 960:Src/main.c    ****       // if (foc1.config.sim == 1)
 961:Src/main.c    ****       //   foc1.smo.freq = (bldc1.omega * bldc1.pp) + 1e-20f; // BLDC motor electrical angular freq
 962:Src/main.c    ****       // else if (foc1.config.sim == 0)
 963:Src/main.c    ****       // {
 964:Src/main.c    ****       //   foc1.smo.freq = foc1.data.freq + 1e-20f; //foc1.spdCalc.Speed;
 965:Src/main.c    ****       // }
 966:Src/main.c    ****       // ABS(foc1.smo.freq);
 967:Src/main.c    ****       // foc1.smo.Ialpha = foc1.data.isa;
 968:Src/main.c    ****       // foc1.smo.Ibeta = foc1.data.isb;
 969:Src/main.c    ****       // foc1.smo.Valpha = foc1.svgen.usa;
 970:Src/main.c    ****       // foc1.smo.Vbeta = foc1.svgen.usb;
 971:Src/main.c    ****       // foc1.calc.smo(&foc1.smo);
 972:Src/main.c    ****       // calc flux observer
 973:Src/main.c    ****       foc1.flux.i_alpha = foc1.data.isa;
 14815              		.loc 20 973 36
 14816 2c2e 244B     		ldr	r3, .L834
 14817 2c30 5B6C     		ldr	r3, [r3, #68]	@ float
 14818              		.loc 20 973 25
 14819 2c32 234A     		ldr	r2, .L834
 14820 2c34 C2F87432 		str	r3, [r2, #628]	@ float
 974:Src/main.c    ****       foc1.flux.i_beta = foc1.data.isb;
 14821              		.loc 20 974 35
 14822 2c38 214B     		ldr	r3, .L834
 14823 2c3a 9B6C     		ldr	r3, [r3, #72]	@ float
 14824              		.loc 20 974 24
 14825 2c3c 204A     		ldr	r2, .L834
 14826 2c3e C2F87832 		str	r3, [r2, #632]	@ float
 975:Src/main.c    ****       foc1.flux.v_alpha = foc1.svgen.usa;
 14827              		.loc 20 975 37
 14828 2c42 1F4B     		ldr	r3, .L834
 14829 2c44 D3F8F430 		ldr	r3, [r3, #244]	@ float
 14830              		.loc 20 975 25
 14831 2c48 1D4A     		ldr	r2, .L834
 14832 2c4a C2F87C32 		str	r3, [r2, #636]	@ float
 976:Src/main.c    ****       foc1.flux.v_beta = foc1.svgen.usb;
 14833              		.loc 20 976 36
 14834 2c4e 1C4B     		ldr	r3, .L834
 14835 2c50 D3F8F830 		ldr	r3, [r3, #248]	@ float
 14836              		.loc 20 976 24
 14837 2c54 1A4A     		ldr	r2, .L834
 14838 2c56 C2F88032 		str	r3, [r2, #640]	@ float
 977:Src/main.c    ****       foc1.calc.flux(&foc1.flux);
 14839              		.loc 20 977 16
 14840 2c5a 194B     		ldr	r3, .L834
 14841 2c5c D3F84834 		ldr	r3, [r3, #1096]
 14842              		.loc 20 977 7
 14843 2c60 2048     		ldr	r0, .L834+36
 14844 2c62 9847     		blx	r3
 14845              	.LVL31:
 978:Src/main.c    ****       // calc speed PLL
 979:Src/main.c    ****       foc1.pll.AngleRaw = hall.angle; //foc1.smo.Theta; //foc1.flux.phase;
 14846              		.loc 20 979 31
 14847 2c64 1E4B     		ldr	r3, .L834+32
 14848 2c66 5B69     		ldr	r3, [r3, #20]	@ float
 14849              		.loc 20 979 25
 14850 2c68 154A     		ldr	r2, .L834
 14851 2c6a C2F8A433 		str	r3, [r2, #932]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 792


 980:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 14852              		.loc 20 980 16
 14853 2c6e 144B     		ldr	r3, .L834
 14854 2c70 D3F84C34 		ldr	r3, [r3, #1100]
 14855              		.loc 20 980 7
 14856 2c74 1C48     		ldr	r0, .L834+40
 14857 2c76 9847     		blx	r3
 14858              	.LVL32:
 981:Src/main.c    ****       // Check protection
 982:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 14859              		.loc 20 982 36
 14860 2c78 114B     		ldr	r3, .L834
 14861 2c7a 5B6C     		ldr	r3, [r3, #68]	@ float
 14862              		.loc 20 982 25
 14863 2c7c 104A     		ldr	r2, .L834
 14864 2c7e C2F83033 		str	r3, [r2, #816]	@ float
 983:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 14865              		.loc 20 983 36
 14866 2c82 0F4B     		ldr	r3, .L834
 14867 2c84 5B6E     		ldr	r3, [r3, #100]	@ float
 14868              		.loc 20 983 25
 14869 2c86 0E4A     		ldr	r2, .L834
 14870 2c88 C2F83433 		str	r3, [r2, #820]	@ float
 984:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 14871              		.loc 20 984 32
 14872 2c8c 0C4B     		ldr	r3, .L834
 14873 2c8e D3F8A432 		ldr	r3, [r3, #676]	@ float
 14874              		.loc 20 984 21
 14875 2c92 0B4A     		ldr	r2, .L834
 14876 2c94 C2F83833 		str	r3, [r2, #824]	@ float
 985:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
 14877              		.loc 20 985 33
 14878 2c98 144B     		ldr	r3, .L834+44
 14879 2c9a 1B69     		ldr	r3, [r3, #16]	@ float
 14880              		.loc 20 985 25
 14881 2c9c 084A     		ldr	r2, .L834
 14882 2c9e C2F83C33 		str	r3, [r2, #828]	@ float
 986:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 14883              		.loc 20 986 16
 14884 2ca2 074B     		ldr	r3, .L834
 14885 2ca4 D3F84034 		ldr	r3, [r3, #1088]
 14886              		.loc 20 986 7
 14887 2ca8 1148     		ldr	r0, .L834+48
 14888 2caa 9847     		blx	r3
 14889              	.LVL33:
 987:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
 14890              		.loc 20 987 35
 14891 2cac 044B     		ldr	r3, .L834
 14892 2cae 93F84033 		ldrb	r3, [r3, #832]
 14893 2cb2 DBB2     		uxtb	r3, r3
 14894              		.loc 20 987 59
 14895 2cb4 002B     		cmp	r3, #0
 14896 2cb6 1DD1     		bne	.L684
 14897              		.loc 20 987 59 is_stmt 0 discriminator 1
 14898 2cb8 014B     		ldr	r3, .L834
 14899 2cba 1B78     		ldrb	r3, [r3]
 14900 2cbc DBB2     		uxtb	r3, r3
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 793


 14901 2cbe 1AE0     		b	.L685
 14902              	.L835:
 14903              		.align	2
 14904              	.L834:
 14905 2cc0 00000000 		.word	foc1
 14906 2cc4 D7B35D3F 		.word	1063105495
 14907 2cc8 D0020000 		.word	foc1+720
 14908 2ccc CC020000 		.word	foc1+716
 14909 2cd0 3ACD933F 		.word	1066650938
 14910 2cd4 A4020000 		.word	foc1+676
 14911 2cd8 F4000000 		.word	foc1+244
 14912 2cdc 00040048 		.word	1207960576
 14913 2ce0 00000000 		.word	hall
 14914 2ce4 74020000 		.word	foc1+628
 14915 2ce8 A4030000 		.word	foc1+932
 14916 2cec 00000000 		.word	ntcPcb
 14917 2cf0 1C030000 		.word	foc1+796
 14918              	.L684:
 14919              		.loc 20 987 59 discriminator 2
 14920 2cf4 0723     		movs	r3, #7
 14921              	.L685:
 14922              		.loc 20 987 23 is_stmt 1 discriminator 4
 14923 2cf6 6D4A     		ldr	r2, .L836
 14924 2cf8 1370     		strb	r3, [r2]
 988:Src/main.c    ****       // apply voltage to motor and pwm driver
 989:Src/main.c    ****       bldc1.cmpr0 = foc1.svgen.Ta;
 14925              		.loc 20 989 31 discriminator 4
 14926 2cfa 6C4B     		ldr	r3, .L836
 14927 2cfc D3F8FC30 		ldr	r3, [r3, #252]	@ float
 14928              		.loc 20 989 19 discriminator 4
 14929 2d00 6B4A     		ldr	r2, .L836+4
 14930 2d02 D361     		str	r3, [r2, #28]	@ float
 990:Src/main.c    ****       bldc1.cmpr1 = foc1.svgen.Tb;
 14931              		.loc 20 990 31 discriminator 4
 14932 2d04 694B     		ldr	r3, .L836
 14933 2d06 D3F80031 		ldr	r3, [r3, #256]	@ float
 14934              		.loc 20 990 19 discriminator 4
 14935 2d0a 694A     		ldr	r2, .L836+4
 14936 2d0c 1362     		str	r3, [r2, #32]	@ float
 991:Src/main.c    ****       bldc1.cmpr2 = foc1.svgen.Tc;
 14937              		.loc 20 991 31 discriminator 4
 14938 2d0e 674B     		ldr	r3, .L836
 14939 2d10 D3F80431 		ldr	r3, [r3, #260]	@ float
 14940              		.loc 20 991 19 discriminator 4
 14941 2d14 664A     		ldr	r2, .L836+4
 14942 2d16 5362     		str	r3, [r2, #36]	@ float
 992:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, (uint32_t)(foc1.svgen.Ta * foc1.data.halfP
 14943              		.loc 20 992 79 discriminator 4
 14944 2d18 644B     		ldr	r3, .L836
 14945 2d1a 93ED3F7A 		vldr.32	s14, [r3, #252]
 14946              		.loc 20 992 94 discriminator 4
 14947 2d1e 634B     		ldr	r3, .L836
 14948 2d20 D3ED377A 		vldr.32	s15, [r3, #220]
 14949              		.loc 20 992 83 discriminator 4
 14950 2d24 27EE277A 		vmul.f32	s14, s14, s15
 14951              		.loc 20 992 120 discriminator 4
 14952 2d28 604B     		ldr	r3, .L836
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 794


 14953 2d2a D3ED377A 		vldr.32	s15, [r3, #220]
 14954              		.loc 20 992 109 discriminator 4
 14955 2d2e 77EE277A 		vadd.f32	s15, s14, s15
 14956              		.loc 20 992 7 discriminator 4
 14957 2d32 FCEEE77A 		vcvt.u32.f32	s15, s15
 14958 2d36 17EE902A 		vmov	r2, s15	@ int
 14959 2d3a 4FF40031 		mov	r1, #131072
 14960 2d3e 5D48     		ldr	r0, .L836+8
 14961 2d40 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 993:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, (uint32_t)(foc1.svgen.Tb * foc1.data.halfP
 14962              		.loc 20 993 79 discriminator 4
 14963 2d44 594B     		ldr	r3, .L836
 14964 2d46 93ED407A 		vldr.32	s14, [r3, #256]
 14965              		.loc 20 993 94 discriminator 4
 14966 2d4a 584B     		ldr	r3, .L836
 14967 2d4c D3ED377A 		vldr.32	s15, [r3, #220]
 14968              		.loc 20 993 83 discriminator 4
 14969 2d50 27EE277A 		vmul.f32	s14, s14, s15
 14970              		.loc 20 993 120 discriminator 4
 14971 2d54 554B     		ldr	r3, .L836
 14972 2d56 D3ED377A 		vldr.32	s15, [r3, #220]
 14973              		.loc 20 993 109 discriminator 4
 14974 2d5a 77EE277A 		vadd.f32	s15, s14, s15
 14975              		.loc 20 993 7 discriminator 4
 14976 2d5e FCEEE77A 		vcvt.u32.f32	s15, s15
 14977 2d62 17EE902A 		vmov	r2, s15	@ int
 14978 2d66 4FF40021 		mov	r1, #524288
 14979 2d6a 5248     		ldr	r0, .L836+8
 14980 2d6c FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 994:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, (uint32_t)(foc1.svgen.Tc * foc1.data.halfP
 14981              		.loc 20 994 79 discriminator 4
 14982 2d70 4E4B     		ldr	r3, .L836
 14983 2d72 93ED417A 		vldr.32	s14, [r3, #260]
 14984              		.loc 20 994 94 discriminator 4
 14985 2d76 4D4B     		ldr	r3, .L836
 14986 2d78 D3ED377A 		vldr.32	s15, [r3, #220]
 14987              		.loc 20 994 83 discriminator 4
 14988 2d7c 27EE277A 		vmul.f32	s14, s14, s15
 14989              		.loc 20 994 120 discriminator 4
 14990 2d80 4A4B     		ldr	r3, .L836
 14991 2d82 D3ED377A 		vldr.32	s15, [r3, #220]
 14992              		.loc 20 994 109 discriminator 4
 14993 2d86 77EE277A 		vadd.f32	s15, s14, s15
 14994              		.loc 20 994 7 discriminator 4
 14995 2d8a FCEEE77A 		vcvt.u32.f32	s15, s15
 14996 2d8e 17EE902A 		vmov	r2, s15	@ int
 14997 2d92 4FF48011 		mov	r1, #1048576
 14998 2d96 4748     		ldr	r0, .L836+8
 14999 2d98 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
 995:Src/main.c    ****       // calc BLDC motor model
 996:Src/main.c    ****       //ModelBLDC_Calc(&bldc1);
 997:Src/main.c    ****       // call datalogger
 998:Src/main.c    ****       if (foc1.data.idRef != dataLog.trackedValue)
 15000              		.loc 20 998 20 discriminator 4
 15001 2d9c 434B     		ldr	r3, .L836
 15002 2d9e 93ED047A 		vldr.32	s14, [r3, #16]
 15003              		.loc 20 998 37 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 795


 15004 2da2 454B     		ldr	r3, .L836+12
 15005 2da4 D3ED097A 		vldr.32	s15, [r3, #36]
 15006              		.loc 20 998 10 discriminator 4
 15007 2da8 B4EE677A 		vcmp.f32	s14, s15
 15008 2dac F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 15009 2db0 02D0     		beq	.L686
 999:Src/main.c    ****         dataLog.trigger = 1;
 15010              		.loc 20 999 25
 15011 2db2 414B     		ldr	r3, .L836+12
 15012 2db4 0122     		movs	r2, #1
 15013 2db6 1A70     		strb	r2, [r3]
 15014              	.L686:
1000:Src/main.c    ****       dataLog.trackedValue = foc1.data.idRef;
 15015              		.loc 20 1000 39
 15016 2db8 3C4B     		ldr	r3, .L836
 15017 2dba 1B69     		ldr	r3, [r3, #16]	@ float
 15018              		.loc 20 1000 28
 15019 2dbc 3E4A     		ldr	r2, .L836+12
 15020 2dbe 5362     		str	r3, [r2, #36]	@ float
1001:Src/main.c    ****       dataLog.in1 = foc1.data.isa;
 15021              		.loc 20 1001 30
 15022 2dc0 3A4B     		ldr	r3, .L836
 15023 2dc2 5A6C     		ldr	r2, [r3, #68]	@ float
 15024              		.loc 20 1001 19
 15025 2dc4 3C4B     		ldr	r3, .L836+12
 15026 2dc6 03F58043 		add	r3, r3, #16384
 15027 2dca 3833     		adds	r3, r3, #56
 15028 2dcc 1A60     		str	r2, [r3]	@ float
1002:Src/main.c    ****       dataLog.in2 = foc1.data.isb;
 15029              		.loc 20 1002 30
 15030 2dce 374B     		ldr	r3, .L836
 15031 2dd0 9A6C     		ldr	r2, [r3, #72]	@ float
 15032              		.loc 20 1002 19
 15033 2dd2 394B     		ldr	r3, .L836+12
 15034 2dd4 03F58043 		add	r3, r3, #16384
 15035 2dd8 3C33     		adds	r3, r3, #60
 15036 2dda 1A60     		str	r2, [r3]	@ float
1003:Src/main.c    ****       dataLog.in3 = hall.angleRaw;
 15037              		.loc 20 1003 25
 15038 2ddc 374B     		ldr	r3, .L836+16
 15039 2dde DA69     		ldr	r2, [r3, #28]	@ float
 15040              		.loc 20 1003 19
 15041 2de0 354B     		ldr	r3, .L836+12
 15042 2de2 03F58043 		add	r3, r3, #16384
 15043 2de6 4033     		adds	r3, r3, #64
 15044 2de8 1A60     		str	r2, [r3]	@ float
1004:Src/main.c    ****       dataLog.in4 = foc1.pll.AnglePll;
 15045              		.loc 20 1004 29
 15046 2dea 304B     		ldr	r3, .L836
 15047 2dec D3F8B423 		ldr	r2, [r3, #948]	@ float
 15048              		.loc 20 1004 19
 15049 2df0 314B     		ldr	r3, .L836+12
 15050 2df2 03F58043 		add	r3, r3, #16384
 15051 2df6 4433     		adds	r3, r3, #68
 15052 2df8 1A60     		str	r2, [r3]	@ float
1005:Src/main.c    ****       datalogCalcUART(&dataLog);
 15053              		.loc 20 1005 7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 796


 15054 2dfa 2F48     		ldr	r0, .L836+12
 15055 2dfc FFF7FEFF 		bl	datalogCalcUART
1006:Src/main.c    ****       break;
 15056              		.loc 20 1006 7
 15057 2e00 02F06DB8 		b	.L621
 15058              	.L627:
1007:Src/main.c    ****     case RUN_CLOSEDLOOP_DQ:
1008:Src/main.c    ****       // take ADC data and calc sin/cos
1009:Src/main.c    ****       if (foc1.config.sim == 1)
 15059              		.loc 20 1009 22
 15060 2e04 294B     		ldr	r3, .L836
 15061 2e06 93F8E132 		ldrb	r3, [r3, #737]
 15062 2e0a DBB2     		uxtb	r3, r3
 15063              		.loc 20 1009 10
 15064 2e0c 012B     		cmp	r3, #1
 15065 2e0e 5FD1     		bne	.L687
1010:Src/main.c    ****       {
1011:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(bldc1.tetaR)));
 15066              		.loc 20 1011 30
 15067 2e10 274B     		ldr	r3, .L836+4
 15068 2e12 D3ED197A 		vldr.32	s15, [r3, #100]
 15069 2e16 9FED2A7A 		vldr.32	s14, .L836+20
 15070 2e1a 67EE877A 		vmul.f32	s15, s15, s14
 15071 2e1e FDEEE77A 		vcvt.s32.f32	s15, s15
 15072 2e22 17EE900A 		vmov	r0, s15	@ int
 15073 2e26 FFF7FEFF 		bl	utSinAbs
 15074 2e2a 07EE900A 		vmov	s15, r0	@ int
 15075 2e2e F8EEE77A 		vcvt.f32.s32	s15, s15
 15076 2e32 9FED247A 		vldr.32	s14, .L836+24
 15077 2e36 67EE877A 		vmul.f32	s15, s15, s14
 15078              		.loc 20 1011 28
 15079 2e3a 1C4B     		ldr	r3, .L836
 15080 2e3c C3ED1A7A 		vstr.32	s15, [r3, #104]
1012:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(bldc1.tetaR)));
 15081              		.loc 20 1012 30
 15082 2e40 1B4B     		ldr	r3, .L836+4
 15083 2e42 D3ED197A 		vldr.32	s15, [r3, #100]
 15084 2e46 9FED1E7A 		vldr.32	s14, .L836+20
 15085 2e4a 67EE877A 		vmul.f32	s15, s15, s14
 15086 2e4e FDEEE77A 		vcvt.s32.f32	s15, s15
 15087 2e52 17EE900A 		vmov	r0, s15	@ int
 15088 2e56 FFF7FEFF 		bl	utCosAbs
 15089 2e5a 07EE900A 		vmov	s15, r0	@ int
 15090 2e5e F8EEE77A 		vcvt.f32.s32	s15, s15
 15091 2e62 9FED187A 		vldr.32	s14, .L836+24
 15092 2e66 67EE877A 		vmul.f32	s15, s15, s14
 15093              		.loc 20 1012 28
 15094 2e6a 104B     		ldr	r3, .L836
 15095 2e6c C3ED1B7A 		vstr.32	s15, [r3, #108]
1013:Src/main.c    ****         // clarke transform for phase currents
1014:Src/main.c    ****         foc1.data.isa = bldc1.isPhaseA;
 15096              		.loc 20 1014 30
 15097 2e70 0F4B     		ldr	r3, .L836+4
 15098 2e72 D3F8B030 		ldr	r3, [r3, #176]	@ float
 15099              		.loc 20 1014 23
 15100 2e76 0D4A     		ldr	r2, .L836
 15101 2e78 5364     		str	r3, [r2, #68]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 797


1015:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 15102              		.loc 20 1015 44
 15103 2e7a 0D4B     		ldr	r3, .L836+4
 15104 2e7c D3ED2C7A 		vldr.32	s15, [r3, #176]
 15105              		.loc 20 1015 37
 15106 2e80 9FED117A 		vldr.32	s14, .L836+28
 15107 2e84 27EE877A 		vmul.f32	s14, s15, s14
 15108              		.loc 20 1015 75
 15109 2e88 094B     		ldr	r3, .L836+4
 15110 2e8a D3ED2D7A 		vldr.32	s15, [r3, #180]
 15111              		.loc 20 1015 68
 15112 2e8e DFED0F6A 		vldr.32	s13, .L836+32
 15113 2e92 67EEA67A 		vmul.f32	s15, s15, s13
 15114              		.loc 20 1015 54
 15115 2e96 77EE277A 		vadd.f32	s15, s14, s15
 15116              		.loc 20 1015 23
 15117 2e9a 044B     		ldr	r3, .L836
 15118 2e9c C3ED127A 		vstr.32	s15, [r3, #72]
1016:Src/main.c    ****         foc1.volt.DcBusVolt = bldc1.udc;
 15119              		.loc 20 1016 36
 15120 2ea0 034B     		ldr	r3, .L836+4
 15121 2ea2 9B6C     		ldr	r3, [r3, #72]	@ float
 15122              		.loc 20 1016 29
 15123 2ea4 014A     		ldr	r2, .L836
 15124 2ea6 C2F8A432 		str	r3, [r2, #676]	@ float
 15125 2eaa 9BE0     		b	.L688
 15126              	.L837:
 15127              		.align	2
 15128              	.L836:
 15129 2eac 00000000 		.word	foc1
 15130 2eb0 00000000 		.word	bldc1
 15131 2eb4 00680140 		.word	1073833984
 15132 2eb8 00000000 		.word	dataLog
 15133 2ebc 00000000 		.word	hall
 15134 2ec0 0000804B 		.word	1266679808
 15135 2ec4 00008033 		.word	864026624
 15136 2ec8 3ACD133F 		.word	1058262330
 15137 2ecc 3ACD933F 		.word	1066650938
 15138              	.L687:
1017:Src/main.c    ****       }
1018:Src/main.c    ****       else if (foc1.config.sim == 0)
 15139              		.loc 20 1018 27
 15140 2ed0 A04B     		ldr	r3, .L838
 15141 2ed2 93F8E132 		ldrb	r3, [r3, #737]
 15142 2ed6 DBB2     		uxtb	r3, r3
 15143              		.loc 20 1018 15
 15144 2ed8 002B     		cmp	r3, #0
 15145 2eda 40F08380 		bne	.L688
1019:Src/main.c    ****       {
1020:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(foc1.pll.AnglePll)));
 15146              		.loc 20 1020 30
 15147 2ede 9D4B     		ldr	r3, .L838
 15148 2ee0 D3EDED7A 		vldr.32	s15, [r3, #948]
 15149 2ee4 9FED9C7A 		vldr.32	s14, .L838+4
 15150 2ee8 67EE877A 		vmul.f32	s15, s15, s14
 15151 2eec FDEEE77A 		vcvt.s32.f32	s15, s15
 15152 2ef0 17EE900A 		vmov	r0, s15	@ int
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 798


 15153 2ef4 FFF7FEFF 		bl	utSinAbs
 15154 2ef8 07EE900A 		vmov	s15, r0	@ int
 15155 2efc F8EEE77A 		vcvt.f32.s32	s15, s15
 15156 2f00 9FED967A 		vldr.32	s14, .L838+8
 15157 2f04 67EE877A 		vmul.f32	s15, s15, s14
 15158              		.loc 20 1020 28
 15159 2f08 924B     		ldr	r3, .L838
 15160 2f0a C3ED1A7A 		vstr.32	s15, [r3, #104]
1021:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(foc1.pll.AnglePll)));
 15161              		.loc 20 1021 30
 15162 2f0e 914B     		ldr	r3, .L838
 15163 2f10 D3EDED7A 		vldr.32	s15, [r3, #948]
 15164 2f14 9FED907A 		vldr.32	s14, .L838+4
 15165 2f18 67EE877A 		vmul.f32	s15, s15, s14
 15166 2f1c FDEEE77A 		vcvt.s32.f32	s15, s15
 15167 2f20 17EE900A 		vmov	r0, s15	@ int
 15168 2f24 FFF7FEFF 		bl	utCosAbs
 15169 2f28 07EE900A 		vmov	s15, r0	@ int
 15170 2f2c F8EEE77A 		vcvt.f32.s32	s15, s15
 15171 2f30 9FED8A7A 		vldr.32	s14, .L838+8
 15172 2f34 67EE877A 		vmul.f32	s15, s15, s14
 15173              		.loc 20 1021 28
 15174 2f38 864B     		ldr	r3, .L838
 15175 2f3a C3ED1B7A 		vstr.32	s15, [r3, #108]
1022:Src/main.c    ****         // clarke transform for phase currents
1023:Src/main.c    ****         foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data.o
 15176              		.loc 20 1023 33
 15177 2f3e 884B     		ldr	r3, .L838+12
 15178 2f40 1B68     		ldr	r3, [r3]
 15179              		.loc 20 1023 39
 15180 2f42 07EE903A 		vmov	s15, r3	@ int
 15181 2f46 F8EEE77A 		vcvt.f32.s32	s15, s15
 15182 2f4a 9FED867A 		vldr.32	s14, .L838+16
 15183 2f4e 27EE877A 		vmul.f32	s14, s15, s14
 15184              		.loc 20 1023 65
 15185 2f52 804B     		ldr	r3, .L838
 15186 2f54 D3EDBE7A 		vldr.32	s15, [r3, #760]
 15187              		.loc 20 1023 52
 15188 2f58 27EE277A 		vmul.f32	s14, s14, s15
 15189              		.loc 20 1023 98
 15190 2f5c 7D4B     		ldr	r3, .L838
 15191 2f5e D3ED317A 		vldr.32	s15, [r3, #196]
 15192              		.loc 20 1023 87
 15193 2f62 77EE677A 		vsub.f32	s15, s14, s15
 15194              		.loc 20 1023 23
 15195 2f66 7B4B     		ldr	r3, .L838
 15196 2f68 C3ED117A 		vstr.32	s15, [r3, #68]
1024:Src/main.c    ****         foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.da
 15197              		.loc 20 1024 37
 15198 2f6c 7C4B     		ldr	r3, .L838+12
 15199 2f6e 5B68     		ldr	r3, [r3, #4]
 15200              		.loc 20 1024 43
 15201 2f70 07EE903A 		vmov	s15, r3	@ int
 15202 2f74 F8EEE77A 		vcvt.f32.s32	s15, s15
 15203 2f78 9FED7A7A 		vldr.32	s14, .L838+16
 15204 2f7c 27EE877A 		vmul.f32	s14, s15, s14
 15205              		.loc 20 1024 69
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 799


 15206 2f80 744B     		ldr	r3, .L838
 15207 2f82 D3EDBE7A 		vldr.32	s15, [r3, #760]
 15208              		.loc 20 1024 56
 15209 2f86 27EE277A 		vmul.f32	s14, s14, s15
 15210              		.loc 20 1024 102
 15211 2f8a 724B     		ldr	r3, .L838
 15212 2f8c D3ED327A 		vldr.32	s15, [r3, #200]
 15213              		.loc 20 1024 91
 15214 2f90 77EE677A 		vsub.f32	s15, s14, s15
 15215              		.loc 20 1024 27
 15216 2f94 6F4B     		ldr	r3, .L838
 15217 2f96 C3ED197A 		vstr.32	s15, [r3, #100]
1025:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 15218              		.loc 20 1025 48
 15219 2f9a 6E4B     		ldr	r3, .L838
 15220 2f9c D3ED117A 		vldr.32	s15, [r3, #68]
 15221              		.loc 20 1025 37
 15222 2fa0 9FED717A 		vldr.32	s14, .L838+20
 15223 2fa4 27EE877A 		vmul.f32	s14, s15, s14
 15224              		.loc 20 1025 78
 15225 2fa8 6A4B     		ldr	r3, .L838
 15226 2faa D3ED197A 		vldr.32	s15, [r3, #100]
 15227              		.loc 20 1025 67
 15228 2fae DFED6F6A 		vldr.32	s13, .L838+24
 15229 2fb2 67EEA67A 		vmul.f32	s15, s15, s13
 15230              		.loc 20 1025 53
 15231 2fb6 77EE277A 		vadd.f32	s15, s14, s15
 15232              		.loc 20 1025 23
 15233 2fba 664B     		ldr	r3, .L838
 15234 2fbc C3ED127A 		vstr.32	s15, [r3, #72]
1026:Src/main.c    ****         foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 15235              		.loc 20 1026 45
 15236 2fc0 674B     		ldr	r3, .L838+12
 15237 2fc2 9B69     		ldr	r3, [r3, #24]
 15238              		.loc 20 1026 31
 15239 2fc4 07EE903A 		vmov	s15, r3	@ int
 15240 2fc8 F8EEE77A 		vcvt.f32.s32	s15, s15
 15241              		.loc 20 1026 51
 15242 2fcc 9FED657A 		vldr.32	s14, .L838+16
 15243 2fd0 27EE877A 		vmul.f32	s14, s15, s14
 15244              		.loc 20 1026 77
 15245 2fd4 5F4B     		ldr	r3, .L838
 15246 2fd6 D3EDBF7A 		vldr.32	s15, [r3, #764]
 15247              		.loc 20 1026 64
 15248 2fda 67EE277A 		vmul.f32	s15, s14, s15
 15249              		.loc 20 1026 29
 15250 2fde 5D4B     		ldr	r3, .L838
 15251 2fe0 C3EDA97A 		vstr.32	s15, [r3, #676]
 15252              	.L688:
1027:Src/main.c    ****       }
1028:Src/main.c    ****       // PARK transform for phase currents
1029:Src/main.c    ****       foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 15253              		.loc 20 1029 32
 15254 2fe4 5B4B     		ldr	r3, .L838
 15255 2fe6 93ED117A 		vldr.32	s14, [r3, #68]
 15256              		.loc 20 1029 48
 15257 2fea 5A4B     		ldr	r3, .L838
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 800


 15258 2fec D3ED1B7A 		vldr.32	s15, [r3, #108]
 15259              		.loc 20 1029 37
 15260 2ff0 27EE277A 		vmul.f32	s14, s14, s15
 15261              		.loc 20 1029 69
 15262 2ff4 574B     		ldr	r3, .L838
 15263 2ff6 D3ED126A 		vldr.32	s13, [r3, #72]
 15264              		.loc 20 1029 85
 15265 2ffa 564B     		ldr	r3, .L838
 15266 2ffc D3ED1A7A 		vldr.32	s15, [r3, #104]
 15267              		.loc 20 1029 74
 15268 3000 66EEA77A 		vmul.f32	s15, s13, s15
 15269              		.loc 20 1029 58
 15270 3004 77EE277A 		vadd.f32	s15, s14, s15
 15271              		.loc 20 1029 21
 15272 3008 524B     		ldr	r3, .L838
 15273 300a C3ED137A 		vstr.32	s15, [r3, #76]
1030:Src/main.c    ****       foc1.data.isq = -foc1.data.isa * foc1.data.sinTheta + foc1.data.isb * foc1.data.cosTheta;
 15274              		.loc 20 1030 33
 15275 300e 514B     		ldr	r3, .L838
 15276 3010 D3ED117A 		vldr.32	s15, [r3, #68]
 15277              		.loc 20 1030 23
 15278 3014 B1EE677A 		vneg.f32	s14, s15
 15279              		.loc 20 1030 49
 15280 3018 4E4B     		ldr	r3, .L838
 15281 301a D3ED1A7A 		vldr.32	s15, [r3, #104]
 15282              		.loc 20 1030 38
 15283 301e 27EE277A 		vmul.f32	s14, s14, s15
 15284              		.loc 20 1030 70
 15285 3022 4C4B     		ldr	r3, .L838
 15286 3024 D3ED126A 		vldr.32	s13, [r3, #72]
 15287              		.loc 20 1030 86
 15288 3028 4A4B     		ldr	r3, .L838
 15289 302a D3ED1B7A 		vldr.32	s15, [r3, #108]
 15290              		.loc 20 1030 75
 15291 302e 66EEA77A 		vmul.f32	s15, s13, s15
 15292              		.loc 20 1030 59
 15293 3032 77EE277A 		vadd.f32	s15, s14, s15
 15294              		.loc 20 1030 21
 15295 3036 474B     		ldr	r3, .L838
 15296 3038 C3ED147A 		vstr.32	s15, [r3, #80]
1031:Src/main.c    ****       // Filtered data
1032:Src/main.c    ****       foc1.lpf_id.in = foc1.data.isd;
 15297              		.loc 20 1032 33
 15298 303c 454B     		ldr	r3, .L838
 15299 303e DB6C     		ldr	r3, [r3, #76]	@ float
 15300              		.loc 20 1032 22
 15301 3040 444A     		ldr	r2, .L838
 15302 3042 C2F8D033 		str	r3, [r2, #976]	@ float
1033:Src/main.c    ****       foc1.lpf_iq.in = foc1.data.isq;
 15303              		.loc 20 1033 33
 15304 3046 434B     		ldr	r3, .L838
 15305 3048 1B6D     		ldr	r3, [r3, #80]	@ float
 15306              		.loc 20 1033 22
 15307 304a 424A     		ldr	r2, .L838
 15308 304c C2F8E033 		str	r3, [r2, #992]	@ float
1034:Src/main.c    ****       foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 15309              		.loc 20 1034 34
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 801


 15310 3050 404B     		ldr	r3, .L838
 15311 3052 D3F8A432 		ldr	r3, [r3, #676]	@ float
 15312              		.loc 20 1034 23
 15313 3056 3F4A     		ldr	r2, .L838
 15314 3058 C2F8F033 		str	r3, [r2, #1008]	@ float
1035:Src/main.c    ****       LPF_calc(&foc1.lpf_id);
 15315              		.loc 20 1035 7
 15316 305c 4448     		ldr	r0, .L838+28
 15317 305e FFF7FEFF 		bl	LPF_calc
1036:Src/main.c    ****       LPF_calc(&foc1.lpf_iq);
 15318              		.loc 20 1036 7
 15319 3062 4448     		ldr	r0, .L838+32
 15320 3064 FFF7FEFF 		bl	LPF_calc
1037:Src/main.c    ****       LPF_calc(&foc1.lpf_vdc);
 15321              		.loc 20 1037 7
 15322 3068 4348     		ldr	r0, .L838+36
 15323 306a FFF7FEFF 		bl	LPF_calc
1038:Src/main.c    ****       //foc1.data.isd = foc1.lpf_id.out;
1039:Src/main.c    ****       //foc1.data.isq = foc1.lpf_iq.out;
1040:Src/main.c    ****       foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 15324              		.loc 20 1040 41
 15325 306e 394B     		ldr	r3, .L838
 15326 3070 D3F8F833 		ldr	r3, [r3, #1016]	@ float
 15327              		.loc 20 1040 27
 15328 3074 374A     		ldr	r2, .L838
 15329 3076 C2F8A432 		str	r3, [r2, #676]	@ float
1041:Src/main.c    ****       // calc PI current controllers for D/Q axis
1042:Src/main.c    ****       /* ramp for Iq current for smoothly transitions */
1043:Src/main.c    ****       if (foc1.pi_iq.Ref < (foc1.data.iqRef - foc1.config.tS)) // add some hysteresys
 15330              		.loc 20 1043 21
 15331 307a 364B     		ldr	r3, .L838
 15332 307c 93ED567A 		vldr.32	s14, [r3, #344]
 15333              		.loc 20 1043 38
 15334 3080 344B     		ldr	r3, .L838
 15335 3082 D3ED056A 		vldr.32	s13, [r3, #20]
 15336              		.loc 20 1043 58
 15337 3086 334B     		ldr	r3, .L838
 15338 3088 D3EDBD7A 		vldr.32	s15, [r3, #756]
 15339              		.loc 20 1043 45
 15340 308c 76EEE77A 		vsub.f32	s15, s13, s15
 15341              		.loc 20 1043 10
 15342 3090 B4EEE77A 		vcmpe.f32	s14, s15
 15343 3094 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 15344 3098 0FD5     		bpl	.L689
1044:Src/main.c    ****       {
1045:Src/main.c    ****         foc1.pi_iq.Ref += foc1.config.tS * foc1.data.iqRmp; // ramp rate: A/sec
 15345              		.loc 20 1045 38
 15346 309a 2E4B     		ldr	r3, .L838
 15347 309c 93EDBD7A 		vldr.32	s14, [r3, #756]
 15348              		.loc 20 1045 53
 15349 30a0 2C4B     		ldr	r3, .L838
 15350 30a2 D3ED067A 		vldr.32	s15, [r3, #24]
 15351              		.loc 20 1045 42
 15352 30a6 27EE277A 		vmul.f32	s14, s14, s15
 15353              		.loc 20 1045 24
 15354 30aa 2A4B     		ldr	r3, .L838
 15355 30ac D3ED567A 		vldr.32	s15, [r3, #344]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 802


 15356 30b0 77EE277A 		vadd.f32	s15, s14, s15
 15357 30b4 274B     		ldr	r3, .L838
 15358 30b6 C3ED567A 		vstr.32	s15, [r3, #344]
 15359              	.L689:
1046:Src/main.c    ****       }
1047:Src/main.c    ****       if (foc1.pi_iq.Ref > (foc1.data.iqRef + foc1.config.tS))
 15360              		.loc 20 1047 21
 15361 30ba 264B     		ldr	r3, .L838
 15362 30bc 93ED567A 		vldr.32	s14, [r3, #344]
 15363              		.loc 20 1047 38
 15364 30c0 244B     		ldr	r3, .L838
 15365 30c2 D3ED056A 		vldr.32	s13, [r3, #20]
 15366              		.loc 20 1047 58
 15367 30c6 234B     		ldr	r3, .L838
 15368 30c8 D3EDBD7A 		vldr.32	s15, [r3, #756]
 15369              		.loc 20 1047 45
 15370 30cc 76EEA77A 		vadd.f32	s15, s13, s15
 15371              		.loc 20 1047 10
 15372 30d0 B4EEE77A 		vcmpe.f32	s14, s15
 15373 30d4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 15374 30d8 0FDD     		ble	.L691
1048:Src/main.c    ****       {
1049:Src/main.c    ****         foc1.pi_iq.Ref -= foc1.config.tS * foc1.data.iqRmp; // ramp rate: rad/s/s
 15375              		.loc 20 1049 38
 15376 30da 1E4B     		ldr	r3, .L838
 15377 30dc 93EDBD7A 		vldr.32	s14, [r3, #756]
 15378              		.loc 20 1049 53
 15379 30e0 1C4B     		ldr	r3, .L838
 15380 30e2 D3ED067A 		vldr.32	s15, [r3, #24]
 15381              		.loc 20 1049 42
 15382 30e6 67EE277A 		vmul.f32	s15, s14, s15
 15383              		.loc 20 1049 24
 15384 30ea 1A4B     		ldr	r3, .L838
 15385 30ec 93ED567A 		vldr.32	s14, [r3, #344]
 15386 30f0 77EE677A 		vsub.f32	s15, s14, s15
 15387 30f4 174B     		ldr	r3, .L838
 15388 30f6 C3ED567A 		vstr.32	s15, [r3, #344]
 15389              	.L691:
1050:Src/main.c    ****       }
1051:Src/main.c    ****       foc1.pi_id.Ref = foc1.data.idRef;
 15390              		.loc 20 1051 33
 15391 30fa 164B     		ldr	r3, .L838
 15392 30fc 1B69     		ldr	r3, [r3, #16]	@ float
 15393              		.loc 20 1051 22
 15394 30fe 154A     		ldr	r2, .L838
 15395 3100 C2F81831 		str	r3, [r2, #280]	@ float
1052:Src/main.c    ****       //foc1.pi_iq.Ref = foc1.data.iqRef;
1053:Src/main.c    ****       foc1.pi_iq.Ref = (foc1.data.iqRef < 0.1f && foc1.data.iqRef > -0.1f) ? 0.f : foc1.pi_iq.Ref; 
 15396              		.loc 20 1053 34
 15397 3104 134B     		ldr	r3, .L838
 15398 3106 D3ED057A 		vldr.32	s15, [r3, #20]
 15399              		.loc 20 1053 41
 15400 310a 9FED1C7A 		vldr.32	s14, .L838+40
 15401 310e F4EEC77A 		vcmpe.f32	s15, s14
 15402 3112 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 15403 3116 4CBF     		ite	mi
 15404 3118 0123     		movmi	r3, #1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 803


 15405 311a 0023     		movpl	r3, #0
 15406 311c DBB2     		uxtb	r3, r3
 15407 311e 83F00103 		eor	r3, r3, #1
 15408 3122 DBB2     		uxtb	r3, r3
 15409              		.loc 20 1053 82
 15410 3124 002B     		cmp	r3, #0
 15411 3126 11D1     		bne	.L693
 15412              		.loc 20 1053 60 discriminator 2
 15413 3128 0A4B     		ldr	r3, .L838
 15414 312a D3ED057A 		vldr.32	s15, [r3, #20]
 15415              		.loc 20 1053 67 discriminator 2
 15416 312e 9FED147A 		vldr.32	s14, .L838+44
 15417 3132 F4EEC77A 		vcmpe.f32	s15, s14
 15418 3136 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 15419 313a CCBF     		ite	gt
 15420 313c 0123     		movgt	r3, #1
 15421 313e 0023     		movle	r3, #0
 15422 3140 DBB2     		uxtb	r3, r3
 15423 3142 83F00103 		eor	r3, r3, #1
 15424 3146 DBB2     		uxtb	r3, r3
 15425              		.loc 20 1053 48 discriminator 2
 15426 3148 002B     		cmp	r3, #0
 15427 314a 1BD0     		beq	.L694
 15428              	.L693:
 15429              		.loc 20 1053 82 discriminator 3
 15430 314c 014B     		ldr	r3, .L838
 15431 314e D3F85831 		ldr	r3, [r3, #344]	@ float
 15432 3152 19E0     		b	.L695
 15433              	.L839:
 15434              		.align	2
 15435              	.L838:
 15436 3154 00000000 		.word	foc1
 15437 3158 0000804B 		.word	1266679808
 15438 315c 00008033 		.word	864026624
 15439 3160 00000000 		.word	adcData
 15440 3164 F8078039 		.word	964691960
 15441 3168 3ACD133F 		.word	1058262330
 15442 316c 3ACD933F 		.word	1066650938
 15443 3170 D0030000 		.word	foc1+976
 15444 3174 E0030000 		.word	foc1+992
 15445 3178 F0030000 		.word	foc1+1008
 15446 317c CDCCCC3D 		.word	1036831949
 15447 3180 CDCCCCBD 		.word	-1110651699
 15448              	.L694:
 15449              		.loc 20 1053 82 is_stmt 0 discriminator 4
 15450 3184 4FF00003 		mov	r3, #0
 15451              	.L695:
 15452              		.loc 20 1053 22 is_stmt 1 discriminator 6
 15453 3188 AF4A     		ldr	r2, .L840
 15454 318a C2F85831 		str	r3, [r2, #344]	@ float
1054:Src/main.c    ****       foc1.pi_id.Fdb = foc1.data.isd;
 15455              		.loc 20 1054 33 discriminator 6
 15456 318e AE4B     		ldr	r3, .L840
 15457 3190 DB6C     		ldr	r3, [r3, #76]	@ float
 15458              		.loc 20 1054 22 discriminator 6
 15459 3192 AD4A     		ldr	r2, .L840
 15460 3194 C2F81C31 		str	r3, [r2, #284]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 804


1055:Src/main.c    ****       foc1.pi_iq.Fdb = foc1.data.isq;
 15461              		.loc 20 1055 33 discriminator 6
 15462 3198 AB4B     		ldr	r3, .L840
 15463 319a 1B6D     		ldr	r3, [r3, #80]	@ float
 15464              		.loc 20 1055 22 discriminator 6
 15465 319c AA4A     		ldr	r2, .L840
 15466 319e C2F85C31 		str	r3, [r2, #348]	@ float
1056:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_id);
 15467              		.loc 20 1056 16 discriminator 6
 15468 31a2 A94B     		ldr	r3, .L840
 15469 31a4 D3F83034 		ldr	r3, [r3, #1072]
 15470              		.loc 20 1056 7 discriminator 6
 15471 31a8 A848     		ldr	r0, .L840+4
 15472 31aa 9847     		blx	r3
 15473              	.LVL34:
1057:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_iq);
 15474              		.loc 20 1057 16 discriminator 6
 15475 31ac A64B     		ldr	r3, .L840
 15476 31ae D3F83034 		ldr	r3, [r3, #1072]
 15477              		.loc 20 1057 7 discriminator 6
 15478 31b2 A748     		ldr	r0, .L840+8
 15479 31b4 9847     		blx	r3
 15480              	.LVL35:
1058:Src/main.c    ****       // feed-forward axis decoupling
1059:Src/main.c    ****       if (foc1.config.axisDecEn == 1)
 15481              		.loc 20 1059 22 discriminator 6
 15482 31b6 A44B     		ldr	r3, .L840
 15483 31b8 93F8E232 		ldrb	r3, [r3, #738]
 15484 31bc DBB2     		uxtb	r3, r3
 15485              		.loc 20 1059 10 discriminator 6
 15486 31be 012B     		cmp	r3, #1
 15487 31c0 47D1     		bne	.L696
1060:Src/main.c    ****       {
1061:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 15488              		.loc 20 1061 35
 15489 31c2 A14B     		ldr	r3, .L840
 15490 31c4 D3F84031 		ldr	r3, [r3, #320]	@ float
 15491              		.loc 20 1061 23
 15492 31c8 9F4A     		ldr	r2, .L840
 15493 31ca C2F8CC32 		str	r3, [r2, #716]	@ float
1062:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 15494              		.loc 20 1062 35
 15495 31ce 9E4B     		ldr	r3, .L840
 15496 31d0 D3F88031 		ldr	r3, [r3, #384]	@ float
 15497              		.loc 20 1062 23
 15498 31d4 9C4A     		ldr	r2, .L840
 15499 31d6 C2F8D032 		str	r3, [r2, #720]	@ float
1063:Src/main.c    ****         foc1.data.udDec = foc1.data.isq * foc1.pll.SpeedPll * foc1.config.Lq;
 15500              		.loc 20 1063 36
 15501 31da 9B4B     		ldr	r3, .L840
 15502 31dc 93ED147A 		vldr.32	s14, [r3, #80]
 15503              		.loc 20 1063 51
 15504 31e0 994B     		ldr	r3, .L840
 15505 31e2 D3EDEC7A 		vldr.32	s15, [r3, #944]
 15506              		.loc 20 1063 41
 15507 31e6 27EE277A 		vmul.f32	s14, s14, s15
 15508              		.loc 20 1063 74
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 805


 15509 31ea 974B     		ldr	r3, .L840
 15510 31ec D3EDC47A 		vldr.32	s15, [r3, #784]
 15511              		.loc 20 1063 61
 15512 31f0 67EE277A 		vmul.f32	s15, s14, s15
 15513              		.loc 20 1063 25
 15514 31f4 944B     		ldr	r3, .L840
 15515 31f6 C3ED157A 		vstr.32	s15, [r3, #84]
1064:Src/main.c    ****         foc1.data.uqDec = foc1.pll.SpeedPll * (foc1.data.isd * foc1.config.Ld + foc1.flux.fluxLeaka
 15516              		.loc 20 1064 35
 15517 31fa 934B     		ldr	r3, .L840
 15518 31fc 93EDEC7A 		vldr.32	s14, [r3, #944]
 15519              		.loc 20 1064 57
 15520 3200 914B     		ldr	r3, .L840
 15521 3202 D3ED136A 		vldr.32	s13, [r3, #76]
 15522              		.loc 20 1064 75
 15523 3206 904B     		ldr	r3, .L840
 15524 3208 D3EDC37A 		vldr.32	s15, [r3, #780]
 15525              		.loc 20 1064 62
 15526 320c 66EEA76A 		vmul.f32	s13, s13, s15
 15527              		.loc 20 1064 90
 15528 3210 8D4B     		ldr	r3, .L840
 15529 3212 D3EDA17A 		vldr.32	s15, [r3, #644]
 15530              		.loc 20 1064 79
 15531 3216 76EEA77A 		vadd.f32	s15, s13, s15
 15532              		.loc 20 1064 45
 15533 321a 67EE277A 		vmul.f32	s15, s14, s15
 15534              		.loc 20 1064 25
 15535 321e 8A4B     		ldr	r3, .L840
 15536 3220 C3ED167A 		vstr.32	s15, [r3, #88]
1065:Src/main.c    ****         foc1.volt.usd -= foc1.data.udDec;
 15537              		.loc 20 1065 35
 15538 3224 884B     		ldr	r3, .L840
 15539 3226 D3ED157A 		vldr.32	s15, [r3, #84]
 15540              		.loc 20 1065 23
 15541 322a 874B     		ldr	r3, .L840
 15542 322c 93EDB37A 		vldr.32	s14, [r3, #716]
 15543 3230 77EE677A 		vsub.f32	s15, s14, s15
 15544 3234 844B     		ldr	r3, .L840
 15545 3236 C3EDB37A 		vstr.32	s15, [r3, #716]
1066:Src/main.c    ****         foc1.volt.usq += foc1.data.uqDec;
 15546              		.loc 20 1066 35
 15547 323a 834B     		ldr	r3, .L840
 15548 323c 93ED167A 		vldr.32	s14, [r3, #88]
 15549              		.loc 20 1066 23
 15550 3240 814B     		ldr	r3, .L840
 15551 3242 D3EDB47A 		vldr.32	s15, [r3, #720]
 15552 3246 77EE277A 		vadd.f32	s15, s14, s15
 15553 324a 7F4B     		ldr	r3, .L840
 15554 324c C3EDB47A 		vstr.32	s15, [r3, #720]
 15555 3250 0BE0     		b	.L697
 15556              	.L696:
1067:Src/main.c    ****       }
1068:Src/main.c    ****       else
1069:Src/main.c    ****       {
1070:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 15557              		.loc 20 1070 35
 15558 3252 7D4B     		ldr	r3, .L840
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 806


 15559 3254 D3F84031 		ldr	r3, [r3, #320]	@ float
 15560              		.loc 20 1070 23
 15561 3258 7B4A     		ldr	r2, .L840
 15562 325a C2F8CC32 		str	r3, [r2, #716]	@ float
1071:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 15563              		.loc 20 1071 35
 15564 325e 7A4B     		ldr	r3, .L840
 15565 3260 D3F88031 		ldr	r3, [r3, #384]	@ float
 15566              		.loc 20 1071 23
 15567 3264 784A     		ldr	r2, .L840
 15568 3266 C2F8D032 		str	r3, [r2, #720]	@ float
 15569              	.L697:
1072:Src/main.c    ****       }
1073:Src/main.c    ****       // Saturation
1074:Src/main.c    ****       foc1.volt.vMagMax = foc1.volt.dutyMax * ONE_BY_SQRT3 * foc1.volt.DcBusVolt;
 15570              		.loc 20 1074 36
 15571 326a 774B     		ldr	r3, .L840
 15572 326c D3EDB67A 		vldr.32	s15, [r3, #728]
 15573              		.loc 20 1074 45
 15574 3270 9FED787A 		vldr.32	s14, .L840+12
 15575 3274 27EE877A 		vmul.f32	s14, s15, s14
 15576              		.loc 20 1074 71
 15577 3278 734B     		ldr	r3, .L840
 15578 327a D3EDA97A 		vldr.32	s15, [r3, #676]
 15579              		.loc 20 1074 60
 15580 327e 67EE277A 		vmul.f32	s15, s14, s15
 15581              		.loc 20 1074 25
 15582 3282 714B     		ldr	r3, .L840
 15583 3284 C3EDB57A 		vstr.32	s15, [r3, #724]
1075:Src/main.c    ****       utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMax)
 15584              		.loc 20 1075 7
 15585 3288 6F4B     		ldr	r3, .L840
 15586 328a D3EDB57A 		vldr.32	s15, [r3, #724]
 15587 328e B0EE670A 		vmov.f32	s0, s15
 15588 3292 7149     		ldr	r1, .L840+16
 15589 3294 7148     		ldr	r0, .L840+20
 15590 3296 FFF7FEFF 		bl	utils_saturate_vector_2d
1076:Src/main.c    ****       foc1.volt.usd = foc1.volt.usd / (foc1.volt.DcBusVolt);
 15591              		.loc 20 1076 32
 15592 329a 6B4B     		ldr	r3, .L840
 15593 329c D3EDB36A 		vldr.32	s13, [r3, #716]
 15594              		.loc 20 1076 49
 15595 32a0 694B     		ldr	r3, .L840
 15596 32a2 93EDA97A 		vldr.32	s14, [r3, #676]
 15597              		.loc 20 1076 37
 15598 32a6 C6EE877A 		vdiv.f32	s15, s13, s14
 15599              		.loc 20 1076 21
 15600 32aa 674B     		ldr	r3, .L840
 15601 32ac C3EDB37A 		vstr.32	s15, [r3, #716]
1077:Src/main.c    ****       foc1.volt.usq = foc1.volt.usq / (foc1.volt.DcBusVolt);
 15602              		.loc 20 1077 32
 15603 32b0 654B     		ldr	r3, .L840
 15604 32b2 D3EDB46A 		vldr.32	s13, [r3, #720]
 15605              		.loc 20 1077 49
 15606 32b6 644B     		ldr	r3, .L840
 15607 32b8 93EDA97A 		vldr.32	s14, [r3, #676]
 15608              		.loc 20 1077 37
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 807


 15609 32bc C6EE877A 		vdiv.f32	s15, s13, s14
 15610              		.loc 20 1077 21
 15611 32c0 614B     		ldr	r3, .L840
 15612 32c2 C3EDB47A 		vstr.32	s15, [r3, #720]
1078:Src/main.c    ****       // calc phase voltages
1079:Src/main.c    ****       foc1.volt.MfuncV1 = foc1.svgen.Ta;
 15613              		.loc 20 1079 37
 15614 32c6 604B     		ldr	r3, .L840
 15615 32c8 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 15616              		.loc 20 1079 25
 15617 32cc 5E4A     		ldr	r2, .L840
 15618 32ce C2F8A832 		str	r3, [r2, #680]	@ float
1080:Src/main.c    ****       foc1.volt.MfuncV2 = foc1.svgen.Tb;
 15619              		.loc 20 1080 37
 15620 32d2 5D4B     		ldr	r3, .L840
 15621 32d4 D3F80031 		ldr	r3, [r3, #256]	@ float
 15622              		.loc 20 1080 25
 15623 32d8 5B4A     		ldr	r2, .L840
 15624 32da C2F8AC32 		str	r3, [r2, #684]	@ float
1081:Src/main.c    ****       foc1.volt.MfuncV3 = foc1.svgen.Tc;
 15625              		.loc 20 1081 37
 15626 32de 5A4B     		ldr	r3, .L840
 15627 32e0 D3F80431 		ldr	r3, [r3, #260]	@ float
 15628              		.loc 20 1081 25
 15629 32e4 584A     		ldr	r2, .L840
 15630 32e6 C2F8B032 		str	r3, [r2, #688]	@ float
1082:Src/main.c    ****       foc1.calc.volt(&foc1.volt);
 15631              		.loc 20 1082 16
 15632 32ea 574B     		ldr	r3, .L840
 15633 32ec D3F83C34 		ldr	r3, [r3, #1084]
 15634              		.loc 20 1082 7
 15635 32f0 5B48     		ldr	r0, .L840+24
 15636 32f2 9847     		blx	r3
 15637              	.LVL36:
1083:Src/main.c    ****       //calc IPARK transform (IPARK output -> SVGEN input)
1084:Src/main.c    ****       foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 15638              		.loc 20 1084 33
 15639 32f4 544B     		ldr	r3, .L840
 15640 32f6 93EDB37A 		vldr.32	s14, [r3, #716]
 15641              		.loc 20 1084 49
 15642 32fa 534B     		ldr	r3, .L840
 15643 32fc D3ED1B7A 		vldr.32	s15, [r3, #108]
 15644              		.loc 20 1084 38
 15645 3300 27EE277A 		vmul.f32	s14, s14, s15
 15646              		.loc 20 1084 70
 15647 3304 504B     		ldr	r3, .L840
 15648 3306 D3EDB46A 		vldr.32	s13, [r3, #720]
 15649              		.loc 20 1084 86
 15650 330a 4F4B     		ldr	r3, .L840
 15651 330c D3ED1A7A 		vldr.32	s15, [r3, #104]
 15652              		.loc 20 1084 75
 15653 3310 66EEA77A 		vmul.f32	s15, s13, s15
 15654              		.loc 20 1084 59
 15655 3314 77EE677A 		vsub.f32	s15, s14, s15
 15656              		.loc 20 1084 22
 15657 3318 4B4B     		ldr	r3, .L840
 15658 331a C3ED3D7A 		vstr.32	s15, [r3, #244]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 808


1085:Src/main.c    ****       foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 15659              		.loc 20 1085 33
 15660 331e 4A4B     		ldr	r3, .L840
 15661 3320 93EDB47A 		vldr.32	s14, [r3, #720]
 15662              		.loc 20 1085 49
 15663 3324 484B     		ldr	r3, .L840
 15664 3326 D3ED1B7A 		vldr.32	s15, [r3, #108]
 15665              		.loc 20 1085 38
 15666 332a 27EE277A 		vmul.f32	s14, s14, s15
 15667              		.loc 20 1085 70
 15668 332e 464B     		ldr	r3, .L840
 15669 3330 D3EDB36A 		vldr.32	s13, [r3, #716]
 15670              		.loc 20 1085 86
 15671 3334 444B     		ldr	r3, .L840
 15672 3336 D3ED1A7A 		vldr.32	s15, [r3, #104]
 15673              		.loc 20 1085 75
 15674 333a 66EEA77A 		vmul.f32	s15, s13, s15
 15675              		.loc 20 1085 59
 15676 333e 77EE277A 		vadd.f32	s15, s14, s15
 15677              		.loc 20 1085 22
 15678 3342 414B     		ldr	r3, .L840
 15679 3344 C3ED3E7A 		vstr.32	s15, [r3, #248]
1086:Src/main.c    ****       // calc space-vector generator
1087:Src/main.c    ****       foc1.calc.svgen(&foc1.svgen);
 15680              		.loc 20 1087 16
 15681 3348 3F4B     		ldr	r3, .L840
 15682 334a D3F83434 		ldr	r3, [r3, #1076]
 15683              		.loc 20 1087 7
 15684 334e 4548     		ldr	r0, .L840+28
 15685 3350 9847     		blx	r3
 15686              	.LVL37:
1088:Src/main.c    ****       // estimete Hall sensor position
1089:Src/main.c    ****       hall.A = LL_GPIO_IsInputPinSet(HALL_PHASE_A_GPIO_Port, HALL_PHASE_A_Pin);
 15687              		.loc 20 1089 16
 15688 3352 8021     		movs	r1, #128
 15689 3354 4448     		ldr	r0, .L840+32
 15690 3356 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 15691 335a 0346     		mov	r3, r0
 15692              		.loc 20 1089 14
 15693 335c DAB2     		uxtb	r2, r3
 15694 335e 434B     		ldr	r3, .L840+36
 15695 3360 1A70     		strb	r2, [r3]
1090:Src/main.c    ****       hall.B = LL_GPIO_IsInputPinSet(HALL_PHASE_B_GPIO_Port, HALL_PHASE_B_Pin);
 15696              		.loc 20 1090 16
 15697 3362 4FF48071 		mov	r1, #256
 15698 3366 4048     		ldr	r0, .L840+32
 15699 3368 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 15700 336c 0346     		mov	r3, r0
 15701              		.loc 20 1090 14
 15702 336e DAB2     		uxtb	r2, r3
 15703 3370 3E4B     		ldr	r3, .L840+36
 15704 3372 5A70     		strb	r2, [r3, #1]
1091:Src/main.c    ****       hall.C = LL_GPIO_IsInputPinSet(HALL_PHASE_C_GPIO_Port, HALL_PHASE_C_Pin);
 15705              		.loc 20 1091 16
 15706 3374 4FF40071 		mov	r1, #512
 15707 3378 3B48     		ldr	r0, .L840+32
 15708 337a FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 809


 15709 337e 0346     		mov	r3, r0
 15710              		.loc 20 1091 14
 15711 3380 DAB2     		uxtb	r2, r3
 15712 3382 3A4B     		ldr	r3, .L840+36
 15713 3384 9A70     		strb	r2, [r3, #2]
1092:Src/main.c    ****       hall.speedE = foc1.pll.SpeedPll;
 15714              		.loc 20 1092 29
 15715 3386 304B     		ldr	r3, .L840
 15716 3388 D3F8B033 		ldr	r3, [r3, #944]	@ float
 15717              		.loc 20 1092 19
 15718 338c 374A     		ldr	r2, .L840+36
 15719 338e D362     		str	r3, [r2, #44]	@ float
1093:Src/main.c    ****       Hall_update(&hall);
 15720              		.loc 20 1093 7
 15721 3390 3648     		ldr	r0, .L840+36
 15722 3392 FFF7FEFF 		bl	Hall_update
1094:Src/main.c    ****       // calc bemf observer
1095:Src/main.c    ****       // if (foc1.config.sim == 1)
1096:Src/main.c    ****       //   foc1.smo.freq = (bldc1.omega * bldc1.pp) + 1e-20f; // BLDC motor electrical angular freq
1097:Src/main.c    ****       // else if (foc1.config.sim == 0)
1098:Src/main.c    ****       // {
1099:Src/main.c    ****       //   //foc1.smo.freq = fabsf(foc1.spdCalc.Speed) + 1e-20f;
1100:Src/main.c    ****       // }
1101:Src/main.c    ****       // ABS(foc1.smo.freq);
1102:Src/main.c    ****       // foc1.smo.Ialpha = foc1.data.isa;
1103:Src/main.c    ****       // foc1.smo.Ibeta = foc1.data.isb;
1104:Src/main.c    ****       // foc1.smo.Valpha = foc1.svgen.usa;
1105:Src/main.c    ****       // foc1.smo.Vbeta = foc1.svgen.usb;
1106:Src/main.c    ****       // foc1.calc.smo(&foc1.smo);
1107:Src/main.c    ****       // calc flux observer
1108:Src/main.c    ****       foc1.flux.i_alpha = foc1.data.isa;
 15723              		.loc 20 1108 36
 15724 3396 2C4B     		ldr	r3, .L840
 15725 3398 5B6C     		ldr	r3, [r3, #68]	@ float
 15726              		.loc 20 1108 25
 15727 339a 2B4A     		ldr	r2, .L840
 15728 339c C2F87432 		str	r3, [r2, #628]	@ float
1109:Src/main.c    ****       foc1.flux.i_beta = foc1.data.isb;
 15729              		.loc 20 1109 35
 15730 33a0 294B     		ldr	r3, .L840
 15731 33a2 9B6C     		ldr	r3, [r3, #72]	@ float
 15732              		.loc 20 1109 24
 15733 33a4 284A     		ldr	r2, .L840
 15734 33a6 C2F87832 		str	r3, [r2, #632]	@ float
1110:Src/main.c    ****       foc1.flux.v_alpha = foc1.volt.usa;
 15735              		.loc 20 1110 36
 15736 33aa 274B     		ldr	r3, .L840
 15737 33ac D3F8C432 		ldr	r3, [r3, #708]	@ float
 15738              		.loc 20 1110 25
 15739 33b0 254A     		ldr	r2, .L840
 15740 33b2 C2F87C32 		str	r3, [r2, #636]	@ float
1111:Src/main.c    ****       foc1.flux.v_beta = foc1.volt.usb;
 15741              		.loc 20 1111 35
 15742 33b6 244B     		ldr	r3, .L840
 15743 33b8 D3F8C832 		ldr	r3, [r3, #712]	@ float
 15744              		.loc 20 1111 24
 15745 33bc 224A     		ldr	r2, .L840
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 810


 15746 33be C2F88032 		str	r3, [r2, #640]	@ float
1112:Src/main.c    ****       foc1.calc.flux(&foc1.flux);
 15747              		.loc 20 1112 16
 15748 33c2 214B     		ldr	r3, .L840
 15749 33c4 D3F84834 		ldr	r3, [r3, #1096]
 15750              		.loc 20 1112 7
 15751 33c8 2948     		ldr	r0, .L840+40
 15752 33ca 9847     		blx	r3
 15753              	.LVL38:
1113:Src/main.c    ****       // calc speed PLL
1114:Src/main.c    ****       foc1.pll.AngleRaw = hall.angle; //foc1.smo.Theta; //foc1.flux.phase;
 15754              		.loc 20 1114 31
 15755 33cc 274B     		ldr	r3, .L840+36
 15756 33ce 5B69     		ldr	r3, [r3, #20]	@ float
 15757              		.loc 20 1114 25
 15758 33d0 1D4A     		ldr	r2, .L840
 15759 33d2 C2F8A433 		str	r3, [r2, #932]	@ float
1115:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 15760              		.loc 20 1115 16
 15761 33d6 1C4B     		ldr	r3, .L840
 15762 33d8 D3F84C34 		ldr	r3, [r3, #1100]
 15763              		.loc 20 1115 7
 15764 33dc 2548     		ldr	r0, .L840+44
 15765 33de 9847     		blx	r3
 15766              	.LVL39:
1116:Src/main.c    ****       foc1.data.speedRpm = (foc1.pll.SpeedPll * RADS2RPM) / foc1.config.pp;
 15767              		.loc 20 1116 37
 15768 33e0 194B     		ldr	r3, .L840
 15769 33e2 D3EDEC7A 		vldr.32	s15, [r3, #944]
 15770              		.loc 20 1116 47
 15771 33e6 9FED247A 		vldr.32	s14, .L840+48
 15772 33ea 67EE876A 		vmul.f32	s13, s15, s14
 15773              		.loc 20 1116 72
 15774 33ee 164B     		ldr	r3, .L840
 15775 33f0 93EDC67A 		vldr.32	s14, [r3, #792]
 15776              		.loc 20 1116 59
 15777 33f4 C6EE877A 		vdiv.f32	s15, s13, s14
 15778              		.loc 20 1116 26
 15779 33f8 134B     		ldr	r3, .L840
 15780 33fa C3ED0A7A 		vstr.32	s15, [r3, #40]
1117:Src/main.c    ****       // Check protection
1118:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 15781              		.loc 20 1118 36
 15782 33fe 124B     		ldr	r3, .L840
 15783 3400 5B6C     		ldr	r3, [r3, #68]	@ float
 15784              		.loc 20 1118 25
 15785 3402 114A     		ldr	r2, .L840
 15786 3404 C2F83033 		str	r3, [r2, #816]	@ float
1119:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 15787              		.loc 20 1119 36
 15788 3408 0F4B     		ldr	r3, .L840
 15789 340a 5B6E     		ldr	r3, [r3, #100]	@ float
 15790              		.loc 20 1119 25
 15791 340c 0E4A     		ldr	r2, .L840
 15792 340e C2F83433 		str	r3, [r2, #820]	@ float
1120:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 15793              		.loc 20 1120 32
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 811


 15794 3412 0D4B     		ldr	r3, .L840
 15795 3414 D3F8A432 		ldr	r3, [r3, #676]	@ float
 15796              		.loc 20 1120 21
 15797 3418 0B4A     		ldr	r2, .L840
 15798 341a C2F83833 		str	r3, [r2, #824]	@ float
1121:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
 15799              		.loc 20 1121 33
 15800 341e 174B     		ldr	r3, .L840+52
 15801 3420 1B69     		ldr	r3, [r3, #16]	@ float
 15802              		.loc 20 1121 25
 15803 3422 094A     		ldr	r2, .L840
 15804 3424 C2F83C33 		str	r3, [r2, #828]	@ float
1122:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 15805              		.loc 20 1122 16
 15806 3428 074B     		ldr	r3, .L840
 15807 342a D3F84034 		ldr	r3, [r3, #1088]
 15808              		.loc 20 1122 7
 15809 342e 1448     		ldr	r0, .L840+56
 15810 3430 9847     		blx	r3
 15811              	.LVL40:
1123:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
 15812              		.loc 20 1123 35
 15813 3432 054B     		ldr	r3, .L840
 15814 3434 93F84033 		ldrb	r3, [r3, #832]
 15815 3438 DBB2     		uxtb	r3, r3
 15816              		.loc 20 1123 59
 15817 343a 002B     		cmp	r3, #0
 15818 343c 22D1     		bne	.L698
 15819              		.loc 20 1123 59 is_stmt 0 discriminator 1
 15820 343e 024B     		ldr	r3, .L840
 15821 3440 1B78     		ldrb	r3, [r3]
 15822 3442 DBB2     		uxtb	r3, r3
 15823 3444 1FE0     		b	.L699
 15824              	.L841:
 15825 3446 00BF     		.align	2
 15826              	.L840:
 15827 3448 00000000 		.word	foc1
 15828 344c 18010000 		.word	foc1+280
 15829 3450 58010000 		.word	foc1+344
 15830 3454 3ACD133F 		.word	1058262330
 15831 3458 D0020000 		.word	foc1+720
 15832 345c CC020000 		.word	foc1+716
 15833 3460 A4020000 		.word	foc1+676
 15834 3464 F4000000 		.word	foc1+244
 15835 3468 00040048 		.word	1207960576
 15836 346c 00000000 		.word	hall
 15837 3470 74020000 		.word	foc1+628
 15838 3474 A4030000 		.word	foc1+932
 15839 3478 EBC91841 		.word	1092143595
 15840 347c 00000000 		.word	ntcPcb
 15841 3480 1C030000 		.word	foc1+796
 15842              	.L698:
 15843              		.loc 20 1123 59 discriminator 2
 15844 3484 0723     		movs	r3, #7
 15845              	.L699:
 15846              		.loc 20 1123 23 is_stmt 1 discriminator 4
 15847 3486 6E4A     		ldr	r2, .L842
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 812


 15848 3488 1370     		strb	r3, [r2]
1124:Src/main.c    ****       // apply voltage to motor model and pwm driver
1125:Src/main.c    ****       bldc1.cmpr0 = foc1.svgen.Ta;
 15849              		.loc 20 1125 31 discriminator 4
 15850 348a 6D4B     		ldr	r3, .L842
 15851 348c D3F8FC30 		ldr	r3, [r3, #252]	@ float
 15852              		.loc 20 1125 19 discriminator 4
 15853 3490 6C4A     		ldr	r2, .L842+4
 15854 3492 D361     		str	r3, [r2, #28]	@ float
1126:Src/main.c    ****       bldc1.cmpr1 = foc1.svgen.Tb;
 15855              		.loc 20 1126 31 discriminator 4
 15856 3494 6A4B     		ldr	r3, .L842
 15857 3496 D3F80031 		ldr	r3, [r3, #256]	@ float
 15858              		.loc 20 1126 19 discriminator 4
 15859 349a 6A4A     		ldr	r2, .L842+4
 15860 349c 1362     		str	r3, [r2, #32]	@ float
1127:Src/main.c    ****       bldc1.cmpr2 = foc1.svgen.Tc;
 15861              		.loc 20 1127 31 discriminator 4
 15862 349e 684B     		ldr	r3, .L842
 15863 34a0 D3F80431 		ldr	r3, [r3, #260]	@ float
 15864              		.loc 20 1127 19 discriminator 4
 15865 34a4 674A     		ldr	r2, .L842+4
 15866 34a6 5362     		str	r3, [r2, #36]	@ float
1128:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, (uint32_t)(foc1.svgen.Ta * foc1.data.halfP
 15867              		.loc 20 1128 79 discriminator 4
 15868 34a8 654B     		ldr	r3, .L842
 15869 34aa 93ED3F7A 		vldr.32	s14, [r3, #252]
 15870              		.loc 20 1128 94 discriminator 4
 15871 34ae 644B     		ldr	r3, .L842
 15872 34b0 D3ED377A 		vldr.32	s15, [r3, #220]
 15873              		.loc 20 1128 83 discriminator 4
 15874 34b4 27EE277A 		vmul.f32	s14, s14, s15
 15875              		.loc 20 1128 120 discriminator 4
 15876 34b8 614B     		ldr	r3, .L842
 15877 34ba D3ED377A 		vldr.32	s15, [r3, #220]
 15878              		.loc 20 1128 109 discriminator 4
 15879 34be 77EE277A 		vadd.f32	s15, s14, s15
 15880              		.loc 20 1128 7 discriminator 4
 15881 34c2 FCEEE77A 		vcvt.u32.f32	s15, s15
 15882 34c6 17EE902A 		vmov	r2, s15	@ int
 15883 34ca 4FF40031 		mov	r1, #131072
 15884 34ce 5E48     		ldr	r0, .L842+8
 15885 34d0 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1129:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, (uint32_t)(foc1.svgen.Tb * foc1.data.halfP
 15886              		.loc 20 1129 79 discriminator 4
 15887 34d4 5A4B     		ldr	r3, .L842
 15888 34d6 93ED407A 		vldr.32	s14, [r3, #256]
 15889              		.loc 20 1129 94 discriminator 4
 15890 34da 594B     		ldr	r3, .L842
 15891 34dc D3ED377A 		vldr.32	s15, [r3, #220]
 15892              		.loc 20 1129 83 discriminator 4
 15893 34e0 27EE277A 		vmul.f32	s14, s14, s15
 15894              		.loc 20 1129 120 discriminator 4
 15895 34e4 564B     		ldr	r3, .L842
 15896 34e6 D3ED377A 		vldr.32	s15, [r3, #220]
 15897              		.loc 20 1129 109 discriminator 4
 15898 34ea 77EE277A 		vadd.f32	s15, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 813


 15899              		.loc 20 1129 7 discriminator 4
 15900 34ee FCEEE77A 		vcvt.u32.f32	s15, s15
 15901 34f2 17EE902A 		vmov	r2, s15	@ int
 15902 34f6 4FF40021 		mov	r1, #524288
 15903 34fa 5348     		ldr	r0, .L842+8
 15904 34fc FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1130:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, (uint32_t)(foc1.svgen.Tc * foc1.data.halfP
 15905              		.loc 20 1130 79 discriminator 4
 15906 3500 4F4B     		ldr	r3, .L842
 15907 3502 93ED417A 		vldr.32	s14, [r3, #260]
 15908              		.loc 20 1130 94 discriminator 4
 15909 3506 4E4B     		ldr	r3, .L842
 15910 3508 D3ED377A 		vldr.32	s15, [r3, #220]
 15911              		.loc 20 1130 83 discriminator 4
 15912 350c 27EE277A 		vmul.f32	s14, s14, s15
 15913              		.loc 20 1130 120 discriminator 4
 15914 3510 4B4B     		ldr	r3, .L842
 15915 3512 D3ED377A 		vldr.32	s15, [r3, #220]
 15916              		.loc 20 1130 109 discriminator 4
 15917 3516 77EE277A 		vadd.f32	s15, s14, s15
 15918              		.loc 20 1130 7 discriminator 4
 15919 351a FCEEE77A 		vcvt.u32.f32	s15, s15
 15920 351e 17EE902A 		vmov	r2, s15	@ int
 15921 3522 4FF48011 		mov	r1, #1048576
 15922 3526 4848     		ldr	r0, .L842+8
 15923 3528 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1131:Src/main.c    ****       // calc BLDC motor model
1132:Src/main.c    ****       //ModelBLDC_Calc(&bldc1);
1133:Src/main.c    ****       // call datalogger
1134:Src/main.c    ****       if (foc1.data.iqRef != dataLog.trackedValue)
 15924              		.loc 20 1134 20 discriminator 4
 15925 352c 444B     		ldr	r3, .L842
 15926 352e 93ED057A 		vldr.32	s14, [r3, #20]
 15927              		.loc 20 1134 37 discriminator 4
 15928 3532 464B     		ldr	r3, .L842+12
 15929 3534 D3ED097A 		vldr.32	s15, [r3, #36]
 15930              		.loc 20 1134 10 discriminator 4
 15931 3538 B4EE677A 		vcmp.f32	s14, s15
 15932 353c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 15933 3540 02D0     		beq	.L700
1135:Src/main.c    ****         dataLog.trigger = 1;
 15934              		.loc 20 1135 25
 15935 3542 424B     		ldr	r3, .L842+12
 15936 3544 0122     		movs	r2, #1
 15937 3546 1A70     		strb	r2, [r3]
 15938              	.L700:
1136:Src/main.c    ****       dataLog.trackedValue = foc1.data.iqRef;
 15939              		.loc 20 1136 39
 15940 3548 3D4B     		ldr	r3, .L842
 15941 354a 5B69     		ldr	r3, [r3, #20]	@ float
 15942              		.loc 20 1136 28
 15943 354c 3F4A     		ldr	r2, .L842+12
 15944 354e 5362     		str	r3, [r2, #36]	@ float
1137:Src/main.c    ****       dataLog.in1 = foc1.data.isd;
 15945              		.loc 20 1137 30
 15946 3550 3B4B     		ldr	r3, .L842
 15947 3552 DA6C     		ldr	r2, [r3, #76]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 814


 15948              		.loc 20 1137 19
 15949 3554 3D4B     		ldr	r3, .L842+12
 15950 3556 03F58043 		add	r3, r3, #16384
 15951 355a 3833     		adds	r3, r3, #56
 15952 355c 1A60     		str	r2, [r3]	@ float
1138:Src/main.c    ****       dataLog.in2 = foc1.data.isq; //foc1.smo.Theta;
 15953              		.loc 20 1138 30
 15954 355e 384B     		ldr	r3, .L842
 15955 3560 1A6D     		ldr	r2, [r3, #80]	@ float
 15956              		.loc 20 1138 19
 15957 3562 3A4B     		ldr	r3, .L842+12
 15958 3564 03F58043 		add	r3, r3, #16384
 15959 3568 3C33     		adds	r3, r3, #60
 15960 356a 1A60     		str	r2, [r3]	@ float
1139:Src/main.c    ****       dataLog.in3 = foc1.lpf_id.out;
 15961              		.loc 20 1139 32
 15962 356c 344B     		ldr	r3, .L842
 15963 356e D3F8D823 		ldr	r2, [r3, #984]	@ float
 15964              		.loc 20 1139 19
 15965 3572 364B     		ldr	r3, .L842+12
 15966 3574 03F58043 		add	r3, r3, #16384
 15967 3578 4033     		adds	r3, r3, #64
 15968 357a 1A60     		str	r2, [r3]	@ float
1140:Src/main.c    ****       dataLog.in4 = foc1.lpf_iq.out;
 15969              		.loc 20 1140 32
 15970 357c 304B     		ldr	r3, .L842
 15971 357e D3F8E823 		ldr	r2, [r3, #1000]	@ float
 15972              		.loc 20 1140 19
 15973 3582 324B     		ldr	r3, .L842+12
 15974 3584 03F58043 		add	r3, r3, #16384
 15975 3588 4433     		adds	r3, r3, #68
 15976 358a 1A60     		str	r2, [r3]	@ float
1141:Src/main.c    ****       datalogCalcUART(&dataLog);
 15977              		.loc 20 1141 7
 15978 358c 2F48     		ldr	r0, .L842+12
 15979 358e FFF7FEFF 		bl	datalogCalcUART
1142:Src/main.c    ****       break;
 15980              		.loc 20 1142 7
 15981 3592 01F0A4BC 		b	.L621
 15982              	.L626:
1143:Src/main.c    ****     case RUN_CLOSEDLOOP_SPD:
1144:Src/main.c    ****       // calc sin/cos
1145:Src/main.c    ****       if (foc1.config.sim == 1)
 15983              		.loc 20 1145 22
 15984 3596 2A4B     		ldr	r3, .L842
 15985 3598 93F8E132 		ldrb	r3, [r3, #737]
 15986 359c DBB2     		uxtb	r3, r3
 15987              		.loc 20 1145 10
 15988 359e 012B     		cmp	r3, #1
 15989 35a0 5ED1     		bne	.L701
1146:Src/main.c    ****       {
1147:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(bldc1.tetaR)));
 15990              		.loc 20 1147 30
 15991 35a2 284B     		ldr	r3, .L842+4
 15992 35a4 D3ED197A 		vldr.32	s15, [r3, #100]
 15993 35a8 9FED297A 		vldr.32	s14, .L842+16
 15994 35ac 67EE877A 		vmul.f32	s15, s15, s14
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 815


 15995 35b0 FDEEE77A 		vcvt.s32.f32	s15, s15
 15996 35b4 17EE900A 		vmov	r0, s15	@ int
 15997 35b8 FFF7FEFF 		bl	utSinAbs
 15998 35bc 07EE900A 		vmov	s15, r0	@ int
 15999 35c0 F8EEE77A 		vcvt.f32.s32	s15, s15
 16000 35c4 9FED237A 		vldr.32	s14, .L842+20
 16001 35c8 67EE877A 		vmul.f32	s15, s15, s14
 16002              		.loc 20 1147 28
 16003 35cc 1C4B     		ldr	r3, .L842
 16004 35ce C3ED1A7A 		vstr.32	s15, [r3, #104]
1148:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(bldc1.tetaR)));
 16005              		.loc 20 1148 30
 16006 35d2 1C4B     		ldr	r3, .L842+4
 16007 35d4 D3ED197A 		vldr.32	s15, [r3, #100]
 16008 35d8 9FED1D7A 		vldr.32	s14, .L842+16
 16009 35dc 67EE877A 		vmul.f32	s15, s15, s14
 16010 35e0 FDEEE77A 		vcvt.s32.f32	s15, s15
 16011 35e4 17EE900A 		vmov	r0, s15	@ int
 16012 35e8 FFF7FEFF 		bl	utCosAbs
 16013 35ec 07EE900A 		vmov	s15, r0	@ int
 16014 35f0 F8EEE77A 		vcvt.f32.s32	s15, s15
 16015 35f4 9FED177A 		vldr.32	s14, .L842+20
 16016 35f8 67EE877A 		vmul.f32	s15, s15, s14
 16017              		.loc 20 1148 28
 16018 35fc 104B     		ldr	r3, .L842
 16019 35fe C3ED1B7A 		vstr.32	s15, [r3, #108]
1149:Src/main.c    ****         // clarke transform for phase currents
1150:Src/main.c    ****         foc1.data.isa = bldc1.isPhaseA;
 16020              		.loc 20 1150 30
 16021 3602 104B     		ldr	r3, .L842+4
 16022 3604 D3F8B030 		ldr	r3, [r3, #176]	@ float
 16023              		.loc 20 1150 23
 16024 3608 0D4A     		ldr	r2, .L842
 16025 360a 5364     		str	r3, [r2, #68]	@ float
1151:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 16026              		.loc 20 1151 44
 16027 360c 0D4B     		ldr	r3, .L842+4
 16028 360e D3ED2C7A 		vldr.32	s15, [r3, #176]
 16029              		.loc 20 1151 37
 16030 3612 9FED117A 		vldr.32	s14, .L842+24
 16031 3616 27EE877A 		vmul.f32	s14, s15, s14
 16032              		.loc 20 1151 75
 16033 361a 0A4B     		ldr	r3, .L842+4
 16034 361c D3ED2D7A 		vldr.32	s15, [r3, #180]
 16035              		.loc 20 1151 68
 16036 3620 DFED0E6A 		vldr.32	s13, .L842+28
 16037 3624 67EEA67A 		vmul.f32	s15, s15, s13
 16038              		.loc 20 1151 54
 16039 3628 77EE277A 		vadd.f32	s15, s14, s15
 16040              		.loc 20 1151 23
 16041 362c 044B     		ldr	r3, .L842
 16042 362e C3ED127A 		vstr.32	s15, [r3, #72]
1152:Src/main.c    ****         foc1.volt.DcBusVolt = bldc1.udc;
 16043              		.loc 20 1152 36
 16044 3632 044B     		ldr	r3, .L842+4
 16045 3634 9B6C     		ldr	r3, [r3, #72]	@ float
 16046              		.loc 20 1152 29
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 816


 16047 3636 024A     		ldr	r2, .L842
 16048 3638 C2F8A432 		str	r3, [r2, #676]	@ float
 16049 363c 9AE0     		b	.L702
 16050              	.L843:
 16051 363e 00BF     		.align	2
 16052              	.L842:
 16053 3640 00000000 		.word	foc1
 16054 3644 00000000 		.word	bldc1
 16055 3648 00680140 		.word	1073833984
 16056 364c 00000000 		.word	dataLog
 16057 3650 0000804B 		.word	1266679808
 16058 3654 00008033 		.word	864026624
 16059 3658 3ACD133F 		.word	1058262330
 16060 365c 3ACD933F 		.word	1066650938
 16061              	.L701:
1153:Src/main.c    ****       }
1154:Src/main.c    ****       else if (foc1.config.sim == 0)
 16062              		.loc 20 1154 27
 16063 3660 984B     		ldr	r3, .L844
 16064 3662 93F8E132 		ldrb	r3, [r3, #737]
 16065 3666 DBB2     		uxtb	r3, r3
 16066              		.loc 20 1154 15
 16067 3668 002B     		cmp	r3, #0
 16068 366a 40F08380 		bne	.L702
1155:Src/main.c    ****       {
1156:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(foc1.pll.AnglePll)));
 16069              		.loc 20 1156 30
 16070 366e 954B     		ldr	r3, .L844
 16071 3670 D3EDED7A 		vldr.32	s15, [r3, #948]
 16072 3674 9FED947A 		vldr.32	s14, .L844+4
 16073 3678 67EE877A 		vmul.f32	s15, s15, s14
 16074 367c FDEEE77A 		vcvt.s32.f32	s15, s15
 16075 3680 17EE900A 		vmov	r0, s15	@ int
 16076 3684 FFF7FEFF 		bl	utSinAbs
 16077 3688 07EE900A 		vmov	s15, r0	@ int
 16078 368c F8EEE77A 		vcvt.f32.s32	s15, s15
 16079 3690 9FED8E7A 		vldr.32	s14, .L844+8
 16080 3694 67EE877A 		vmul.f32	s15, s15, s14
 16081              		.loc 20 1156 28
 16082 3698 8A4B     		ldr	r3, .L844
 16083 369a C3ED1A7A 		vstr.32	s15, [r3, #104]
1157:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(foc1.pll.AnglePll)));
 16084              		.loc 20 1157 30
 16085 369e 894B     		ldr	r3, .L844
 16086 36a0 D3EDED7A 		vldr.32	s15, [r3, #948]
 16087 36a4 9FED887A 		vldr.32	s14, .L844+4
 16088 36a8 67EE877A 		vmul.f32	s15, s15, s14
 16089 36ac FDEEE77A 		vcvt.s32.f32	s15, s15
 16090 36b0 17EE900A 		vmov	r0, s15	@ int
 16091 36b4 FFF7FEFF 		bl	utCosAbs
 16092 36b8 07EE900A 		vmov	s15, r0	@ int
 16093 36bc F8EEE77A 		vcvt.f32.s32	s15, s15
 16094 36c0 9FED827A 		vldr.32	s14, .L844+8
 16095 36c4 67EE877A 		vmul.f32	s15, s15, s14
 16096              		.loc 20 1157 28
 16097 36c8 7E4B     		ldr	r3, .L844
 16098 36ca C3ED1B7A 		vstr.32	s15, [r3, #108]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 817


1158:Src/main.c    ****         // clarke transform for phase currents
1159:Src/main.c    ****         foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data.o
 16099              		.loc 20 1159 33
 16100 36ce 804B     		ldr	r3, .L844+12
 16101 36d0 1B68     		ldr	r3, [r3]
 16102              		.loc 20 1159 39
 16103 36d2 07EE903A 		vmov	s15, r3	@ int
 16104 36d6 F8EEE77A 		vcvt.f32.s32	s15, s15
 16105 36da 9FED7E7A 		vldr.32	s14, .L844+16
 16106 36de 27EE877A 		vmul.f32	s14, s15, s14
 16107              		.loc 20 1159 65
 16108 36e2 784B     		ldr	r3, .L844
 16109 36e4 D3EDBE7A 		vldr.32	s15, [r3, #760]
 16110              		.loc 20 1159 52
 16111 36e8 27EE277A 		vmul.f32	s14, s14, s15
 16112              		.loc 20 1159 98
 16113 36ec 754B     		ldr	r3, .L844
 16114 36ee D3ED317A 		vldr.32	s15, [r3, #196]
 16115              		.loc 20 1159 87
 16116 36f2 77EE677A 		vsub.f32	s15, s14, s15
 16117              		.loc 20 1159 23
 16118 36f6 734B     		ldr	r3, .L844
 16119 36f8 C3ED117A 		vstr.32	s15, [r3, #68]
1160:Src/main.c    ****         foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.da
 16120              		.loc 20 1160 37
 16121 36fc 744B     		ldr	r3, .L844+12
 16122 36fe 5B68     		ldr	r3, [r3, #4]
 16123              		.loc 20 1160 43
 16124 3700 07EE903A 		vmov	s15, r3	@ int
 16125 3704 F8EEE77A 		vcvt.f32.s32	s15, s15
 16126 3708 9FED727A 		vldr.32	s14, .L844+16
 16127 370c 27EE877A 		vmul.f32	s14, s15, s14
 16128              		.loc 20 1160 69
 16129 3710 6C4B     		ldr	r3, .L844
 16130 3712 D3EDBE7A 		vldr.32	s15, [r3, #760]
 16131              		.loc 20 1160 56
 16132 3716 27EE277A 		vmul.f32	s14, s14, s15
 16133              		.loc 20 1160 102
 16134 371a 6A4B     		ldr	r3, .L844
 16135 371c D3ED327A 		vldr.32	s15, [r3, #200]
 16136              		.loc 20 1160 91
 16137 3720 77EE677A 		vsub.f32	s15, s14, s15
 16138              		.loc 20 1160 27
 16139 3724 674B     		ldr	r3, .L844
 16140 3726 C3ED197A 		vstr.32	s15, [r3, #100]
1161:Src/main.c    ****         foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 16141              		.loc 20 1161 48
 16142 372a 664B     		ldr	r3, .L844
 16143 372c D3ED117A 		vldr.32	s15, [r3, #68]
 16144              		.loc 20 1161 37
 16145 3730 9FED697A 		vldr.32	s14, .L844+20
 16146 3734 27EE877A 		vmul.f32	s14, s15, s14
 16147              		.loc 20 1161 78
 16148 3738 624B     		ldr	r3, .L844
 16149 373a D3ED197A 		vldr.32	s15, [r3, #100]
 16150              		.loc 20 1161 67
 16151 373e DFED676A 		vldr.32	s13, .L844+24
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 818


 16152 3742 67EEA67A 		vmul.f32	s15, s15, s13
 16153              		.loc 20 1161 53
 16154 3746 77EE277A 		vadd.f32	s15, s14, s15
 16155              		.loc 20 1161 23
 16156 374a 5E4B     		ldr	r3, .L844
 16157 374c C3ED127A 		vstr.32	s15, [r3, #72]
1162:Src/main.c    ****         foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 16158              		.loc 20 1162 45
 16159 3750 5F4B     		ldr	r3, .L844+12
 16160 3752 9B69     		ldr	r3, [r3, #24]
 16161              		.loc 20 1162 31
 16162 3754 07EE903A 		vmov	s15, r3	@ int
 16163 3758 F8EEE77A 		vcvt.f32.s32	s15, s15
 16164              		.loc 20 1162 51
 16165 375c 9FED5D7A 		vldr.32	s14, .L844+16
 16166 3760 27EE877A 		vmul.f32	s14, s15, s14
 16167              		.loc 20 1162 77
 16168 3764 574B     		ldr	r3, .L844
 16169 3766 D3EDBF7A 		vldr.32	s15, [r3, #764]
 16170              		.loc 20 1162 64
 16171 376a 67EE277A 		vmul.f32	s15, s14, s15
 16172              		.loc 20 1162 29
 16173 376e 554B     		ldr	r3, .L844
 16174 3770 C3EDA97A 		vstr.32	s15, [r3, #676]
 16175              	.L702:
1163:Src/main.c    ****       }
1164:Src/main.c    ****       // PARK transform for phase currents
1165:Src/main.c    ****       foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 16176              		.loc 20 1165 32
 16177 3774 534B     		ldr	r3, .L844
 16178 3776 93ED117A 		vldr.32	s14, [r3, #68]
 16179              		.loc 20 1165 48
 16180 377a 524B     		ldr	r3, .L844
 16181 377c D3ED1B7A 		vldr.32	s15, [r3, #108]
 16182              		.loc 20 1165 37
 16183 3780 27EE277A 		vmul.f32	s14, s14, s15
 16184              		.loc 20 1165 69
 16185 3784 4F4B     		ldr	r3, .L844
 16186 3786 D3ED126A 		vldr.32	s13, [r3, #72]
 16187              		.loc 20 1165 85
 16188 378a 4E4B     		ldr	r3, .L844
 16189 378c D3ED1A7A 		vldr.32	s15, [r3, #104]
 16190              		.loc 20 1165 74
 16191 3790 66EEA77A 		vmul.f32	s15, s13, s15
 16192              		.loc 20 1165 58
 16193 3794 77EE277A 		vadd.f32	s15, s14, s15
 16194              		.loc 20 1165 21
 16195 3798 4A4B     		ldr	r3, .L844
 16196 379a C3ED137A 		vstr.32	s15, [r3, #76]
1166:Src/main.c    ****       foc1.data.isq = -foc1.data.isa * foc1.data.sinTheta + foc1.data.isb * foc1.data.cosTheta;
 16197              		.loc 20 1166 33
 16198 379e 494B     		ldr	r3, .L844
 16199 37a0 D3ED117A 		vldr.32	s15, [r3, #68]
 16200              		.loc 20 1166 23
 16201 37a4 B1EE677A 		vneg.f32	s14, s15
 16202              		.loc 20 1166 49
 16203 37a8 464B     		ldr	r3, .L844
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 819


 16204 37aa D3ED1A7A 		vldr.32	s15, [r3, #104]
 16205              		.loc 20 1166 38
 16206 37ae 27EE277A 		vmul.f32	s14, s14, s15
 16207              		.loc 20 1166 70
 16208 37b2 444B     		ldr	r3, .L844
 16209 37b4 D3ED126A 		vldr.32	s13, [r3, #72]
 16210              		.loc 20 1166 86
 16211 37b8 424B     		ldr	r3, .L844
 16212 37ba D3ED1B7A 		vldr.32	s15, [r3, #108]
 16213              		.loc 20 1166 75
 16214 37be 66EEA77A 		vmul.f32	s15, s13, s15
 16215              		.loc 20 1166 59
 16216 37c2 77EE277A 		vadd.f32	s15, s14, s15
 16217              		.loc 20 1166 21
 16218 37c6 3F4B     		ldr	r3, .L844
 16219 37c8 C3ED147A 		vstr.32	s15, [r3, #80]
1167:Src/main.c    ****       // Filtered data
1168:Src/main.c    ****       foc1.lpf_id.in = foc1.data.isd;
 16220              		.loc 20 1168 33
 16221 37cc 3D4B     		ldr	r3, .L844
 16222 37ce DB6C     		ldr	r3, [r3, #76]	@ float
 16223              		.loc 20 1168 22
 16224 37d0 3C4A     		ldr	r2, .L844
 16225 37d2 C2F8D033 		str	r3, [r2, #976]	@ float
1169:Src/main.c    ****       foc1.lpf_iq.in = foc1.data.isq;
 16226              		.loc 20 1169 33
 16227 37d6 3B4B     		ldr	r3, .L844
 16228 37d8 1B6D     		ldr	r3, [r3, #80]	@ float
 16229              		.loc 20 1169 22
 16230 37da 3A4A     		ldr	r2, .L844
 16231 37dc C2F8E033 		str	r3, [r2, #992]	@ float
1170:Src/main.c    ****       foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 16232              		.loc 20 1170 34
 16233 37e0 384B     		ldr	r3, .L844
 16234 37e2 D3F8A432 		ldr	r3, [r3, #676]	@ float
 16235              		.loc 20 1170 23
 16236 37e6 374A     		ldr	r2, .L844
 16237 37e8 C2F8F033 		str	r3, [r2, #1008]	@ float
1171:Src/main.c    ****       LPF_calc(&foc1.lpf_id);
 16238              		.loc 20 1171 7
 16239 37ec 3C48     		ldr	r0, .L844+28
 16240 37ee FFF7FEFF 		bl	LPF_calc
1172:Src/main.c    ****       LPF_calc(&foc1.lpf_iq);
 16241              		.loc 20 1172 7
 16242 37f2 3C48     		ldr	r0, .L844+32
 16243 37f4 FFF7FEFF 		bl	LPF_calc
1173:Src/main.c    ****       LPF_calc(&foc1.lpf_vdc);
 16244              		.loc 20 1173 7
 16245 37f8 3B48     		ldr	r0, .L844+36
 16246 37fa FFF7FEFF 		bl	LPF_calc
1174:Src/main.c    ****       //foc1.data.isd = foc1.lpf_id.out;
1175:Src/main.c    ****       //foc1.data.isq = foc1.lpf_iq.out;
1176:Src/main.c    ****       foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 16247              		.loc 20 1176 41
 16248 37fe 314B     		ldr	r3, .L844
 16249 3800 D3F8F833 		ldr	r3, [r3, #1016]	@ float
 16250              		.loc 20 1176 27
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 820


 16251 3804 2F4A     		ldr	r2, .L844
 16252 3806 C2F8A432 		str	r3, [r2, #676]	@ float
1177:Src/main.c    **** 
1178:Src/main.c    ****       // calc PI speed controller
1179:Src/main.c    ****       // ramp speed reference
1180:Src/main.c    ****       // foc1.data.speedRef = (pwmInputValue > 100) ? (float)pwmInputValue * 0.24414f : 0.f;
1181:Src/main.c    ****       // foc1.driveState = (pwmInputValue > 100) ? foc1.driveState : STOP;
1182:Src/main.c    ****       // foc1.data.speedRef = (LL_GPIO_IsInputPinSet(DIR_GPIO_Port, DIR_Pin) == 1) ? -foc1.data.spe
1183:Src/main.c    **** 
1184:Src/main.c    ****       if (foc1.pi_spd.Ref < (foc1.data.speedRef - foc1.config.tS)) // add some hysteresys
 16253              		.loc 20 1184 22
 16254 380a 2E4B     		ldr	r3, .L844
 16255 380c 93ED667A 		vldr.32	s14, [r3, #408]
 16256              		.loc 20 1184 39
 16257 3810 2C4B     		ldr	r3, .L844
 16258 3812 D3ED076A 		vldr.32	s13, [r3, #28]
 16259              		.loc 20 1184 62
 16260 3816 2B4B     		ldr	r3, .L844
 16261 3818 D3EDBD7A 		vldr.32	s15, [r3, #756]
 16262              		.loc 20 1184 49
 16263 381c 76EEE77A 		vsub.f32	s15, s13, s15
 16264              		.loc 20 1184 10
 16265 3820 B4EEE77A 		vcmpe.f32	s14, s15
 16266 3824 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 16267 3828 0FD5     		bpl	.L703
1185:Src/main.c    ****       {
1186:Src/main.c    ****         foc1.pi_spd.Ref += foc1.config.tS * foc1.data.spdRmp; // ramp rate: rad/s/s
 16268              		.loc 20 1186 39
 16269 382a 264B     		ldr	r3, .L844
 16270 382c 93EDBD7A 		vldr.32	s14, [r3, #756]
 16271              		.loc 20 1186 54
 16272 3830 244B     		ldr	r3, .L844
 16273 3832 D3ED097A 		vldr.32	s15, [r3, #36]
 16274              		.loc 20 1186 43
 16275 3836 27EE277A 		vmul.f32	s14, s14, s15
 16276              		.loc 20 1186 25
 16277 383a 224B     		ldr	r3, .L844
 16278 383c D3ED667A 		vldr.32	s15, [r3, #408]
 16279 3840 77EE277A 		vadd.f32	s15, s14, s15
 16280 3844 1F4B     		ldr	r3, .L844
 16281 3846 C3ED667A 		vstr.32	s15, [r3, #408]
 16282              	.L703:
1187:Src/main.c    ****       }
1188:Src/main.c    ****       if (foc1.pi_spd.Ref > (foc1.data.speedRef + foc1.config.tS))
 16283              		.loc 20 1188 22
 16284 384a 1E4B     		ldr	r3, .L844
 16285 384c 93ED667A 		vldr.32	s14, [r3, #408]
 16286              		.loc 20 1188 39
 16287 3850 1C4B     		ldr	r3, .L844
 16288 3852 D3ED076A 		vldr.32	s13, [r3, #28]
 16289              		.loc 20 1188 62
 16290 3856 1B4B     		ldr	r3, .L844
 16291 3858 D3EDBD7A 		vldr.32	s15, [r3, #756]
 16292              		.loc 20 1188 49
 16293 385c 76EEA77A 		vadd.f32	s15, s13, s15
 16294              		.loc 20 1188 10
 16295 3860 B4EEE77A 		vcmpe.f32	s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 821


 16296 3864 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 16297 3868 0FDD     		ble	.L705
1189:Src/main.c    ****       {
1190:Src/main.c    ****         foc1.pi_spd.Ref -= foc1.config.tS * foc1.data.spdRmp; // ramp rate: rad/s/s
 16298              		.loc 20 1190 39
 16299 386a 164B     		ldr	r3, .L844
 16300 386c 93EDBD7A 		vldr.32	s14, [r3, #756]
 16301              		.loc 20 1190 54
 16302 3870 144B     		ldr	r3, .L844
 16303 3872 D3ED097A 		vldr.32	s15, [r3, #36]
 16304              		.loc 20 1190 43
 16305 3876 67EE277A 		vmul.f32	s15, s14, s15
 16306              		.loc 20 1190 25
 16307 387a 124B     		ldr	r3, .L844
 16308 387c 93ED667A 		vldr.32	s14, [r3, #408]
 16309 3880 77EE677A 		vsub.f32	s15, s14, s15
 16310 3884 0F4B     		ldr	r3, .L844
 16311 3886 C3ED667A 		vstr.32	s15, [r3, #408]
 16312              	.L705:
1191:Src/main.c    ****       }
1192:Src/main.c    ****       foc1.data.spdLoopCntr++;
 16313              		.loc 20 1192 16
 16314 388a 0E4B     		ldr	r3, .L844
 16315 388c 93F8C030 		ldrb	r3, [r3, #192]
 16316 3890 DBB2     		uxtb	r3, r3
 16317              		.loc 20 1192 28
 16318 3892 0133     		adds	r3, r3, #1
 16319 3894 DAB2     		uxtb	r2, r3
 16320 3896 0B4B     		ldr	r3, .L844
 16321 3898 83F8C020 		strb	r2, [r3, #192]
1193:Src/main.c    ****       if (foc1.data.spdLoopCntr >= 10)
 16322              		.loc 20 1193 20
 16323 389c 094B     		ldr	r3, .L844
 16324 389e 93F8C030 		ldrb	r3, [r3, #192]
 16325 38a2 DBB2     		uxtb	r3, r3
 16326              		.loc 20 1193 10
 16327 38a4 092B     		cmp	r3, #9
 16328 38a6 2ED9     		bls	.L707
1194:Src/main.c    ****       {
1195:Src/main.c    ****         foc1.data.spdLoopCntr = 0;
 16329              		.loc 20 1195 31
 16330 38a8 064B     		ldr	r3, .L844
 16331 38aa 0022     		movs	r2, #0
 16332 38ac 83F8C020 		strb	r2, [r3, #192]
1196:Src/main.c    ****         foc1.pi_spd.Fdb = (foc1.config.sim == 1) ? bldc1.omega_rpm : foc1.pll.SpeedPll;
 16333              		.loc 20 1196 39
 16334 38b0 044B     		ldr	r3, .L844
 16335 38b2 93F8E132 		ldrb	r3, [r3, #737]
 16336 38b6 DBB2     		uxtb	r3, r3
 16337              		.loc 20 1196 68
 16338 38b8 012B     		cmp	r3, #1
 16339 38ba 19D1     		bne	.L708
 16340              		.loc 20 1196 68 is_stmt 0 discriminator 1
 16341 38bc 0B4B     		ldr	r3, .L844+40
 16342 38be 1B6D     		ldr	r3, [r3, #80]	@ float
 16343 38c0 19E0     		b	.L709
 16344              	.L845:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 822


 16345 38c2 00BF     		.align	2
 16346              	.L844:
 16347 38c4 00000000 		.word	foc1
 16348 38c8 0000804B 		.word	1266679808
 16349 38cc 00008033 		.word	864026624
 16350 38d0 00000000 		.word	adcData
 16351 38d4 F8078039 		.word	964691960
 16352 38d8 3ACD133F 		.word	1058262330
 16353 38dc 3ACD933F 		.word	1066650938
 16354 38e0 D0030000 		.word	foc1+976
 16355 38e4 E0030000 		.word	foc1+992
 16356 38e8 F0030000 		.word	foc1+1008
 16357 38ec 00000000 		.word	bldc1
 16358              	.L708:
 16359              		.loc 20 1196 68 discriminator 2
 16360 38f0 454B     		ldr	r3, .L846
 16361 38f2 D3F8B033 		ldr	r3, [r3, #944]	@ float
 16362              	.L709:
 16363              		.loc 20 1196 25 is_stmt 1 discriminator 4
 16364 38f6 444A     		ldr	r2, .L846
 16365 38f8 C2F89C31 		str	r3, [r2, #412]	@ float
1197:Src/main.c    ****         foc1.calc.pi_reg(&foc1.pi_spd);
 16366              		.loc 20 1197 18 discriminator 4
 16367 38fc 424B     		ldr	r3, .L846
 16368 38fe D3F83034 		ldr	r3, [r3, #1072]
 16369              		.loc 20 1197 9 discriminator 4
 16370 3902 4248     		ldr	r0, .L846+4
 16371 3904 9847     		blx	r3
 16372              	.LVL41:
 16373              	.L707:
1198:Src/main.c    ****       }
1199:Src/main.c    ****       // calc PI current controllers for D/Q axis
1200:Src/main.c    ****       foc1.pi_iq.Ref = foc1.pi_spd.Out; //(foc1.data.speedRef <= 5.f && foc1.data.speedRef >= -5.f)
 16374              		.loc 20 1200 35
 16375 3906 404B     		ldr	r3, .L846
 16376 3908 D3F8C031 		ldr	r3, [r3, #448]	@ float
 16377              		.loc 20 1200 22
 16378 390c 3E4A     		ldr	r2, .L846
 16379 390e C2F85831 		str	r3, [r2, #344]	@ float
1201:Src/main.c    ****       foc1.pi_id.Ref = foc1.data.idRef;
 16380              		.loc 20 1201 33
 16381 3912 3D4B     		ldr	r3, .L846
 16382 3914 1B69     		ldr	r3, [r3, #16]	@ float
 16383              		.loc 20 1201 22
 16384 3916 3C4A     		ldr	r2, .L846
 16385 3918 C2F81831 		str	r3, [r2, #280]	@ float
1202:Src/main.c    **** 
1203:Src/main.c    ****       /* TEST: use P-controller for Iq current control in speed mode */
1204:Src/main.c    ****       foc1.pi_iq.Kp = 10.f * foc1.config.Rs;
 16386              		.loc 20 1204 41
 16387 391c 3A4B     		ldr	r3, .L846
 16388 391e D3EDC27A 		vldr.32	s15, [r3, #776]
 16389              		.loc 20 1204 28
 16390 3922 B2EE047A 		vmov.f32	s14, #1.0e+1
 16391 3926 67EE877A 		vmul.f32	s15, s15, s14
 16392              		.loc 20 1204 21
 16393 392a 374B     		ldr	r3, .L846
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 823


 16394 392c C3ED597A 		vstr.32	s15, [r3, #356]
1205:Src/main.c    ****       foc1.pi_iq.Ki = 0.f;
 16395              		.loc 20 1205 21
 16396 3930 354B     		ldr	r3, .L846
 16397 3932 4FF00002 		mov	r2, #0
 16398 3936 C3F88821 		str	r2, [r3, #392]	@ float
1206:Src/main.c    ****       foc1.pi_iq.Kc = 0.f;
 16399              		.loc 20 1206 21
 16400 393a 334B     		ldr	r3, .L846
 16401 393c 4FF00002 		mov	r2, #0
 16402 3940 C3F88C21 		str	r2, [r3, #396]	@ float
1207:Src/main.c    **** 
1208:Src/main.c    ****       foc1.pi_id.Fdb = foc1.data.isd;
 16403              		.loc 20 1208 33
 16404 3944 304B     		ldr	r3, .L846
 16405 3946 DB6C     		ldr	r3, [r3, #76]	@ float
 16406              		.loc 20 1208 22
 16407 3948 2F4A     		ldr	r2, .L846
 16408 394a C2F81C31 		str	r3, [r2, #284]	@ float
1209:Src/main.c    ****       foc1.pi_iq.Fdb = foc1.data.isq;
 16409              		.loc 20 1209 33
 16410 394e 2E4B     		ldr	r3, .L846
 16411 3950 1B6D     		ldr	r3, [r3, #80]	@ float
 16412              		.loc 20 1209 22
 16413 3952 2D4A     		ldr	r2, .L846
 16414 3954 C2F85C31 		str	r3, [r2, #348]	@ float
1210:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_id);
 16415              		.loc 20 1210 16
 16416 3958 2B4B     		ldr	r3, .L846
 16417 395a D3F83034 		ldr	r3, [r3, #1072]
 16418              		.loc 20 1210 7
 16419 395e 2C48     		ldr	r0, .L846+8
 16420 3960 9847     		blx	r3
 16421              	.LVL42:
1211:Src/main.c    ****       foc1.calc.pi_reg(&foc1.pi_iq);
 16422              		.loc 20 1211 16
 16423 3962 294B     		ldr	r3, .L846
 16424 3964 D3F83034 		ldr	r3, [r3, #1072]
 16425              		.loc 20 1211 7
 16426 3968 2A48     		ldr	r0, .L846+12
 16427 396a 9847     		blx	r3
 16428              	.LVL43:
1212:Src/main.c    ****       // feed-forward axis decoupling
1213:Src/main.c    ****       if (foc1.config.axisDecEn == 1)
 16429              		.loc 20 1213 22
 16430 396c 264B     		ldr	r3, .L846
 16431 396e 93F8E232 		ldrb	r3, [r3, #738]
 16432 3972 DBB2     		uxtb	r3, r3
 16433              		.loc 20 1213 10
 16434 3974 012B     		cmp	r3, #1
 16435 3976 4FD1     		bne	.L710
1214:Src/main.c    ****       {
1215:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 16436              		.loc 20 1215 35
 16437 3978 234B     		ldr	r3, .L846
 16438 397a D3F84031 		ldr	r3, [r3, #320]	@ float
 16439              		.loc 20 1215 23
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 824


 16440 397e 224A     		ldr	r2, .L846
 16441 3980 C2F8CC32 		str	r3, [r2, #716]	@ float
1216:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 16442              		.loc 20 1216 35
 16443 3984 204B     		ldr	r3, .L846
 16444 3986 D3F88031 		ldr	r3, [r3, #384]	@ float
 16445              		.loc 20 1216 23
 16446 398a 1F4A     		ldr	r2, .L846
 16447 398c C2F8D032 		str	r3, [r2, #720]	@ float
1217:Src/main.c    ****         foc1.data.udDec = foc1.data.isq * foc1.pll.SpeedPll * foc1.config.Lq;
 16448              		.loc 20 1217 36
 16449 3990 1D4B     		ldr	r3, .L846
 16450 3992 93ED147A 		vldr.32	s14, [r3, #80]
 16451              		.loc 20 1217 51
 16452 3996 1C4B     		ldr	r3, .L846
 16453 3998 D3EDEC7A 		vldr.32	s15, [r3, #944]
 16454              		.loc 20 1217 41
 16455 399c 27EE277A 		vmul.f32	s14, s14, s15
 16456              		.loc 20 1217 74
 16457 39a0 194B     		ldr	r3, .L846
 16458 39a2 D3EDC47A 		vldr.32	s15, [r3, #784]
 16459              		.loc 20 1217 61
 16460 39a6 67EE277A 		vmul.f32	s15, s14, s15
 16461              		.loc 20 1217 25
 16462 39aa 174B     		ldr	r3, .L846
 16463 39ac C3ED157A 		vstr.32	s15, [r3, #84]
1218:Src/main.c    ****         foc1.data.uqDec = foc1.pll.SpeedPll * (foc1.data.isd * foc1.config.Ld + foc1.flux.fluxLeaka
 16464              		.loc 20 1218 35
 16465 39b0 154B     		ldr	r3, .L846
 16466 39b2 93EDEC7A 		vldr.32	s14, [r3, #944]
 16467              		.loc 20 1218 57
 16468 39b6 144B     		ldr	r3, .L846
 16469 39b8 D3ED136A 		vldr.32	s13, [r3, #76]
 16470              		.loc 20 1218 75
 16471 39bc 124B     		ldr	r3, .L846
 16472 39be D3EDC37A 		vldr.32	s15, [r3, #780]
 16473              		.loc 20 1218 62
 16474 39c2 66EEA76A 		vmul.f32	s13, s13, s15
 16475              		.loc 20 1218 90
 16476 39c6 104B     		ldr	r3, .L846
 16477 39c8 D3EDA17A 		vldr.32	s15, [r3, #644]
 16478              		.loc 20 1218 79
 16479 39cc 76EEA77A 		vadd.f32	s15, s13, s15
 16480              		.loc 20 1218 45
 16481 39d0 67EE277A 		vmul.f32	s15, s14, s15
 16482              		.loc 20 1218 25
 16483 39d4 0C4B     		ldr	r3, .L846
 16484 39d6 C3ED167A 		vstr.32	s15, [r3, #88]
1219:Src/main.c    ****         foc1.volt.usd -= foc1.data.udDec;
 16485              		.loc 20 1219 35
 16486 39da 0B4B     		ldr	r3, .L846
 16487 39dc D3ED157A 		vldr.32	s15, [r3, #84]
 16488              		.loc 20 1219 23
 16489 39e0 094B     		ldr	r3, .L846
 16490 39e2 93EDB37A 		vldr.32	s14, [r3, #716]
 16491 39e6 77EE677A 		vsub.f32	s15, s14, s15
 16492 39ea 074B     		ldr	r3, .L846
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 825


 16493 39ec C3EDB37A 		vstr.32	s15, [r3, #716]
1220:Src/main.c    ****         foc1.volt.usq += foc1.data.uqDec;
 16494              		.loc 20 1220 35
 16495 39f0 054B     		ldr	r3, .L846
 16496 39f2 93ED167A 		vldr.32	s14, [r3, #88]
 16497              		.loc 20 1220 23
 16498 39f6 044B     		ldr	r3, .L846
 16499 39f8 D3EDB47A 		vldr.32	s15, [r3, #720]
 16500 39fc 77EE277A 		vadd.f32	s15, s14, s15
 16501 3a00 014B     		ldr	r3, .L846
 16502 3a02 C3EDB47A 		vstr.32	s15, [r3, #720]
 16503 3a06 13E0     		b	.L711
 16504              	.L847:
 16505              		.align	2
 16506              	.L846:
 16507 3a08 00000000 		.word	foc1
 16508 3a0c 98010000 		.word	foc1+408
 16509 3a10 18010000 		.word	foc1+280
 16510 3a14 58010000 		.word	foc1+344
 16511              	.L710:
1221:Src/main.c    ****       }
1222:Src/main.c    ****       else
1223:Src/main.c    ****       {
1224:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 16512              		.loc 20 1224 35
 16513 3a18 8A4B     		ldr	r3, .L848
 16514 3a1a D3F84031 		ldr	r3, [r3, #320]	@ float
 16515              		.loc 20 1224 23
 16516 3a1e 894A     		ldr	r2, .L848
 16517 3a20 C2F8CC32 		str	r3, [r2, #716]	@ float
1225:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 16518              		.loc 20 1225 35
 16519 3a24 874B     		ldr	r3, .L848
 16520 3a26 D3F88031 		ldr	r3, [r3, #384]	@ float
 16521              		.loc 20 1225 23
 16522 3a2a 864A     		ldr	r2, .L848
 16523 3a2c C2F8D032 		str	r3, [r2, #720]	@ float
 16524              	.L711:
1226:Src/main.c    ****       }
1227:Src/main.c    ****       // Saturation
1228:Src/main.c    ****       foc1.volt.vMagMax = foc1.volt.dutyMax * ONE_BY_SQRT3 * foc1.volt.DcBusVolt;
 16525              		.loc 20 1228 36
 16526 3a30 844B     		ldr	r3, .L848
 16527 3a32 D3EDB67A 		vldr.32	s15, [r3, #728]
 16528              		.loc 20 1228 45
 16529 3a36 9FED847A 		vldr.32	s14, .L848+4
 16530 3a3a 27EE877A 		vmul.f32	s14, s15, s14
 16531              		.loc 20 1228 71
 16532 3a3e 814B     		ldr	r3, .L848
 16533 3a40 D3EDA97A 		vldr.32	s15, [r3, #676]
 16534              		.loc 20 1228 60
 16535 3a44 67EE277A 		vmul.f32	s15, s14, s15
 16536              		.loc 20 1228 25
 16537 3a48 7E4B     		ldr	r3, .L848
 16538 3a4a C3EDB57A 		vstr.32	s15, [r3, #724]
1229:Src/main.c    ****       utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMax)
 16539              		.loc 20 1229 7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 826


 16540 3a4e 7D4B     		ldr	r3, .L848
 16541 3a50 D3EDB57A 		vldr.32	s15, [r3, #724]
 16542 3a54 B0EE670A 		vmov.f32	s0, s15
 16543 3a58 7C49     		ldr	r1, .L848+8
 16544 3a5a 7D48     		ldr	r0, .L848+12
 16545 3a5c FFF7FEFF 		bl	utils_saturate_vector_2d
1230:Src/main.c    ****       foc1.volt.usd = foc1.volt.usd / (foc1.volt.DcBusVolt);
 16546              		.loc 20 1230 32
 16547 3a60 784B     		ldr	r3, .L848
 16548 3a62 D3EDB36A 		vldr.32	s13, [r3, #716]
 16549              		.loc 20 1230 49
 16550 3a66 774B     		ldr	r3, .L848
 16551 3a68 93EDA97A 		vldr.32	s14, [r3, #676]
 16552              		.loc 20 1230 37
 16553 3a6c C6EE877A 		vdiv.f32	s15, s13, s14
 16554              		.loc 20 1230 21
 16555 3a70 744B     		ldr	r3, .L848
 16556 3a72 C3EDB37A 		vstr.32	s15, [r3, #716]
1231:Src/main.c    ****       foc1.volt.usq = foc1.volt.usq / (foc1.volt.DcBusVolt);
 16557              		.loc 20 1231 32
 16558 3a76 734B     		ldr	r3, .L848
 16559 3a78 D3EDB46A 		vldr.32	s13, [r3, #720]
 16560              		.loc 20 1231 49
 16561 3a7c 714B     		ldr	r3, .L848
 16562 3a7e 93EDA97A 		vldr.32	s14, [r3, #676]
 16563              		.loc 20 1231 37
 16564 3a82 C6EE877A 		vdiv.f32	s15, s13, s14
 16565              		.loc 20 1231 21
 16566 3a86 6F4B     		ldr	r3, .L848
 16567 3a88 C3EDB47A 		vstr.32	s15, [r3, #720]
1232:Src/main.c    ****       // calc phase voltages
1233:Src/main.c    ****       foc1.volt.MfuncV1 = foc1.svgen.Ta;
 16568              		.loc 20 1233 37
 16569 3a8c 6D4B     		ldr	r3, .L848
 16570 3a8e D3F8FC30 		ldr	r3, [r3, #252]	@ float
 16571              		.loc 20 1233 25
 16572 3a92 6C4A     		ldr	r2, .L848
 16573 3a94 C2F8A832 		str	r3, [r2, #680]	@ float
1234:Src/main.c    ****       foc1.volt.MfuncV2 = foc1.svgen.Tb;
 16574              		.loc 20 1234 37
 16575 3a98 6A4B     		ldr	r3, .L848
 16576 3a9a D3F80031 		ldr	r3, [r3, #256]	@ float
 16577              		.loc 20 1234 25
 16578 3a9e 694A     		ldr	r2, .L848
 16579 3aa0 C2F8AC32 		str	r3, [r2, #684]	@ float
1235:Src/main.c    ****       foc1.volt.MfuncV3 = foc1.svgen.Tc;
 16580              		.loc 20 1235 37
 16581 3aa4 674B     		ldr	r3, .L848
 16582 3aa6 D3F80431 		ldr	r3, [r3, #260]	@ float
 16583              		.loc 20 1235 25
 16584 3aaa 664A     		ldr	r2, .L848
 16585 3aac C2F8B032 		str	r3, [r2, #688]	@ float
1236:Src/main.c    ****       foc1.calc.volt(&foc1.volt);
 16586              		.loc 20 1236 16
 16587 3ab0 644B     		ldr	r3, .L848
 16588 3ab2 D3F83C34 		ldr	r3, [r3, #1084]
 16589              		.loc 20 1236 7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 827


 16590 3ab6 6748     		ldr	r0, .L848+16
 16591 3ab8 9847     		blx	r3
 16592              	.LVL44:
1237:Src/main.c    ****       // Calc duty
1238:Src/main.c    ****       foc1.data.bldc_duty = sqrtf(foc1.volt.usd * foc1.volt.usd + foc1.volt.usq * foc1.volt.usq);
 16593              		.loc 20 1238 44
 16594 3aba 624B     		ldr	r3, .L848
 16595 3abc 93EDB37A 		vldr.32	s14, [r3, #716]
 16596              		.loc 20 1238 60
 16597 3ac0 604B     		ldr	r3, .L848
 16598 3ac2 D3EDB37A 		vldr.32	s15, [r3, #716]
 16599              		.loc 20 1238 49
 16600 3ac6 27EE277A 		vmul.f32	s14, s14, s15
 16601              		.loc 20 1238 76
 16602 3aca 5E4B     		ldr	r3, .L848
 16603 3acc D3EDB46A 		vldr.32	s13, [r3, #720]
 16604              		.loc 20 1238 92
 16605 3ad0 5C4B     		ldr	r3, .L848
 16606 3ad2 D3EDB47A 		vldr.32	s15, [r3, #720]
 16607              		.loc 20 1238 81
 16608 3ad6 66EEA77A 		vmul.f32	s15, s13, s15
 16609              		.loc 20 1238 29
 16610 3ada 77EE277A 		vadd.f32	s15, s14, s15
 16611 3ade B0EE670A 		vmov.f32	s0, s15
 16612 3ae2 FFF7FEFF 		bl	sqrtf
 16613 3ae6 F0EE407A 		vmov.f32	s15, s0
 16614              		.loc 20 1238 27
 16615 3aea 564B     		ldr	r3, .L848
 16616 3aec C3ED3A7A 		vstr.32	s15, [r3, #232]
1239:Src/main.c    ****       //calc IPARK transform (IPARK output -> SVGEN input)
1240:Src/main.c    ****       foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 16617              		.loc 20 1240 33
 16618 3af0 544B     		ldr	r3, .L848
 16619 3af2 93EDB37A 		vldr.32	s14, [r3, #716]
 16620              		.loc 20 1240 49
 16621 3af6 534B     		ldr	r3, .L848
 16622 3af8 D3ED1B7A 		vldr.32	s15, [r3, #108]
 16623              		.loc 20 1240 38
 16624 3afc 27EE277A 		vmul.f32	s14, s14, s15
 16625              		.loc 20 1240 70
 16626 3b00 504B     		ldr	r3, .L848
 16627 3b02 D3EDB46A 		vldr.32	s13, [r3, #720]
 16628              		.loc 20 1240 86
 16629 3b06 4F4B     		ldr	r3, .L848
 16630 3b08 D3ED1A7A 		vldr.32	s15, [r3, #104]
 16631              		.loc 20 1240 75
 16632 3b0c 66EEA77A 		vmul.f32	s15, s13, s15
 16633              		.loc 20 1240 59
 16634 3b10 77EE677A 		vsub.f32	s15, s14, s15
 16635              		.loc 20 1240 22
 16636 3b14 4B4B     		ldr	r3, .L848
 16637 3b16 C3ED3D7A 		vstr.32	s15, [r3, #244]
1241:Src/main.c    ****       foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 16638              		.loc 20 1241 33
 16639 3b1a 4A4B     		ldr	r3, .L848
 16640 3b1c 93EDB47A 		vldr.32	s14, [r3, #720]
 16641              		.loc 20 1241 49
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 828


 16642 3b20 484B     		ldr	r3, .L848
 16643 3b22 D3ED1B7A 		vldr.32	s15, [r3, #108]
 16644              		.loc 20 1241 38
 16645 3b26 27EE277A 		vmul.f32	s14, s14, s15
 16646              		.loc 20 1241 70
 16647 3b2a 464B     		ldr	r3, .L848
 16648 3b2c D3EDB36A 		vldr.32	s13, [r3, #716]
 16649              		.loc 20 1241 86
 16650 3b30 444B     		ldr	r3, .L848
 16651 3b32 D3ED1A7A 		vldr.32	s15, [r3, #104]
 16652              		.loc 20 1241 75
 16653 3b36 66EEA77A 		vmul.f32	s15, s13, s15
 16654              		.loc 20 1241 59
 16655 3b3a 77EE277A 		vadd.f32	s15, s14, s15
 16656              		.loc 20 1241 22
 16657 3b3e 414B     		ldr	r3, .L848
 16658 3b40 C3ED3E7A 		vstr.32	s15, [r3, #248]
1242:Src/main.c    ****       // calc space-vector generator
1243:Src/main.c    ****       foc1.calc.svgen(&foc1.svgen);
 16659              		.loc 20 1243 16
 16660 3b44 3F4B     		ldr	r3, .L848
 16661 3b46 D3F83434 		ldr	r3, [r3, #1076]
 16662              		.loc 20 1243 7
 16663 3b4a 4348     		ldr	r0, .L848+20
 16664 3b4c 9847     		blx	r3
 16665              	.LVL45:
1244:Src/main.c    ****       // estimete Hall sensor position
1245:Src/main.c    ****       hall.A = LL_GPIO_IsInputPinSet(HALL_PHASE_A_GPIO_Port, HALL_PHASE_A_Pin);
 16666              		.loc 20 1245 16
 16667 3b4e 8021     		movs	r1, #128
 16668 3b50 4248     		ldr	r0, .L848+24
 16669 3b52 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 16670 3b56 0346     		mov	r3, r0
 16671              		.loc 20 1245 14
 16672 3b58 DAB2     		uxtb	r2, r3
 16673 3b5a 414B     		ldr	r3, .L848+28
 16674 3b5c 1A70     		strb	r2, [r3]
1246:Src/main.c    ****       hall.B = LL_GPIO_IsInputPinSet(HALL_PHASE_B_GPIO_Port, HALL_PHASE_B_Pin);
 16675              		.loc 20 1246 16
 16676 3b5e 4FF48071 		mov	r1, #256
 16677 3b62 3E48     		ldr	r0, .L848+24
 16678 3b64 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 16679 3b68 0346     		mov	r3, r0
 16680              		.loc 20 1246 14
 16681 3b6a DAB2     		uxtb	r2, r3
 16682 3b6c 3C4B     		ldr	r3, .L848+28
 16683 3b6e 5A70     		strb	r2, [r3, #1]
1247:Src/main.c    ****       hall.C = LL_GPIO_IsInputPinSet(HALL_PHASE_C_GPIO_Port, HALL_PHASE_C_Pin);
 16684              		.loc 20 1247 16
 16685 3b70 4FF40071 		mov	r1, #512
 16686 3b74 3948     		ldr	r0, .L848+24
 16687 3b76 FFF7FEFF 		bl	LL_GPIO_IsInputPinSet
 16688 3b7a 0346     		mov	r3, r0
 16689              		.loc 20 1247 14
 16690 3b7c DAB2     		uxtb	r2, r3
 16691 3b7e 384B     		ldr	r3, .L848+28
 16692 3b80 9A70     		strb	r2, [r3, #2]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 829


1248:Src/main.c    ****       hall.speedE = foc1.pll.SpeedPll;
 16693              		.loc 20 1248 29
 16694 3b82 304B     		ldr	r3, .L848
 16695 3b84 D3F8B033 		ldr	r3, [r3, #944]	@ float
 16696              		.loc 20 1248 19
 16697 3b88 354A     		ldr	r2, .L848+28
 16698 3b8a D362     		str	r3, [r2, #44]	@ float
1249:Src/main.c    ****       Hall_update(&hall);
 16699              		.loc 20 1249 7
 16700 3b8c 3448     		ldr	r0, .L848+28
 16701 3b8e FFF7FEFF 		bl	Hall_update
1250:Src/main.c    ****       // calc bemf observer
1251:Src/main.c    ****       // if (foc1.config.sim == 1)
1252:Src/main.c    ****       //   foc1.smo.freq = (bldc1.omega * bldc1.pp) + 1e-20f; // BLDC motor electrical angular freq
1253:Src/main.c    ****       // else if (foc1.config.sim == 0)
1254:Src/main.c    ****       // {
1255:Src/main.c    ****       //   foc1.smo.freq = fabsf(foc1.pll.SpeedPll) + 1e-20f;
1256:Src/main.c    ****       // }
1257:Src/main.c    ****       // ABS(foc1.smo.freq);
1258:Src/main.c    ****       // foc1.smo.Ialpha = foc1.data.isa;
1259:Src/main.c    ****       // foc1.smo.Ibeta = foc1.data.isb;
1260:Src/main.c    ****       // foc1.smo.Valpha = foc1.volt.usa;
1261:Src/main.c    ****       // foc1.smo.Vbeta = foc1.volt.usb;
1262:Src/main.c    ****       // foc1.calc.smo(&foc1.smo);
1263:Src/main.c    ****       // calc flux observer
1264:Src/main.c    ****       foc1.flux.i_alpha = foc1.data.isa;
 16702              		.loc 20 1264 36
 16703 3b92 2C4B     		ldr	r3, .L848
 16704 3b94 5B6C     		ldr	r3, [r3, #68]	@ float
 16705              		.loc 20 1264 25
 16706 3b96 2B4A     		ldr	r2, .L848
 16707 3b98 C2F87432 		str	r3, [r2, #628]	@ float
1265:Src/main.c    ****       foc1.flux.i_beta = foc1.data.isb;
 16708              		.loc 20 1265 35
 16709 3b9c 294B     		ldr	r3, .L848
 16710 3b9e 9B6C     		ldr	r3, [r3, #72]	@ float
 16711              		.loc 20 1265 24
 16712 3ba0 284A     		ldr	r2, .L848
 16713 3ba2 C2F87832 		str	r3, [r2, #632]	@ float
1266:Src/main.c    ****       foc1.flux.v_alpha = foc1.volt.usa;
 16714              		.loc 20 1266 36
 16715 3ba6 274B     		ldr	r3, .L848
 16716 3ba8 D3F8C432 		ldr	r3, [r3, #708]	@ float
 16717              		.loc 20 1266 25
 16718 3bac 254A     		ldr	r2, .L848
 16719 3bae C2F87C32 		str	r3, [r2, #636]	@ float
1267:Src/main.c    ****       foc1.flux.v_beta = foc1.volt.usb;
 16720              		.loc 20 1267 35
 16721 3bb2 244B     		ldr	r3, .L848
 16722 3bb4 D3F8C832 		ldr	r3, [r3, #712]	@ float
 16723              		.loc 20 1267 24
 16724 3bb8 224A     		ldr	r2, .L848
 16725 3bba C2F88032 		str	r3, [r2, #640]	@ float
1268:Src/main.c    ****       foc1.calc.flux(&foc1.flux);
 16726              		.loc 20 1268 16
 16727 3bbe 214B     		ldr	r3, .L848
 16728 3bc0 D3F84834 		ldr	r3, [r3, #1096]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 830


 16729              		.loc 20 1268 7
 16730 3bc4 2748     		ldr	r0, .L848+32
 16731 3bc6 9847     		blx	r3
 16732              	.LVL46:
1269:Src/main.c    ****       // calc speed PLL
1270:Src/main.c    ****       foc1.pll.AngleRaw = hall.angle; //foc1.smo.Theta; //foc1.flux.phase;
 16733              		.loc 20 1270 31
 16734 3bc8 254B     		ldr	r3, .L848+28
 16735 3bca 5B69     		ldr	r3, [r3, #20]	@ float
 16736              		.loc 20 1270 25
 16737 3bcc 1D4A     		ldr	r2, .L848
 16738 3bce C2F8A433 		str	r3, [r2, #932]	@ float
1271:Src/main.c    ****       foc1.calc.pll(&foc1.pll);
 16739              		.loc 20 1271 16
 16740 3bd2 1C4B     		ldr	r3, .L848
 16741 3bd4 D3F84C34 		ldr	r3, [r3, #1100]
 16742              		.loc 20 1271 7
 16743 3bd8 2348     		ldr	r0, .L848+36
 16744 3bda 9847     		blx	r3
 16745              	.LVL47:
1272:Src/main.c    ****       foc1.data.speedRpm = (foc1.pll.SpeedPll * RADS2RPM) / foc1.config.pp;
 16746              		.loc 20 1272 37
 16747 3bdc 194B     		ldr	r3, .L848
 16748 3bde D3EDEC7A 		vldr.32	s15, [r3, #944]
 16749              		.loc 20 1272 47
 16750 3be2 9FED227A 		vldr.32	s14, .L848+40
 16751 3be6 67EE876A 		vmul.f32	s13, s15, s14
 16752              		.loc 20 1272 72
 16753 3bea 164B     		ldr	r3, .L848
 16754 3bec 93EDC67A 		vldr.32	s14, [r3, #792]
 16755              		.loc 20 1272 59
 16756 3bf0 C6EE877A 		vdiv.f32	s15, s13, s14
 16757              		.loc 20 1272 26
 16758 3bf4 134B     		ldr	r3, .L848
 16759 3bf6 C3ED0A7A 		vstr.32	s15, [r3, #40]
1273:Src/main.c    ****       // Check protection
1274:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 16760              		.loc 20 1274 36
 16761 3bfa 124B     		ldr	r3, .L848
 16762 3bfc 5B6C     		ldr	r3, [r3, #68]	@ float
 16763              		.loc 20 1274 25
 16764 3bfe 114A     		ldr	r2, .L848
 16765 3c00 C2F83033 		str	r3, [r2, #816]	@ float
1275:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 16766              		.loc 20 1275 36
 16767 3c04 0F4B     		ldr	r3, .L848
 16768 3c06 5B6E     		ldr	r3, [r3, #100]	@ float
 16769              		.loc 20 1275 25
 16770 3c08 0E4A     		ldr	r2, .L848
 16771 3c0a C2F83433 		str	r3, [r2, #820]	@ float
1276:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 16772              		.loc 20 1276 32
 16773 3c0e 0D4B     		ldr	r3, .L848
 16774 3c10 D3F8A432 		ldr	r3, [r3, #676]	@ float
 16775              		.loc 20 1276 21
 16776 3c14 0B4A     		ldr	r2, .L848
 16777 3c16 C2F83833 		str	r3, [r2, #824]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 831


1277:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
 16778              		.loc 20 1277 33
 16779 3c1a 154B     		ldr	r3, .L848+44
 16780 3c1c 1B69     		ldr	r3, [r3, #16]	@ float
 16781              		.loc 20 1277 25
 16782 3c1e 094A     		ldr	r2, .L848
 16783 3c20 C2F83C33 		str	r3, [r2, #828]	@ float
1278:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 16784              		.loc 20 1278 16
 16785 3c24 074B     		ldr	r3, .L848
 16786 3c26 D3F84034 		ldr	r3, [r3, #1088]
 16787              		.loc 20 1278 7
 16788 3c2a 1248     		ldr	r0, .L848+48
 16789 3c2c 9847     		blx	r3
 16790              	.LVL48:
1279:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
 16791              		.loc 20 1279 35
 16792 3c2e 054B     		ldr	r3, .L848
 16793 3c30 93F84033 		ldrb	r3, [r3, #832]
 16794 3c34 DBB2     		uxtb	r3, r3
 16795              		.loc 20 1279 59
 16796 3c36 002B     		cmp	r3, #0
 16797 3c38 1ED1     		bne	.L712
 16798              		.loc 20 1279 59 is_stmt 0 discriminator 1
 16799 3c3a 024B     		ldr	r3, .L848
 16800 3c3c 1B78     		ldrb	r3, [r3]
 16801 3c3e DBB2     		uxtb	r3, r3
 16802 3c40 1BE0     		b	.L713
 16803              	.L849:
 16804 3c42 00BF     		.align	2
 16805              	.L848:
 16806 3c44 00000000 		.word	foc1
 16807 3c48 3ACD133F 		.word	1058262330
 16808 3c4c D0020000 		.word	foc1+720
 16809 3c50 CC020000 		.word	foc1+716
 16810 3c54 A4020000 		.word	foc1+676
 16811 3c58 F4000000 		.word	foc1+244
 16812 3c5c 00040048 		.word	1207960576
 16813 3c60 00000000 		.word	hall
 16814 3c64 74020000 		.word	foc1+628
 16815 3c68 A4030000 		.word	foc1+932
 16816 3c6c EBC91841 		.word	1092143595
 16817 3c70 00000000 		.word	ntcPcb
 16818 3c74 1C030000 		.word	foc1+796
 16819              	.L712:
 16820              		.loc 20 1279 59 discriminator 2
 16821 3c78 0723     		movs	r3, #7
 16822              	.L713:
 16823              		.loc 20 1279 23 is_stmt 1 discriminator 4
 16824 3c7a 994A     		ldr	r2, .L850
 16825 3c7c 1370     		strb	r3, [r2]
1280:Src/main.c    ****       // apply voltage to motor and pwm driver
1281:Src/main.c    ****       bldc1.cmpr0 = foc1.svgen.Ta;
 16826              		.loc 20 1281 31 discriminator 4
 16827 3c7e 984B     		ldr	r3, .L850
 16828 3c80 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 16829              		.loc 20 1281 19 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 832


 16830 3c84 974A     		ldr	r2, .L850+4
 16831 3c86 D361     		str	r3, [r2, #28]	@ float
1282:Src/main.c    ****       bldc1.cmpr1 = foc1.svgen.Tb;
 16832              		.loc 20 1282 31 discriminator 4
 16833 3c88 954B     		ldr	r3, .L850
 16834 3c8a D3F80031 		ldr	r3, [r3, #256]	@ float
 16835              		.loc 20 1282 19 discriminator 4
 16836 3c8e 954A     		ldr	r2, .L850+4
 16837 3c90 1362     		str	r3, [r2, #32]	@ float
1283:Src/main.c    ****       bldc1.cmpr2 = foc1.svgen.Tc;
 16838              		.loc 20 1283 31 discriminator 4
 16839 3c92 934B     		ldr	r3, .L850
 16840 3c94 D3F80431 		ldr	r3, [r3, #260]	@ float
 16841              		.loc 20 1283 19 discriminator 4
 16842 3c98 924A     		ldr	r2, .L850+4
 16843 3c9a 5362     		str	r3, [r2, #36]	@ float
1284:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, (uint32_t)(foc1.svgen.Ta * foc1.data.halfP
 16844              		.loc 20 1284 79 discriminator 4
 16845 3c9c 904B     		ldr	r3, .L850
 16846 3c9e 93ED3F7A 		vldr.32	s14, [r3, #252]
 16847              		.loc 20 1284 94 discriminator 4
 16848 3ca2 8F4B     		ldr	r3, .L850
 16849 3ca4 D3ED377A 		vldr.32	s15, [r3, #220]
 16850              		.loc 20 1284 83 discriminator 4
 16851 3ca8 27EE277A 		vmul.f32	s14, s14, s15
 16852              		.loc 20 1284 120 discriminator 4
 16853 3cac 8C4B     		ldr	r3, .L850
 16854 3cae D3ED377A 		vldr.32	s15, [r3, #220]
 16855              		.loc 20 1284 109 discriminator 4
 16856 3cb2 77EE277A 		vadd.f32	s15, s14, s15
 16857              		.loc 20 1284 7 discriminator 4
 16858 3cb6 FCEEE77A 		vcvt.u32.f32	s15, s15
 16859 3cba 17EE902A 		vmov	r2, s15	@ int
 16860 3cbe 4FF40031 		mov	r1, #131072
 16861 3cc2 8948     		ldr	r0, .L850+8
 16862 3cc4 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1285:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, (uint32_t)(foc1.svgen.Tb * foc1.data.halfP
 16863              		.loc 20 1285 79 discriminator 4
 16864 3cc8 854B     		ldr	r3, .L850
 16865 3cca 93ED407A 		vldr.32	s14, [r3, #256]
 16866              		.loc 20 1285 94 discriminator 4
 16867 3cce 844B     		ldr	r3, .L850
 16868 3cd0 D3ED377A 		vldr.32	s15, [r3, #220]
 16869              		.loc 20 1285 83 discriminator 4
 16870 3cd4 27EE277A 		vmul.f32	s14, s14, s15
 16871              		.loc 20 1285 120 discriminator 4
 16872 3cd8 814B     		ldr	r3, .L850
 16873 3cda D3ED377A 		vldr.32	s15, [r3, #220]
 16874              		.loc 20 1285 109 discriminator 4
 16875 3cde 77EE277A 		vadd.f32	s15, s14, s15
 16876              		.loc 20 1285 7 discriminator 4
 16877 3ce2 FCEEE77A 		vcvt.u32.f32	s15, s15
 16878 3ce6 17EE902A 		vmov	r2, s15	@ int
 16879 3cea 4FF40021 		mov	r1, #524288
 16880 3cee 7E48     		ldr	r0, .L850+8
 16881 3cf0 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1286:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, (uint32_t)(foc1.svgen.Tc * foc1.data.halfP
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 833


 16882              		.loc 20 1286 79 discriminator 4
 16883 3cf4 7A4B     		ldr	r3, .L850
 16884 3cf6 93ED417A 		vldr.32	s14, [r3, #260]
 16885              		.loc 20 1286 94 discriminator 4
 16886 3cfa 794B     		ldr	r3, .L850
 16887 3cfc D3ED377A 		vldr.32	s15, [r3, #220]
 16888              		.loc 20 1286 83 discriminator 4
 16889 3d00 27EE277A 		vmul.f32	s14, s14, s15
 16890              		.loc 20 1286 120 discriminator 4
 16891 3d04 764B     		ldr	r3, .L850
 16892 3d06 D3ED377A 		vldr.32	s15, [r3, #220]
 16893              		.loc 20 1286 109 discriminator 4
 16894 3d0a 77EE277A 		vadd.f32	s15, s14, s15
 16895              		.loc 20 1286 7 discriminator 4
 16896 3d0e FCEEE77A 		vcvt.u32.f32	s15, s15
 16897 3d12 17EE902A 		vmov	r2, s15	@ int
 16898 3d16 4FF48011 		mov	r1, #1048576
 16899 3d1a 7348     		ldr	r0, .L850+8
 16900 3d1c FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1287:Src/main.c    ****       // calc BLDC motor model
1288:Src/main.c    ****       //ModelBLDC_Calc(&bldc1);
1289:Src/main.c    ****       // call datalogger
1290:Src/main.c    ****       if (foc1.data.speedRef != dataLog.trackedValue)
 16901              		.loc 20 1290 20 discriminator 4
 16902 3d20 6F4B     		ldr	r3, .L850
 16903 3d22 93ED077A 		vldr.32	s14, [r3, #28]
 16904              		.loc 20 1290 40 discriminator 4
 16905 3d26 714B     		ldr	r3, .L850+12
 16906 3d28 D3ED097A 		vldr.32	s15, [r3, #36]
 16907              		.loc 20 1290 10 discriminator 4
 16908 3d2c B4EE677A 		vcmp.f32	s14, s15
 16909 3d30 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 16910 3d34 02D0     		beq	.L714
1291:Src/main.c    ****         dataLog.trigger = 1;
 16911              		.loc 20 1291 25
 16912 3d36 6D4B     		ldr	r3, .L850+12
 16913 3d38 0122     		movs	r2, #1
 16914 3d3a 1A70     		strb	r2, [r3]
 16915              	.L714:
1292:Src/main.c    ****       dataLog.trackedValue = foc1.data.speedRef;
 16916              		.loc 20 1292 39
 16917 3d3c 684B     		ldr	r3, .L850
 16918 3d3e DB69     		ldr	r3, [r3, #28]	@ float
 16919              		.loc 20 1292 28
 16920 3d40 6A4A     		ldr	r2, .L850+12
 16921 3d42 5362     		str	r3, [r2, #36]	@ float
1293:Src/main.c    ****       dataLog.in1 = hall.angleRaw;
 16922              		.loc 20 1293 25
 16923 3d44 6A4B     		ldr	r3, .L850+16
 16924 3d46 DA69     		ldr	r2, [r3, #28]	@ float
 16925              		.loc 20 1293 19
 16926 3d48 684B     		ldr	r3, .L850+12
 16927 3d4a 03F58043 		add	r3, r3, #16384
 16928 3d4e 3833     		adds	r3, r3, #56
 16929 3d50 1A60     		str	r2, [r3]	@ float
1294:Src/main.c    ****       dataLog.in2 = foc1.pll.AnglePll; //foc1.smo.Theta;
 16930              		.loc 20 1294 29
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 834


 16931 3d52 634B     		ldr	r3, .L850
 16932 3d54 D3F8B423 		ldr	r2, [r3, #948]	@ float
 16933              		.loc 20 1294 19
 16934 3d58 644B     		ldr	r3, .L850+12
 16935 3d5a 03F58043 		add	r3, r3, #16384
 16936 3d5e 3C33     		adds	r3, r3, #60
 16937 3d60 1A60     		str	r2, [r3]	@ float
1295:Src/main.c    ****       dataLog.in3 = foc1.flux.phase;
 16938              		.loc 20 1295 30
 16939 3d62 5F4B     		ldr	r3, .L850
 16940 3d64 D3F89C22 		ldr	r2, [r3, #668]	@ float
 16941              		.loc 20 1295 19
 16942 3d68 604B     		ldr	r3, .L850+12
 16943 3d6a 03F58043 		add	r3, r3, #16384
 16944 3d6e 4033     		adds	r3, r3, #64
 16945 3d70 1A60     		str	r2, [r3]	@ float
1296:Src/main.c    ****       dataLog.in4 = foc1.smo.Theta;
 16946              		.loc 20 1296 29
 16947 3d72 5B4B     		ldr	r3, .L850
 16948 3d74 D3F81822 		ldr	r2, [r3, #536]	@ float
 16949              		.loc 20 1296 19
 16950 3d78 5C4B     		ldr	r3, .L850+12
 16951 3d7a 03F58043 		add	r3, r3, #16384
 16952 3d7e 4433     		adds	r3, r3, #68
 16953 3d80 1A60     		str	r2, [r3]	@ float
1297:Src/main.c    ****       datalogCalcUART(&dataLog);
 16954              		.loc 20 1297 7
 16955 3d82 5A48     		ldr	r0, .L850+12
 16956 3d84 FFF7FEFF 		bl	datalogCalcUART
1298:Src/main.c    ****       break;
 16957              		.loc 20 1298 7
 16958 3d88 01F0A9B8 		b	.L621
 16959              	.L625:
1299:Src/main.c    ****     case PARAM_ID:
1300:Src/main.c    ****       // Angle generator
1301:Src/main.c    ****       foc1.data.angle += foc1.data.freqStep * foc1.data.freq;
 16960              		.loc 20 1301 35
 16961 3d8c 544B     		ldr	r3, .L850
 16962 3d8e 93ED357A 		vldr.32	s14, [r3, #212]
 16963              		.loc 20 1301 56
 16964 3d92 534B     		ldr	r3, .L850
 16965 3d94 D3ED347A 		vldr.32	s15, [r3, #208]
 16966              		.loc 20 1301 45
 16967 3d98 27EE277A 		vmul.f32	s14, s14, s15
 16968              		.loc 20 1301 23
 16969 3d9c 504B     		ldr	r3, .L850
 16970 3d9e D3ED367A 		vldr.32	s15, [r3, #216]
 16971 3da2 77EE277A 		vadd.f32	s15, s14, s15
 16972 3da6 4E4B     		ldr	r3, .L850
 16973 3da8 C3ED367A 		vstr.32	s15, [r3, #216]
1302:Src/main.c    ****       foc1.data.angle = (foc1.data.angle > MF_PI) ? -MF_PI : foc1.data.angle;
 16974              		.loc 20 1302 35
 16975 3dac 4C4B     		ldr	r3, .L850
 16976 3dae D3ED367A 		vldr.32	s15, [r3, #216]
 16977              		.loc 20 1302 60
 16978 3db2 9FED507A 		vldr.32	s14, .L850+20
 16979 3db6 F4EEC77A 		vcmpe.f32	s15, s14
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 835


 16980 3dba F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 16981 3dbe 01DD     		ble	.L790
 16982              		.loc 20 1302 60 is_stmt 0 discriminator 1
 16983 3dc0 4D4B     		ldr	r3, .L850+24
 16984 3dc2 02E0     		b	.L717
 16985              	.L790:
 16986              		.loc 20 1302 60 discriminator 2
 16987 3dc4 464B     		ldr	r3, .L850
 16988 3dc6 D3F8D830 		ldr	r3, [r3, #216]	@ float
 16989              	.L717:
 16990              		.loc 20 1302 23 is_stmt 1 discriminator 4
 16991 3dca 454A     		ldr	r2, .L850
 16992 3dcc C2F8D830 		str	r3, [r2, #216]	@ float
1303:Src/main.c    ****       if (foc1.paramIdState == Enter)
 16993              		.loc 20 1303 15 discriminator 4
 16994 3dd0 434B     		ldr	r3, .L850
 16995 3dd2 9B78     		ldrb	r3, [r3, #2]
 16996 3dd4 DBB2     		uxtb	r3, r3
 16997              		.loc 20 1303 10 discriminator 4
 16998 3dd6 002B     		cmp	r3, #0
 16999 3dd8 38D1     		bne	.L718
1304:Src/main.c    ****       {
1305:Src/main.c    ****         foc1.data.isrCntr2 = 0;
 17000              		.loc 20 1305 28
 17001 3dda 414B     		ldr	r3, .L850
 17002 3ddc 0022     		movs	r2, #0
 17003 3dde C3F8BC20 		str	r2, [r3, #188]
1306:Src/main.c    ****         foc1.data.idRef = 5.0f;
 17004              		.loc 20 1306 25
 17005 3de2 3F4B     		ldr	r3, .L850
 17006 3de4 454A     		ldr	r2, .L850+28
 17007 3de6 1A61     		str	r2, [r3, #16]	@ float
1307:Src/main.c    ****         foc1.data.id_IdAmpl = 0.0f;
 17008              		.loc 20 1307 29
 17009 3de8 3D4B     		ldr	r3, .L850
 17010 3dea 4FF00002 		mov	r2, #0
 17011 3dee C3F89820 		str	r2, [r3, #152]	@ float
1308:Src/main.c    ****         foc1.data.id_UdAmpl = 0.0f;
 17012              		.loc 20 1308 29
 17013 3df2 3B4B     		ldr	r3, .L850
 17014 3df4 4FF00002 		mov	r2, #0
 17015 3df8 C3F89020 		str	r2, [r3, #144]	@ float
1309:Src/main.c    ****         foc1.data.freq = 2000.0f;
 17016              		.loc 20 1309 24
 17017 3dfc 384B     		ldr	r3, .L850
 17018 3dfe 404A     		ldr	r2, .L850+32
 17019 3e00 C3F8D020 		str	r2, [r3, #208]	@ float
1310:Src/main.c    ****         foc1.pi_id.Kp = foc1.pi_iq.Kp = 0.001f;
 17020              		.loc 20 1310 39
 17021 3e04 3F4B     		ldr	r3, .L850+36
 17022 3e06 364A     		ldr	r2, .L850
 17023 3e08 C2F86431 		str	r3, [r2, #356]	@ float
 17024              		.loc 20 1310 23
 17025 3e0c 344A     		ldr	r2, .L850
 17026 3e0e C2F82431 		str	r3, [r2, #292]	@ float
1311:Src/main.c    ****         foc1.pi_id.Ki = foc1.pi_iq.Ki = 1.0f;
 17027              		.loc 20 1311 39
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 836


 17028 3e12 4FF07E53 		mov	r3, #1065353216
 17029 3e16 324A     		ldr	r2, .L850
 17030 3e18 C2F88831 		str	r3, [r2, #392]	@ float
 17031              		.loc 20 1311 23
 17032 3e1c 304A     		ldr	r2, .L850
 17033 3e1e C2F84831 		str	r3, [r2, #328]	@ float
1312:Src/main.c    ****         foc1.pi_id.Kc = foc1.pi_iq.Kc = 0.5f;
 17034              		.loc 20 1312 39
 17035 3e22 4FF07C53 		mov	r3, #1056964608
 17036 3e26 2E4A     		ldr	r2, .L850
 17037 3e28 C2F88C31 		str	r3, [r2, #396]	@ float
 17038              		.loc 20 1312 23
 17039 3e2c 2C4A     		ldr	r2, .L850
 17040 3e2e C2F84C31 		str	r3, [r2, #332]	@ float
1313:Src/main.c    ****         dataLog.psc = 1000;
 17041              		.loc 20 1313 21
 17042 3e32 2E4B     		ldr	r3, .L850+12
 17043 3e34 4FF47A72 		mov	r2, #1000
 17044 3e38 9A80     		strh	r2, [r3, #4]	@ movhi
1314:Src/main.c    ****         dataLog.trigger = 1;
 17045              		.loc 20 1314 25
 17046 3e3a 2C4B     		ldr	r3, .L850+12
 17047 3e3c 0122     		movs	r2, #1
 17048 3e3e 1A70     		strb	r2, [r3]
1315:Src/main.c    ****         foc1.paramIdState = Rs;
 17049              		.loc 20 1315 27
 17050 3e40 274B     		ldr	r3, .L850
 17051 3e42 0122     		movs	r2, #1
 17052 3e44 9A70     		strb	r2, [r3, #2]
1316:Src/main.c    ****         ledDelay = 0.1f;
 17053              		.loc 20 1316 18
 17054 3e46 304B     		ldr	r3, .L850+40
 17055 3e48 304A     		ldr	r2, .L850+44
 17056 3e4a 1A60     		str	r2, [r3]	@ float
 17057              	.L718:
1317:Src/main.c    ****       }
1318:Src/main.c    **** 
1319:Src/main.c    ****       if (foc1.paramIdState == Rs)
 17058              		.loc 20 1319 15
 17059 3e4c 244B     		ldr	r3, .L850
 17060 3e4e 9B78     		ldrb	r3, [r3, #2]
 17061 3e50 DBB2     		uxtb	r3, r3
 17062              		.loc 20 1319 10
 17063 3e52 012B     		cmp	r3, #1
 17064 3e54 40F00C82 		bne	.L719
1320:Src/main.c    ****       {
1321:Src/main.c    ****         dataLog.trigger = 1;
 17065              		.loc 20 1321 25
 17066 3e58 244B     		ldr	r3, .L850+12
 17067 3e5a 0122     		movs	r2, #1
 17068 3e5c 1A70     		strb	r2, [r3]
1322:Src/main.c    ****         // calc sin/cos
1323:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(0.0f)));
 17069              		.loc 20 1323 30
 17070 3e5e 0020     		movs	r0, #0
 17071 3e60 FFF7FEFF 		bl	utSinAbs
 17072 3e64 07EE900A 		vmov	s15, r0	@ int
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 837


 17073 3e68 F8EEE77A 		vcvt.f32.s32	s15, s15
 17074 3e6c 9FED287A 		vldr.32	s14, .L850+48
 17075 3e70 67EE877A 		vmul.f32	s15, s15, s14
 17076              		.loc 20 1323 28
 17077 3e74 1A4B     		ldr	r3, .L850
 17078 3e76 C3ED1A7A 		vstr.32	s15, [r3, #104]
1324:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(0.0f)));
 17079              		.loc 20 1324 30
 17080 3e7a 0020     		movs	r0, #0
 17081 3e7c FFF7FEFF 		bl	utCosAbs
 17082 3e80 07EE900A 		vmov	s15, r0	@ int
 17083 3e84 F8EEE77A 		vcvt.f32.s32	s15, s15
 17084 3e88 9FED217A 		vldr.32	s14, .L850+48
 17085 3e8c 67EE877A 		vmul.f32	s15, s15, s14
 17086              		.loc 20 1324 28
 17087 3e90 134B     		ldr	r3, .L850
 17088 3e92 C3ED1B7A 		vstr.32	s15, [r3, #108]
1325:Src/main.c    ****         // clarke transform for phase currents
1326:Src/main.c    ****         if (foc1.config.sim == 1)
 17089              		.loc 20 1326 24
 17090 3e96 124B     		ldr	r3, .L850
 17091 3e98 93F8E132 		ldrb	r3, [r3, #737]
 17092 3e9c DBB2     		uxtb	r3, r3
 17093              		.loc 20 1326 12
 17094 3e9e 012B     		cmp	r3, #1
 17095 3ea0 3CD1     		bne	.L720
1327:Src/main.c    ****         {
1328:Src/main.c    ****           foc1.data.isa = bldc1.isPhaseA;
 17096              		.loc 20 1328 32
 17097 3ea2 104B     		ldr	r3, .L850+4
 17098 3ea4 D3F8B030 		ldr	r3, [r3, #176]	@ float
 17099              		.loc 20 1328 25
 17100 3ea8 0D4A     		ldr	r2, .L850
 17101 3eaa 5364     		str	r3, [r2, #68]	@ float
1329:Src/main.c    ****           foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 17102              		.loc 20 1329 46
 17103 3eac 0D4B     		ldr	r3, .L850+4
 17104 3eae D3ED2C7A 		vldr.32	s15, [r3, #176]
 17105              		.loc 20 1329 39
 17106 3eb2 9FED187A 		vldr.32	s14, .L850+52
 17107 3eb6 27EE877A 		vmul.f32	s14, s15, s14
 17108              		.loc 20 1329 77
 17109 3eba 0A4B     		ldr	r3, .L850+4
 17110 3ebc D3ED2D7A 		vldr.32	s15, [r3, #180]
 17111              		.loc 20 1329 70
 17112 3ec0 DFED156A 		vldr.32	s13, .L850+56
 17113 3ec4 67EEA67A 		vmul.f32	s15, s15, s13
 17114              		.loc 20 1329 56
 17115 3ec8 77EE277A 		vadd.f32	s15, s14, s15
 17116              		.loc 20 1329 25
 17117 3ecc 044B     		ldr	r3, .L850
 17118 3ece C3ED127A 		vstr.32	s15, [r3, #72]
1330:Src/main.c    ****           foc1.volt.DcBusVolt = bldc1.udc;
 17119              		.loc 20 1330 38
 17120 3ed2 044B     		ldr	r3, .L850+4
 17121 3ed4 9B6C     		ldr	r3, [r3, #72]	@ float
 17122              		.loc 20 1330 31
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 838


 17123 3ed6 024A     		ldr	r2, .L850
 17124 3ed8 C2F8A432 		str	r3, [r2, #676]	@ float
 17125 3edc 77E0     		b	.L721
 17126              	.L851:
 17127 3ede 00BF     		.align	2
 17128              	.L850:
 17129 3ee0 00000000 		.word	foc1
 17130 3ee4 00000000 		.word	bldc1
 17131 3ee8 00680140 		.word	1073833984
 17132 3eec 00000000 		.word	dataLog
 17133 3ef0 00000000 		.word	hall
 17134 3ef4 DB0F4940 		.word	1078530011
 17135 3ef8 DB0F49C0 		.word	-1068953637
 17136 3efc 0000A040 		.word	1084227584
 17137 3f00 0000FA44 		.word	1157234688
 17138 3f04 6F12833A 		.word	981668463
 17139 3f08 00000000 		.word	ledDelay
 17140 3f0c CDCCCC3D 		.word	1036831949
 17141 3f10 00008033 		.word	864026624
 17142 3f14 3ACD133F 		.word	1058262330
 17143 3f18 3ACD933F 		.word	1066650938
 17144              	.L720:
1331:Src/main.c    ****         }
1332:Src/main.c    ****         else if (foc1.config.sim == 0)
 17145              		.loc 20 1332 29
 17146 3f1c C14B     		ldr	r3, .L852
 17147 3f1e 93F8E132 		ldrb	r3, [r3, #737]
 17148 3f22 DBB2     		uxtb	r3, r3
 17149              		.loc 20 1332 17
 17150 3f24 002B     		cmp	r3, #0
 17151 3f26 52D1     		bne	.L721
1333:Src/main.c    ****         {
1334:Src/main.c    ****           foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 17152              		.loc 20 1334 35
 17153 3f28 BF4B     		ldr	r3, .L852+4
 17154 3f2a 1B68     		ldr	r3, [r3]
 17155              		.loc 20 1334 41
 17156 3f2c 07EE903A 		vmov	s15, r3	@ int
 17157 3f30 F8EEE77A 		vcvt.f32.s32	s15, s15
 17158 3f34 9FEDBD7A 		vldr.32	s14, .L852+8
 17159 3f38 27EE877A 		vmul.f32	s14, s15, s14
 17160              		.loc 20 1334 67
 17161 3f3c B94B     		ldr	r3, .L852
 17162 3f3e D3EDBE7A 		vldr.32	s15, [r3, #760]
 17163              		.loc 20 1334 54
 17164 3f42 27EE277A 		vmul.f32	s14, s14, s15
 17165              		.loc 20 1334 100
 17166 3f46 B74B     		ldr	r3, .L852
 17167 3f48 D3ED317A 		vldr.32	s15, [r3, #196]
 17168              		.loc 20 1334 89
 17169 3f4c 77EE677A 		vsub.f32	s15, s14, s15
 17170              		.loc 20 1334 25
 17171 3f50 B44B     		ldr	r3, .L852
 17172 3f52 C3ED117A 		vstr.32	s15, [r3, #68]
1335:Src/main.c    ****           foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.
 17173              		.loc 20 1335 39
 17174 3f56 B44B     		ldr	r3, .L852+4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 839


 17175 3f58 5B68     		ldr	r3, [r3, #4]
 17176              		.loc 20 1335 45
 17177 3f5a 07EE903A 		vmov	s15, r3	@ int
 17178 3f5e F8EEE77A 		vcvt.f32.s32	s15, s15
 17179 3f62 9FEDB27A 		vldr.32	s14, .L852+8
 17180 3f66 27EE877A 		vmul.f32	s14, s15, s14
 17181              		.loc 20 1335 71
 17182 3f6a AE4B     		ldr	r3, .L852
 17183 3f6c D3EDBE7A 		vldr.32	s15, [r3, #760]
 17184              		.loc 20 1335 58
 17185 3f70 27EE277A 		vmul.f32	s14, s14, s15
 17186              		.loc 20 1335 104
 17187 3f74 AB4B     		ldr	r3, .L852
 17188 3f76 D3ED327A 		vldr.32	s15, [r3, #200]
 17189              		.loc 20 1335 93
 17190 3f7a 77EE677A 		vsub.f32	s15, s14, s15
 17191              		.loc 20 1335 29
 17192 3f7e A94B     		ldr	r3, .L852
 17193 3f80 C3ED197A 		vstr.32	s15, [r3, #100]
1336:Src/main.c    ****           foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 17194              		.loc 20 1336 50
 17195 3f84 A74B     		ldr	r3, .L852
 17196 3f86 D3ED117A 		vldr.32	s15, [r3, #68]
 17197              		.loc 20 1336 39
 17198 3f8a 9FEDA97A 		vldr.32	s14, .L852+12
 17199 3f8e 27EE877A 		vmul.f32	s14, s15, s14
 17200              		.loc 20 1336 80
 17201 3f92 A44B     		ldr	r3, .L852
 17202 3f94 D3ED197A 		vldr.32	s15, [r3, #100]
 17203              		.loc 20 1336 69
 17204 3f98 DFEDA66A 		vldr.32	s13, .L852+16
 17205 3f9c 67EEA67A 		vmul.f32	s15, s15, s13
 17206              		.loc 20 1336 55
 17207 3fa0 77EE277A 		vadd.f32	s15, s14, s15
 17208              		.loc 20 1336 25
 17209 3fa4 9F4B     		ldr	r3, .L852
 17210 3fa6 C3ED127A 		vstr.32	s15, [r3, #72]
1337:Src/main.c    ****           foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 17211              		.loc 20 1337 47
 17212 3faa 9F4B     		ldr	r3, .L852+4
 17213 3fac 9B69     		ldr	r3, [r3, #24]
 17214              		.loc 20 1337 33
 17215 3fae 07EE903A 		vmov	s15, r3	@ int
 17216 3fb2 F8EEE77A 		vcvt.f32.s32	s15, s15
 17217              		.loc 20 1337 53
 17218 3fb6 9FED9D7A 		vldr.32	s14, .L852+8
 17219 3fba 27EE877A 		vmul.f32	s14, s15, s14
 17220              		.loc 20 1337 79
 17221 3fbe 994B     		ldr	r3, .L852
 17222 3fc0 D3EDBF7A 		vldr.32	s15, [r3, #764]
 17223              		.loc 20 1337 66
 17224 3fc4 67EE277A 		vmul.f32	s15, s14, s15
 17225              		.loc 20 1337 31
 17226 3fc8 964B     		ldr	r3, .L852
 17227 3fca C3EDA97A 		vstr.32	s15, [r3, #676]
 17228              	.L721:
1338:Src/main.c    ****         }
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 840


1339:Src/main.c    ****         // Filtered data
1340:Src/main.c    ****         foc1.lpf_id.in = foc1.data.isd;
 17229              		.loc 20 1340 35
 17230 3fce 954B     		ldr	r3, .L852
 17231 3fd0 DB6C     		ldr	r3, [r3, #76]	@ float
 17232              		.loc 20 1340 24
 17233 3fd2 944A     		ldr	r2, .L852
 17234 3fd4 C2F8D033 		str	r3, [r2, #976]	@ float
1341:Src/main.c    ****         foc1.lpf_iq.in = foc1.data.isq;
 17235              		.loc 20 1341 35
 17236 3fd8 924B     		ldr	r3, .L852
 17237 3fda 1B6D     		ldr	r3, [r3, #80]	@ float
 17238              		.loc 20 1341 24
 17239 3fdc 914A     		ldr	r2, .L852
 17240 3fde C2F8E033 		str	r3, [r2, #992]	@ float
1342:Src/main.c    ****         foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 17241              		.loc 20 1342 36
 17242 3fe2 904B     		ldr	r3, .L852
 17243 3fe4 D3F8A432 		ldr	r3, [r3, #676]	@ float
 17244              		.loc 20 1342 25
 17245 3fe8 8E4A     		ldr	r2, .L852
 17246 3fea C2F8F033 		str	r3, [r2, #1008]	@ float
1343:Src/main.c    ****         LPF_calc(&foc1.lpf_id);
 17247              		.loc 20 1343 9
 17248 3fee 9248     		ldr	r0, .L852+20
 17249 3ff0 FFF7FEFF 		bl	LPF_calc
1344:Src/main.c    ****         LPF_calc(&foc1.lpf_iq);
 17250              		.loc 20 1344 9
 17251 3ff4 9148     		ldr	r0, .L852+24
 17252 3ff6 FFF7FEFF 		bl	LPF_calc
1345:Src/main.c    ****         LPF_calc(&foc1.lpf_vdc);
 17253              		.loc 20 1345 9
 17254 3ffa 9148     		ldr	r0, .L852+28
 17255 3ffc FFF7FEFF 		bl	LPF_calc
1346:Src/main.c    ****         //foc1.data.isd = lpf_id.out;
1347:Src/main.c    ****         //foc1.data.isq = lpf_iq.out;
1348:Src/main.c    ****         foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 17256              		.loc 20 1348 43
 17257 4000 884B     		ldr	r3, .L852
 17258 4002 D3F8F833 		ldr	r3, [r3, #1016]	@ float
 17259              		.loc 20 1348 29
 17260 4006 874A     		ldr	r2, .L852
 17261 4008 C2F8A432 		str	r3, [r2, #676]	@ float
1349:Src/main.c    ****         // PARK transform for phase currents
1350:Src/main.c    ****         foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 17262              		.loc 20 1350 34
 17263 400c 854B     		ldr	r3, .L852
 17264 400e 93ED117A 		vldr.32	s14, [r3, #68]
 17265              		.loc 20 1350 50
 17266 4012 844B     		ldr	r3, .L852
 17267 4014 D3ED1B7A 		vldr.32	s15, [r3, #108]
 17268              		.loc 20 1350 39
 17269 4018 27EE277A 		vmul.f32	s14, s14, s15
 17270              		.loc 20 1350 71
 17271 401c 814B     		ldr	r3, .L852
 17272 401e D3ED126A 		vldr.32	s13, [r3, #72]
 17273              		.loc 20 1350 87
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 841


 17274 4022 804B     		ldr	r3, .L852
 17275 4024 D3ED1A7A 		vldr.32	s15, [r3, #104]
 17276              		.loc 20 1350 76
 17277 4028 66EEA77A 		vmul.f32	s15, s13, s15
 17278              		.loc 20 1350 60
 17279 402c 77EE277A 		vadd.f32	s15, s14, s15
 17280              		.loc 20 1350 23
 17281 4030 7C4B     		ldr	r3, .L852
 17282 4032 C3ED137A 		vstr.32	s15, [r3, #76]
1351:Src/main.c    ****         foc1.data.isq = -foc1.data.isa * foc1.data.sinTheta + foc1.data.isb * foc1.data.cosTheta;
 17283              		.loc 20 1351 35
 17284 4036 7B4B     		ldr	r3, .L852
 17285 4038 D3ED117A 		vldr.32	s15, [r3, #68]
 17286              		.loc 20 1351 25
 17287 403c B1EE677A 		vneg.f32	s14, s15
 17288              		.loc 20 1351 51
 17289 4040 784B     		ldr	r3, .L852
 17290 4042 D3ED1A7A 		vldr.32	s15, [r3, #104]
 17291              		.loc 20 1351 40
 17292 4046 27EE277A 		vmul.f32	s14, s14, s15
 17293              		.loc 20 1351 72
 17294 404a 764B     		ldr	r3, .L852
 17295 404c D3ED126A 		vldr.32	s13, [r3, #72]
 17296              		.loc 20 1351 88
 17297 4050 744B     		ldr	r3, .L852
 17298 4052 D3ED1B7A 		vldr.32	s15, [r3, #108]
 17299              		.loc 20 1351 77
 17300 4056 66EEA77A 		vmul.f32	s15, s13, s15
 17301              		.loc 20 1351 61
 17302 405a 77EE277A 		vadd.f32	s15, s14, s15
 17303              		.loc 20 1351 23
 17304 405e 714B     		ldr	r3, .L852
 17305 4060 C3ED147A 		vstr.32	s15, [r3, #80]
1352:Src/main.c    ****         // calc PI current controllers for D/Q axis
1353:Src/main.c    ****         foc1.pi_id.Ref = foc1.data.idRef;
 17306              		.loc 20 1353 35
 17307 4064 6F4B     		ldr	r3, .L852
 17308 4066 1B69     		ldr	r3, [r3, #16]	@ float
 17309              		.loc 20 1353 24
 17310 4068 6E4A     		ldr	r2, .L852
 17311 406a C2F81831 		str	r3, [r2, #280]	@ float
1354:Src/main.c    ****         foc1.pi_iq.Ref = 0.0f;
 17312              		.loc 20 1354 24
 17313 406e 6D4B     		ldr	r3, .L852
 17314 4070 4FF00002 		mov	r2, #0
 17315 4074 C3F85821 		str	r2, [r3, #344]	@ float
1355:Src/main.c    ****         foc1.pi_id.Fdb = foc1.data.isd;
 17316              		.loc 20 1355 35
 17317 4078 6A4B     		ldr	r3, .L852
 17318 407a DB6C     		ldr	r3, [r3, #76]	@ float
 17319              		.loc 20 1355 24
 17320 407c 694A     		ldr	r2, .L852
 17321 407e C2F81C31 		str	r3, [r2, #284]	@ float
1356:Src/main.c    ****         foc1.pi_iq.Fdb = foc1.data.isq;
 17322              		.loc 20 1356 35
 17323 4082 684B     		ldr	r3, .L852
 17324 4084 1B6D     		ldr	r3, [r3, #80]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 842


 17325              		.loc 20 1356 24
 17326 4086 674A     		ldr	r2, .L852
 17327 4088 C2F85C31 		str	r3, [r2, #348]	@ float
1357:Src/main.c    ****         foc1.calc.pi_reg(&foc1.pi_id);
 17328              		.loc 20 1357 18
 17329 408c 654B     		ldr	r3, .L852
 17330 408e D3F83034 		ldr	r3, [r3, #1072]
 17331              		.loc 20 1357 9
 17332 4092 6C48     		ldr	r0, .L852+32
 17333 4094 9847     		blx	r3
 17334              	.LVL49:
1358:Src/main.c    ****         foc1.calc.pi_reg(&foc1.pi_iq);
 17335              		.loc 20 1358 18
 17336 4096 634B     		ldr	r3, .L852
 17337 4098 D3F83034 		ldr	r3, [r3, #1072]
 17338              		.loc 20 1358 9
 17339 409c 6A48     		ldr	r0, .L852+36
 17340 409e 9847     		blx	r3
 17341              	.LVL50:
1359:Src/main.c    ****         // Saturation
1360:Src/main.c    ****         foc1.volt.usd = foc1.pi_id.Out;
 17342              		.loc 20 1360 35
 17343 40a0 604B     		ldr	r3, .L852
 17344 40a2 D3F84031 		ldr	r3, [r3, #320]	@ float
 17345              		.loc 20 1360 23
 17346 40a6 5F4A     		ldr	r2, .L852
 17347 40a8 C2F8CC32 		str	r3, [r2, #716]	@ float
1361:Src/main.c    ****         foc1.volt.usq = foc1.pi_iq.Out;
 17348              		.loc 20 1361 35
 17349 40ac 5D4B     		ldr	r3, .L852
 17350 40ae D3F88031 		ldr	r3, [r3, #384]	@ float
 17351              		.loc 20 1361 23
 17352 40b2 5C4A     		ldr	r2, .L852
 17353 40b4 C2F8D032 		str	r3, [r2, #720]	@ float
1362:Src/main.c    ****         foc1.volt.vMagMax = foc1.volt.dutyMax * SQRT3_BY_2 * foc1.volt.DcBusVolt; // 0.66666 => 2/3
 17354              		.loc 20 1362 38
 17355 40b8 5A4B     		ldr	r3, .L852
 17356 40ba D3EDB67A 		vldr.32	s15, [r3, #728]
 17357              		.loc 20 1362 47
 17358 40be 9FED637A 		vldr.32	s14, .L852+40
 17359 40c2 27EE877A 		vmul.f32	s14, s15, s14
 17360              		.loc 20 1362 71
 17361 40c6 574B     		ldr	r3, .L852
 17362 40c8 D3EDA97A 		vldr.32	s15, [r3, #676]
 17363              		.loc 20 1362 60
 17364 40cc 67EE277A 		vmul.f32	s15, s14, s15
 17365              		.loc 20 1362 27
 17366 40d0 544B     		ldr	r3, .L852
 17367 40d2 C3EDB57A 		vstr.32	s15, [r3, #724]
1363:Src/main.c    ****         utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMa
 17368              		.loc 20 1363 9
 17369 40d6 534B     		ldr	r3, .L852
 17370 40d8 D3EDB57A 		vldr.32	s15, [r3, #724]
 17371 40dc B0EE670A 		vmov.f32	s0, s15
 17372 40e0 5B49     		ldr	r1, .L852+44
 17373 40e2 5C48     		ldr	r0, .L852+48
 17374 40e4 FFF7FEFF 		bl	utils_saturate_vector_2d
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 843


1364:Src/main.c    ****         foc1.volt.usd = foc1.volt.usd / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 17375              		.loc 20 1364 34
 17376 40e8 4E4B     		ldr	r3, .L852
 17377 40ea D3EDB36A 		vldr.32	s13, [r3, #716]
 17378              		.loc 20 1364 51
 17379 40ee 4D4B     		ldr	r3, .L852
 17380 40f0 D3EDA97A 		vldr.32	s15, [r3, #676]
 17381              		.loc 20 1364 62
 17382 40f4 9FED4F7A 		vldr.32	s14, .L852+16
 17383 40f8 27EE877A 		vmul.f32	s14, s15, s14
 17384              		.loc 20 1364 39
 17385 40fc C6EE877A 		vdiv.f32	s15, s13, s14
 17386              		.loc 20 1364 23
 17387 4100 484B     		ldr	r3, .L852
 17388 4102 C3EDB37A 		vstr.32	s15, [r3, #716]
1365:Src/main.c    ****         foc1.volt.usq = foc1.volt.usq / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 17389              		.loc 20 1365 34
 17390 4106 474B     		ldr	r3, .L852
 17391 4108 D3EDB46A 		vldr.32	s13, [r3, #720]
 17392              		.loc 20 1365 51
 17393 410c 454B     		ldr	r3, .L852
 17394 410e D3EDA97A 		vldr.32	s15, [r3, #676]
 17395              		.loc 20 1365 62
 17396 4112 9FED487A 		vldr.32	s14, .L852+16
 17397 4116 27EE877A 		vmul.f32	s14, s15, s14
 17398              		.loc 20 1365 39
 17399 411a C6EE877A 		vdiv.f32	s15, s13, s14
 17400              		.loc 20 1365 23
 17401 411e 414B     		ldr	r3, .L852
 17402 4120 C3EDB47A 		vstr.32	s15, [r3, #720]
1366:Src/main.c    ****         // calc voltages
1367:Src/main.c    ****         foc1.volt.MfuncV1 = foc1.svgen.Ta;
 17403              		.loc 20 1367 39
 17404 4124 3F4B     		ldr	r3, .L852
 17405 4126 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 17406              		.loc 20 1367 27
 17407 412a 3E4A     		ldr	r2, .L852
 17408 412c C2F8A832 		str	r3, [r2, #680]	@ float
1368:Src/main.c    ****         foc1.volt.MfuncV2 = foc1.svgen.Tb;
 17409              		.loc 20 1368 39
 17410 4130 3C4B     		ldr	r3, .L852
 17411 4132 D3F80031 		ldr	r3, [r3, #256]	@ float
 17412              		.loc 20 1368 27
 17413 4136 3B4A     		ldr	r2, .L852
 17414 4138 C2F8AC32 		str	r3, [r2, #684]	@ float
1369:Src/main.c    ****         foc1.volt.MfuncV3 = foc1.svgen.Tc;
 17415              		.loc 20 1369 39
 17416 413c 394B     		ldr	r3, .L852
 17417 413e D3F80431 		ldr	r3, [r3, #260]	@ float
 17418              		.loc 20 1369 27
 17419 4142 384A     		ldr	r2, .L852
 17420 4144 C2F8B032 		str	r3, [r2, #688]	@ float
1370:Src/main.c    ****         foc1.calc.volt(&foc1.volt);
 17421              		.loc 20 1370 18
 17422 4148 364B     		ldr	r3, .L852
 17423 414a D3F83C34 		ldr	r3, [r3, #1084]
 17424              		.loc 20 1370 9
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 844


 17425 414e 4248     		ldr	r0, .L852+52
 17426 4150 9847     		blx	r3
 17427              	.LVL51:
1371:Src/main.c    ****         // foc1.volt.usd = foc1.volt.usa * foc1.data.cosTheta + foc1.volt.usb * foc1.data.sinTheta;
1372:Src/main.c    ****         // foc1.volt.usq = -foc1.volt.usa * foc1.data.sinTheta + foc1.volt.usb * foc1.data.cosTheta
1373:Src/main.c    ****         //calc IPARK transform (IPARK output -> SVGEN input)
1374:Src/main.c    ****         // foc1.svgen.usa = foc1.pi_id.Out * foc1.data.cosTheta - foc1.pi_iq.Out * foc1.data.sinThe
1375:Src/main.c    ****         // foc1.svgen.usb = foc1.pi_iq.Out * foc1.data.cosTheta + foc1.pi_id.Out * foc1.data.sinThe
1376:Src/main.c    ****         foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 17428              		.loc 20 1376 35
 17429 4152 344B     		ldr	r3, .L852
 17430 4154 93EDB37A 		vldr.32	s14, [r3, #716]
 17431              		.loc 20 1376 51
 17432 4158 324B     		ldr	r3, .L852
 17433 415a D3ED1B7A 		vldr.32	s15, [r3, #108]
 17434              		.loc 20 1376 40
 17435 415e 27EE277A 		vmul.f32	s14, s14, s15
 17436              		.loc 20 1376 72
 17437 4162 304B     		ldr	r3, .L852
 17438 4164 D3EDB46A 		vldr.32	s13, [r3, #720]
 17439              		.loc 20 1376 88
 17440 4168 2E4B     		ldr	r3, .L852
 17441 416a D3ED1A7A 		vldr.32	s15, [r3, #104]
 17442              		.loc 20 1376 77
 17443 416e 66EEA77A 		vmul.f32	s15, s13, s15
 17444              		.loc 20 1376 61
 17445 4172 77EE677A 		vsub.f32	s15, s14, s15
 17446              		.loc 20 1376 24
 17447 4176 2B4B     		ldr	r3, .L852
 17448 4178 C3ED3D7A 		vstr.32	s15, [r3, #244]
1377:Src/main.c    ****         foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 17449              		.loc 20 1377 35
 17450 417c 294B     		ldr	r3, .L852
 17451 417e 93EDB47A 		vldr.32	s14, [r3, #720]
 17452              		.loc 20 1377 51
 17453 4182 284B     		ldr	r3, .L852
 17454 4184 D3ED1B7A 		vldr.32	s15, [r3, #108]
 17455              		.loc 20 1377 40
 17456 4188 27EE277A 		vmul.f32	s14, s14, s15
 17457              		.loc 20 1377 72
 17458 418c 254B     		ldr	r3, .L852
 17459 418e D3EDB36A 		vldr.32	s13, [r3, #716]
 17460              		.loc 20 1377 88
 17461 4192 244B     		ldr	r3, .L852
 17462 4194 D3ED1A7A 		vldr.32	s15, [r3, #104]
 17463              		.loc 20 1377 77
 17464 4198 66EEA77A 		vmul.f32	s15, s13, s15
 17465              		.loc 20 1377 61
 17466 419c 77EE277A 		vadd.f32	s15, s14, s15
 17467              		.loc 20 1377 24
 17468 41a0 204B     		ldr	r3, .L852
 17469 41a2 C3ED3E7A 		vstr.32	s15, [r3, #248]
1378:Src/main.c    ****         // calc space-vector generator
1379:Src/main.c    ****         foc1.calc.svgen(&foc1.svgen);
 17470              		.loc 20 1379 18
 17471 41a6 1F4B     		ldr	r3, .L852
 17472 41a8 D3F83434 		ldr	r3, [r3, #1076]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 845


 17473              		.loc 20 1379 9
 17474 41ac 2B48     		ldr	r0, .L852+56
 17475 41ae 9847     		blx	r3
 17476              	.LVL52:
1380:Src/main.c    ****         // calc Rs
1381:Src/main.c    ****         if (foc1.data.isrCntr2 >= 2000) // wait 100 ms, until current is stable, for avoid #QNAN
 17477              		.loc 20 1381 22
 17478 41b0 1C4B     		ldr	r3, .L852
 17479 41b2 D3F8BC30 		ldr	r3, [r3, #188]
 17480              		.loc 20 1381 12
 17481 41b6 B3F5FA6F 		cmp	r3, #2000
 17482 41ba 59D3     		bcc	.L719
1382:Src/main.c    ****         {
1383:Src/main.c    ****           foc1.data.id_UdErr = foc1.config.Rds_on * fabsf(foc1.data.isd) + ((foc1.config.deadTime *
 17483              		.loc 20 1383 43
 17484 41bc 194B     		ldr	r3, .L852
 17485 41be 93EDC17A 		vldr.32	s14, [r3, #772]
 17486              		.loc 20 1383 68
 17487 41c2 184B     		ldr	r3, .L852
 17488 41c4 D3ED137A 		vldr.32	s15, [r3, #76]
 17489              		.loc 20 1383 53
 17490 41c8 F0EEE77A 		vabs.f32	s15, s15
 17491              		.loc 20 1383 51
 17492 41cc 27EE277A 		vmul.f32	s14, s14, s15
 17493              		.loc 20 1383 89
 17494 41d0 144B     		ldr	r3, .L852
 17495 41d2 D3EDC07A 		vldr.32	s15, [r3, #768]
 17496              		.loc 20 1383 99
 17497 41d6 DFED226A 		vldr.32	s13, .L852+60
 17498 41da 67EEA66A 		vmul.f32	s13, s15, s13
 17499              		.loc 20 1383 119
 17500 41de 114B     		ldr	r3, .L852
 17501 41e0 D3EDA97A 		vldr.32	s15, [r3, #676]
 17502              		.loc 20 1383 108
 17503 41e4 66EEA77A 		vmul.f32	s15, s13, s15
 17504              		.loc 20 1383 74
 17505 41e8 77EE277A 		vadd.f32	s15, s14, s15
 17506              		.loc 20 1383 30
 17507 41ec 0D4B     		ldr	r3, .L852
 17508 41ee C3ED2C7A 		vstr.32	s15, [r3, #176]
1384:Src/main.c    ****           foc1.data.id_Rs = (foc1.pi_id.Out - foc1.data.id_UdErr) / foc1.data.isd;
 17509              		.loc 20 1384 40
 17510 41f2 0C4B     		ldr	r3, .L852
 17511 41f4 93ED507A 		vldr.32	s14, [r3, #320]
 17512              		.loc 20 1384 56
 17513 41f8 0A4B     		ldr	r3, .L852
 17514 41fa D3ED2C7A 		vldr.32	s15, [r3, #176]
 17515              		.loc 20 1384 45
 17516 41fe 77EE676A 		vsub.f32	s13, s14, s15
 17517              		.loc 20 1384 78
 17518 4202 084B     		ldr	r3, .L852
 17519 4204 93ED137A 		vldr.32	s14, [r3, #76]
 17520              		.loc 20 1384 67
 17521 4208 C6EE877A 		vdiv.f32	s15, s13, s14
 17522              		.loc 20 1384 27
 17523 420c 054B     		ldr	r3, .L852
 17524 420e C3ED1C7A 		vstr.32	s15, [r3, #112]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 846


1385:Src/main.c    ****           foc1.paramIdState = (foc1.data.isrCntr2 >= 30000) ? Ld : Rs;
 17525              		.loc 20 1385 41
 17526 4212 044B     		ldr	r3, .L852
 17527 4214 D3F8BC30 		ldr	r3, [r3, #188]
 17528              		.loc 20 1385 66
 17529 4218 47F22F52 		movw	r2, #29999
 17530 421c 9342     		cmp	r3, r2
 17531 421e 21D9     		bls	.L722
 17532              		.loc 20 1385 66 is_stmt 0 discriminator 1
 17533 4220 0222     		movs	r2, #2
 17534 4222 20E0     		b	.L723
 17535              	.L853:
 17536              		.align	2
 17537              	.L852:
 17538 4224 00000000 		.word	foc1
 17539 4228 00000000 		.word	adcData
 17540 422c F8078039 		.word	964691960
 17541 4230 3ACD133F 		.word	1058262330
 17542 4234 3ACD933F 		.word	1066650938
 17543 4238 D0030000 		.word	foc1+976
 17544 423c E0030000 		.word	foc1+992
 17545 4240 F0030000 		.word	foc1+1008
 17546 4244 18010000 		.word	foc1+280
 17547 4248 58010000 		.word	foc1+344
 17548 424c D7B35D3F 		.word	1063105495
 17549 4250 D0020000 		.word	foc1+720
 17550 4254 CC020000 		.word	foc1+716
 17551 4258 A4020000 		.word	foc1+676
 17552 425c F4000000 		.word	foc1+244
 17553 4260 5F708930 		.word	814313567
 17554              	.L722:
 17555              		.loc 20 1385 66 discriminator 2
 17556 4264 0122     		movs	r2, #1
 17557              	.L723:
 17558              		.loc 20 1385 29 is_stmt 1 discriminator 4
 17559 4266 3E4B     		ldr	r3, .L854
 17560 4268 9A70     		strb	r2, [r3, #2]
1386:Src/main.c    ****           dataLog.trigger = 1;
 17561              		.loc 20 1386 27 discriminator 4
 17562 426a 3E4B     		ldr	r3, .L854+4
 17563 426c 0122     		movs	r2, #1
 17564 426e 1A70     		strb	r2, [r3]
 17565              	.L719:
1387:Src/main.c    ****         }
1388:Src/main.c    ****       }
1389:Src/main.c    ****       if (foc1.paramIdState == Ld)
 17566              		.loc 20 1389 15
 17567 4270 3B4B     		ldr	r3, .L854
 17568 4272 9B78     		ldrb	r3, [r3, #2]
 17569 4274 DBB2     		uxtb	r3, r3
 17570              		.loc 20 1389 10
 17571 4276 022B     		cmp	r3, #2
 17572 4278 40F04582 		bne	.L724
1390:Src/main.c    ****       {
1391:Src/main.c    ****         foc1.data.udRef = (foc1.data.idRef * foc1.data.id_Rs * 1.05f);
 17573              		.loc 20 1391 37
 17574 427c 384B     		ldr	r3, .L854
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 847


 17575 427e 93ED047A 		vldr.32	s14, [r3, #16]
 17576              		.loc 20 1391 55
 17577 4282 374B     		ldr	r3, .L854
 17578 4284 D3ED1C7A 		vldr.32	s15, [r3, #112]
 17579              		.loc 20 1391 44
 17580 4288 67EE277A 		vmul.f32	s15, s14, s15
 17581              		.loc 20 1391 62
 17582 428c 9FED367A 		vldr.32	s14, .L854+8
 17583 4290 67EE877A 		vmul.f32	s15, s15, s14
 17584              		.loc 20 1391 25
 17585 4294 324B     		ldr	r3, .L854
 17586 4296 C3ED027A 		vstr.32	s15, [r3, #8]
1392:Src/main.c    ****         // calc sin/cos
1393:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(0.f)));
 17587              		.loc 20 1393 30
 17588 429a 0020     		movs	r0, #0
 17589 429c FFF7FEFF 		bl	utSinAbs
 17590 42a0 07EE900A 		vmov	s15, r0	@ int
 17591 42a4 F8EEE77A 		vcvt.f32.s32	s15, s15
 17592 42a8 9FED307A 		vldr.32	s14, .L854+12
 17593 42ac 67EE877A 		vmul.f32	s15, s15, s14
 17594              		.loc 20 1393 28
 17595 42b0 2B4B     		ldr	r3, .L854
 17596 42b2 C3ED1A7A 		vstr.32	s15, [r3, #104]
1394:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(0.f)));
 17597              		.loc 20 1394 30
 17598 42b6 0020     		movs	r0, #0
 17599 42b8 FFF7FEFF 		bl	utCosAbs
 17600 42bc 07EE900A 		vmov	s15, r0	@ int
 17601 42c0 F8EEE77A 		vcvt.f32.s32	s15, s15
 17602 42c4 9FED297A 		vldr.32	s14, .L854+12
 17603 42c8 67EE877A 		vmul.f32	s15, s15, s14
 17604              		.loc 20 1394 28
 17605 42cc 244B     		ldr	r3, .L854
 17606 42ce C3ED1B7A 		vstr.32	s15, [r3, #108]
1395:Src/main.c    ****         // calc UdRef
1396:Src/main.c    ****         foc1.data.id_Ud = _IQtoF(utSinAbs(_IQ(foc1.data.angle))) * foc1.data.udRef;
 17607              		.loc 20 1396 27
 17608 42d2 234B     		ldr	r3, .L854
 17609 42d4 D3ED367A 		vldr.32	s15, [r3, #216]
 17610 42d8 9FED257A 		vldr.32	s14, .L854+16
 17611 42dc 67EE877A 		vmul.f32	s15, s15, s14
 17612 42e0 FDEEE77A 		vcvt.s32.f32	s15, s15
 17613 42e4 17EE900A 		vmov	r0, s15	@ int
 17614 42e8 FFF7FEFF 		bl	utSinAbs
 17615 42ec 07EE900A 		vmov	s15, r0	@ int
 17616 42f0 F8EEE77A 		vcvt.f32.s32	s15, s15
 17617 42f4 9FED1D7A 		vldr.32	s14, .L854+12
 17618 42f8 27EE877A 		vmul.f32	s14, s15, s14
 17619              		.loc 20 1396 77
 17620 42fc 184B     		ldr	r3, .L854
 17621 42fe D3ED027A 		vldr.32	s15, [r3, #8]
 17622              		.loc 20 1396 66
 17623 4302 67EE277A 		vmul.f32	s15, s14, s15
 17624              		.loc 20 1396 25
 17625 4306 164B     		ldr	r3, .L854
 17626 4308 C3ED227A 		vstr.32	s15, [r3, #136]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 848


1397:Src/main.c    ****         foc1.data.id_Uq = 0.f;
 17627              		.loc 20 1397 25
 17628 430c 144B     		ldr	r3, .L854
 17629 430e 4FF00002 		mov	r2, #0
 17630 4312 C3F88C20 		str	r2, [r3, #140]	@ float
1398:Src/main.c    ****         // clarke transform for phase currents
1399:Src/main.c    ****         if (foc1.config.sim == 1)
 17631              		.loc 20 1399 24
 17632 4316 124B     		ldr	r3, .L854
 17633 4318 93F8E132 		ldrb	r3, [r3, #737]
 17634 431c DBB2     		uxtb	r3, r3
 17635              		.loc 20 1399 12
 17636 431e 012B     		cmp	r3, #1
 17637 4320 2ED1     		bne	.L725
1400:Src/main.c    ****         {
1401:Src/main.c    ****           foc1.data.isa = bldc1.isPhaseA;
 17638              		.loc 20 1401 32
 17639 4322 144B     		ldr	r3, .L854+20
 17640 4324 D3F8B030 		ldr	r3, [r3, #176]	@ float
 17641              		.loc 20 1401 25
 17642 4328 0D4A     		ldr	r2, .L854
 17643 432a 5364     		str	r3, [r2, #68]	@ float
1402:Src/main.c    ****           foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 17644              		.loc 20 1402 46
 17645 432c 114B     		ldr	r3, .L854+20
 17646 432e D3ED2C7A 		vldr.32	s15, [r3, #176]
 17647              		.loc 20 1402 39
 17648 4332 9FED117A 		vldr.32	s14, .L854+24
 17649 4336 27EE877A 		vmul.f32	s14, s15, s14
 17650              		.loc 20 1402 77
 17651 433a 0E4B     		ldr	r3, .L854+20
 17652 433c D3ED2D7A 		vldr.32	s15, [r3, #180]
 17653              		.loc 20 1402 70
 17654 4340 DFED0E6A 		vldr.32	s13, .L854+28
 17655 4344 67EEA67A 		vmul.f32	s15, s15, s13
 17656              		.loc 20 1402 56
 17657 4348 77EE277A 		vadd.f32	s15, s14, s15
 17658              		.loc 20 1402 25
 17659 434c 044B     		ldr	r3, .L854
 17660 434e C3ED127A 		vstr.32	s15, [r3, #72]
1403:Src/main.c    ****           foc1.volt.DcBusVolt = bldc1.udc;
 17661              		.loc 20 1403 38
 17662 4352 084B     		ldr	r3, .L854+20
 17663 4354 9B6C     		ldr	r3, [r3, #72]	@ float
 17664              		.loc 20 1403 31
 17665 4356 024A     		ldr	r2, .L854
 17666 4358 C2F8A432 		str	r3, [r2, #676]	@ float
 17667 435c 69E0     		b	.L726
 17668              	.L855:
 17669 435e 00BF     		.align	2
 17670              	.L854:
 17671 4360 00000000 		.word	foc1
 17672 4364 00000000 		.word	dataLog
 17673 4368 6666863F 		.word	1065772646
 17674 436c 00008033 		.word	864026624
 17675 4370 0000804B 		.word	1266679808
 17676 4374 00000000 		.word	bldc1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 849


 17677 4378 3ACD133F 		.word	1058262330
 17678 437c 3ACD933F 		.word	1066650938
 17679              	.L725:
1404:Src/main.c    ****         }
1405:Src/main.c    ****         else if (foc1.config.sim == 0)
 17680              		.loc 20 1405 29
 17681 4380 AA4B     		ldr	r3, .L856
 17682 4382 93F8E132 		ldrb	r3, [r3, #737]
 17683 4386 DBB2     		uxtb	r3, r3
 17684              		.loc 20 1405 17
 17685 4388 002B     		cmp	r3, #0
 17686 438a 52D1     		bne	.L726
1406:Src/main.c    ****         {
1407:Src/main.c    ****           foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 17687              		.loc 20 1407 35
 17688 438c A84B     		ldr	r3, .L856+4
 17689 438e 1B68     		ldr	r3, [r3]
 17690              		.loc 20 1407 41
 17691 4390 07EE903A 		vmov	s15, r3	@ int
 17692 4394 F8EEE77A 		vcvt.f32.s32	s15, s15
 17693 4398 9FEDA67A 		vldr.32	s14, .L856+8
 17694 439c 27EE877A 		vmul.f32	s14, s15, s14
 17695              		.loc 20 1407 67
 17696 43a0 A24B     		ldr	r3, .L856
 17697 43a2 D3EDBE7A 		vldr.32	s15, [r3, #760]
 17698              		.loc 20 1407 54
 17699 43a6 27EE277A 		vmul.f32	s14, s14, s15
 17700              		.loc 20 1407 100
 17701 43aa A04B     		ldr	r3, .L856
 17702 43ac D3ED317A 		vldr.32	s15, [r3, #196]
 17703              		.loc 20 1407 89
 17704 43b0 77EE677A 		vsub.f32	s15, s14, s15
 17705              		.loc 20 1407 25
 17706 43b4 9D4B     		ldr	r3, .L856
 17707 43b6 C3ED117A 		vstr.32	s15, [r3, #68]
1408:Src/main.c    ****           foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.
 17708              		.loc 20 1408 39
 17709 43ba 9D4B     		ldr	r3, .L856+4
 17710 43bc 5B68     		ldr	r3, [r3, #4]
 17711              		.loc 20 1408 45
 17712 43be 07EE903A 		vmov	s15, r3	@ int
 17713 43c2 F8EEE77A 		vcvt.f32.s32	s15, s15
 17714 43c6 9FED9B7A 		vldr.32	s14, .L856+8
 17715 43ca 27EE877A 		vmul.f32	s14, s15, s14
 17716              		.loc 20 1408 71
 17717 43ce 974B     		ldr	r3, .L856
 17718 43d0 D3EDBE7A 		vldr.32	s15, [r3, #760]
 17719              		.loc 20 1408 58
 17720 43d4 27EE277A 		vmul.f32	s14, s14, s15
 17721              		.loc 20 1408 104
 17722 43d8 944B     		ldr	r3, .L856
 17723 43da D3ED327A 		vldr.32	s15, [r3, #200]
 17724              		.loc 20 1408 93
 17725 43de 77EE677A 		vsub.f32	s15, s14, s15
 17726              		.loc 20 1408 29
 17727 43e2 924B     		ldr	r3, .L856
 17728 43e4 C3ED197A 		vstr.32	s15, [r3, #100]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 850


1409:Src/main.c    ****           foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 17729              		.loc 20 1409 50
 17730 43e8 904B     		ldr	r3, .L856
 17731 43ea D3ED117A 		vldr.32	s15, [r3, #68]
 17732              		.loc 20 1409 39
 17733 43ee 9FED927A 		vldr.32	s14, .L856+12
 17734 43f2 27EE877A 		vmul.f32	s14, s15, s14
 17735              		.loc 20 1409 80
 17736 43f6 8D4B     		ldr	r3, .L856
 17737 43f8 D3ED197A 		vldr.32	s15, [r3, #100]
 17738              		.loc 20 1409 69
 17739 43fc DFED8F6A 		vldr.32	s13, .L856+16
 17740 4400 67EEA67A 		vmul.f32	s15, s15, s13
 17741              		.loc 20 1409 55
 17742 4404 77EE277A 		vadd.f32	s15, s14, s15
 17743              		.loc 20 1409 25
 17744 4408 884B     		ldr	r3, .L856
 17745 440a C3ED127A 		vstr.32	s15, [r3, #72]
1410:Src/main.c    ****           foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 17746              		.loc 20 1410 47
 17747 440e 884B     		ldr	r3, .L856+4
 17748 4410 9B69     		ldr	r3, [r3, #24]
 17749              		.loc 20 1410 33
 17750 4412 07EE903A 		vmov	s15, r3	@ int
 17751 4416 F8EEE77A 		vcvt.f32.s32	s15, s15
 17752              		.loc 20 1410 53
 17753 441a 9FED867A 		vldr.32	s14, .L856+8
 17754 441e 27EE877A 		vmul.f32	s14, s15, s14
 17755              		.loc 20 1410 79
 17756 4422 824B     		ldr	r3, .L856
 17757 4424 D3EDBF7A 		vldr.32	s15, [r3, #764]
 17758              		.loc 20 1410 66
 17759 4428 67EE277A 		vmul.f32	s15, s14, s15
 17760              		.loc 20 1410 31
 17761 442c 7F4B     		ldr	r3, .L856
 17762 442e C3EDA97A 		vstr.32	s15, [r3, #676]
 17763              	.L726:
1411:Src/main.c    ****         }
1412:Src/main.c    ****         // Filtered data
1413:Src/main.c    ****         foc1.lpf_id.in = foc1.data.isd;
 17764              		.loc 20 1413 35
 17765 4432 7E4B     		ldr	r3, .L856
 17766 4434 DB6C     		ldr	r3, [r3, #76]	@ float
 17767              		.loc 20 1413 24
 17768 4436 7D4A     		ldr	r2, .L856
 17769 4438 C2F8D033 		str	r3, [r2, #976]	@ float
1414:Src/main.c    ****         foc1.lpf_iq.in = foc1.data.isq;
 17770              		.loc 20 1414 35
 17771 443c 7B4B     		ldr	r3, .L856
 17772 443e 1B6D     		ldr	r3, [r3, #80]	@ float
 17773              		.loc 20 1414 24
 17774 4440 7A4A     		ldr	r2, .L856
 17775 4442 C2F8E033 		str	r3, [r2, #992]	@ float
1415:Src/main.c    ****         foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 17776              		.loc 20 1415 36
 17777 4446 794B     		ldr	r3, .L856
 17778 4448 D3F8A432 		ldr	r3, [r3, #676]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 851


 17779              		.loc 20 1415 25
 17780 444c 774A     		ldr	r2, .L856
 17781 444e C2F8F033 		str	r3, [r2, #1008]	@ float
1416:Src/main.c    ****         LPF_calc(&foc1.lpf_id);
 17782              		.loc 20 1416 9
 17783 4452 7B48     		ldr	r0, .L856+20
 17784 4454 FFF7FEFF 		bl	LPF_calc
1417:Src/main.c    ****         LPF_calc(&foc1.lpf_iq);
 17785              		.loc 20 1417 9
 17786 4458 7A48     		ldr	r0, .L856+24
 17787 445a FFF7FEFF 		bl	LPF_calc
1418:Src/main.c    ****         LPF_calc(&foc1.lpf_vdc);
 17788              		.loc 20 1418 9
 17789 445e 7A48     		ldr	r0, .L856+28
 17790 4460 FFF7FEFF 		bl	LPF_calc
1419:Src/main.c    ****         foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 17791              		.loc 20 1419 43
 17792 4464 714B     		ldr	r3, .L856
 17793 4466 D3F8F833 		ldr	r3, [r3, #1016]	@ float
 17794              		.loc 20 1419 29
 17795 446a 704A     		ldr	r2, .L856
 17796 446c C2F8A432 		str	r3, [r2, #676]	@ float
1420:Src/main.c    ****         // PARK transform for phase currents
1421:Src/main.c    ****         foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 17797              		.loc 20 1421 34
 17798 4470 6E4B     		ldr	r3, .L856
 17799 4472 93ED117A 		vldr.32	s14, [r3, #68]
 17800              		.loc 20 1421 50
 17801 4476 6D4B     		ldr	r3, .L856
 17802 4478 D3ED1B7A 		vldr.32	s15, [r3, #108]
 17803              		.loc 20 1421 39
 17804 447c 27EE277A 		vmul.f32	s14, s14, s15
 17805              		.loc 20 1421 71
 17806 4480 6A4B     		ldr	r3, .L856
 17807 4482 D3ED126A 		vldr.32	s13, [r3, #72]
 17808              		.loc 20 1421 87
 17809 4486 694B     		ldr	r3, .L856
 17810 4488 D3ED1A7A 		vldr.32	s15, [r3, #104]
 17811              		.loc 20 1421 76
 17812 448c 66EEA77A 		vmul.f32	s15, s13, s15
 17813              		.loc 20 1421 60
 17814 4490 77EE277A 		vadd.f32	s15, s14, s15
 17815              		.loc 20 1421 23
 17816 4494 654B     		ldr	r3, .L856
 17817 4496 C3ED137A 		vstr.32	s15, [r3, #76]
1422:Src/main.c    ****         foc1.data.isq = -foc1.data.isa * foc1.data.sinTheta + foc1.data.isb * foc1.data.cosTheta;
 17818              		.loc 20 1422 35
 17819 449a 644B     		ldr	r3, .L856
 17820 449c D3ED117A 		vldr.32	s15, [r3, #68]
 17821              		.loc 20 1422 25
 17822 44a0 B1EE677A 		vneg.f32	s14, s15
 17823              		.loc 20 1422 51
 17824 44a4 614B     		ldr	r3, .L856
 17825 44a6 D3ED1A7A 		vldr.32	s15, [r3, #104]
 17826              		.loc 20 1422 40
 17827 44aa 27EE277A 		vmul.f32	s14, s14, s15
 17828              		.loc 20 1422 72
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 852


 17829 44ae 5F4B     		ldr	r3, .L856
 17830 44b0 D3ED126A 		vldr.32	s13, [r3, #72]
 17831              		.loc 20 1422 88
 17832 44b4 5D4B     		ldr	r3, .L856
 17833 44b6 D3ED1B7A 		vldr.32	s15, [r3, #108]
 17834              		.loc 20 1422 77
 17835 44ba 66EEA77A 		vmul.f32	s15, s13, s15
 17836              		.loc 20 1422 61
 17837 44be 77EE277A 		vadd.f32	s15, s14, s15
 17838              		.loc 20 1422 23
 17839 44c2 5A4B     		ldr	r3, .L856
 17840 44c4 C3ED147A 		vstr.32	s15, [r3, #80]
1423:Src/main.c    ****         // Saturation
1424:Src/main.c    ****         foc1.volt.usd = foc1.data.id_Ud;
 17841              		.loc 20 1424 34
 17842 44c8 584B     		ldr	r3, .L856
 17843 44ca D3F88830 		ldr	r3, [r3, #136]	@ float
 17844              		.loc 20 1424 23
 17845 44ce 574A     		ldr	r2, .L856
 17846 44d0 C2F8CC32 		str	r3, [r2, #716]	@ float
1425:Src/main.c    ****         foc1.volt.usq = foc1.data.id_Uq;
 17847              		.loc 20 1425 34
 17848 44d4 554B     		ldr	r3, .L856
 17849 44d6 D3F88C30 		ldr	r3, [r3, #140]	@ float
 17850              		.loc 20 1425 23
 17851 44da 544A     		ldr	r2, .L856
 17852 44dc C2F8D032 		str	r3, [r2, #720]	@ float
1426:Src/main.c    ****         foc1.volt.vMagMax = foc1.volt.dutyMax * SQRT3_BY_2 * foc1.volt.DcBusVolt; // 0.66666 => 2/3
 17853              		.loc 20 1426 38
 17854 44e0 524B     		ldr	r3, .L856
 17855 44e2 D3EDB67A 		vldr.32	s15, [r3, #728]
 17856              		.loc 20 1426 47
 17857 44e6 9FED597A 		vldr.32	s14, .L856+32
 17858 44ea 27EE877A 		vmul.f32	s14, s15, s14
 17859              		.loc 20 1426 71
 17860 44ee 4F4B     		ldr	r3, .L856
 17861 44f0 D3EDA97A 		vldr.32	s15, [r3, #676]
 17862              		.loc 20 1426 60
 17863 44f4 67EE277A 		vmul.f32	s15, s14, s15
 17864              		.loc 20 1426 27
 17865 44f8 4C4B     		ldr	r3, .L856
 17866 44fa C3EDB57A 		vstr.32	s15, [r3, #724]
1427:Src/main.c    ****         utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMa
 17867              		.loc 20 1427 9
 17868 44fe 4B4B     		ldr	r3, .L856
 17869 4500 D3EDB57A 		vldr.32	s15, [r3, #724]
 17870 4504 B0EE670A 		vmov.f32	s0, s15
 17871 4508 5149     		ldr	r1, .L856+36
 17872 450a 5248     		ldr	r0, .L856+40
 17873 450c FFF7FEFF 		bl	utils_saturate_vector_2d
1428:Src/main.c    ****         foc1.volt.usd = foc1.volt.usd / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 17874              		.loc 20 1428 34
 17875 4510 464B     		ldr	r3, .L856
 17876 4512 D3EDB36A 		vldr.32	s13, [r3, #716]
 17877              		.loc 20 1428 51
 17878 4516 454B     		ldr	r3, .L856
 17879 4518 D3EDA97A 		vldr.32	s15, [r3, #676]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 853


 17880              		.loc 20 1428 62
 17881 451c 9FED477A 		vldr.32	s14, .L856+16
 17882 4520 27EE877A 		vmul.f32	s14, s15, s14
 17883              		.loc 20 1428 39
 17884 4524 C6EE877A 		vdiv.f32	s15, s13, s14
 17885              		.loc 20 1428 23
 17886 4528 404B     		ldr	r3, .L856
 17887 452a C3EDB37A 		vstr.32	s15, [r3, #716]
1429:Src/main.c    ****         foc1.volt.usq = foc1.volt.usq / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 17888              		.loc 20 1429 34
 17889 452e 3F4B     		ldr	r3, .L856
 17890 4530 D3EDB46A 		vldr.32	s13, [r3, #720]
 17891              		.loc 20 1429 51
 17892 4534 3D4B     		ldr	r3, .L856
 17893 4536 D3EDA97A 		vldr.32	s15, [r3, #676]
 17894              		.loc 20 1429 62
 17895 453a 9FED407A 		vldr.32	s14, .L856+16
 17896 453e 27EE877A 		vmul.f32	s14, s15, s14
 17897              		.loc 20 1429 39
 17898 4542 C6EE877A 		vdiv.f32	s15, s13, s14
 17899              		.loc 20 1429 23
 17900 4546 394B     		ldr	r3, .L856
 17901 4548 C3EDB47A 		vstr.32	s15, [r3, #720]
1430:Src/main.c    ****         // calc voltages
1431:Src/main.c    ****         foc1.volt.MfuncV1 = foc1.svgen.Ta;
 17902              		.loc 20 1431 39
 17903 454c 374B     		ldr	r3, .L856
 17904 454e D3F8FC30 		ldr	r3, [r3, #252]	@ float
 17905              		.loc 20 1431 27
 17906 4552 364A     		ldr	r2, .L856
 17907 4554 C2F8A832 		str	r3, [r2, #680]	@ float
1432:Src/main.c    ****         foc1.volt.MfuncV2 = foc1.svgen.Tb;
 17908              		.loc 20 1432 39
 17909 4558 344B     		ldr	r3, .L856
 17910 455a D3F80031 		ldr	r3, [r3, #256]	@ float
 17911              		.loc 20 1432 27
 17912 455e 334A     		ldr	r2, .L856
 17913 4560 C2F8AC32 		str	r3, [r2, #684]	@ float
1433:Src/main.c    ****         foc1.volt.MfuncV3 = foc1.svgen.Tc;
 17914              		.loc 20 1433 39
 17915 4564 314B     		ldr	r3, .L856
 17916 4566 D3F80431 		ldr	r3, [r3, #260]	@ float
 17917              		.loc 20 1433 27
 17918 456a 304A     		ldr	r2, .L856
 17919 456c C2F8B032 		str	r3, [r2, #688]	@ float
1434:Src/main.c    ****         foc1.calc.volt(&foc1.volt);
 17920              		.loc 20 1434 18
 17921 4570 2E4B     		ldr	r3, .L856
 17922 4572 D3F83C34 		ldr	r3, [r3, #1084]
 17923              		.loc 20 1434 9
 17924 4576 3848     		ldr	r0, .L856+44
 17925 4578 9847     		blx	r3
 17926              	.LVL53:
1435:Src/main.c    ****         //calc IPARK transform (IPARK output -> SVGEN input)
1436:Src/main.c    ****         foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 17927              		.loc 20 1436 35
 17928 457a 2C4B     		ldr	r3, .L856
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 854


 17929 457c 93EDB37A 		vldr.32	s14, [r3, #716]
 17930              		.loc 20 1436 51
 17931 4580 2A4B     		ldr	r3, .L856
 17932 4582 D3ED1B7A 		vldr.32	s15, [r3, #108]
 17933              		.loc 20 1436 40
 17934 4586 27EE277A 		vmul.f32	s14, s14, s15
 17935              		.loc 20 1436 72
 17936 458a 284B     		ldr	r3, .L856
 17937 458c D3EDB46A 		vldr.32	s13, [r3, #720]
 17938              		.loc 20 1436 88
 17939 4590 264B     		ldr	r3, .L856
 17940 4592 D3ED1A7A 		vldr.32	s15, [r3, #104]
 17941              		.loc 20 1436 77
 17942 4596 66EEA77A 		vmul.f32	s15, s13, s15
 17943              		.loc 20 1436 61
 17944 459a 77EE677A 		vsub.f32	s15, s14, s15
 17945              		.loc 20 1436 24
 17946 459e 234B     		ldr	r3, .L856
 17947 45a0 C3ED3D7A 		vstr.32	s15, [r3, #244]
1437:Src/main.c    ****         foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 17948              		.loc 20 1437 35
 17949 45a4 214B     		ldr	r3, .L856
 17950 45a6 93EDB47A 		vldr.32	s14, [r3, #720]
 17951              		.loc 20 1437 51
 17952 45aa 204B     		ldr	r3, .L856
 17953 45ac D3ED1B7A 		vldr.32	s15, [r3, #108]
 17954              		.loc 20 1437 40
 17955 45b0 27EE277A 		vmul.f32	s14, s14, s15
 17956              		.loc 20 1437 72
 17957 45b4 1D4B     		ldr	r3, .L856
 17958 45b6 D3EDB36A 		vldr.32	s13, [r3, #716]
 17959              		.loc 20 1437 88
 17960 45ba 1C4B     		ldr	r3, .L856
 17961 45bc D3ED1A7A 		vldr.32	s15, [r3, #104]
 17962              		.loc 20 1437 77
 17963 45c0 66EEA77A 		vmul.f32	s15, s13, s15
 17964              		.loc 20 1437 61
 17965 45c4 77EE277A 		vadd.f32	s15, s14, s15
 17966              		.loc 20 1437 24
 17967 45c8 184B     		ldr	r3, .L856
 17968 45ca C3ED3E7A 		vstr.32	s15, [r3, #248]
1438:Src/main.c    ****         // calc space-vector generator
1439:Src/main.c    ****         foc1.calc.svgen(&foc1.svgen);
 17969              		.loc 20 1439 18
 17970 45ce 174B     		ldr	r3, .L856
 17971 45d0 D3F83434 		ldr	r3, [r3, #1076]
 17972              		.loc 20 1439 9
 17973 45d4 2148     		ldr	r0, .L856+48
 17974 45d6 9847     		blx	r3
 17975              	.LVL54:
1440:Src/main.c    ****         // identify Ls
1441:Src/main.c    ****         if (foc1.data.isrCntr2 >= 50000)
 17976              		.loc 20 1441 22
 17977 45d8 144B     		ldr	r3, .L856
 17978 45da D3F8BC30 		ldr	r3, [r3, #188]
 17979              		.loc 20 1441 12
 17980 45de 4CF24F32 		movw	r2, #49999
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 855


 17981 45e2 9342     		cmp	r3, r2
 17982 45e4 7ED9     		bls	.L727
1442:Src/main.c    ****         {
1443:Src/main.c    ****           foc1.data.id_UdAmpl = (foc1.data.id_Ud > foc1.data.id_UdAmpl) ? foc1.data.id_Ud : foc1.da
 17983              		.loc 20 1443 43
 17984 45e6 114B     		ldr	r3, .L856
 17985 45e8 93ED227A 		vldr.32	s14, [r3, #136]
 17986              		.loc 20 1443 61
 17987 45ec 0F4B     		ldr	r3, .L856
 17988 45ee D3ED247A 		vldr.32	s15, [r3, #144]
 17989              		.loc 20 1443 91
 17990 45f2 B4EEE77A 		vcmpe.f32	s14, s15
 17991 45f6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 17992 45fa 03DD     		ble	.L791
 17993              		.loc 20 1443 91 is_stmt 0 discriminator 1
 17994 45fc 0B4B     		ldr	r3, .L856
 17995 45fe D3F88830 		ldr	r3, [r3, #136]	@ float
 17996 4602 02E0     		b	.L730
 17997              	.L791:
 17998              		.loc 20 1443 91 discriminator 2
 17999 4604 094B     		ldr	r3, .L856
 18000 4606 D3F89030 		ldr	r3, [r3, #144]	@ float
 18001              	.L730:
 18002              		.loc 20 1443 31 is_stmt 1 discriminator 4
 18003 460a 084A     		ldr	r2, .L856
 18004 460c C2F89030 		str	r3, [r2, #144]	@ float
1444:Src/main.c    ****           foc1.data.id_IdAmpl = (foc1.data.isd > foc1.data.id_IdAmpl) ? foc1.data.isd : foc1.data.i
 18005              		.loc 20 1444 43 discriminator 4
 18006 4610 064B     		ldr	r3, .L856
 18007 4612 93ED137A 		vldr.32	s14, [r3, #76]
 18008              		.loc 20 1444 59 discriminator 4
 18009 4616 054B     		ldr	r3, .L856
 18010 4618 D3ED267A 		vldr.32	s15, [r3, #152]
 18011              		.loc 20 1444 87 discriminator 4
 18012 461c B4EEE77A 		vcmpe.f32	s14, s15
 18013 4620 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 18014 4624 1CDD     		ble	.L792
 18015              		.loc 20 1444 87 is_stmt 0 discriminator 1
 18016 4626 014B     		ldr	r3, .L856
 18017 4628 DB6C     		ldr	r3, [r3, #76]	@ float
 18018 462a 1CE0     		b	.L733
 18019              	.L857:
 18020              		.align	2
 18021              	.L856:
 18022 462c 00000000 		.word	foc1
 18023 4630 00000000 		.word	adcData
 18024 4634 F8078039 		.word	964691960
 18025 4638 3ACD133F 		.word	1058262330
 18026 463c 3ACD933F 		.word	1066650938
 18027 4640 D0030000 		.word	foc1+976
 18028 4644 E0030000 		.word	foc1+992
 18029 4648 F0030000 		.word	foc1+1008
 18030 464c D7B35D3F 		.word	1063105495
 18031 4650 D0020000 		.word	foc1+720
 18032 4654 CC020000 		.word	foc1+716
 18033 4658 A4020000 		.word	foc1+676
 18034 465c F4000000 		.word	foc1+244
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 856


 18035              	.L792:
 18036              		.loc 20 1444 87 discriminator 2
 18037 4660 694B     		ldr	r3, .L858
 18038 4662 D3F89830 		ldr	r3, [r3, #152]	@ float
 18039              	.L733:
 18040              		.loc 20 1444 31 is_stmt 1 discriminator 4
 18041 4666 684A     		ldr	r2, .L858
 18042 4668 C2F89830 		str	r3, [r2, #152]	@ float
1445:Src/main.c    ****           //foc1.data.id_UdErr = foc1.config.Rds_on * fabsf(foc1.data.id_IdAmpl) + (foc1.config.dea
1446:Src/main.c    ****           dataLog.trigger = 1;
 18043              		.loc 20 1446 27 discriminator 4
 18044 466c 674B     		ldr	r3, .L858+4
 18045 466e 0122     		movs	r2, #1
 18046 4670 1A70     		strb	r2, [r3]
1447:Src/main.c    ****           foc1.data.id_Zs = foc1.data.id_UdAmpl / foc1.data.id_IdAmpl;                             
 18047              		.loc 20 1447 38 discriminator 4
 18048 4672 654B     		ldr	r3, .L858
 18049 4674 D3ED246A 		vldr.32	s13, [r3, #144]
 18050              		.loc 20 1447 60 discriminator 4
 18051 4678 634B     		ldr	r3, .L858
 18052 467a 93ED267A 		vldr.32	s14, [r3, #152]
 18053              		.loc 20 1447 49 discriminator 4
 18054 467e C6EE877A 		vdiv.f32	s15, s13, s14
 18055              		.loc 20 1447 27 discriminator 4
 18056 4682 614B     		ldr	r3, .L858
 18057 4684 C3ED207A 		vstr.32	s15, [r3, #128]
1448:Src/main.c    ****           foc1.data.id_Xs = sqrtf(foc1.data.id_Zs * foc1.data.id_Zs - foc1.data.id_Rs * foc1.data.i
 18058              		.loc 20 1448 44 discriminator 4
 18059 4688 5F4B     		ldr	r3, .L858
 18060 468a 93ED207A 		vldr.32	s14, [r3, #128]
 18061              		.loc 20 1448 62 discriminator 4
 18062 468e 5E4B     		ldr	r3, .L858
 18063 4690 D3ED207A 		vldr.32	s15, [r3, #128]
 18064              		.loc 20 1448 51 discriminator 4
 18065 4694 27EE277A 		vmul.f32	s14, s14, s15
 18066              		.loc 20 1448 80 discriminator 4
 18067 4698 5B4B     		ldr	r3, .L858
 18068 469a D3ED1C6A 		vldr.32	s13, [r3, #112]
 18069              		.loc 20 1448 98 discriminator 4
 18070 469e 5A4B     		ldr	r3, .L858
 18071 46a0 D3ED1C7A 		vldr.32	s15, [r3, #112]
 18072              		.loc 20 1448 87 discriminator 4
 18073 46a4 66EEA77A 		vmul.f32	s15, s13, s15
 18074              		.loc 20 1448 29 discriminator 4
 18075 46a8 77EE677A 		vsub.f32	s15, s14, s15
 18076 46ac B0EE670A 		vmov.f32	s0, s15
 18077 46b0 FFF7FEFF 		bl	sqrtf
 18078 46b4 F0EE407A 		vmov.f32	s15, s0
 18079              		.loc 20 1448 27 discriminator 4
 18080 46b8 534B     		ldr	r3, .L858
 18081 46ba C3ED217A 		vstr.32	s15, [r3, #132]
1449:Src/main.c    ****           foc1.data.id_Ls = foc1.data.id_Xs / (M_2PI * foc1.data.freq);                            
 18082              		.loc 20 1449 38 discriminator 4
 18083 46be 524B     		ldr	r3, .L858
 18084 46c0 D3ED216A 		vldr.32	s13, [r3, #132]
 18085              		.loc 20 1449 65 discriminator 4
 18086 46c4 504B     		ldr	r3, .L858
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 857


 18087 46c6 D3ED347A 		vldr.32	s15, [r3, #208]
 18088              		.loc 20 1449 54 discriminator 4
 18089 46ca 9FED517A 		vldr.32	s14, .L858+8
 18090 46ce 27EE877A 		vmul.f32	s14, s15, s14
 18091              		.loc 20 1449 45 discriminator 4
 18092 46d2 C6EE877A 		vdiv.f32	s15, s13, s14
 18093              		.loc 20 1449 27 discriminator 4
 18094 46d6 4C4B     		ldr	r3, .L858
 18095 46d8 C3ED1D7A 		vstr.32	s15, [r3, #116]
1450:Src/main.c    ****           foc1.data.id_Ld = foc1.data.id_Ls;
 18096              		.loc 20 1450 38 discriminator 4
 18097 46dc 4A4B     		ldr	r3, .L858
 18098 46de 5B6F     		ldr	r3, [r3, #116]	@ float
 18099              		.loc 20 1450 27 discriminator 4
 18100 46e0 494A     		ldr	r2, .L858
 18101 46e2 9367     		str	r3, [r2, #120]	@ float
 18102              	.L727:
1451:Src/main.c    ****         }
1452:Src/main.c    ****         if (foc1.data.isrCntr2 >= 70000)
 18103              		.loc 20 1452 22
 18104 46e4 484B     		ldr	r3, .L858
 18105 46e6 D3F8BC30 		ldr	r3, [r3, #188]
 18106              		.loc 20 1452 12
 18107 46ea 4A4A     		ldr	r2, .L858+12
 18108 46ec 9342     		cmp	r3, r2
 18109 46ee 0AD9     		bls	.L724
1453:Src/main.c    ****         {
1454:Src/main.c    ****           foc1.paramIdState = Lq;
 18110              		.loc 20 1454 29
 18111 46f0 454B     		ldr	r3, .L858
 18112 46f2 0322     		movs	r2, #3
 18113 46f4 9A70     		strb	r2, [r3, #2]
1455:Src/main.c    ****           foc1.data.id_UdAmpl = foc1.data.id_IdAmpl = 0.f;
 18114              		.loc 20 1455 53
 18115 46f6 4FF00003 		mov	r3, #0
 18116 46fa 434A     		ldr	r2, .L858
 18117 46fc C2F89830 		str	r3, [r2, #152]	@ float
 18118              		.loc 20 1455 31
 18119 4700 414A     		ldr	r2, .L858
 18120 4702 C2F89030 		str	r3, [r2, #144]	@ float
 18121              	.L724:
1456:Src/main.c    ****         }
1457:Src/main.c    ****       }
1458:Src/main.c    ****       if (foc1.paramIdState == Lq)
 18122              		.loc 20 1458 15
 18123 4706 404B     		ldr	r3, .L858
 18124 4708 9B78     		ldrb	r3, [r3, #2]
 18125 470a DBB2     		uxtb	r3, r3
 18126              		.loc 20 1458 10
 18127 470c 032B     		cmp	r3, #3
 18128 470e 40F05282 		bne	.L734
1459:Src/main.c    ****       {
1460:Src/main.c    ****         //foc1.data.udRef = (10.0f * foc1.data.id_Rs) / (foc1.volt.DcBusVolt * _2DIV_SQRT3); // (Im
1461:Src/main.c    ****         foc1.data.udRef = (foc1.data.idRef * foc1.data.id_Rs * 1.05f);
 18129              		.loc 20 1461 37
 18130 4712 3D4B     		ldr	r3, .L858
 18131 4714 93ED047A 		vldr.32	s14, [r3, #16]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 858


 18132              		.loc 20 1461 55
 18133 4718 3B4B     		ldr	r3, .L858
 18134 471a D3ED1C7A 		vldr.32	s15, [r3, #112]
 18135              		.loc 20 1461 44
 18136 471e 67EE277A 		vmul.f32	s15, s14, s15
 18137              		.loc 20 1461 62
 18138 4722 9FED3D7A 		vldr.32	s14, .L858+16
 18139 4726 67EE877A 		vmul.f32	s15, s15, s14
 18140              		.loc 20 1461 25
 18141 472a 374B     		ldr	r3, .L858
 18142 472c C3ED027A 		vstr.32	s15, [r3, #8]
1462:Src/main.c    ****         // calc sin/cos
1463:Src/main.c    ****         foc1.data.sinTheta = _IQtoF(utSinAbs(_IQ(0.f)));
 18143              		.loc 20 1463 30
 18144 4730 0020     		movs	r0, #0
 18145 4732 FFF7FEFF 		bl	utSinAbs
 18146 4736 07EE900A 		vmov	s15, r0	@ int
 18147 473a F8EEE77A 		vcvt.f32.s32	s15, s15
 18148 473e 9FED377A 		vldr.32	s14, .L858+20
 18149 4742 67EE877A 		vmul.f32	s15, s15, s14
 18150              		.loc 20 1463 28
 18151 4746 304B     		ldr	r3, .L858
 18152 4748 C3ED1A7A 		vstr.32	s15, [r3, #104]
1464:Src/main.c    ****         foc1.data.cosTheta = _IQtoF(utCosAbs(_IQ(0.f)));
 18153              		.loc 20 1464 30
 18154 474c 0020     		movs	r0, #0
 18155 474e FFF7FEFF 		bl	utCosAbs
 18156 4752 07EE900A 		vmov	s15, r0	@ int
 18157 4756 F8EEE77A 		vcvt.f32.s32	s15, s15
 18158 475a 9FED307A 		vldr.32	s14, .L858+20
 18159 475e 67EE877A 		vmul.f32	s15, s15, s14
 18160              		.loc 20 1464 28
 18161 4762 294B     		ldr	r3, .L858
 18162 4764 C3ED1B7A 		vstr.32	s15, [r3, #108]
1465:Src/main.c    ****         // calc UdRef
1466:Src/main.c    ****         foc1.data.id_Ud = 0.f;
 18163              		.loc 20 1466 25
 18164 4768 274B     		ldr	r3, .L858
 18165 476a 4FF00002 		mov	r2, #0
 18166 476e C3F88820 		str	r2, [r3, #136]	@ float
1467:Src/main.c    ****         foc1.data.id_Uq = (foc1.data.isrCntr2 >= 75000) ? _IQtoF(utSinAbs(_IQ(foc1.data.angle))) * 
 18167              		.loc 20 1467 37
 18168 4772 254B     		ldr	r3, .L858
 18169 4774 D3F8BC30 		ldr	r3, [r3, #188]
 18170              		.loc 20 1467 116
 18171 4778 294A     		ldr	r2, .L858+24
 18172 477a 9342     		cmp	r3, r2
 18173 477c 1AD9     		bls	.L735
 18174              		.loc 20 1467 59 discriminator 1
 18175 477e 224B     		ldr	r3, .L858
 18176 4780 D3ED367A 		vldr.32	s15, [r3, #216]
 18177 4784 9FED277A 		vldr.32	s14, .L858+28
 18178 4788 67EE877A 		vmul.f32	s15, s15, s14
 18179 478c FDEEE77A 		vcvt.s32.f32	s15, s15
 18180 4790 17EE900A 		vmov	r0, s15	@ int
 18181 4794 FFF7FEFF 		bl	utSinAbs
 18182 4798 07EE900A 		vmov	s15, r0	@ int
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 859


 18183 479c F8EEE77A 		vcvt.f32.s32	s15, s15
 18184 47a0 9FED1E7A 		vldr.32	s14, .L858+20
 18185 47a4 27EE877A 		vmul.f32	s14, s15, s14
 18186              		.loc 20 1467 109 discriminator 1
 18187 47a8 174B     		ldr	r3, .L858
 18188 47aa D3ED027A 		vldr.32	s15, [r3, #8]
 18189              		.loc 20 1467 116 discriminator 1
 18190 47ae 67EE277A 		vmul.f32	s15, s14, s15
 18191 47b2 01E0     		b	.L736
 18192              	.L735:
 18193              		.loc 20 1467 116 is_stmt 0 discriminator 2
 18194 47b4 DFED1C7A 		vldr.32	s15, .L858+32
 18195              	.L736:
 18196              		.loc 20 1467 25 is_stmt 1 discriminator 4
 18197 47b8 134B     		ldr	r3, .L858
 18198 47ba C3ED237A 		vstr.32	s15, [r3, #140]
1468:Src/main.c    ****         // clarke transform for phase currents
1469:Src/main.c    ****         if (foc1.config.sim == 1)
 18199              		.loc 20 1469 24 discriminator 4
 18200 47be 124B     		ldr	r3, .L858
 18201 47c0 93F8E132 		ldrb	r3, [r3, #737]
 18202 47c4 DBB2     		uxtb	r3, r3
 18203              		.loc 20 1469 12 discriminator 4
 18204 47c6 012B     		cmp	r3, #1
 18205 47c8 36D1     		bne	.L737
1470:Src/main.c    ****         {
1471:Src/main.c    ****           foc1.data.isa = bldc1.isPhaseA;
 18206              		.loc 20 1471 32
 18207 47ca 184B     		ldr	r3, .L858+36
 18208 47cc D3F8B030 		ldr	r3, [r3, #176]	@ float
 18209              		.loc 20 1471 25
 18210 47d0 0D4A     		ldr	r2, .L858
 18211 47d2 5364     		str	r3, [r2, #68]	@ float
1472:Src/main.c    ****           foc1.data.isb = _1DIV_SQRT3 * bldc1.isPhaseA + _2DIV_SQRT3 * bldc1.isPhaseB;
 18212              		.loc 20 1472 46
 18213 47d4 154B     		ldr	r3, .L858+36
 18214 47d6 D3ED2C7A 		vldr.32	s15, [r3, #176]
 18215              		.loc 20 1472 39
 18216 47da 9FED157A 		vldr.32	s14, .L858+40
 18217 47de 27EE877A 		vmul.f32	s14, s15, s14
 18218              		.loc 20 1472 77
 18219 47e2 124B     		ldr	r3, .L858+36
 18220 47e4 D3ED2D7A 		vldr.32	s15, [r3, #180]
 18221              		.loc 20 1472 70
 18222 47e8 DFED126A 		vldr.32	s13, .L858+44
 18223 47ec 67EEA67A 		vmul.f32	s15, s15, s13
 18224              		.loc 20 1472 56
 18225 47f0 77EE277A 		vadd.f32	s15, s14, s15
 18226              		.loc 20 1472 25
 18227 47f4 044B     		ldr	r3, .L858
 18228 47f6 C3ED127A 		vstr.32	s15, [r3, #72]
1473:Src/main.c    ****           foc1.volt.DcBusVolt = bldc1.udc;
 18229              		.loc 20 1473 38
 18230 47fa 0C4B     		ldr	r3, .L858+36
 18231 47fc 9B6C     		ldr	r3, [r3, #72]	@ float
 18232              		.loc 20 1473 31
 18233 47fe 024A     		ldr	r2, .L858
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 860


 18234 4800 C2F8A432 		str	r3, [r2, #676]	@ float
 18235 4804 71E0     		b	.L738
 18236              	.L859:
 18237 4806 00BF     		.align	2
 18238              	.L858:
 18239 4808 00000000 		.word	foc1
 18240 480c 00000000 		.word	dataLog
 18241 4810 DB0FC940 		.word	1086918619
 18242 4814 6F110100 		.word	69999
 18243 4818 6666863F 		.word	1065772646
 18244 481c 00008033 		.word	864026624
 18245 4820 F7240100 		.word	74999
 18246 4824 0000804B 		.word	1266679808
 18247 4828 00000000 		.word	0
 18248 482c 00000000 		.word	bldc1
 18249 4830 3ACD133F 		.word	1058262330
 18250 4834 3ACD933F 		.word	1066650938
 18251              	.L737:
1474:Src/main.c    ****         }
1475:Src/main.c    ****         else if (foc1.config.sim == 0)
 18252              		.loc 20 1475 29
 18253 4838 AA4B     		ldr	r3, .L860
 18254 483a 93F8E132 		ldrb	r3, [r3, #737]
 18255 483e DBB2     		uxtb	r3, r3
 18256              		.loc 20 1475 17
 18257 4840 002B     		cmp	r3, #0
 18258 4842 52D1     		bne	.L738
1476:Src/main.c    ****         {
1477:Src/main.c    ****           foc1.data.isa = (adcData.ph_u * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.data
 18259              		.loc 20 1477 35
 18260 4844 A84B     		ldr	r3, .L860+4
 18261 4846 1B68     		ldr	r3, [r3]
 18262              		.loc 20 1477 41
 18263 4848 07EE903A 		vmov	s15, r3	@ int
 18264 484c F8EEE77A 		vcvt.f32.s32	s15, s15
 18265 4850 9FEDA67A 		vldr.32	s14, .L860+8
 18266 4854 27EE877A 		vmul.f32	s14, s15, s14
 18267              		.loc 20 1477 67
 18268 4858 A24B     		ldr	r3, .L860
 18269 485a D3EDBE7A 		vldr.32	s15, [r3, #760]
 18270              		.loc 20 1477 54
 18271 485e 27EE277A 		vmul.f32	s14, s14, s15
 18272              		.loc 20 1477 100
 18273 4862 A04B     		ldr	r3, .L860
 18274 4864 D3ED317A 		vldr.32	s15, [r3, #196]
 18275              		.loc 20 1477 89
 18276 4868 77EE677A 		vsub.f32	s15, s14, s15
 18277              		.loc 20 1477 25
 18278 486c 9D4B     		ldr	r3, .L860
 18279 486e C3ED117A 		vstr.32	s15, [r3, #68]
1478:Src/main.c    ****           foc1.data.isb_tmp = (adcData.ph_v * 0.0002442f * foc1.config.adcFullScaleCurrent) - foc1.
 18280              		.loc 20 1478 39
 18281 4872 9D4B     		ldr	r3, .L860+4
 18282 4874 5B68     		ldr	r3, [r3, #4]
 18283              		.loc 20 1478 45
 18284 4876 07EE903A 		vmov	s15, r3	@ int
 18285 487a F8EEE77A 		vcvt.f32.s32	s15, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 861


 18286 487e 9FED9B7A 		vldr.32	s14, .L860+8
 18287 4882 27EE877A 		vmul.f32	s14, s15, s14
 18288              		.loc 20 1478 71
 18289 4886 974B     		ldr	r3, .L860
 18290 4888 D3EDBE7A 		vldr.32	s15, [r3, #760]
 18291              		.loc 20 1478 58
 18292 488c 27EE277A 		vmul.f32	s14, s14, s15
 18293              		.loc 20 1478 104
 18294 4890 944B     		ldr	r3, .L860
 18295 4892 D3ED327A 		vldr.32	s15, [r3, #200]
 18296              		.loc 20 1478 93
 18297 4896 77EE677A 		vsub.f32	s15, s14, s15
 18298              		.loc 20 1478 29
 18299 489a 924B     		ldr	r3, .L860
 18300 489c C3ED197A 		vstr.32	s15, [r3, #100]
1479:Src/main.c    ****           foc1.data.isb = _1DIV_SQRT3 * foc1.data.isa + _2DIV_SQRT3 * foc1.data.isb_tmp;
 18301              		.loc 20 1479 50
 18302 48a0 904B     		ldr	r3, .L860
 18303 48a2 D3ED117A 		vldr.32	s15, [r3, #68]
 18304              		.loc 20 1479 39
 18305 48a6 9FED927A 		vldr.32	s14, .L860+12
 18306 48aa 27EE877A 		vmul.f32	s14, s15, s14
 18307              		.loc 20 1479 80
 18308 48ae 8D4B     		ldr	r3, .L860
 18309 48b0 D3ED197A 		vldr.32	s15, [r3, #100]
 18310              		.loc 20 1479 69
 18311 48b4 DFED8F6A 		vldr.32	s13, .L860+16
 18312 48b8 67EEA67A 		vmul.f32	s15, s15, s13
 18313              		.loc 20 1479 55
 18314 48bc 77EE277A 		vadd.f32	s15, s14, s15
 18315              		.loc 20 1479 25
 18316 48c0 884B     		ldr	r3, .L860
 18317 48c2 C3ED127A 		vstr.32	s15, [r3, #72]
1480:Src/main.c    ****           foc1.volt.DcBusVolt = (float)adcData.v_dc * 0.0002442f * foc1.config.adcFullScaleVoltage;
 18318              		.loc 20 1480 47
 18319 48c6 884B     		ldr	r3, .L860+4
 18320 48c8 9B69     		ldr	r3, [r3, #24]
 18321              		.loc 20 1480 33
 18322 48ca 07EE903A 		vmov	s15, r3	@ int
 18323 48ce F8EEE77A 		vcvt.f32.s32	s15, s15
 18324              		.loc 20 1480 53
 18325 48d2 9FED867A 		vldr.32	s14, .L860+8
 18326 48d6 27EE877A 		vmul.f32	s14, s15, s14
 18327              		.loc 20 1480 79
 18328 48da 824B     		ldr	r3, .L860
 18329 48dc D3EDBF7A 		vldr.32	s15, [r3, #764]
 18330              		.loc 20 1480 66
 18331 48e0 67EE277A 		vmul.f32	s15, s14, s15
 18332              		.loc 20 1480 31
 18333 48e4 7F4B     		ldr	r3, .L860
 18334 48e6 C3EDA97A 		vstr.32	s15, [r3, #676]
 18335              	.L738:
1481:Src/main.c    ****         }
1482:Src/main.c    ****         // Filtered data
1483:Src/main.c    ****         foc1.lpf_id.in = foc1.data.isd;
 18336              		.loc 20 1483 35
 18337 48ea 7E4B     		ldr	r3, .L860
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 862


 18338 48ec DB6C     		ldr	r3, [r3, #76]	@ float
 18339              		.loc 20 1483 24
 18340 48ee 7D4A     		ldr	r2, .L860
 18341 48f0 C2F8D033 		str	r3, [r2, #976]	@ float
1484:Src/main.c    ****         foc1.lpf_iq.in = foc1.data.isq;
 18342              		.loc 20 1484 35
 18343 48f4 7B4B     		ldr	r3, .L860
 18344 48f6 1B6D     		ldr	r3, [r3, #80]	@ float
 18345              		.loc 20 1484 24
 18346 48f8 7A4A     		ldr	r2, .L860
 18347 48fa C2F8E033 		str	r3, [r2, #992]	@ float
1485:Src/main.c    ****         foc1.lpf_vdc.in = foc1.volt.DcBusVolt;
 18348              		.loc 20 1485 36
 18349 48fe 794B     		ldr	r3, .L860
 18350 4900 D3F8A432 		ldr	r3, [r3, #676]	@ float
 18351              		.loc 20 1485 25
 18352 4904 774A     		ldr	r2, .L860
 18353 4906 C2F8F033 		str	r3, [r2, #1008]	@ float
1486:Src/main.c    ****         LPF_calc(&foc1.lpf_id);
 18354              		.loc 20 1486 9
 18355 490a 7B48     		ldr	r0, .L860+20
 18356 490c FFF7FEFF 		bl	LPF_calc
1487:Src/main.c    ****         LPF_calc(&foc1.lpf_iq);
 18357              		.loc 20 1487 9
 18358 4910 7A48     		ldr	r0, .L860+24
 18359 4912 FFF7FEFF 		bl	LPF_calc
1488:Src/main.c    ****         LPF_calc(&foc1.lpf_vdc);
 18360              		.loc 20 1488 9
 18361 4916 7A48     		ldr	r0, .L860+28
 18362 4918 FFF7FEFF 		bl	LPF_calc
1489:Src/main.c    ****         foc1.volt.DcBusVolt = foc1.lpf_vdc.out;
 18363              		.loc 20 1489 43
 18364 491c 714B     		ldr	r3, .L860
 18365 491e D3F8F833 		ldr	r3, [r3, #1016]	@ float
 18366              		.loc 20 1489 29
 18367 4922 704A     		ldr	r2, .L860
 18368 4924 C2F8A432 		str	r3, [r2, #676]	@ float
1490:Src/main.c    ****         // PARK transform for phase currents
1491:Src/main.c    ****         foc1.data.isd = foc1.data.isa * foc1.data.cosTheta + foc1.data.isb * foc1.data.sinTheta;
 18369              		.loc 20 1491 34
 18370 4928 6E4B     		ldr	r3, .L860
 18371 492a 93ED117A 		vldr.32	s14, [r3, #68]
 18372              		.loc 20 1491 50
 18373 492e 6D4B     		ldr	r3, .L860
 18374 4930 D3ED1B7A 		vldr.32	s15, [r3, #108]
 18375              		.loc 20 1491 39
 18376 4934 27EE277A 		vmul.f32	s14, s14, s15
 18377              		.loc 20 1491 71
 18378 4938 6A4B     		ldr	r3, .L860
 18379 493a D3ED126A 		vldr.32	s13, [r3, #72]
 18380              		.loc 20 1491 87
 18381 493e 694B     		ldr	r3, .L860
 18382 4940 D3ED1A7A 		vldr.32	s15, [r3, #104]
 18383              		.loc 20 1491 76
 18384 4944 66EEA77A 		vmul.f32	s15, s13, s15
 18385              		.loc 20 1491 60
 18386 4948 77EE277A 		vadd.f32	s15, s14, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 863


 18387              		.loc 20 1491 23
 18388 494c 654B     		ldr	r3, .L860
 18389 494e C3ED137A 		vstr.32	s15, [r3, #76]
1492:Src/main.c    ****         foc1.data.isq = -foc1.data.isa * foc1.data.sinTheta + foc1.data.isb * foc1.data.cosTheta;
 18390              		.loc 20 1492 35
 18391 4952 644B     		ldr	r3, .L860
 18392 4954 D3ED117A 		vldr.32	s15, [r3, #68]
 18393              		.loc 20 1492 25
 18394 4958 B1EE677A 		vneg.f32	s14, s15
 18395              		.loc 20 1492 51
 18396 495c 614B     		ldr	r3, .L860
 18397 495e D3ED1A7A 		vldr.32	s15, [r3, #104]
 18398              		.loc 20 1492 40
 18399 4962 27EE277A 		vmul.f32	s14, s14, s15
 18400              		.loc 20 1492 72
 18401 4966 5F4B     		ldr	r3, .L860
 18402 4968 D3ED126A 		vldr.32	s13, [r3, #72]
 18403              		.loc 20 1492 88
 18404 496c 5D4B     		ldr	r3, .L860
 18405 496e D3ED1B7A 		vldr.32	s15, [r3, #108]
 18406              		.loc 20 1492 77
 18407 4972 66EEA77A 		vmul.f32	s15, s13, s15
 18408              		.loc 20 1492 61
 18409 4976 77EE277A 		vadd.f32	s15, s14, s15
 18410              		.loc 20 1492 23
 18411 497a 5A4B     		ldr	r3, .L860
 18412 497c C3ED147A 		vstr.32	s15, [r3, #80]
1493:Src/main.c    ****         // Saturation
1494:Src/main.c    ****         foc1.volt.usd = foc1.data.id_Ud;
 18413              		.loc 20 1494 34
 18414 4980 584B     		ldr	r3, .L860
 18415 4982 D3F88830 		ldr	r3, [r3, #136]	@ float
 18416              		.loc 20 1494 23
 18417 4986 574A     		ldr	r2, .L860
 18418 4988 C2F8CC32 		str	r3, [r2, #716]	@ float
1495:Src/main.c    ****         foc1.volt.usq = foc1.data.id_Uq;
 18419              		.loc 20 1495 34
 18420 498c 554B     		ldr	r3, .L860
 18421 498e D3F88C30 		ldr	r3, [r3, #140]	@ float
 18422              		.loc 20 1495 23
 18423 4992 544A     		ldr	r2, .L860
 18424 4994 C2F8D032 		str	r3, [r2, #720]	@ float
1496:Src/main.c    ****         foc1.volt.vMagMax = foc1.volt.dutyMax * SQRT3_BY_2 * foc1.volt.DcBusVolt; // 0.66666 => 2/3
 18425              		.loc 20 1496 38
 18426 4998 524B     		ldr	r3, .L860
 18427 499a D3EDB67A 		vldr.32	s15, [r3, #728]
 18428              		.loc 20 1496 47
 18429 499e 9FED597A 		vldr.32	s14, .L860+32
 18430 49a2 27EE877A 		vmul.f32	s14, s15, s14
 18431              		.loc 20 1496 71
 18432 49a6 4F4B     		ldr	r3, .L860
 18433 49a8 D3EDA97A 		vldr.32	s15, [r3, #676]
 18434              		.loc 20 1496 60
 18435 49ac 67EE277A 		vmul.f32	s15, s14, s15
 18436              		.loc 20 1496 27
 18437 49b0 4C4B     		ldr	r3, .L860
 18438 49b2 C3EDB57A 		vstr.32	s15, [r3, #724]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 864


1497:Src/main.c    ****         utils_saturate_vector_2d((float *)&foc1.volt.usd, (float *)&foc1.volt.usq, foc1.volt.vMagMa
 18439              		.loc 20 1497 9
 18440 49b6 4B4B     		ldr	r3, .L860
 18441 49b8 D3EDB57A 		vldr.32	s15, [r3, #724]
 18442 49bc B0EE670A 		vmov.f32	s0, s15
 18443 49c0 5149     		ldr	r1, .L860+36
 18444 49c2 5248     		ldr	r0, .L860+40
 18445 49c4 FFF7FEFF 		bl	utils_saturate_vector_2d
1498:Src/main.c    ****         foc1.volt.usd = foc1.volt.usd / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 18446              		.loc 20 1498 34
 18447 49c8 464B     		ldr	r3, .L860
 18448 49ca D3EDB36A 		vldr.32	s13, [r3, #716]
 18449              		.loc 20 1498 51
 18450 49ce 454B     		ldr	r3, .L860
 18451 49d0 D3EDA97A 		vldr.32	s15, [r3, #676]
 18452              		.loc 20 1498 62
 18453 49d4 9FED477A 		vldr.32	s14, .L860+16
 18454 49d8 27EE877A 		vmul.f32	s14, s15, s14
 18455              		.loc 20 1498 39
 18456 49dc C6EE877A 		vdiv.f32	s15, s13, s14
 18457              		.loc 20 1498 23
 18458 49e0 404B     		ldr	r3, .L860
 18459 49e2 C3EDB37A 		vstr.32	s15, [r3, #716]
1499:Src/main.c    ****         foc1.volt.usq = foc1.volt.usq / (foc1.volt.DcBusVolt * _2DIV_SQRT3);
 18460              		.loc 20 1499 34
 18461 49e6 3F4B     		ldr	r3, .L860
 18462 49e8 D3EDB46A 		vldr.32	s13, [r3, #720]
 18463              		.loc 20 1499 51
 18464 49ec 3D4B     		ldr	r3, .L860
 18465 49ee D3EDA97A 		vldr.32	s15, [r3, #676]
 18466              		.loc 20 1499 62
 18467 49f2 9FED407A 		vldr.32	s14, .L860+16
 18468 49f6 27EE877A 		vmul.f32	s14, s15, s14
 18469              		.loc 20 1499 39
 18470 49fa C6EE877A 		vdiv.f32	s15, s13, s14
 18471              		.loc 20 1499 23
 18472 49fe 394B     		ldr	r3, .L860
 18473 4a00 C3EDB47A 		vstr.32	s15, [r3, #720]
1500:Src/main.c    ****         // calc voltages
1501:Src/main.c    ****         foc1.volt.MfuncV1 = foc1.svgen.Ta;
 18474              		.loc 20 1501 39
 18475 4a04 374B     		ldr	r3, .L860
 18476 4a06 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 18477              		.loc 20 1501 27
 18478 4a0a 364A     		ldr	r2, .L860
 18479 4a0c C2F8A832 		str	r3, [r2, #680]	@ float
1502:Src/main.c    ****         foc1.volt.MfuncV2 = foc1.svgen.Tb;
 18480              		.loc 20 1502 39
 18481 4a10 344B     		ldr	r3, .L860
 18482 4a12 D3F80031 		ldr	r3, [r3, #256]	@ float
 18483              		.loc 20 1502 27
 18484 4a16 334A     		ldr	r2, .L860
 18485 4a18 C2F8AC32 		str	r3, [r2, #684]	@ float
1503:Src/main.c    ****         foc1.volt.MfuncV3 = foc1.svgen.Tc;
 18486              		.loc 20 1503 39
 18487 4a1c 314B     		ldr	r3, .L860
 18488 4a1e D3F80431 		ldr	r3, [r3, #260]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 865


 18489              		.loc 20 1503 27
 18490 4a22 304A     		ldr	r2, .L860
 18491 4a24 C2F8B032 		str	r3, [r2, #688]	@ float
1504:Src/main.c    ****         foc1.calc.volt(&foc1.volt);
 18492              		.loc 20 1504 18
 18493 4a28 2E4B     		ldr	r3, .L860
 18494 4a2a D3F83C34 		ldr	r3, [r3, #1084]
 18495              		.loc 20 1504 9
 18496 4a2e 3848     		ldr	r0, .L860+44
 18497 4a30 9847     		blx	r3
 18498              	.LVL55:
1505:Src/main.c    ****         // foc1.volt.usd = foc1.volt.usa * foc1.data.cosTheta + foc1.volt.usb * foc1.data.sinTheta;
1506:Src/main.c    ****         // foc1.volt.usq = -foc1.volt.usa * foc1.data.sinTheta + foc1.volt.usb * foc1.data.cosTheta
1507:Src/main.c    ****         //calc IPARK transform (IPARK output -> SVGEN input)
1508:Src/main.c    ****         foc1.svgen.usa = foc1.volt.usd * foc1.data.cosTheta - foc1.volt.usq * foc1.data.sinTheta;
 18499              		.loc 20 1508 35
 18500 4a32 2C4B     		ldr	r3, .L860
 18501 4a34 93EDB37A 		vldr.32	s14, [r3, #716]
 18502              		.loc 20 1508 51
 18503 4a38 2A4B     		ldr	r3, .L860
 18504 4a3a D3ED1B7A 		vldr.32	s15, [r3, #108]
 18505              		.loc 20 1508 40
 18506 4a3e 27EE277A 		vmul.f32	s14, s14, s15
 18507              		.loc 20 1508 72
 18508 4a42 284B     		ldr	r3, .L860
 18509 4a44 D3EDB46A 		vldr.32	s13, [r3, #720]
 18510              		.loc 20 1508 88
 18511 4a48 264B     		ldr	r3, .L860
 18512 4a4a D3ED1A7A 		vldr.32	s15, [r3, #104]
 18513              		.loc 20 1508 77
 18514 4a4e 66EEA77A 		vmul.f32	s15, s13, s15
 18515              		.loc 20 1508 61
 18516 4a52 77EE677A 		vsub.f32	s15, s14, s15
 18517              		.loc 20 1508 24
 18518 4a56 234B     		ldr	r3, .L860
 18519 4a58 C3ED3D7A 		vstr.32	s15, [r3, #244]
1509:Src/main.c    ****         foc1.svgen.usb = foc1.volt.usq * foc1.data.cosTheta + foc1.volt.usd * foc1.data.sinTheta;
 18520              		.loc 20 1509 35
 18521 4a5c 214B     		ldr	r3, .L860
 18522 4a5e 93EDB47A 		vldr.32	s14, [r3, #720]
 18523              		.loc 20 1509 51
 18524 4a62 204B     		ldr	r3, .L860
 18525 4a64 D3ED1B7A 		vldr.32	s15, [r3, #108]
 18526              		.loc 20 1509 40
 18527 4a68 27EE277A 		vmul.f32	s14, s14, s15
 18528              		.loc 20 1509 72
 18529 4a6c 1D4B     		ldr	r3, .L860
 18530 4a6e D3EDB36A 		vldr.32	s13, [r3, #716]
 18531              		.loc 20 1509 88
 18532 4a72 1C4B     		ldr	r3, .L860
 18533 4a74 D3ED1A7A 		vldr.32	s15, [r3, #104]
 18534              		.loc 20 1509 77
 18535 4a78 66EEA77A 		vmul.f32	s15, s13, s15
 18536              		.loc 20 1509 61
 18537 4a7c 77EE277A 		vadd.f32	s15, s14, s15
 18538              		.loc 20 1509 24
 18539 4a80 184B     		ldr	r3, .L860
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 866


 18540 4a82 C3ED3E7A 		vstr.32	s15, [r3, #248]
1510:Src/main.c    ****         // calc space-vector generator
1511:Src/main.c    ****         foc1.calc.svgen(&foc1.svgen);
 18541              		.loc 20 1511 18
 18542 4a86 174B     		ldr	r3, .L860
 18543 4a88 D3F83434 		ldr	r3, [r3, #1076]
 18544              		.loc 20 1511 9
 18545 4a8c 2148     		ldr	r0, .L860+48
 18546 4a8e 9847     		blx	r3
 18547              	.LVL56:
1512:Src/main.c    ****         // identify Ls
1513:Src/main.c    ****         if (foc1.data.isrCntr2 >= 90000)
 18548              		.loc 20 1513 22
 18549 4a90 144B     		ldr	r3, .L860
 18550 4a92 D3F8BC30 		ldr	r3, [r3, #188]
 18551              		.loc 20 1513 12
 18552 4a96 204A     		ldr	r2, .L860+52
 18553 4a98 9342     		cmp	r3, r2
 18554 4a9a 40F28180 		bls	.L739
1514:Src/main.c    ****         {
1515:Src/main.c    ****           //foc1.data.id_UdAmpl = foc1.data.udRef * bldc1.udc * 1.154700538f;                      
1516:Src/main.c    ****           foc1.data.id_UdAmpl = (foc1.data.id_Uq > foc1.data.id_UdAmpl) ? foc1.data.id_Uq : foc1.da
 18555              		.loc 20 1516 43
 18556 4a9e 114B     		ldr	r3, .L860
 18557 4aa0 93ED237A 		vldr.32	s14, [r3, #140]
 18558              		.loc 20 1516 61
 18559 4aa4 0F4B     		ldr	r3, .L860
 18560 4aa6 D3ED247A 		vldr.32	s15, [r3, #144]
 18561              		.loc 20 1516 91
 18562 4aaa B4EEE77A 		vcmpe.f32	s14, s15
 18563 4aae F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 18564 4ab2 03DD     		ble	.L793
 18565              		.loc 20 1516 91 is_stmt 0 discriminator 1
 18566 4ab4 0B4B     		ldr	r3, .L860
 18567 4ab6 D3F88C30 		ldr	r3, [r3, #140]	@ float
 18568 4aba 02E0     		b	.L742
 18569              	.L793:
 18570              		.loc 20 1516 91 discriminator 2
 18571 4abc 094B     		ldr	r3, .L860
 18572 4abe D3F89030 		ldr	r3, [r3, #144]	@ float
 18573              	.L742:
 18574              		.loc 20 1516 31 is_stmt 1 discriminator 4
 18575 4ac2 084A     		ldr	r2, .L860
 18576 4ac4 C2F89030 		str	r3, [r2, #144]	@ float
1517:Src/main.c    ****           foc1.data.id_IdAmpl = (foc1.data.isq > foc1.data.id_IdAmpl) ? foc1.data.isq : foc1.data.i
 18577              		.loc 20 1517 43 discriminator 4
 18578 4ac8 064B     		ldr	r3, .L860
 18579 4aca 93ED147A 		vldr.32	s14, [r3, #80]
 18580              		.loc 20 1517 59 discriminator 4
 18581 4ace 054B     		ldr	r3, .L860
 18582 4ad0 D3ED267A 		vldr.32	s15, [r3, #152]
 18583              		.loc 20 1517 87 discriminator 4
 18584 4ad4 B4EEE77A 		vcmpe.f32	s14, s15
 18585 4ad8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 18586 4adc 1EDD     		ble	.L794
 18587              		.loc 20 1517 87 is_stmt 0 discriminator 1
 18588 4ade 014B     		ldr	r3, .L860
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 867


 18589 4ae0 1B6D     		ldr	r3, [r3, #80]	@ float
 18590 4ae2 1EE0     		b	.L745
 18591              	.L861:
 18592              		.align	2
 18593              	.L860:
 18594 4ae4 00000000 		.word	foc1
 18595 4ae8 00000000 		.word	adcData
 18596 4aec F8078039 		.word	964691960
 18597 4af0 3ACD133F 		.word	1058262330
 18598 4af4 3ACD933F 		.word	1066650938
 18599 4af8 D0030000 		.word	foc1+976
 18600 4afc E0030000 		.word	foc1+992
 18601 4b00 F0030000 		.word	foc1+1008
 18602 4b04 D7B35D3F 		.word	1063105495
 18603 4b08 D0020000 		.word	foc1+720
 18604 4b0c CC020000 		.word	foc1+716
 18605 4b10 A4020000 		.word	foc1+676
 18606 4b14 F4000000 		.word	foc1+244
 18607 4b18 8F5F0100 		.word	89999
 18608              	.L794:
 18609              		.loc 20 1517 87 discriminator 2
 18610 4b1c 9D4B     		ldr	r3, .L862
 18611 4b1e D3F89830 		ldr	r3, [r3, #152]	@ float
 18612              	.L745:
 18613              		.loc 20 1517 31 is_stmt 1 discriminator 4
 18614 4b22 9C4A     		ldr	r2, .L862
 18615 4b24 C2F89830 		str	r3, [r2, #152]	@ float
1518:Src/main.c    ****           //foc1.data.id_UdErr = foc1.config.Rds_on * fabsf(foc1.data.id_IdAmpl) + (foc1.config.dea
1519:Src/main.c    ****           dataLog.trigger = 1;
 18616              		.loc 20 1519 27 discriminator 4
 18617 4b28 9B4B     		ldr	r3, .L862+4
 18618 4b2a 0122     		movs	r2, #1
 18619 4b2c 1A70     		strb	r2, [r3]
1520:Src/main.c    ****           //foc1.data.id_Zs = (foc1.data.id_UdAmpl - foc1.data.id_UdErr) / foc1.data.id_IdAmpl;    
1521:Src/main.c    ****           foc1.data.id_Zs = foc1.data.id_UdAmpl / foc1.data.id_IdAmpl;                             
 18620              		.loc 20 1521 38 discriminator 4
 18621 4b2e 994B     		ldr	r3, .L862
 18622 4b30 D3ED246A 		vldr.32	s13, [r3, #144]
 18623              		.loc 20 1521 60 discriminator 4
 18624 4b34 974B     		ldr	r3, .L862
 18625 4b36 93ED267A 		vldr.32	s14, [r3, #152]
 18626              		.loc 20 1521 49 discriminator 4
 18627 4b3a C6EE877A 		vdiv.f32	s15, s13, s14
 18628              		.loc 20 1521 27 discriminator 4
 18629 4b3e 954B     		ldr	r3, .L862
 18630 4b40 C3ED207A 		vstr.32	s15, [r3, #128]
1522:Src/main.c    ****           foc1.data.id_Xs = sqrtf(foc1.data.id_Zs * foc1.data.id_Zs - foc1.data.id_Rs * foc1.data.i
 18631              		.loc 20 1522 44 discriminator 4
 18632 4b44 934B     		ldr	r3, .L862
 18633 4b46 93ED207A 		vldr.32	s14, [r3, #128]
 18634              		.loc 20 1522 62 discriminator 4
 18635 4b4a 924B     		ldr	r3, .L862
 18636 4b4c D3ED207A 		vldr.32	s15, [r3, #128]
 18637              		.loc 20 1522 51 discriminator 4
 18638 4b50 27EE277A 		vmul.f32	s14, s14, s15
 18639              		.loc 20 1522 80 discriminator 4
 18640 4b54 8F4B     		ldr	r3, .L862
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 868


 18641 4b56 D3ED1C6A 		vldr.32	s13, [r3, #112]
 18642              		.loc 20 1522 98 discriminator 4
 18643 4b5a 8E4B     		ldr	r3, .L862
 18644 4b5c D3ED1C7A 		vldr.32	s15, [r3, #112]
 18645              		.loc 20 1522 87 discriminator 4
 18646 4b60 66EEA77A 		vmul.f32	s15, s13, s15
 18647              		.loc 20 1522 29 discriminator 4
 18648 4b64 77EE677A 		vsub.f32	s15, s14, s15
 18649 4b68 B0EE670A 		vmov.f32	s0, s15
 18650 4b6c FFF7FEFF 		bl	sqrtf
 18651 4b70 F0EE407A 		vmov.f32	s15, s0
 18652              		.loc 20 1522 27 discriminator 4
 18653 4b74 874B     		ldr	r3, .L862
 18654 4b76 C3ED217A 		vstr.32	s15, [r3, #132]
1523:Src/main.c    ****           foc1.data.id_Ls = foc1.data.id_Xs / (M_2PI * foc1.data.freq);                            
 18655              		.loc 20 1523 38 discriminator 4
 18656 4b7a 864B     		ldr	r3, .L862
 18657 4b7c D3ED216A 		vldr.32	s13, [r3, #132]
 18658              		.loc 20 1523 65 discriminator 4
 18659 4b80 844B     		ldr	r3, .L862
 18660 4b82 D3ED347A 		vldr.32	s15, [r3, #208]
 18661              		.loc 20 1523 54 discriminator 4
 18662 4b86 9FED857A 		vldr.32	s14, .L862+8
 18663 4b8a 27EE877A 		vmul.f32	s14, s15, s14
 18664              		.loc 20 1523 45 discriminator 4
 18665 4b8e C6EE877A 		vdiv.f32	s15, s13, s14
 18666              		.loc 20 1523 27 discriminator 4
 18667 4b92 804B     		ldr	r3, .L862
 18668 4b94 C3ED1D7A 		vstr.32	s15, [r3, #116]
1524:Src/main.c    ****           foc1.data.id_Lq = foc1.data.id_Ls;
 18669              		.loc 20 1524 38 discriminator 4
 18670 4b98 7E4B     		ldr	r3, .L862
 18671 4b9a 5B6F     		ldr	r3, [r3, #116]	@ float
 18672              		.loc 20 1524 27 discriminator 4
 18673 4b9c 7D4A     		ldr	r2, .L862
 18674 4b9e D367     		str	r3, [r2, #124]	@ float
 18675              	.L739:
1525:Src/main.c    ****         }
1526:Src/main.c    ****         foc1.paramIdState = (foc1.data.isrCntr2 >= 110000) ? Cmplt : Lq;
 18676              		.loc 20 1526 39
 18677 4ba0 7C4B     		ldr	r3, .L862
 18678 4ba2 D3F8BC30 		ldr	r3, [r3, #188]
 18679              		.loc 20 1526 68
 18680 4ba6 7E4A     		ldr	r2, .L862+12
 18681 4ba8 9342     		cmp	r3, r2
 18682 4baa 01D9     		bls	.L746
 18683              		.loc 20 1526 68 is_stmt 0 discriminator 1
 18684 4bac 0422     		movs	r2, #4
 18685 4bae 00E0     		b	.L747
 18686              	.L746:
 18687              		.loc 20 1526 68 discriminator 2
 18688 4bb0 0322     		movs	r2, #3
 18689              	.L747:
 18690              		.loc 20 1526 27 is_stmt 1 discriminator 4
 18691 4bb2 784B     		ldr	r3, .L862
 18692 4bb4 9A70     		strb	r2, [r3, #2]
 18693              	.L734:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 869


1527:Src/main.c    ****       }
1528:Src/main.c    ****       if (foc1.paramIdState == Cmplt)
 18694              		.loc 20 1528 15
 18695 4bb6 774B     		ldr	r3, .L862
 18696 4bb8 9B78     		ldrb	r3, [r3, #2]
 18697 4bba DBB2     		uxtb	r3, r3
 18698              		.loc 20 1528 10
 18699 4bbc 042B     		cmp	r3, #4
 18700 4bbe 40F0C580 		bne	.L748
 18701              	.LBB20:
1529:Src/main.c    ****       {
1530:Src/main.c    ****         /* Clear PWM signals, calc DQ-cureents PI gains, calc observer gains */
1531:Src/main.c    ****         foc1.svgen.Ta = 0.0f;
 18702              		.loc 20 1531 23
 18703 4bc2 744B     		ldr	r3, .L862
 18704 4bc4 4FF00002 		mov	r2, #0
 18705 4bc8 C3F8FC20 		str	r2, [r3, #252]	@ float
1532:Src/main.c    ****         foc1.svgen.Tb = 0.0f;
 18706              		.loc 20 1532 23
 18707 4bcc 714B     		ldr	r3, .L862
 18708 4bce 4FF00002 		mov	r2, #0
 18709 4bd2 C3F80021 		str	r2, [r3, #256]	@ float
1533:Src/main.c    ****         foc1.svgen.Tc = 0.0f;
 18710              		.loc 20 1533 23
 18711 4bd6 6F4B     		ldr	r3, .L862
 18712 4bd8 4FF00002 		mov	r2, #0
 18713 4bdc C3F80421 		str	r2, [r3, #260]	@ float
1534:Src/main.c    ****         foc1.data.idRef = 0.f;
 18714              		.loc 20 1534 25
 18715 4be0 6C4B     		ldr	r3, .L862
 18716 4be2 4FF00002 		mov	r2, #0
 18717 4be6 1A61     		str	r2, [r3, #16]	@ float
1535:Src/main.c    ****         foc1.data.freq = 0.1f;
 18718              		.loc 20 1535 24
 18719 4be8 6A4B     		ldr	r3, .L862
 18720 4bea 6E4A     		ldr	r2, .L862+16
 18721 4bec C3F8D020 		str	r2, [r3, #208]	@ float
1536:Src/main.c    ****         foc1.data.udRef = 0.f;
 18722              		.loc 20 1536 25
 18723 4bf0 684B     		ldr	r3, .L862
 18724 4bf2 4FF00002 		mov	r2, #0
 18725 4bf6 9A60     		str	r2, [r3, #8]	@ float
1537:Src/main.c    ****         // calc D-Q axis current PI controllers gains
1538:Src/main.c    ****         // float tc = 0.001f; // sec
1539:Src/main.c    ****         // foc1.pi_id.Kp = foc1.pi_iq.Kp = foc1.data.id_Ls * (1.f / tc); // Ls * bw
1540:Src/main.c    ****         // foc1.pi_id.Ki = foc1.pi_iq.Ki = foc1.data.id_Rs * (1.f / tc) * foc1.config.tS; // Rs * b
1541:Src/main.c    ****         float wcc = (0.05f * foc1.config.pwmFreq) * M_2PI;
 18726              		.loc 20 1541 41
 18727 4bf8 664B     		ldr	r3, .L862
 18728 4bfa D3EDBC7A 		vldr.32	s15, [r3, #752]
 18729              		.loc 20 1541 28
 18730 4bfe 9FED6A7A 		vldr.32	s14, .L862+20
 18731 4c02 67EE877A 		vmul.f32	s15, s15, s14
 18732              		.loc 20 1541 51
 18733 4c06 9FED697A 		vldr.32	s14, .L862+24
 18734 4c0a 67EE877A 		vmul.f32	s15, s15, s14
 18735              		.loc 20 1541 15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 870


 18736 4c0e 77EEA77A 		vadd.f32	s15, s15, s15
 18737 4c12 C7ED017A 		vstr.32	s15, [r7, #4]
1542:Src/main.c    ****         foc1.pi_id.Kp = foc1.pi_iq.Kp = (foc1.data.id_Ld * wcc) * 0.5f;
 18738              		.loc 20 1542 51
 18739 4c16 5F4B     		ldr	r3, .L862
 18740 4c18 93ED1E7A 		vldr.32	s14, [r3, #120]
 18741              		.loc 20 1542 58
 18742 4c1c D7ED017A 		vldr.32	s15, [r7, #4]
 18743 4c20 67EE277A 		vmul.f32	s15, s14, s15
 18744              		.loc 20 1542 65
 18745 4c24 B6EE007A 		vmov.f32	s14, #5.0e-1
 18746 4c28 67EE877A 		vmul.f32	s15, s15, s14
 18747              		.loc 20 1542 39
 18748 4c2c 594B     		ldr	r3, .L862
 18749 4c2e C3ED597A 		vstr.32	s15, [r3, #356]
 18750              		.loc 20 1542 23
 18751 4c32 584B     		ldr	r3, .L862
 18752 4c34 C3ED497A 		vstr.32	s15, [r3, #292]
1543:Src/main.c    ****         foc1.pi_id.Ki = foc1.pi_iq.Ki = foc1.data.id_Rs * wcc * foc1.config.tS * 0.5f; // Rs * bw, 
 18753              		.loc 20 1543 50
 18754 4c38 564B     		ldr	r3, .L862
 18755 4c3a 93ED1C7A 		vldr.32	s14, [r3, #112]
 18756              		.loc 20 1543 57
 18757 4c3e D7ED017A 		vldr.32	s15, [r7, #4]
 18758 4c42 27EE277A 		vmul.f32	s14, s14, s15
 18759              		.loc 20 1543 76
 18760 4c46 534B     		ldr	r3, .L862
 18761 4c48 D3EDBD7A 		vldr.32	s15, [r3, #756]
 18762              		.loc 20 1543 63
 18763 4c4c 67EE277A 		vmul.f32	s15, s14, s15
 18764              		.loc 20 1543 80
 18765 4c50 B6EE007A 		vmov.f32	s14, #5.0e-1
 18766 4c54 67EE877A 		vmul.f32	s15, s15, s14
 18767              		.loc 20 1543 39
 18768 4c58 4E4B     		ldr	r3, .L862
 18769 4c5a C3ED627A 		vstr.32	s15, [r3, #392]
 18770              		.loc 20 1543 23
 18771 4c5e 4D4B     		ldr	r3, .L862
 18772 4c60 C3ED527A 		vstr.32	s15, [r3, #328]
1544:Src/main.c    ****         foc1.pi_id.Kc = 1.f / foc1.pi_id.Kp;
 18773              		.loc 20 1544 41
 18774 4c64 4B4B     		ldr	r3, .L862
 18775 4c66 93ED497A 		vldr.32	s14, [r3, #292]
 18776              		.loc 20 1544 29
 18777 4c6a F7EE006A 		vmov.f32	s13, #1.0e+0
 18778 4c6e C6EE877A 		vdiv.f32	s15, s13, s14
 18779              		.loc 20 1544 23
 18780 4c72 484B     		ldr	r3, .L862
 18781 4c74 C3ED537A 		vstr.32	s15, [r3, #332]
1545:Src/main.c    ****         foc1.pi_iq.Kc = 1.f / foc1.pi_iq.Kp;
 18782              		.loc 20 1545 41
 18783 4c78 464B     		ldr	r3, .L862
 18784 4c7a 93ED597A 		vldr.32	s14, [r3, #356]
 18785              		.loc 20 1545 29
 18786 4c7e F7EE006A 		vmov.f32	s13, #1.0e+0
 18787 4c82 C6EE877A 		vdiv.f32	s15, s13, s14
 18788              		.loc 20 1545 23
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 871


 18789 4c86 434B     		ldr	r3, .L862
 18790 4c88 C3ED637A 		vstr.32	s15, [r3, #396]
1546:Src/main.c    ****         /* z = 0.707, bw=500 rad/s, Kp = (2*z*bw*Ld-Rs), taui = Kp/(Ld*bw*bw), Ki = Kp/taui  */
1547:Src/main.c    ****         // float zeta = 0.707f; // -3db
1548:Src/main.c    ****         // float bw = 500.f;    // rad/s
1549:Src/main.c    ****         // foc1.pi_id.Kp = foc1.pi_iq.Kp = 2.f * zeta * bw * foc1.data.id_Ld - foc1.data.id_Rs;
1550:Src/main.c    ****         // foc1.pi_id.Ki = foc1.pi_iq.Ki = foc1.pi_id.Kp / (foc1.pi_id.Kp * foc1.config.tS / (foc1.
1551:Src/main.c    ****         // observer gains calc
1552:Src/main.c    ****         foc1.smo.Fsmopos = exp((-foc1.data.id_Rs / foc1.data.id_Ld) * foc1.config.tS);
 18791              		.loc 20 1552 43
 18792 4c8c 414B     		ldr	r3, .L862
 18793 4c8e D3ED1C7A 		vldr.32	s15, [r3, #112]
 18794              		.loc 20 1552 33
 18795 4c92 F1EE676A 		vneg.f32	s13, s15
 18796              		.loc 20 1552 61
 18797 4c96 3F4B     		ldr	r3, .L862
 18798 4c98 D3ED1E7A 		vldr.32	s15, [r3, #120]
 18799              		.loc 20 1552 50
 18800 4c9c 86EEA77A 		vdiv.f32	s14, s13, s15
 18801              		.loc 20 1552 82
 18802 4ca0 3C4B     		ldr	r3, .L862
 18803 4ca2 D3EDBD7A 		vldr.32	s15, [r3, #756]
 18804              		.loc 20 1552 69
 18805 4ca6 67EE277A 		vmul.f32	s15, s14, s15
 18806              		.loc 20 1552 28
 18807 4caa 17EE900A 		vmov	r0, s15
 18808 4cae FFF7FEFF 		bl	__aeabi_f2d
 18809              	.LVL57:
 18810 4cb2 0346     		mov	r3, r0
 18811 4cb4 0C46     		mov	r4, r1
 18812 4cb6 44EC103B 		vmov	d0, r3, r4
 18813 4cba FFF7FEFF 		bl	exp
 18814 4cbe 54EC103B 		vmov	r3, r4, d0
 18815 4cc2 1846     		mov	r0, r3
 18816 4cc4 2146     		mov	r1, r4
 18817 4cc6 FFF7FEFF 		bl	__aeabi_d2f
 18818              	.LVL58:
 18819 4cca 0246     		mov	r2, r0	@ float
 18820              		.loc 20 1552 26
 18821 4ccc 314B     		ldr	r3, .L862
 18822 4cce C3F8EC21 		str	r2, [r3, #492]	@ float
1553:Src/main.c    ****         foc1.smo.Gsmopos = (1.0f / foc1.data.id_Rs) * (1.0f - foc1.smo.Fsmopos);
 18823              		.loc 20 1553 45
 18824 4cd2 304B     		ldr	r3, .L862
 18825 4cd4 D3ED1C7A 		vldr.32	s15, [r3, #112]
 18826              		.loc 20 1553 34
 18827 4cd8 F7EE006A 		vmov.f32	s13, #1.0e+0
 18828 4cdc 86EEA77A 		vdiv.f32	s14, s13, s15
 18829              		.loc 20 1553 71
 18830 4ce0 2C4B     		ldr	r3, .L862
 18831 4ce2 D3ED7B7A 		vldr.32	s15, [r3, #492]
 18832              		.loc 20 1553 61
 18833 4ce6 F7EE006A 		vmov.f32	s13, #1.0e+0
 18834 4cea 76EEE77A 		vsub.f32	s15, s13, s15
 18835              		.loc 20 1553 53
 18836 4cee 67EE277A 		vmul.f32	s15, s14, s15
 18837              		.loc 20 1553 26
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 872


 18838 4cf2 284B     		ldr	r3, .L862
 18839 4cf4 C3ED797A 		vstr.32	s15, [r3, #484]
1554:Src/main.c    ****         foc1.smo.Kslide = 0.55f;
 18840              		.loc 20 1554 25
 18841 4cf8 264B     		ldr	r3, .L862
 18842 4cfa 2D4A     		ldr	r2, .L862+28
 18843 4cfc C3F80822 		str	r2, [r3, #520]	@ float
1555:Src/main.c    ****         foc1.flux.R = foc1.data.id_Rs * 1.5f;
 18844              		.loc 20 1555 32
 18845 4d00 244B     		ldr	r3, .L862
 18846 4d02 D3ED1C7A 		vldr.32	s15, [r3, #112]
 18847              		.loc 20 1555 39
 18848 4d06 B7EE087A 		vmov.f32	s14, #1.5e+0
 18849 4d0a 67EE877A 		vmul.f32	s15, s15, s14
 18850              		.loc 20 1555 21
 18851 4d0e 214B     		ldr	r3, .L862
 18852 4d10 C3EDA27A 		vstr.32	s15, [r3, #648]
1556:Src/main.c    ****         foc1.flux.L = foc1.data.id_Ld * 1.5f;
 18853              		.loc 20 1556 32
 18854 4d14 1F4B     		ldr	r3, .L862
 18855 4d16 D3ED1E7A 		vldr.32	s15, [r3, #120]
 18856              		.loc 20 1556 39
 18857 4d1a B7EE087A 		vmov.f32	s14, #1.5e+0
 18858 4d1e 67EE877A 		vmul.f32	s15, s15, s14
 18859              		.loc 20 1556 21
 18860 4d22 1C4B     		ldr	r3, .L862
 18861 4d24 C3EDA37A 		vstr.32	s15, [r3, #652]
1557:Src/main.c    ****         foc1.config.Rs = foc1.data.id_Rs;
 18862              		.loc 20 1557 35
 18863 4d28 1A4B     		ldr	r3, .L862
 18864 4d2a 1B6F     		ldr	r3, [r3, #112]	@ float
 18865              		.loc 20 1557 24
 18866 4d2c 194A     		ldr	r2, .L862
 18867 4d2e C2F80833 		str	r3, [r2, #776]	@ float
1558:Src/main.c    ****         foc1.config.Ld = foc1.data.id_Ld;
 18868              		.loc 20 1558 35
 18869 4d32 184B     		ldr	r3, .L862
 18870 4d34 9B6F     		ldr	r3, [r3, #120]	@ float
 18871              		.loc 20 1558 24
 18872 4d36 174A     		ldr	r2, .L862
 18873 4d38 C2F80C33 		str	r3, [r2, #780]	@ float
1559:Src/main.c    ****         foc1.config.Lq = foc1.data.id_Lq;
 18874              		.loc 20 1559 35
 18875 4d3c 154B     		ldr	r3, .L862
 18876 4d3e DB6F     		ldr	r3, [r3, #124]	@ float
 18877              		.loc 20 1559 24
 18878 4d40 144A     		ldr	r2, .L862
 18879 4d42 C2F81033 		str	r3, [r2, #784]	@ float
1560:Src/main.c    **** 
1561:Src/main.c    ****         /**
1562:Src/main.c    ****          * TODO: ADD BEEP */
1563:Src/main.c    ****         foc1.driveState = STOP;
 18880              		.loc 20 1563 25
 18881 4d46 134B     		ldr	r3, .L862
 18882 4d48 0022     		movs	r2, #0
 18883 4d4a 1A70     		strb	r2, [r3]
 18884              	.L748:
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 873


 18885              	.LBE20:
1564:Src/main.c    ****       }
1565:Src/main.c    ****       // Check protection
1566:Src/main.c    ****       foc1.prot.currPhU = foc1.data.isa;
 18886              		.loc 20 1566 36
 18887 4d4c 114B     		ldr	r3, .L862
 18888 4d4e 5B6C     		ldr	r3, [r3, #68]	@ float
 18889              		.loc 20 1566 25
 18890 4d50 104A     		ldr	r2, .L862
 18891 4d52 C2F83033 		str	r3, [r2, #816]	@ float
1567:Src/main.c    ****       foc1.prot.currPhV = foc1.data.isb_tmp;
 18892              		.loc 20 1567 36
 18893 4d56 0F4B     		ldr	r3, .L862
 18894 4d58 5B6E     		ldr	r3, [r3, #100]	@ float
 18895              		.loc 20 1567 25
 18896 4d5a 0E4A     		ldr	r2, .L862
 18897 4d5c C2F83433 		str	r3, [r2, #820]	@ float
1568:Src/main.c    ****       foc1.prot.udc = foc1.volt.DcBusVolt;
 18898              		.loc 20 1568 32
 18899 4d60 0C4B     		ldr	r3, .L862
 18900 4d62 D3F8A432 		ldr	r3, [r3, #676]	@ float
 18901              		.loc 20 1568 21
 18902 4d66 0B4A     		ldr	r2, .L862
 18903 4d68 C2F83833 		str	r3, [r2, #824]	@ float
1569:Src/main.c    ****       foc1.prot.tempPcb = ntcPcb.temp;
 18904              		.loc 20 1569 33
 18905 4d6c 114B     		ldr	r3, .L862+32
 18906 4d6e 1B69     		ldr	r3, [r3, #16]	@ float
 18907              		.loc 20 1569 25
 18908 4d70 084A     		ldr	r2, .L862
 18909 4d72 C2F83C33 		str	r3, [r2, #828]	@ float
1570:Src/main.c    ****       foc1.calc.prot(&foc1.prot);
 18910              		.loc 20 1570 16
 18911 4d76 074B     		ldr	r3, .L862
 18912 4d78 D3F84034 		ldr	r3, [r3, #1088]
 18913              		.loc 20 1570 7
 18914 4d7c 0E48     		ldr	r0, .L862+36
 18915 4d7e 9847     		blx	r3
 18916              	.LVL59:
1571:Src/main.c    ****       foc1.driveState = (foc1.prot.protFlag != 0) ? FAULT : foc1.driveState;
 18917              		.loc 20 1571 35
 18918 4d80 044B     		ldr	r3, .L862
 18919 4d82 93F84033 		ldrb	r3, [r3, #832]
 18920 4d86 DBB2     		uxtb	r3, r3
 18921              		.loc 20 1571 59
 18922 4d88 002B     		cmp	r3, #0
 18923 4d8a 17D1     		bne	.L749
 18924              		.loc 20 1571 59 is_stmt 0 discriminator 1
 18925 4d8c 014B     		ldr	r3, .L862
 18926 4d8e 1B78     		ldrb	r3, [r3]
 18927 4d90 DBB2     		uxtb	r3, r3
 18928 4d92 14E0     		b	.L750
 18929              	.L863:
 18930              		.align	2
 18931              	.L862:
 18932 4d94 00000000 		.word	foc1
 18933 4d98 00000000 		.word	dataLog
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 874


 18934 4d9c DB0FC940 		.word	1086918619
 18935 4da0 AFAD0100 		.word	109999
 18936 4da4 CDCCCC3D 		.word	1036831949
 18937 4da8 CDCC4C3D 		.word	1028443341
 18938 4dac DB0F4940 		.word	1078530011
 18939 4db0 CDCC0C3F 		.word	1057803469
 18940 4db4 00000000 		.word	ntcPcb
 18941 4db8 1C030000 		.word	foc1+796
 18942              	.L749:
 18943              		.loc 20 1571 59 discriminator 2
 18944 4dbc 0723     		movs	r3, #7
 18945              	.L750:
 18946              		.loc 20 1571 23 is_stmt 1 discriminator 4
 18947 4dbe 4F4A     		ldr	r2, .L864
 18948 4dc0 1370     		strb	r3, [r2]
1572:Src/main.c    ****       // apply voltage to motor
1573:Src/main.c    ****       bldc1.cmpr0 = foc1.svgen.Ta;
 18949              		.loc 20 1573 31 discriminator 4
 18950 4dc2 4E4B     		ldr	r3, .L864
 18951 4dc4 D3F8FC30 		ldr	r3, [r3, #252]	@ float
 18952              		.loc 20 1573 19 discriminator 4
 18953 4dc8 4D4A     		ldr	r2, .L864+4
 18954 4dca D361     		str	r3, [r2, #28]	@ float
1574:Src/main.c    ****       bldc1.cmpr1 = foc1.svgen.Tb;
 18955              		.loc 20 1574 31 discriminator 4
 18956 4dcc 4B4B     		ldr	r3, .L864
 18957 4dce D3F80031 		ldr	r3, [r3, #256]	@ float
 18958              		.loc 20 1574 19 discriminator 4
 18959 4dd2 4B4A     		ldr	r2, .L864+4
 18960 4dd4 1362     		str	r3, [r2, #32]	@ float
1575:Src/main.c    ****       bldc1.cmpr2 = foc1.svgen.Tc;
 18961              		.loc 20 1575 31 discriminator 4
 18962 4dd6 494B     		ldr	r3, .L864
 18963 4dd8 D3F80431 		ldr	r3, [r3, #260]	@ float
 18964              		.loc 20 1575 19 discriminator 4
 18965 4ddc 484A     		ldr	r2, .L864+4
 18966 4dde 5362     		str	r3, [r2, #36]	@ float
1576:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_A, (uint32_t)(foc1.svgen.Ta * foc1.data.halfP
 18967              		.loc 20 1576 79 discriminator 4
 18968 4de0 464B     		ldr	r3, .L864
 18969 4de2 93ED3F7A 		vldr.32	s14, [r3, #252]
 18970              		.loc 20 1576 94 discriminator 4
 18971 4de6 454B     		ldr	r3, .L864
 18972 4de8 D3ED377A 		vldr.32	s15, [r3, #220]
 18973              		.loc 20 1576 83 discriminator 4
 18974 4dec 27EE277A 		vmul.f32	s14, s14, s15
 18975              		.loc 20 1576 120 discriminator 4
 18976 4df0 424B     		ldr	r3, .L864
 18977 4df2 D3ED377A 		vldr.32	s15, [r3, #220]
 18978              		.loc 20 1576 109 discriminator 4
 18979 4df6 77EE277A 		vadd.f32	s15, s14, s15
 18980              		.loc 20 1576 7 discriminator 4
 18981 4dfa FCEEE77A 		vcvt.u32.f32	s15, s15
 18982 4dfe 17EE902A 		vmov	r2, s15	@ int
 18983 4e02 4FF40031 		mov	r1, #131072
 18984 4e06 3F48     		ldr	r0, .L864+8
 18985 4e08 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 875


1577:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_C, (uint32_t)(foc1.svgen.Tb * foc1.data.halfP
 18986              		.loc 20 1577 79 discriminator 4
 18987 4e0c 3B4B     		ldr	r3, .L864
 18988 4e0e 93ED407A 		vldr.32	s14, [r3, #256]
 18989              		.loc 20 1577 94 discriminator 4
 18990 4e12 3A4B     		ldr	r3, .L864
 18991 4e14 D3ED377A 		vldr.32	s15, [r3, #220]
 18992              		.loc 20 1577 83 discriminator 4
 18993 4e18 27EE277A 		vmul.f32	s14, s14, s15
 18994              		.loc 20 1577 120 discriminator 4
 18995 4e1c 374B     		ldr	r3, .L864
 18996 4e1e D3ED377A 		vldr.32	s15, [r3, #220]
 18997              		.loc 20 1577 109 discriminator 4
 18998 4e22 77EE277A 		vadd.f32	s15, s14, s15
 18999              		.loc 20 1577 7 discriminator 4
 19000 4e26 FCEEE77A 		vcvt.u32.f32	s15, s15
 19001 4e2a 17EE902A 		vmov	r2, s15	@ int
 19002 4e2e 4FF40021 		mov	r1, #524288
 19003 4e32 3448     		ldr	r0, .L864+8
 19004 4e34 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1578:Src/main.c    ****       LL_HRTIM_TIM_SetCompare1(HRTIM1, LL_HRTIM_TIMER_D, (uint32_t)(foc1.svgen.Tc * foc1.data.halfP
 19005              		.loc 20 1578 79 discriminator 4
 19006 4e38 304B     		ldr	r3, .L864
 19007 4e3a 93ED417A 		vldr.32	s14, [r3, #260]
 19008              		.loc 20 1578 94 discriminator 4
 19009 4e3e 2F4B     		ldr	r3, .L864
 19010 4e40 D3ED377A 		vldr.32	s15, [r3, #220]
 19011              		.loc 20 1578 83 discriminator 4
 19012 4e44 27EE277A 		vmul.f32	s14, s14, s15
 19013              		.loc 20 1578 120 discriminator 4
 19014 4e48 2C4B     		ldr	r3, .L864
 19015 4e4a D3ED377A 		vldr.32	s15, [r3, #220]
 19016              		.loc 20 1578 109 discriminator 4
 19017 4e4e 77EE277A 		vadd.f32	s15, s14, s15
 19018              		.loc 20 1578 7 discriminator 4
 19019 4e52 FCEEE77A 		vcvt.u32.f32	s15, s15
 19020 4e56 17EE902A 		vmov	r2, s15	@ int
 19021 4e5a 4FF48011 		mov	r1, #1048576
 19022 4e5e 2948     		ldr	r0, .L864+8
 19023 4e60 FFF7FEFF 		bl	LL_HRTIM_TIM_SetCompare1
1579:Src/main.c    ****       // calc BLDC motor model
1580:Src/main.c    ****       ModelBLDC_Calc(&bldc1);
 19024              		.loc 20 1580 7 discriminator 4
 19025 4e64 2648     		ldr	r0, .L864+4
 19026 4e66 FFF7FEFF 		bl	ModelBLDC_Calc
1581:Src/main.c    ****       // call datalogger
1582:Src/main.c    ****       dataLog.in1 = foc1.data.id_Ud;
 19027              		.loc 20 1582 30 discriminator 4
 19028 4e6a 244B     		ldr	r3, .L864
 19029 4e6c D3F88820 		ldr	r2, [r3, #136]	@ float
 19030              		.loc 20 1582 19 discriminator 4
 19031 4e70 254B     		ldr	r3, .L864+12
 19032 4e72 03F58043 		add	r3, r3, #16384
 19033 4e76 3833     		adds	r3, r3, #56
 19034 4e78 1A60     		str	r2, [r3]	@ float
1583:Src/main.c    ****       dataLog.in2 = foc1.data.id_Uq;
 19035              		.loc 20 1583 30 discriminator 4
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 876


 19036 4e7a 204B     		ldr	r3, .L864
 19037 4e7c D3F88C20 		ldr	r2, [r3, #140]	@ float
 19038              		.loc 20 1583 19 discriminator 4
 19039 4e80 214B     		ldr	r3, .L864+12
 19040 4e82 03F58043 		add	r3, r3, #16384
 19041 4e86 3C33     		adds	r3, r3, #60
 19042 4e88 1A60     		str	r2, [r3]	@ float
1584:Src/main.c    ****       dataLog.in3 = foc1.data.isd;
 19043              		.loc 20 1584 30 discriminator 4
 19044 4e8a 1C4B     		ldr	r3, .L864
 19045 4e8c DA6C     		ldr	r2, [r3, #76]	@ float
 19046              		.loc 20 1584 19 discriminator 4
 19047 4e8e 1E4B     		ldr	r3, .L864+12
 19048 4e90 03F58043 		add	r3, r3, #16384
 19049 4e94 4033     		adds	r3, r3, #64
 19050 4e96 1A60     		str	r2, [r3]	@ float
1585:Src/main.c    ****       dataLog.in4 = foc1.data.isq;
 19051              		.loc 20 1585 30 discriminator 4
 19052 4e98 184B     		ldr	r3, .L864
 19053 4e9a 1A6D     		ldr	r2, [r3, #80]	@ float
 19054              		.loc 20 1585 19 discriminator 4
 19055 4e9c 1A4B     		ldr	r3, .L864+12
 19056 4e9e 03F58043 		add	r3, r3, #16384
 19057 4ea2 4433     		adds	r3, r3, #68
 19058 4ea4 1A60     		str	r2, [r3]	@ float
1586:Src/main.c    ****       datalogCalcUART(&dataLog);
 19059              		.loc 20 1586 7 discriminator 4
 19060 4ea6 1848     		ldr	r0, .L864+12
 19061 4ea8 FFF7FEFF 		bl	datalogCalcUART
1587:Src/main.c    ****       break;
 19062              		.loc 20 1587 7 discriminator 4
 19063 4eac 17E0     		b	.L621
 19064              	.L623:
1588:Src/main.c    **** 
1589:Src/main.c    ****     case FAULT:
1590:Src/main.c    ****       // Disable PWM and blink fault LED
1591:Src/main.c    ****       LL_HRTIM_DisableOutput(HRTIM1, LL_HRTIM_OUTPUT_TA1 | LL_HRTIM_OUTPUT_TA2 | LL_HRTIM_OUTPUT_TC
 19065              		.loc 20 1591 7
 19066 4eae F321     		movs	r1, #243
 19067 4eb0 1448     		ldr	r0, .L864+8
 19068 4eb2 FFF7FEFF 		bl	LL_HRTIM_DisableOutput
1592:Src/main.c    ****                                          LL_HRTIM_OUTPUT_TC2 | LL_HRTIM_OUTPUT_TD1 | LL_HRTIM_OUTPU
1593:Src/main.c    **** 
1594:Src/main.c    ****       if (foc1.data.isrCntr0 == 1)
 19069              		.loc 20 1594 20
 19070 4eb6 114B     		ldr	r3, .L864
 19071 4eb8 D3F8B430 		ldr	r3, [r3, #180]
 19072              		.loc 20 1594 10
 19073 4ebc 012B     		cmp	r3, #1
 19074 4ebe 0DD1     		bne	.L799
1595:Src/main.c    ****         LL_GPIO_TogglePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin);
 19075              		.loc 20 1595 9
 19076 4ec0 4FF40051 		mov	r1, #8192
 19077 4ec4 1148     		ldr	r0, .L864+16
 19078 4ec6 FFF7FEFF 		bl	LL_GPIO_TogglePin
1596:Src/main.c    ****       break;
 19079              		.loc 20 1596 7
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 877


 19080 4eca 07E0     		b	.L799
 19081              	.L795:
 561:Src/main.c    ****     }
 19082              		.loc 20 561 7
 19083 4ecc 00BF     		nop
 19084 4ece 06E0     		b	.L621
 19085              	.L796:
 559:Src/main.c    ****     default:
 19086              		.loc 20 559 7
 19087 4ed0 00BF     		nop
 19088 4ed2 04E0     		b	.L621
 19089              	.L797:
1597:Src/main.c    **** 
1598:Src/main.c    ****     default:
1599:Src/main.c    ****       break;
1600:Src/main.c    ****     }
1601:Src/main.c    ****   }
 19090              		.loc 20 1601 3
 19091 4ed4 00BF     		nop
 19092 4ed6 02E0     		b	.L621
 19093              	.L798:
1599:Src/main.c    ****     }
 19094              		.loc 20 1599 7
 19095 4ed8 00BF     		nop
 19096 4eda 00E0     		b	.L621
 19097              	.L799:
1596:Src/main.c    **** 
 19098              		.loc 20 1596 7
 19099 4edc 00BF     		nop
 19100              	.L621:
1602:Src/main.c    ****   stop_cc = DWT->CYCCNT;          /* hold CPU cycles counter */
 19101              		.loc 20 1602 16
 19102 4ede 0C4B     		ldr	r3, .L864+20
 19103 4ee0 5B68     		ldr	r3, [r3, #4]
 19104              		.loc 20 1602 11
 19105 4ee2 0C4A     		ldr	r2, .L864+24
 19106 4ee4 1360     		str	r3, [r2]
1603:Src/main.c    ****   execTime1 = stop_cc - start_cc; /* calc CPU utilization time */
 19107              		.loc 20 1603 23
 19108 4ee6 0B4B     		ldr	r3, .L864+24
 19109 4ee8 1A68     		ldr	r2, [r3]
 19110 4eea 0B4B     		ldr	r3, .L864+28
 19111 4eec 1B68     		ldr	r3, [r3]
 19112 4eee D31A     		subs	r3, r2, r3
 19113              		.loc 20 1603 13
 19114 4ef0 0A4A     		ldr	r2, .L864+32
 19115 4ef2 1360     		str	r3, [r2]
1604:Src/main.c    **** }
 19116              		.loc 20 1604 1
 19117 4ef4 00BF     		nop
 19118 4ef6 1437     		adds	r7, r7, #20
 19119              	.LCFI327:
 19120              		.cfi_def_cfa_offset 12
 19121 4ef8 BD46     		mov	sp, r7
 19122              	.LCFI328:
 19123              		.cfi_def_cfa_register 13
 19124              		@ sp needed
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 878


 19125 4efa 90BD     		pop	{r4, r7, pc}
 19126              	.L865:
 19127              		.align	2
 19128              	.L864:
 19129 4efc 00000000 		.word	foc1
 19130 4f00 00000000 		.word	bldc1
 19131 4f04 00680140 		.word	1073833984
 19132 4f08 00000000 		.word	dataLog
 19133 4f0c 00080048 		.word	1207961600
 19134 4f10 001000E0 		.word	-536866816
 19135 4f14 00000000 		.word	stop_cc
 19136 4f18 00000000 		.word	start_cc
 19137 4f1c 00000000 		.word	execTime1
 19138              		.cfi_endproc
 19139              	.LFE1993:
 19141              		.section	.text.slowCalc,"ax",%progbits
 19142              		.align	1
 19143              		.global	slowCalc
 19144              		.syntax unified
 19145              		.thumb
 19146              		.thumb_func
 19147              		.fpu fpv4-sp-d16
 19149              	slowCalc:
 19150              	.LFB1994:
1605:Src/main.c    **** 
1606:Src/main.c    **** /* ISR for 1ms calc */
1607:Src/main.c    **** void slowCalc(void)
1608:Src/main.c    **** {
 19151              		.loc 20 1608 1
 19152              		.cfi_startproc
 19153              		@ args = 0, pretend = 0, frame = 0
 19154              		@ frame_needed = 1, uses_anonymous_args = 0
 19155 0000 80B5     		push	{r7, lr}
 19156              	.LCFI329:
 19157              		.cfi_def_cfa_offset 8
 19158              		.cfi_offset 7, -8
 19159              		.cfi_offset 14, -4
 19160 0002 00AF     		add	r7, sp, #0
 19161              	.LCFI330:
 19162              		.cfi_def_cfa_register 7
1609:Src/main.c    ****   /* Total current */
1610:Src/main.c    ****   foc1.lpf_Iavg.in = sqrtf(SQ(foc1.lpf_id.out) + SQ(foc1.lpf_iq.out));
 19163              		.loc 20 1610 28
 19164 0004 5D4B     		ldr	r3, .L867
 19165 0006 93EDF67A 		vldr.32	s14, [r3, #984]
 19166 000a 5C4B     		ldr	r3, .L867
 19167 000c D3EDF67A 		vldr.32	s15, [r3, #984]
 19168 0010 27EE277A 		vmul.f32	s14, s14, s15
 19169              		.loc 20 1610 50
 19170 0014 594B     		ldr	r3, .L867
 19171 0016 D3EDFA6A 		vldr.32	s13, [r3, #1000]
 19172 001a 584B     		ldr	r3, .L867
 19173 001c D3EDFA7A 		vldr.32	s15, [r3, #1000]
 19174 0020 66EEA77A 		vmul.f32	s15, s13, s15
 19175              		.loc 20 1610 22
 19176 0024 77EE277A 		vadd.f32	s15, s14, s15
 19177 0028 B0EE670A 		vmov.f32	s0, s15
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 879


 19178 002c FFF7FEFF 		bl	sqrtf
 19179 0030 F0EE407A 		vmov.f32	s15, s0
 19180              		.loc 20 1610 20
 19181 0034 514B     		ldr	r3, .L867
 19182 0036 C3EDF07A 		vstr.32	s15, [r3, #960]
1611:Src/main.c    ****   LPF_calc(&foc1.lpf_Iavg);
 19183              		.loc 20 1611 3
 19184 003a 5148     		ldr	r0, .L867+4
 19185 003c FFF7FEFF 		bl	LPF_calc
1612:Src/main.c    ****   foc1.data.iAvg = foc1.lpf_Iavg.out;
 19186              		.loc 20 1612 33
 19187 0040 4E4B     		ldr	r3, .L867
 19188 0042 D3F8C833 		ldr	r3, [r3, #968]	@ float
 19189              		.loc 20 1612 18
 19190 0046 4D4A     		ldr	r2, .L867
 19191 0048 9363     		str	r3, [r2, #56]	@ float
1613:Src/main.c    ****   /* Torque equation for SPMSM*/
1614:Src/main.c    ****   foc1.data.Te = 1.5f * foc1.config.pp * (foc1.flux.fluxLeakage * foc1.data.isq);
 19192              		.loc 20 1614 36
 19193 004a 4C4B     		ldr	r3, .L867
 19194 004c D3EDC67A 		vldr.32	s15, [r3, #792]
 19195              		.loc 20 1614 23
 19196 0050 B7EE087A 		vmov.f32	s14, #1.5e+0
 19197 0054 27EE877A 		vmul.f32	s14, s15, s14
 19198              		.loc 20 1614 52
 19199 0058 484B     		ldr	r3, .L867
 19200 005a D3EDA16A 		vldr.32	s13, [r3, #644]
 19201              		.loc 20 1614 76
 19202 005e 474B     		ldr	r3, .L867
 19203 0060 D3ED147A 		vldr.32	s15, [r3, #80]
 19204              		.loc 20 1614 65
 19205 0064 66EEA77A 		vmul.f32	s15, s13, s15
 19206              		.loc 20 1614 40
 19207 0068 67EE277A 		vmul.f32	s15, s14, s15
 19208              		.loc 20 1614 16
 19209 006c 434B     		ldr	r3, .L867
 19210 006e C3ED177A 		vstr.32	s15, [r3, #92]
1615:Src/main.c    ****   /* Torque equation for IPMSM*/
1616:Src/main.c    ****   //foc1.data.Te = 1.5f * foc1.config.pp * (foc1.flux.fluxLeakage * foc1.data.isq + (foc1.config.Ld
1617:Src/main.c    ****   /* Electrical power equation */
1618:Src/main.c    ****   foc1.lpf_Pe.in = foc1.data.Te * (foc1.pll.SpeedPll / foc1.config.pp);
 19211              		.loc 20 1618 29
 19212 0072 424B     		ldr	r3, .L867
 19213 0074 93ED177A 		vldr.32	s14, [r3, #92]
 19214              		.loc 20 1618 44
 19215 0078 404B     		ldr	r3, .L867
 19216 007a 93EDEC6A 		vldr.32	s12, [r3, #944]
 19217              		.loc 20 1618 67
 19218 007e 3F4B     		ldr	r3, .L867
 19219 0080 D3EDC66A 		vldr.32	s13, [r3, #792]
 19220              		.loc 20 1618 54
 19221 0084 C6EE267A 		vdiv.f32	s15, s12, s13
 19222              		.loc 20 1618 33
 19223 0088 67EE277A 		vmul.f32	s15, s14, s15
 19224              		.loc 20 1618 18
 19225 008c 3B4B     		ldr	r3, .L867
 19226 008e 03F58063 		add	r3, r3, #1024
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 880


 19227 0092 C3ED007A 		vstr.32	s15, [r3]
1619:Src/main.c    ****   LPF_calc(&foc1.lpf_Pe);
 19228              		.loc 20 1619 3
 19229 0096 3B48     		ldr	r0, .L867+8
 19230 0098 FFF7FEFF 		bl	LPF_calc
1620:Src/main.c    ****   foc1.data.Pe = foc1.lpf_Pe.out;
 19231              		.loc 20 1620 29
 19232 009c 374B     		ldr	r3, .L867
 19233 009e 03F58163 		add	r3, r3, #1032
 19234 00a2 1B68     		ldr	r3, [r3]	@ float
 19235              		.loc 20 1620 16
 19236 00a4 354A     		ldr	r2, .L867
 19237 00a6 1366     		str	r3, [r2, #96]	@ float
1621:Src/main.c    ****   /* Calc duty */
1622:Src/main.c    ****   foc1.data.bldc_duty = sqrtf(foc1.volt.usd * foc1.volt.usd + foc1.volt.usq * foc1.volt.usq);
 19238              		.loc 20 1622 40
 19239 00a8 344B     		ldr	r3, .L867
 19240 00aa 93EDB37A 		vldr.32	s14, [r3, #716]
 19241              		.loc 20 1622 56
 19242 00ae 334B     		ldr	r3, .L867
 19243 00b0 D3EDB37A 		vldr.32	s15, [r3, #716]
 19244              		.loc 20 1622 45
 19245 00b4 27EE277A 		vmul.f32	s14, s14, s15
 19246              		.loc 20 1622 72
 19247 00b8 304B     		ldr	r3, .L867
 19248 00ba D3EDB46A 		vldr.32	s13, [r3, #720]
 19249              		.loc 20 1622 88
 19250 00be 2F4B     		ldr	r3, .L867
 19251 00c0 D3EDB47A 		vldr.32	s15, [r3, #720]
 19252              		.loc 20 1622 77
 19253 00c4 66EEA77A 		vmul.f32	s15, s13, s15
 19254              		.loc 20 1622 25
 19255 00c8 77EE277A 		vadd.f32	s15, s14, s15
 19256 00cc B0EE670A 		vmov.f32	s0, s15
 19257 00d0 FFF7FEFF 		bl	sqrtf
 19258 00d4 F0EE407A 		vmov.f32	s15, s0
 19259              		.loc 20 1622 23
 19260 00d8 284B     		ldr	r3, .L867
 19261 00da C3ED3A7A 		vstr.32	s15, [r3, #232]
1623:Src/main.c    ****   /* Calc Kv. Note: return value has to be divided by half the number of motor poles */
1624:Src/main.c    ****   foc1.config.Kv = (foc1.data.speedRpm / (foc1.data.bldc_duty * foc1.volt.DcBusVolt)) / (foc1.confi
 19262              		.loc 20 1624 30
 19263 00de 274B     		ldr	r3, .L867
 19264 00e0 93ED0A7A 		vldr.32	s14, [r3, #40]
 19265              		.loc 20 1624 52
 19266 00e4 254B     		ldr	r3, .L867
 19267 00e6 D3ED3A6A 		vldr.32	s13, [r3, #232]
 19268              		.loc 20 1624 74
 19269 00ea 244B     		ldr	r3, .L867
 19270 00ec D3EDA97A 		vldr.32	s15, [r3, #676]
 19271              		.loc 20 1624 63
 19272 00f0 66EEA77A 		vmul.f32	s15, s13, s15
 19273              		.loc 20 1624 40
 19274 00f4 C7EE276A 		vdiv.f32	s13, s14, s15
 19275              		.loc 20 1624 101
 19276 00f8 204B     		ldr	r3, .L867
 19277 00fa D3EDC67A 		vldr.32	s15, [r3, #792]
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 881


 19278              		.loc 20 1624 105
 19279 00fe B0EE006A 		vmov.f32	s12, #2.0e+0
 19280 0102 87EE867A 		vdiv.f32	s14, s15, s12
 19281              		.loc 20 1624 87
 19282 0106 C6EE877A 		vdiv.f32	s15, s13, s14
 19283              		.loc 20 1624 18
 19284 010a 1C4B     		ldr	r3, .L867
 19285 010c C3EDC57A 		vstr.32	s15, [r3, #788]
1625:Src/main.c    ****   //foc1.lpf_Kv.in = (((foc1.data.speedRpm + 1e-20f) / (foc1.data.bldc_duty * foc1.volt.DcBusVolt))
1626:Src/main.c    ****   //LPF_calc(&foc1.lpf_Kv);
1627:Src/main.c    ****   //foc1.config.Kv = foc1.lpf_Kv.out;
1628:Src/main.c    ****   /* calc CPU load, % */
1629:Src/main.c    ****   cpuLoad = ((float)execTime1 / (float)execTime0) * 100.f;
 19286              		.loc 20 1629 14
 19287 0110 1D4B     		ldr	r3, .L867+12
 19288 0112 1B68     		ldr	r3, [r3]
 19289 0114 07EE903A 		vmov	s15, r3	@ int
 19290 0118 F8EE676A 		vcvt.f32.u32	s13, s15
 19291              		.loc 20 1629 33
 19292 011c 1B4B     		ldr	r3, .L867+16
 19293 011e 1B68     		ldr	r3, [r3]
 19294 0120 07EE903A 		vmov	s15, r3	@ int
 19295 0124 B8EE677A 		vcvt.f32.u32	s14, s15
 19296              		.loc 20 1629 31
 19297 0128 C6EE877A 		vdiv.f32	s15, s13, s14
 19298              		.loc 20 1629 51
 19299 012c 9FED187A 		vldr.32	s14, .L867+20
 19300 0130 67EE877A 		vmul.f32	s15, s15, s14
 19301              		.loc 20 1629 11
 19302 0134 174B     		ldr	r3, .L867+24
 19303 0136 C3ED007A 		vstr.32	s15, [r3]
1630:Src/main.c    ****   /* board temperature calc */
1631:Src/main.c    ****   ntcPcb.u = ((float)adcData.pcb_temp * 0.0002442f); // 1/4095
 19304              		.loc 20 1631 29
 19305 013a 174B     		ldr	r3, .L867+28
 19306 013c DB69     		ldr	r3, [r3, #28]
 19307              		.loc 20 1631 15
 19308 013e 07EE903A 		vmov	s15, r3	@ int
 19309 0142 F8EEE77A 		vcvt.f32.s32	s15, s15
 19310              		.loc 20 1631 39
 19311 0146 9FED157A 		vldr.32	s14, .L867+32
 19312 014a 67EE877A 		vmul.f32	s15, s15, s14
 19313              		.loc 20 1631 12
 19314 014e 144B     		ldr	r3, .L867+36
 19315 0150 C3ED067A 		vstr.32	s15, [r3, #24]
1632:Src/main.c    ****   ntc_temperature(&ntcPcb);
 19316              		.loc 20 1632 3
 19317 0154 1248     		ldr	r0, .L867+36
 19318 0156 FFF7FEFF 		bl	ntc_temperature
1633:Src/main.c    ****   foc1.lpf_NTC.in = ntcPcb.temp; // 1/4095
 19319              		.loc 20 1633 27
 19320 015a 114B     		ldr	r3, .L867+36
 19321 015c 1A69     		ldr	r2, [r3, #16]	@ float
 19322              		.loc 20 1633 19
 19323 015e 074B     		ldr	r3, .L867
 19324 0160 03F58263 		add	r3, r3, #1040
 19325 0164 1A60     		str	r2, [r3]	@ float
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 882


1634:Src/main.c    ****   LPF_calc(&foc1.lpf_NTC);
 19326              		.loc 20 1634 3
 19327 0166 0F48     		ldr	r0, .L867+40
 19328 0168 FFF7FEFF 		bl	LPF_calc
1635:Src/main.c    ****   ntcPcb.temp = foc1.lpf_NTC.out;
 19329              		.loc 20 1635 29
 19330 016c 034B     		ldr	r3, .L867
 19331 016e 03F58363 		add	r3, r3, #1048
 19332 0172 1B68     		ldr	r3, [r3]	@ float
 19333              		.loc 20 1635 15
 19334 0174 0A4A     		ldr	r2, .L867+36
 19335 0176 1361     		str	r3, [r2, #16]	@ float
1636:Src/main.c    **** }
 19336              		.loc 20 1636 1
 19337 0178 00BF     		nop
 19338 017a 80BD     		pop	{r7, pc}
 19339              	.L868:
 19340              		.align	2
 19341              	.L867:
 19342 017c 00000000 		.word	foc1
 19343 0180 C0030000 		.word	foc1+960
 19344 0184 00040000 		.word	foc1+1024
 19345 0188 00000000 		.word	execTime1
 19346 018c 00000000 		.word	execTime0
 19347 0190 0000C842 		.word	1120403456
 19348 0194 00000000 		.word	cpuLoad
 19349 0198 00000000 		.word	adcData
 19350 019c F8078039 		.word	964691960
 19351 01a0 00000000 		.word	ntcPcb
 19352 01a4 10040000 		.word	foc1+1040
 19353              		.cfi_endproc
 19354              	.LFE1994:
 19356              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 19357              		.align	1
 19358              		.global	TIM2_IRQHandler
 19359              		.syntax unified
 19360              		.thumb
 19361              		.thumb_func
 19362              		.fpu fpv4-sp-d16
 19364              	TIM2_IRQHandler:
 19365              	.LFB1995:
1637:Src/main.c    **** 
1638:Src/main.c    **** /* ISR for PWM-input signal */
1639:Src/main.c    **** void TIM2_IRQHandler(void)
1640:Src/main.c    **** {
 19366              		.loc 20 1640 1
 19367              		.cfi_startproc
 19368              		@ args = 0, pretend = 0, frame = 0
 19369              		@ frame_needed = 1, uses_anonymous_args = 0
 19370 0000 98B5     		push	{r3, r4, r7, lr}
 19371              	.LCFI331:
 19372              		.cfi_def_cfa_offset 16
 19373              		.cfi_offset 3, -16
 19374              		.cfi_offset 4, -12
 19375              		.cfi_offset 7, -8
 19376              		.cfi_offset 14, -4
 19377 0002 00AF     		add	r7, sp, #0
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 883


 19378              	.LCFI332:
 19379              		.cfi_def_cfa_register 7
1641:Src/main.c    ****   /* USER CODE BEGIN TIM2_IRQn 0 */
1642:Src/main.c    ****   if (LL_TIM_IsActiveFlag_CC1(TIM2) == 1)
 19380              		.loc 20 1642 7
 19381 0004 4FF08040 		mov	r0, #1073741824
 19382 0008 FFF7FEFF 		bl	LL_TIM_IsActiveFlag_CC1
 19383 000c 0346     		mov	r3, r0
 19384              		.loc 20 1642 6
 19385 000e 012B     		cmp	r3, #1
 19386 0010 17D1     		bne	.L870
1643:Src/main.c    ****   {
1644:Src/main.c    ****     LL_TIM_ClearFlag_CC1(TIM2);
 19387              		.loc 20 1644 5
 19388 0012 4FF08040 		mov	r0, #1073741824
 19389 0016 FFF7FEFF 		bl	LL_TIM_ClearFlag_CC1
1645:Src/main.c    ****     /* Get the Input Capture value */
1646:Src/main.c    ****     pwmInputPeriod = LL_TIM_IC_GetCaptureCH2(TIM2);
 19390              		.loc 20 1646 22
 19391 001a 4FF08040 		mov	r0, #1073741824
 19392 001e FFF7FEFF 		bl	LL_TIM_IC_GetCaptureCH2
 19393 0022 0246     		mov	r2, r0
 19394              		.loc 20 1646 20
 19395 0024 094B     		ldr	r3, .L873
 19396 0026 1A60     		str	r2, [r3]
1647:Src/main.c    **** 
1648:Src/main.c    ****     /* Duty cycle computation */
1649:Src/main.c    ****     pwmInputValue = (pwmInputPeriod * 1024) / LL_TIM_IC_GetCaptureCH1(TIM2);
 19397              		.loc 20 1649 37
 19398 0028 084B     		ldr	r3, .L873
 19399 002a 1B68     		ldr	r3, [r3]
 19400 002c 9C02     		lsls	r4, r3, #10
 19401              		.loc 20 1649 47
 19402 002e 4FF08040 		mov	r0, #1073741824
 19403 0032 FFF7FEFF 		bl	LL_TIM_IC_GetCaptureCH1
 19404 0036 0346     		mov	r3, r0
 19405              		.loc 20 1649 45
 19406 0038 B4FBF3F3 		udiv	r3, r4, r3
 19407              		.loc 20 1649 19
 19408 003c 044A     		ldr	r2, .L873+4
 19409 003e 1360     		str	r3, [r2]
1650:Src/main.c    ****     //((HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1)) * 100) / uwIC2Value;
1651:Src/main.c    **** 
1652:Src/main.c    ****     //     /* uwFrequency computation
1653:Src/main.c    ****     //     TIM1 counter clock = (System Clock) */
1654:Src/main.c    ****     //     uwFrequency = ( HAL_RCC_GetSysClockFreq()  ) / uwIC2Value;
1655:Src/main.c    ****   }
1656:Src/main.c    ****   else
1657:Src/main.c    ****   {
1658:Src/main.c    ****     pwmInputValue = 0;
1659:Src/main.c    ****   }
1660:Src/main.c    **** }
 19410              		.loc 20 1660 1
 19411 0040 02E0     		b	.L872
 19412              	.L870:
1658:Src/main.c    ****   }
 19413              		.loc 20 1658 19
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 884


 19414 0042 034B     		ldr	r3, .L873+4
 19415 0044 0022     		movs	r2, #0
 19416 0046 1A60     		str	r2, [r3]
 19417              	.L872:
 19418              		.loc 20 1660 1
 19419 0048 00BF     		nop
 19420 004a 98BD     		pop	{r3, r4, r7, pc}
 19421              	.L874:
 19422              		.align	2
 19423              	.L873:
 19424 004c 00000000 		.word	pwmInputPeriod
 19425 0050 00000000 		.word	pwmInputValue
 19426              		.cfi_endproc
 19427              	.LFE1995:
 19429              		.section	.text.Error_Handler,"ax",%progbits
 19430              		.align	1
 19431              		.global	Error_Handler
 19432              		.syntax unified
 19433              		.thumb
 19434              		.thumb_func
 19435              		.fpu fpv4-sp-d16
 19437              	Error_Handler:
 19438              	.LFB1996:
1661:Src/main.c    **** 
1662:Src/main.c    **** void Error_Handler(void)
1663:Src/main.c    **** {
 19439              		.loc 20 1663 1
 19440              		.cfi_startproc
 19441              		@ args = 0, pretend = 0, frame = 0
 19442              		@ frame_needed = 1, uses_anonymous_args = 0
 19443              		@ link register save eliminated.
 19444 0000 80B4     		push	{r7}
 19445              	.LCFI333:
 19446              		.cfi_def_cfa_offset 4
 19447              		.cfi_offset 7, -4
 19448 0002 00AF     		add	r7, sp, #0
 19449              	.LCFI334:
 19450              		.cfi_def_cfa_register 7
1664:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
1665:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
1666:Src/main.c    **** 
1667:Src/main.c    ****   /* USER CODE END Error_Handler_Debug */
1668:Src/main.c    **** }...
 19451              		.loc 20 1668 1
 19452 0004 00BF     		nop
 19453 0006 BD46     		mov	sp, r7
 19454              	.LCFI335:
 19455              		.cfi_def_cfa_register 13
 19456              		@ sp needed
 19457 0008 5DF8047B 		ldr	r7, [sp], #4
 19458              	.LCFI336:
 19459              		.cfi_restore 7
 19460              		.cfi_def_cfa_offset 0
 19461 000c 7047     		bx	lr
 19462              		.cfi_endproc
 19463              	.LFE1996:
 19465              		.section	.rodata.qN.15481,"a"
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 885


 19466              		.align	2
 19469              	qN.15481:
 19470 0000 0D000000 		.word	13
 19471              		.section	.rodata.B.15483,"a"
 19472              		.align	2
 19475              	B.15483:
 19476 0000 BC4D0000 		.word	19900
 19477              		.section	.rodata.C.15484,"a"
 19478              		.align	2
 19481              	C.15484:
 19482 0000 BC0D0000 		.word	3516
 19483              		.section	.rodata.qA.15482,"a"
 19484              		.align	2
 19487              	qA.15482:
 19488 0000 0C000000 		.word	12
 19489              		.text
 19490              	.Letext0:
 19491              		.file 21 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 19492              		.file 22 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 19493              		.file 23 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/system_stm32g4xx.h"
 19494              		.file 24 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 19495              		.file 25 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 19496              		.file 26 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 19497              		.file 27 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\lock.h"
 19498              		.file 28 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\_types.h"
 19499              		.file 29 "d:\\apps\\embedded_gcc\\arm_gcc\\lib\\gcc\\arm-none-eabi\\8.2.1\\include\\stddef.h"
 19500              		.file 30 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\reent.h"
 19501              		.file 31 "d:\\apps\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\math.h"
 19502              		.file 32 "Inc/adc.h"
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 886


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
D:\apps\VSCode\data\tmp\cc7eqpNe.s:18     .text.__NVIC_SetPriorityGrouping:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:25     .text.__NVIC_SetPriorityGrouping:0000000000000000 __NVIC_SetPriorityGrouping
D:\apps\VSCode\data\tmp\cc7eqpNe.s:90     .text.__NVIC_SetPriorityGrouping:0000000000000044 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:95     .text.__NVIC_SystemReset:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:101    .text.__NVIC_SystemReset:0000000000000000 __NVIC_SystemReset
D:\apps\VSCode\data\tmp\cc7eqpNe.s:162    .text.__NVIC_SystemReset:0000000000000020 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:168    .text.LL_ADC_INJ_StartConversion:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:174    .text.LL_ADC_INJ_StartConversion:0000000000000000 LL_ADC_INJ_StartConversion
D:\apps\VSCode\data\tmp\cc7eqpNe.s:219    .text.LL_ADC_ClearFlag_JEOS:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:225    .text.LL_ADC_ClearFlag_JEOS:0000000000000000 LL_ADC_ClearFlag_JEOS
D:\apps\VSCode\data\tmp\cc7eqpNe.s:265    .rodata.REG_OFFSET_TAB_TIMER:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:268    .rodata.REG_OFFSET_TAB_TIMER:0000000000000000 REG_OFFSET_TAB_TIMER
D:\apps\VSCode\data\tmp\cc7eqpNe.s:277    .rodata.REG_OFFSET_TAB_ADCER:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:280    .rodata.REG_OFFSET_TAB_ADCER:0000000000000000 REG_OFFSET_TAB_ADCER
D:\apps\VSCode\data\tmp\cc7eqpNe.s:292    .rodata.REG_OFFSET_TAB_ADCUR:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:295    .rodata.REG_OFFSET_TAB_ADCUR:0000000000000000 REG_OFFSET_TAB_ADCUR
D:\apps\VSCode\data\tmp\cc7eqpNe.s:307    .rodata.REG_SHIFT_TAB_ADCER:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:310    .rodata.REG_SHIFT_TAB_ADCER:0000000000000000 REG_SHIFT_TAB_ADCER
D:\apps\VSCode\data\tmp\cc7eqpNe.s:322    .rodata.REG_SHIFT_TAB_ADCUR:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:325    .rodata.REG_SHIFT_TAB_ADCUR:0000000000000000 REG_SHIFT_TAB_ADCUR
D:\apps\VSCode\data\tmp\cc7eqpNe.s:337    .rodata.REG_MASK_TAB_ADCER:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:340    .rodata.REG_MASK_TAB_ADCER:0000000000000000 REG_MASK_TAB_ADCER
D:\apps\VSCode\data\tmp\cc7eqpNe.s:352    .rodata.REG_MASK_TAB_ADCUR:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:355    .rodata.REG_MASK_TAB_ADCUR:0000000000000000 REG_MASK_TAB_ADCUR
D:\apps\VSCode\data\tmp\cc7eqpNe.s:367    .rodata.REG_OFFSET_TAB_ADCPSx:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:370    .rodata.REG_OFFSET_TAB_ADCPSx:0000000000000000 REG_OFFSET_TAB_ADCPSx
D:\apps\VSCode\data\tmp\cc7eqpNe.s:382    .rodata.REG_OFFSET_TAB_SETxR:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:385    .rodata.REG_OFFSET_TAB_SETxR:0000000000000000 REG_OFFSET_TAB_SETxR
D:\apps\VSCode\data\tmp\cc7eqpNe.s:399    .rodata.REG_OFFSET_TAB_OUTxR:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:402    .rodata.REG_OFFSET_TAB_OUTxR:0000000000000000 REG_OFFSET_TAB_OUTxR
D:\apps\VSCode\data\tmp\cc7eqpNe.s:416    .rodata.REG_OFFSET_TAB_EECR:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:419    .rodata.REG_OFFSET_TAB_EECR:0000000000000000 REG_OFFSET_TAB_EECR
D:\apps\VSCode\data\tmp\cc7eqpNe.s:431    .rodata.REG_OFFSET_TAB_FLTINR:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:434    .rodata.REG_OFFSET_TAB_FLTINR:0000000000000000 REG_OFFSET_TAB_FLTINR
D:\apps\VSCode\data\tmp\cc7eqpNe.s:442    .rodata.REG_MASK_TAB_UPDATETRIG:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:445    .rodata.REG_MASK_TAB_UPDATETRIG:0000000000000000 REG_MASK_TAB_UPDATETRIG
D:\apps\VSCode\data\tmp\cc7eqpNe.s:455    .rodata.REG_SHIFT_TAB_UPDATETRIG:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:458    .rodata.REG_SHIFT_TAB_UPDATETRIG:0000000000000000 REG_SHIFT_TAB_UPDATETRIG
D:\apps\VSCode\data\tmp\cc7eqpNe.s:467    .rodata.REG_SHIFT_TAB_EExSRC:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:470    .rodata.REG_SHIFT_TAB_EExSRC:0000000000000000 REG_SHIFT_TAB_EExSRC
D:\apps\VSCode\data\tmp\cc7eqpNe.s:482    .rodata.REG_MASK_TAB_UPDATEGATING:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:485    .rodata.REG_MASK_TAB_UPDATEGATING:0000000000000000 REG_MASK_TAB_UPDATEGATING
D:\apps\VSCode\data\tmp\cc7eqpNe.s:494    .rodata.REG_SHIFT_TAB_UPDATEGATING:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:497    .rodata.REG_SHIFT_TAB_UPDATEGATING:0000000000000000 REG_SHIFT_TAB_UPDATEGATING
D:\apps\VSCode\data\tmp\cc7eqpNe.s:506    .rodata.REG_SHIFT_TAB_OUTxR:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:509    .rodata.REG_SHIFT_TAB_OUTxR:0000000000000000 REG_SHIFT_TAB_OUTxR
D:\apps\VSCode\data\tmp\cc7eqpNe.s:523    .rodata.REG_SHIFT_TAB_OxSTAT:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:526    .rodata.REG_SHIFT_TAB_OxSTAT:0000000000000000 REG_SHIFT_TAB_OxSTAT
D:\apps\VSCode\data\tmp\cc7eqpNe.s:540    .rodata.REG_SHIFT_TAB_FLTxE:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:543    .rodata.REG_SHIFT_TAB_FLTxE:0000000000000000 REG_SHIFT_TAB_FLTxE
D:\apps\VSCode\data\tmp\cc7eqpNe.s:551    .rodata.REG_SHIFT_TAB_FLTxF:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:554    .rodata.REG_SHIFT_TAB_FLTxF:0000000000000000 REG_SHIFT_TAB_FLTxF
D:\apps\VSCode\data\tmp\cc7eqpNe.s:562    .rodata.REG_SHIFT_TAB_FLTx:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:565    .rodata.REG_SHIFT_TAB_FLTx:0000000000000000 REG_SHIFT_TAB_FLTx
D:\apps\VSCode\data\tmp\cc7eqpNe.s:573    .rodata.REG_SHIFT_TAB_INTLVD:0000000000000000 $d
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 887


D:\apps\VSCode\data\tmp\cc7eqpNe.s:576    .rodata.REG_SHIFT_TAB_INTLVD:0000000000000000 REG_SHIFT_TAB_INTLVD
D:\apps\VSCode\data\tmp\cc7eqpNe.s:585    .rodata.REG_MASK_TAB_INTLVD:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:588    .rodata.REG_MASK_TAB_INTLVD:0000000000000000 REG_MASK_TAB_INTLVD
D:\apps\VSCode\data\tmp\cc7eqpNe.s:597    .rodata.REG_SHIFT_TAB_CPT:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:600    .rodata.REG_SHIFT_TAB_CPT:0000000000000000 REG_SHIFT_TAB_CPT
D:\apps\VSCode\data\tmp\cc7eqpNe.s:608    .rodata.REG_MASK_TAB_CPT:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:611    .rodata.REG_MASK_TAB_CPT:0000000000000000 REG_MASK_TAB_CPT
D:\apps\VSCode\data\tmp\cc7eqpNe.s:619    .text.LL_HRTIM_EnableOutput:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:625    .text.LL_HRTIM_EnableOutput:0000000000000000 LL_HRTIM_EnableOutput
D:\apps\VSCode\data\tmp\cc7eqpNe.s:671    .text.LL_HRTIM_DisableOutput:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:677    .text.LL_HRTIM_DisableOutput:0000000000000000 LL_HRTIM_DisableOutput
D:\apps\VSCode\data\tmp\cc7eqpNe.s:722    .text.LL_HRTIM_TIM_GetPeriod:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:728    .text.LL_HRTIM_TIM_GetPeriod:0000000000000000 LL_HRTIM_TIM_GetPeriod
D:\apps\VSCode\data\tmp\cc7eqpNe.s:806    .text.LL_HRTIM_TIM_GetPeriod:0000000000000044 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:811    .text.LL_HRTIM_TIM_SetCompare1:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:817    .text.LL_HRTIM_TIM_SetCompare1:0000000000000000 LL_HRTIM_TIM_SetCompare1
D:\apps\VSCode\data\tmp\cc7eqpNe.s:900    .text.LL_HRTIM_TIM_SetCompare1:000000000000004c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:905    .text.LL_RCC_HSE_Enable:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:911    .text.LL_RCC_HSE_Enable:0000000000000000 LL_RCC_HSE_Enable
D:\apps\VSCode\data\tmp\cc7eqpNe.s:946    .text.LL_RCC_HSE_Enable:000000000000001c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:951    .text.LL_RCC_HSE_IsReady:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:957    .text.LL_RCC_HSE_IsReady:0000000000000000 LL_RCC_HSE_IsReady
D:\apps\VSCode\data\tmp\cc7eqpNe.s:999    .text.LL_RCC_HSE_IsReady:0000000000000024 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1004   .text.LL_RCC_SetSysClkSource:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1010   .text.LL_RCC_SetSysClkSource:0000000000000000 LL_RCC_SetSysClkSource
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1053   .text.LL_RCC_SetSysClkSource:0000000000000024 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1058   .text.LL_RCC_GetSysClkSource:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1064   .text.LL_RCC_GetSysClkSource:0000000000000000 LL_RCC_GetSysClkSource
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1097   .text.LL_RCC_GetSysClkSource:0000000000000018 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1102   .text.LL_RCC_SetAHBPrescaler:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1108   .text.LL_RCC_SetAHBPrescaler:0000000000000000 LL_RCC_SetAHBPrescaler
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1151   .text.LL_RCC_SetAHBPrescaler:0000000000000024 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1156   .text.LL_RCC_SetAPB1Prescaler:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1162   .text.LL_RCC_SetAPB1Prescaler:0000000000000000 LL_RCC_SetAPB1Prescaler
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1205   .text.LL_RCC_SetAPB1Prescaler:0000000000000024 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1210   .text.LL_RCC_SetAPB2Prescaler:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1216   .text.LL_RCC_SetAPB2Prescaler:0000000000000000 LL_RCC_SetAPB2Prescaler
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1259   .text.LL_RCC_SetAPB2Prescaler:0000000000000024 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1264   .text.LL_RCC_SetUSARTClockSource:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1270   .text.LL_RCC_SetUSARTClockSource:0000000000000000 LL_RCC_SetUSARTClockSource
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1317   .text.LL_RCC_SetUSARTClockSource:0000000000000030 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1322   .text.LL_RCC_SetLPTIMClockSource:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1328   .text.LL_RCC_SetLPTIMClockSource:0000000000000000 LL_RCC_SetLPTIMClockSource
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1371   .text.LL_RCC_SetLPTIMClockSource:0000000000000028 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1376   .text.LL_RCC_SetADCClockSource:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1382   .text.LL_RCC_SetADCClockSource:0000000000000000 LL_RCC_SetADCClockSource
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1436   .text.LL_RCC_SetADCClockSource:0000000000000044 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1441   .text.LL_RCC_PLL_Enable:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1447   .text.LL_RCC_PLL_Enable:0000000000000000 LL_RCC_PLL_Enable
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1481   .text.LL_RCC_PLL_Enable:000000000000001c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1486   .text.LL_RCC_PLL_IsReady:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1492   .text.LL_RCC_PLL_IsReady:0000000000000000 LL_RCC_PLL_IsReady
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1534   .text.LL_RCC_PLL_IsReady:0000000000000024 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1539   .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1545   .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000000 LL_RCC_PLL_ConfigDomain_SYS
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1599   .text.LL_RCC_PLL_ConfigDomain_SYS:0000000000000038 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1605   .text.LL_RCC_PLL_ConfigDomain_ADC:0000000000000000 $t
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 888


D:\apps\VSCode\data\tmp\cc7eqpNe.s:1611   .text.LL_RCC_PLL_ConfigDomain_ADC:0000000000000000 LL_RCC_PLL_ConfigDomain_ADC
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1665   .text.LL_RCC_PLL_ConfigDomain_ADC:0000000000000038 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1671   .text.LL_RCC_PLL_EnableDomain_ADC:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1677   .text.LL_RCC_PLL_EnableDomain_ADC:0000000000000000 LL_RCC_PLL_EnableDomain_ADC
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1711   .text.LL_RCC_PLL_EnableDomain_ADC:000000000000001c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1716   .text.LL_RCC_PLL_EnableDomain_SYS:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1722   .text.LL_RCC_PLL_EnableDomain_SYS:0000000000000000 LL_RCC_PLL_EnableDomain_SYS
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1756   .text.LL_RCC_PLL_EnableDomain_SYS:000000000000001c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1761   .text.LL_APB1_GRP1_EnableClock:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1767   .text.LL_APB1_GRP1_EnableClock:0000000000000000 LL_APB1_GRP1_EnableClock
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1819   .text.LL_APB1_GRP1_EnableClock:000000000000002c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1824   .text.LL_APB2_GRP1_EnableClock:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1830   .text.LL_APB2_GRP1_EnableClock:0000000000000000 LL_APB2_GRP1_EnableClock
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1881   .text.LL_APB2_GRP1_EnableClock:000000000000002c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1886   .text.LL_FLASH_SetLatency:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1892   .text.LL_FLASH_SetLatency:0000000000000000 LL_FLASH_SetLatency
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1936   .text.LL_FLASH_SetLatency:0000000000000024 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1941   .text.LL_SYSTICK_SetClkSource:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:1947   .text.LL_SYSTICK_SetClkSource:0000000000000000 LL_SYSTICK_SetClkSource
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2003   .text.LL_SYSTICK_SetClkSource:0000000000000034 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2008   .text.LL_PWR_EnableRange1BoostMode:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2014   .text.LL_PWR_EnableRange1BoostMode:0000000000000000 LL_PWR_EnableRange1BoostMode
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2049   .text.LL_PWR_EnableRange1BoostMode:0000000000000020 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2054   .text.LL_PWR_DisableDeadBatteryPD:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2060   .text.LL_PWR_DisableDeadBatteryPD:0000000000000000 LL_PWR_DisableDeadBatteryPD
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2094   .text.LL_PWR_DisableDeadBatteryPD:000000000000001c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2099   .rodata.CHANNEL_OFFSET_TAB:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2102   .rodata.CHANNEL_OFFSET_TAB:0000000000000000 CHANNEL_OFFSET_TAB
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2112   .rodata.OFFSET_TAB_CCMRx:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2115   .rodata.OFFSET_TAB_CCMRx:0000000000000000 OFFSET_TAB_CCMRx
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2127   .rodata.SHIFT_TAB_OCxx:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2130   .rodata.SHIFT_TAB_OCxx:0000000000000000 SHIFT_TAB_OCxx
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2142   .rodata.SHIFT_TAB_ICxx:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2145   .rodata.SHIFT_TAB_ICxx:0000000000000000 SHIFT_TAB_ICxx
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2157   .rodata.SHIFT_TAB_CCxP:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2160   .rodata.SHIFT_TAB_CCxP:0000000000000000 SHIFT_TAB_CCxP
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2172   .rodata.SHIFT_TAB_OISx:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2175   .rodata.SHIFT_TAB_OISx:0000000000000000 SHIFT_TAB_OISx
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2187   .text.LL_TIM_IC_GetCaptureCH1:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2193   .text.LL_TIM_IC_GetCaptureCH1:0000000000000000 LL_TIM_IC_GetCaptureCH1
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2233   .text.LL_TIM_IC_GetCaptureCH2:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2239   .text.LL_TIM_IC_GetCaptureCH2:0000000000000000 LL_TIM_IC_GetCaptureCH2
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2278   .text.LL_TIM_ClearFlag_CC1:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2284   .text.LL_TIM_ClearFlag_CC1:0000000000000000 LL_TIM_ClearFlag_CC1
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2324   .text.LL_TIM_IsActiveFlag_CC1:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2330   .text.LL_TIM_IsActiveFlag_CC1:0000000000000000 LL_TIM_IsActiveFlag_CC1
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2380   .rodata.USART_PRESCALER_TAB:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2383   .rodata.USART_PRESCALER_TAB:0000000000000000 USART_PRESCALER_TAB
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2397   .text.LL_GPIO_IsInputPinSet:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2403   .text.LL_GPIO_IsInputPinSet:0000000000000000 LL_GPIO_IsInputPinSet
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2457   .text.LL_GPIO_ResetOutputPin:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2463   .text.LL_GPIO_ResetOutputPin:0000000000000000 LL_GPIO_ResetOutputPin
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2504   .text.LL_GPIO_TogglePin:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2510   .text.LL_GPIO_TogglePin:0000000000000000 LL_GPIO_TogglePin
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2554   .text.LPF_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2560   .text.LPF_calc:0000000000000000 LPF_calc
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2618   .text.HPF_calc:0000000000000000 $t
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 889


D:\apps\VSCode\data\tmp\cc7eqpNe.s:2624   .text.HPF_calc:0000000000000000 HPF_calc
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2687   .text.utSinPU:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2693   .text.utSinPU:0000000000000000 utSinPU
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2821   .text.utSinPU:00000000000000b0 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19469  .rodata.qN.15481:0000000000000000 qN.15481
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19475  .rodata.B.15483:0000000000000000 B.15483
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19481  .rodata.C.15484:0000000000000000 C.15484
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19487  .rodata.qA.15482:0000000000000000 qA.15482
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2829   .text.utSinAbs:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2835   .text.utSinAbs:0000000000000000 utSinAbs
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2891   .text.utSinAbs:000000000000004c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2896   .text.utCosAbs:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2902   .text.utCosAbs:0000000000000000 utCosAbs
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2960   .text.utCosAbs:0000000000000050 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2965   .text.ModelBLDC_Init:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:2971   .text.ModelBLDC_Init:0000000000000000 ModelBLDC_Init
D:\apps\VSCode\data\tmp\cc7eqpNe.s:3100   .text.ModelBLDC_Init:00000000000000cc $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:3115   .text.ModelBLDC_Calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:3121   .text.ModelBLDC_Calc:0000000000000000 ModelBLDC_Calc
D:\apps\VSCode\data\tmp\cc7eqpNe.s:3585   .text.ModelBLDC_Calc:00000000000003a4 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:3592   .text.ModelBLDC_Calc:00000000000003b8 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:3914   .text.ModelBLDC_Calc:0000000000000648 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:3925   .text.bldcpwm_update:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:3931   .text.bldcpwm_update:0000000000000000 bldcpwm_update
D:\apps\VSCode\data\tmp\cc7eqpNe.s:3960   .text.bldcpwm_update:000000000000001c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:3966   .text.bldcpwm_update:0000000000000034 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:4146   .text.bldcpwm_update:0000000000000184 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:4151   .text.Svgen_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:4157   .text.Svgen_calc:0000000000000000 Svgen_calc
D:\apps\VSCode\data\tmp\cc7eqpNe.s:4415   .text.Svgen_calc:00000000000001a8 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:4420   .text.PI_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:4426   .text.PI_calc:0000000000000000 PI_calc
D:\apps\VSCode\data\tmp\cc7eqpNe.s:4569   .text.Volt_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:4575   .text.Volt_calc:0000000000000000 Volt_calc
D:\apps\VSCode\data\tmp\cc7eqpNe.s:4712   .text.Volt_calc:00000000000000dc $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:4719   .text.FluxObs_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:4725   .text.FluxObs_calc:0000000000000000 FluxObs_calc
D:\apps\VSCode\data\tmp\cc7eqpNe.s:4916   .text.Smopos_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:4922   .text.Smopos_calc:0000000000000000 Smopos_calc
D:\apps\VSCode\data\tmp\cc7eqpNe.s:5290   .text.Smopos_calc:00000000000002d0 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:5296   .text.Prot_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:5302   .text.Prot_calc:0000000000000000 Prot_calc
D:\apps\VSCode\data\tmp\cc7eqpNe.s:5483   .text.Pll_calc:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:5489   .text.Pll_calc:0000000000000000 Pll_calc
D:\apps\VSCode\data\tmp\cc7eqpNe.s:5655   .text.Pll_calc:0000000000000134 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:5663   .text.CMTN_run:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:5669   .text.CMTN_run:0000000000000000 CMTN_run
D:\apps\VSCode\data\tmp\cc7eqpNe.s:5761   .text.CMTN_run:000000000000009c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:5767   .text.CMTN_run:00000000000000b4 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:6071   .text.CMTN_run:0000000000000300 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:6074   .text.CMTN_run:0000000000000304 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:6142   .text.CMTN_run:0000000000000388 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:6148   .text.CMTN_run:00000000000003a0 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:6520   .text.Foc_Init:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:6526   .text.Foc_Init:0000000000000000 Foc_Init
D:\apps\VSCode\data\tmp\cc7eqpNe.s:6952   .text.Foc_Init:0000000000000328 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:6972   .text.Foc_Init:0000000000000370 $t
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 890


D:\apps\VSCode\data\tmp\cc7eqpNe.s:7112   .text.Foc_Init:000000000000047c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:7122   .text.datalogCalc:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:7128   .text.datalogCalc:0000000000000000 datalogCalc
D:\apps\VSCode\data\tmp\cc7eqpNe.s:7378   .text.datalogCalcUART:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:7384   .text.datalogCalcUART:0000000000000000 datalogCalcUART
D:\apps\VSCode\data\tmp\cc7eqpNe.s:7793   .text.ntc_temperature:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:7799   .text.ntc_temperature:0000000000000000 ntc_temperature
D:\apps\VSCode\data\tmp\cc7eqpNe.s:7898   .text.ntc_temperature:0000000000000098 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:7903   .text.Hall_update:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:7909   .text.Hall_update:0000000000000000 Hall_update
D:\apps\VSCode\data\tmp\cc7eqpNe.s:8499   .text.Hall_update:0000000000000394 $d
                            *COM*:0000000000004048 dataLog
                            *COM*:0000000000000020 adcData
                            *COM*:000000000000001c ntcPcb
                            *COM*:00000000000000c8 bldc1
D:\apps\VSCode\data\tmp\cc7eqpNe.s:8514   .bss.hall:0000000000000000 hall
D:\apps\VSCode\data\tmp\cc7eqpNe.s:8511   .bss.hall:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:8521   .data.foc1:0000000000000000 foc1
D:\apps\VSCode\data\tmp\cc7eqpNe.s:8518   .data.foc1:0000000000000000 $d
                            *COM*:0000000000000004 start_cc
                            *COM*:0000000000000004 stop_cc
                            *COM*:0000000000000004 execTime0
                            *COM*:0000000000000004 execTime1
                            *COM*:0000000000000004 cpuLoad
D:\apps\VSCode\data\tmp\cc7eqpNe.s:8825   .bss.e:0000000000000000 e
D:\apps\VSCode\data\tmp\cc7eqpNe.s:8826   .bss.e:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:8831   .bss.systemReset:0000000000000000 systemReset
D:\apps\VSCode\data\tmp\cc7eqpNe.s:8832   .bss.systemReset:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:8838   .bss.ledDelay:0000000000000000 ledDelay
D:\apps\VSCode\data\tmp\cc7eqpNe.s:8835   .bss.ledDelay:0000000000000000 $d
                            *COM*:0000000000000004 pwmInputPeriod
                            *COM*:0000000000000004 pwmInputValue
D:\apps\VSCode\data\tmp\cc7eqpNe.s:8843   .text.main:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:8850   .text.main:0000000000000000 main
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9035   .text.CoreInit:0000000000000000 CoreInit
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9197   .text.CoreStart:0000000000000000 CoreStart
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9003   .text.main:00000000000000fc $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9028   .text.CoreInit:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9180   .text.CoreInit:00000000000000e8 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9190   .text.CoreStart:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9279   .text.CoreStart:000000000000007c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9284   .text.ADC1_2_IRQHandler:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9291   .text.ADC1_2_IRQHandler:0000000000000000 ADC1_2_IRQHandler
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9485   .text.ADC1_2_IRQHandler:0000000000000140 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9495   .text.ADC1_2_IRQHandler:0000000000000158 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9507   .text.ADC1_2_IRQHandler:0000000000000180 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9727   .text.ADC1_2_IRQHandler:0000000000000354 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:9740   .text.ADC1_2_IRQHandler:0000000000000380 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:10054  .text.ADC1_2_IRQHandler:0000000000000614 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:10071  .text.ADC1_2_IRQHandler:0000000000000650 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:10297  .text.ADC1_2_IRQHandler:0000000000000800 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:10302  .text.ADC1_2_IRQHandler:000000000000080c $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:10682  .text.ADC1_2_IRQHandler:0000000000000b1c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:10700  .text.ADC1_2_IRQHandler:0000000000000b5c $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:11078  .text.ADC1_2_IRQHandler:0000000000000e74 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:11096  .text.ADC1_2_IRQHandler:0000000000000eb4 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:11395  .text.ADC1_2_IRQHandler:00000000000010d8 $d
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 891


D:\apps\VSCode\data\tmp\cc7eqpNe.s:11401  .text.ADC1_2_IRQHandler:00000000000010e8 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:11694  .text.ADC1_2_IRQHandler:000000000000135c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:11712  .text.ADC1_2_IRQHandler:000000000000139c $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:12037  .text.ADC1_2_IRQHandler:0000000000001608 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:12049  .text.ADC1_2_IRQHandler:0000000000001628 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:12059  .text.ADC1_2_IRQHandler:0000000000001648 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:12446  .text.ADC1_2_IRQHandler:000000000000195c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:12462  .text.ADC1_2_IRQHandler:0000000000001994 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:12582  .text.ADC1_2_IRQHandler:0000000000001ab0 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:12593  .text.ADC1_2_IRQHandler:0000000000001ad4 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:12873  .text.ADC1_2_IRQHandler:0000000000001cf0 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:12887  .text.ADC1_2_IRQHandler:0000000000001d20 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:13134  .text.ADC1_2_IRQHandler:0000000000001f38 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:13150  .text.ADC1_2_IRQHandler:0000000000001f70 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:13542  .text.ADC1_2_IRQHandler:0000000000002268 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:13562  .text.ADC1_2_IRQHandler:00000000000022b0 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:13950  .text.ADC1_2_IRQHandler:0000000000002538 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:13959  .text.ADC1_2_IRQHandler:0000000000002554 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:14334  .text.ADC1_2_IRQHandler:0000000000002850 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:14351  .text.ADC1_2_IRQHandler:000000000000288c $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:14625  .text.ADC1_2_IRQHandler:0000000000002aa8 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:14637  .text.ADC1_2_IRQHandler:0000000000002ad0 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:14905  .text.ADC1_2_IRQHandler:0000000000002cc0 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:14920  .text.ADC1_2_IRQHandler:0000000000002cf4 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:15129  .text.ADC1_2_IRQHandler:0000000000002eac $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:15140  .text.ADC1_2_IRQHandler:0000000000002ed0 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:15436  .text.ADC1_2_IRQHandler:0000000000003154 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:15450  .text.ADC1_2_IRQHandler:0000000000003184 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:15827  .text.ADC1_2_IRQHandler:0000000000003448 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:15844  .text.ADC1_2_IRQHandler:0000000000003484 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:16053  .text.ADC1_2_IRQHandler:0000000000003640 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:16063  .text.ADC1_2_IRQHandler:0000000000003660 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:16347  .text.ADC1_2_IRQHandler:00000000000038c4 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:16360  .text.ADC1_2_IRQHandler:00000000000038f0 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:16507  .text.ADC1_2_IRQHandler:0000000000003a08 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:16513  .text.ADC1_2_IRQHandler:0000000000003a18 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:16806  .text.ADC1_2_IRQHandler:0000000000003c44 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:16821  .text.ADC1_2_IRQHandler:0000000000003c78 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:17129  .text.ADC1_2_IRQHandler:0000000000003ee0 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:17146  .text.ADC1_2_IRQHandler:0000000000003f1c $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:17538  .text.ADC1_2_IRQHandler:0000000000004224 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:17556  .text.ADC1_2_IRQHandler:0000000000004264 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:17671  .text.ADC1_2_IRQHandler:0000000000004360 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:17681  .text.ADC1_2_IRQHandler:0000000000004380 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:18022  .text.ADC1_2_IRQHandler:000000000000462c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:18037  .text.ADC1_2_IRQHandler:0000000000004660 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:18239  .text.ADC1_2_IRQHandler:0000000000004808 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:18253  .text.ADC1_2_IRQHandler:0000000000004838 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:18594  .text.ADC1_2_IRQHandler:0000000000004ae4 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:18610  .text.ADC1_2_IRQHandler:0000000000004b1c $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:18932  .text.ADC1_2_IRQHandler:0000000000004d94 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:18944  .text.ADC1_2_IRQHandler:0000000000004dbc $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19129  .text.ADC1_2_IRQHandler:0000000000004efc $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19142  .text.slowCalc:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19149  .text.slowCalc:0000000000000000 slowCalc
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19342  .text.slowCalc:000000000000017c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19357  .text.TIM2_IRQHandler:0000000000000000 $t
ARM GAS  D:\apps\VSCode\data\tmp\cc7eqpNe.s 			page 892


D:\apps\VSCode\data\tmp\cc7eqpNe.s:19364  .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19424  .text.TIM2_IRQHandler:000000000000004c $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19430  .text.Error_Handler:0000000000000000 $t
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19437  .text.Error_Handler:0000000000000000 Error_Handler
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19466  .rodata.qN.15481:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19472  .rodata.B.15483:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19478  .rodata.C.15484:0000000000000000 $d
D:\apps\VSCode\data\tmp\cc7eqpNe.s:19484  .rodata.qA.15482:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_f2d
__aeabi_dmul
__aeabi_d2f
utils_fast_atan2
exp
USART2_StartTransfer
logf
utils_angle_difference_rad
FLASH_LoadConfig
FLASH_UpdateConfig
LL_Init1msTick
LL_SetSystemCoreClock
MX_GPIO_Init
MX_ADC1_Init
MX_ADC2_Init
MX_ADC3_Init
MX_HRTIM1_Init
MX_USART2_UART_Init
MX_TIM7_Init
MX_TIM2_Init
hrtim_start
tim2_start
tim7_start
adc_start
ADC1_Init_BLDC
ADC2_Init_BLDC
MX_HRTIM1_Init_BLDC
adc_start_bldc
sqrtf
utils_saturate_vector_2d
