<stg><name>xFFindMaxRad1<ap_int<32> ></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2:0 %b1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b1

]]></Node>
<StgValue><ssdm name="b1_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2:1 %m2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m2

]]></Node>
<StgValue><ssdm name="m2_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2:2 %m1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m1

]]></Node>
<StgValue><ssdm name="m1_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2:3 %m0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m0

]]></Node>
<StgValue><ssdm name="m0_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2:4 %t1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %t1

]]></Node>
<StgValue><ssdm name="t1_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2:5 %icmp_ln890 = icmp_sgt  i32 %m1_read, i32 %t1_read

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2:6 %icmp_ln890_1 = icmp_sgt  i32 %m1_read, i32 %m0_read

]]></Node>
<StgValue><ssdm name="icmp_ln890_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2:7 %icmp_ln890_2 = icmp_sgt  i32 %m1_read, i32 %m2_read

]]></Node>
<StgValue><ssdm name="icmp_ln890_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2:8 %icmp_ln890_3 = icmp_sgt  i32 %m1_read, i32 %b1_read

]]></Node>
<StgValue><ssdm name="icmp_ln890_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb2:9 %and_ln34 = and i1 %icmp_ln890, i1 %icmp_ln890_1

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb2:10 %and_ln34_1 = and i1 %icmp_ln890_2, i1 %icmp_ln890_3

]]></Node>
<StgValue><ssdm name="and_ln34_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb2:11 %and_ln34_2 = and i1 %and_ln34_1, i1 %and_ln34

]]></Node>
<StgValue><ssdm name="and_ln34_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1">
<![CDATA[
bb2:12 %ret_ln36 = ret i1 %and_ln34_2

]]></Node>
<StgValue><ssdm name="ret_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="16" name="t1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="t1"/></StgValue>
</port>
<port id="17" name="m0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m0"/></StgValue>
</port>
<port id="18" name="m1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m1"/></StgValue>
</port>
<port id="19" name="m2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m2"/></StgValue>
</port>
<port id="20" name="b1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="22" from="_ssdm_op_Read.ap_auto.i32" to="b1_read" fromId="21" toId="2">
</dataflow>
<dataflow id="23" from="b1" to="b1_read" fromId="20" toId="2">
</dataflow>
<dataflow id="24" from="_ssdm_op_Read.ap_auto.i32" to="m2_read" fromId="21" toId="3">
</dataflow>
<dataflow id="25" from="m2" to="m2_read" fromId="19" toId="3">
</dataflow>
<dataflow id="26" from="_ssdm_op_Read.ap_auto.i32" to="m1_read" fromId="21" toId="4">
</dataflow>
<dataflow id="27" from="m1" to="m1_read" fromId="18" toId="4">
</dataflow>
<dataflow id="28" from="_ssdm_op_Read.ap_auto.i32" to="m0_read" fromId="21" toId="5">
</dataflow>
<dataflow id="29" from="m0" to="m0_read" fromId="17" toId="5">
</dataflow>
<dataflow id="30" from="_ssdm_op_Read.ap_auto.i32" to="t1_read" fromId="21" toId="6">
</dataflow>
<dataflow id="31" from="t1" to="t1_read" fromId="16" toId="6">
</dataflow>
<dataflow id="32" from="m1_read" to="icmp_ln890" fromId="4" toId="7">
</dataflow>
<dataflow id="33" from="t1_read" to="icmp_ln890" fromId="6" toId="7">
</dataflow>
<dataflow id="34" from="m1_read" to="icmp_ln890_1" fromId="4" toId="8">
</dataflow>
<dataflow id="35" from="m0_read" to="icmp_ln890_1" fromId="5" toId="8">
</dataflow>
<dataflow id="36" from="m1_read" to="icmp_ln890_2" fromId="4" toId="9">
</dataflow>
<dataflow id="37" from="m2_read" to="icmp_ln890_2" fromId="3" toId="9">
</dataflow>
<dataflow id="38" from="m1_read" to="icmp_ln890_3" fromId="4" toId="10">
</dataflow>
<dataflow id="39" from="b1_read" to="icmp_ln890_3" fromId="2" toId="10">
</dataflow>
<dataflow id="40" from="icmp_ln890" to="and_ln34" fromId="7" toId="11">
</dataflow>
<dataflow id="41" from="icmp_ln890_1" to="and_ln34" fromId="8" toId="11">
</dataflow>
<dataflow id="42" from="icmp_ln890_2" to="and_ln34_1" fromId="9" toId="12">
</dataflow>
<dataflow id="43" from="icmp_ln890_3" to="and_ln34_1" fromId="10" toId="12">
</dataflow>
<dataflow id="44" from="and_ln34_1" to="and_ln34_2" fromId="12" toId="13">
</dataflow>
<dataflow id="45" from="and_ln34" to="and_ln34_2" fromId="11" toId="13">
</dataflow>
<dataflow id="46" from="and_ln34_2" to="ret_ln36" fromId="13" toId="14">
</dataflow>
</dataflows>


</stg>
