verilog xil_defaultlib --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/ec67/hdl" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/8c62/hdl" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ip/zynq_processing_system7_0_0" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/1ddd/hdl/verilog" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/b2d0/hdl/verilog" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/8713/hdl" \
"../../../bd/zynq/ip/zynq_processing_system7_0_0/sim/zynq_processing_system7_0_0.v" \
"../../../bd/zynq/ip/zynq_axi_smc_2/bd_0/ip/ip_0/sim/bd_bd2a_one_0.v" \

sv xil_defaultlib --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/ec67/hdl" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/8c62/hdl" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ip/zynq_processing_system7_0_0" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/1ddd/hdl/verilog" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/b2d0/hdl/verilog" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/8713/hdl" \
"../../../bd/zynq/ip/zynq_axi_smc_2/bd_0/ip/ip_2/sim/bd_bd2a_s00mmu_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_2/bd_0/ip/ip_3/sim/bd_bd2a_s00tr_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_2/bd_0/ip/ip_4/sim/bd_bd2a_s00sic_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_2/bd_0/ip/ip_5/sim/bd_bd2a_s00a2s_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_2/bd_0/ip/ip_6/sim/bd_bd2a_sarn_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_2/bd_0/ip/ip_7/sim/bd_bd2a_srn_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_2/bd_0/ip/ip_8/sim/bd_bd2a_m00s2a_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_2/bd_0/ip/ip_9/sim/bd_bd2a_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/ec67/hdl" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/8c62/hdl" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ip/zynq_processing_system7_0_0" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/1ddd/hdl/verilog" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/b2d0/hdl/verilog" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/8713/hdl" \
"../../../bd/zynq/ip/zynq_axi_smc_2/bd_0/sim/bd_bd2a.v" \
"../../../bd/zynq/ip/zynq_axi_smc_2/sim/zynq_axi_smc_2.v" \
"../../../bd/zynq/ip/zynq_axi_smc_1_1/bd_0/ip/ip_0/sim/bd_35d7_one_0.v" \

sv xil_defaultlib --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/ec67/hdl" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/8c62/hdl" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ip/zynq_processing_system7_0_0" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/1ddd/hdl/verilog" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/b2d0/hdl/verilog" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/8713/hdl" \
"../../../bd/zynq/ip/zynq_axi_smc_1_1/bd_0/ip/ip_2/sim/bd_35d7_s00mmu_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_1_1/bd_0/ip/ip_3/sim/bd_35d7_s00tr_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_1_1/bd_0/ip/ip_4/sim/bd_35d7_s00sic_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_1_1/bd_0/ip/ip_5/sim/bd_35d7_s00a2s_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_1_1/bd_0/ip/ip_6/sim/bd_35d7_sawn_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_1_1/bd_0/ip/ip_7/sim/bd_35d7_swn_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_1_1/bd_0/ip/ip_8/sim/bd_35d7_sbn_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_1_1/bd_0/ip/ip_9/sim/bd_35d7_m00s2a_0.sv" \
"../../../bd/zynq/ip/zynq_axi_smc_1_1/bd_0/ip/ip_10/sim/bd_35d7_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/ec67/hdl" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/8c62/hdl" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ip/zynq_processing_system7_0_0" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/1ddd/hdl/verilog" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/b2d0/hdl/verilog" --include "../../../../systolic_array.srcs/sources_1/bd/zynq/ipshared/8713/hdl" \
"../../../bd/zynq/ip/zynq_axi_smc_1_1/bd_0/sim/bd_35d7.v" \
"../../../bd/zynq/ip/zynq_axi_smc_1_1/sim/zynq_axi_smc_1_1.v" \
"../../../bd/zynq/ip/zynq_axis_data_fifo_0_0/sim/zynq_axis_data_fifo_0_0.v" \
"../../../bd/zynq/ip/zynq_auto_pc_0/sim/zynq_auto_pc_0.v" \
"../../../bd/zynq/sim/zynq.v" \

verilog xil_defaultlib "glbl.v"

nosort
