#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029c8dba1b90 .scope module, "alu_tb" "alu_tb" 2 5;
 .timescale -9 -12;
v0000029c8dbfe130_0 .var "ALU_OPERATION", 4 0;
v0000029c8dbffd50_0 .var "DATA1", 31 0;
v0000029c8dbffdf0_0 .var "DATA2", 31 0;
v0000029c8dbfe770_0 .net "RESULT", 31 0, v0000029c8dbfb9d0_0;  1 drivers
S_0000029c8db62590 .scope module, "uut" "ALU" 2 16, 3 2 0, S_0000029c8dba1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "ALU_OPERATION";
    .port_info 3 /OUTPUT 32 "RESULT";
v0000029c8dbfb070_0 .net "ALU_OPERATION", 4 0, v0000029c8dbfe130_0;  1 drivers
v0000029c8dbfb6b0_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  1 drivers
v0000029c8dbfcab0_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  1 drivers
v0000029c8dbfb9d0_0 .var "RESULT", 31 0;
v0000029c8dbfba70_0 .net "addOut", 31 0, v0000029c8db9ab60_0;  1 drivers
v0000029c8dbfbbb0_0 .net "andOut", 31 0, v0000029c8db9a660_0;  1 drivers
v0000029c8dbfc330_0 .net "arithmetic_shift_right_out", 31 0, L_0000029c8dbfe310;  1 drivers
v0000029c8dbfbc50_0 .net "div_out", 31 0, L_0000029c8dbffad0;  1 drivers
v0000029c8dbfbcf0_0 .net "divu_out", 31 0, L_0000029c8dbff670;  1 drivers
v0000029c8dbfbd90_0 .net "left_shift_out", 31 0, v0000029c8db9b240_0;  1 drivers
v0000029c8dbfc150_0 .net "logical_shift_right_out", 31 0, L_0000029c8dbfe810;  1 drivers
L_0000029c8dc40088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029c8dbff530_0 .net "mulh_out", 31 0, L_0000029c8dc40088;  1 drivers
L_0000029c8dc400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029c8dbfe090_0 .net "mulhsu_out", 31 0, L_0000029c8dc400d0;  1 drivers
L_0000029c8dc40118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029c8dbfe590_0 .net "mulhu_out", 31 0, L_0000029c8dc40118;  1 drivers
v0000029c8dbfe9f0_0 .net "multiplied_output", 31 0, L_0000029c8dbfe950;  1 drivers
v0000029c8dbffe90_0 .net "orOut", 31 0, v0000029c8dbfb930_0;  1 drivers
v0000029c8dbfe1d0_0 .net "rem_out", 31 0, L_0000029c8dbfe630;  1 drivers
v0000029c8dbffa30_0 .net "remu_out", 31 0, L_0000029c8dbff850;  1 drivers
v0000029c8dbfe8b0_0 .net "set_less_than_out", 31 0, v0000029c8dbfc790_0;  1 drivers
v0000029c8dbffcb0_0 .net "set_less_than_unsigned_out", 31 0, v0000029c8dbfb570_0;  1 drivers
v0000029c8dbfe270_0 .net "subOut", 31 0, v0000029c8dbfcf10_0;  1 drivers
v0000029c8dbfff30_0 .net "xor_out", 31 0, L_0000029c8db8e470;  1 drivers
E_0000029c8db9f160/0 .event anyedge, v0000029c8dbfb070_0, v0000029c8db9a660_0, v0000029c8dbfb930_0, v0000029c8db9ab60_0;
E_0000029c8db9f160/1 .event anyedge, v0000029c8dbfcf10_0, v0000029c8db9b240_0, v0000029c8dbfc790_0, v0000029c8dbfb570_0;
E_0000029c8db9f160/2 .event anyedge, v0000029c8dbfc3d0_0, v0000029c8dbfb250_0, v0000029c8dbfc830_0, v0000029c8dbfcbf0_0;
E_0000029c8db9f160/3 .event anyedge, v0000029c8dbfc1f0_0, v0000029c8dbfcb50_0, v0000029c8dbfce70_0, v0000029c8db9afc0_0;
E_0000029c8db9f160/4 .event anyedge, v0000029c8db9aca0_0, v0000029c8dbfb110_0, v0000029c8dbfc010_0;
E_0000029c8db9f160 .event/or E_0000029c8db9f160/0, E_0000029c8db9f160/1, E_0000029c8db9f160/2, E_0000029c8db9f160/3, E_0000029c8db9f160/4;
S_0000029c8db99fd0 .scope module, "add_1" "add_1" 3 14, 3 59 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "addOut";
v0000029c8db9a480_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8db9aac0_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8db9ab60_0 .var "addOut", 31 0;
E_0000029c8dba04e0 .event anyedge, v0000029c8db9aac0_0, v0000029c8db9a480_0;
S_0000029c8db63960 .scope module, "and_1" "and_1" 3 12, 3 79 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "andOut";
v0000029c8db9a980_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8db9ac00_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8db9a660_0 .var "andOut", 31 0;
S_0000029c8dba8ac0 .scope module, "div" "div" 3 26, 3 203 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "div_out";
v0000029c8db9a3e0_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8db9b100_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8db9afc0_0 .net "div_out", 31 0, L_0000029c8dbffad0;  alias, 1 drivers
L_0000029c8dbffad0 .arith/div.s 32, v0000029c8dbffd50_0, v0000029c8dbffdf0_0;
S_0000029c8db7d080 .scope module, "divu" "divu" 3 27, 3 212 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "divu_out";
v0000029c8db9a520_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8db9b060_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8db9aca0_0 .net "divu_out", 31 0, L_0000029c8dbff670;  alias, 1 drivers
L_0000029c8dbff670 .arith/div 32, v0000029c8dbffd50_0, v0000029c8dbffdf0_0;
S_0000029c8db7d210 .scope module, "left_shift" "left_shift" 3 16, 3 99 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "left_shift_out";
v0000029c8db9b1a0_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8db9b2e0_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8db9b240_0 .var "left_shift_out", 31 0;
S_0000029c8db70480 .scope module, "mulh" "mulh" 3 23, 3 176 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "mulh_out";
v0000029c8dbfc8d0_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8dbfbf70_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8dbfc1f0_0 .net "mulh_out", 31 0, L_0000029c8dc40088;  alias, 1 drivers
S_0000029c8db70610 .scope module, "mulhsu" "mulhsu" 3 24, 3 185 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "mulhsu_out";
v0000029c8dbfc650_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8dbfc290_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8dbfcb50_0 .net "mulhsu_out", 31 0, L_0000029c8dc400d0;  alias, 1 drivers
S_0000029c8db7d5b0 .scope module, "mulhu" "mulhu" 3 25, 3 194 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "mulhu_out";
v0000029c8dbfcd30_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8dbfc5b0_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8dbfce70_0 .net "mulhu_out", 31 0, L_0000029c8dc40118;  alias, 1 drivers
S_0000029c8db7d740 .scope module, "multiplication" "multiplication" 3 22, 3 167 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "multiplied_output";
v0000029c8dbfc970_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8dbfb890_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8dbfcbf0_0 .net "multiplied_output", 31 0, L_0000029c8dbfe950;  alias, 1 drivers
L_0000029c8dbfe950 .arith/mult 32, v0000029c8dbffd50_0, v0000029c8dbffdf0_0;
S_0000029c8db7e2f0 .scope module, "or_1" "or_1" 3 15, 3 89 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "orOut";
v0000029c8dbfc6f0_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8dbfb7f0_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8dbfb930_0 .var "orOut", 31 0;
S_0000029c8db7e480 .scope module, "rem" "rem" 3 28, 3 221 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "rem_out";
v0000029c8dbfcc90_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8dbfb4d0_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8dbfb110_0 .net "rem_out", 31 0, L_0000029c8dbfe630;  alias, 1 drivers
L_0000029c8dbfe630 .arith/mod.s 32, v0000029c8dbffd50_0, v0000029c8dbffdf0_0;
S_0000029c8db7a2f0 .scope module, "remu" "remu" 3 29, 3 230 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "remu_out";
v0000029c8dbfb750_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8dbfbb10_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8dbfc010_0 .net "remu_out", 31 0, L_0000029c8dbff850;  alias, 1 drivers
L_0000029c8dbff850 .arith/mod 32, v0000029c8dbffd50_0, v0000029c8dbffdf0_0;
S_0000029c8db7a480 .scope module, "set_less_than" "set_less_than" 3 17, 3 110 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "set_less_than_out";
v0000029c8dbfcdd0_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8dbfb1b0_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8dbfc790_0 .var "set_less_than_out", 31 0;
S_0000029c8db78bb0 .scope module, "set_less_than_unsigned" "set_less_than_unsigned" 3 18, 3 125 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "set_less_than_unsigned_out";
v0000029c8dbfc470_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8dbfbe30_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8dbfb570_0 .var "set_less_than_unsigned_out", 31 0;
S_0000029c8db78d40 .scope module, "shift_right_arithmetic" "shift_right_arithmetic" 3 21, 3 158 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "arithmetic_shift_right_out";
v0000029c8dbfc0b0_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8dbfbed0_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8dbfc830_0 .net "arithmetic_shift_right_out", 31 0, L_0000029c8dbfe310;  alias, 1 drivers
L_0000029c8dbfe310 .shift/rs 32, v0000029c8dbffd50_0, v0000029c8dbffdf0_0;
S_0000029c8dbfd9e0 .scope module, "shift_right_logical" "shift_right_logical" 3 20, 3 149 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "logical_shift_right_out";
v0000029c8dbfca10_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8dbfb610_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8dbfb250_0 .net "logical_shift_right_out", 31 0, L_0000029c8dbfe810;  alias, 1 drivers
L_0000029c8dbfe810 .shift/r 32, v0000029c8dbffd50_0, v0000029c8dbffdf0_0;
S_0000029c8dbfd080 .scope module, "sub_1" "sub_1" 3 13, 3 69 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "subOut";
v0000029c8dbfb430_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8dbfb2f0_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8dbfcf10_0 .var "subOut", 31 0;
S_0000029c8dbfd6c0 .scope module, "xor_1" "xor_module" 3 19, 3 140 0, S_0000029c8db62590;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "xor_out";
L_0000029c8db8e470 .functor XOR 32, v0000029c8dbffd50_0, v0000029c8dbffdf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000029c8dbfb390_0 .net "DATA1", 31 0, v0000029c8dbffd50_0;  alias, 1 drivers
v0000029c8dbfc510_0 .net "DATA2", 31 0, v0000029c8dbffdf0_0;  alias, 1 drivers
v0000029c8dbfc3d0_0 .net "xor_out", 31 0, L_0000029c8db8e470;  alias, 1 drivers
    .scope S_0000029c8db63960;
T_0 ;
    %wait E_0000029c8dba04e0;
    %delay 1000, 0;
    %load/vec4 v0000029c8db9a980_0;
    %load/vec4 v0000029c8db9ac00_0;
    %and;
    %store/vec4 v0000029c8db9a660_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000029c8dbfd080;
T_1 ;
    %wait E_0000029c8dba04e0;
    %delay 2000, 0;
    %load/vec4 v0000029c8dbfb430_0;
    %load/vec4 v0000029c8dbfb2f0_0;
    %sub;
    %store/vec4 v0000029c8dbfcf10_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000029c8db99fd0;
T_2 ;
    %wait E_0000029c8dba04e0;
    %delay 1000, 0;
    %load/vec4 v0000029c8db9a480_0;
    %load/vec4 v0000029c8db9aac0_0;
    %add;
    %store/vec4 v0000029c8db9ab60_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000029c8db7e2f0;
T_3 ;
    %wait E_0000029c8dba04e0;
    %delay 1000, 0;
    %load/vec4 v0000029c8dbfc6f0_0;
    %load/vec4 v0000029c8dbfb7f0_0;
    %or;
    %store/vec4 v0000029c8dbfb930_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000029c8db7d210;
T_4 ;
    %wait E_0000029c8dba04e0;
    %delay 1000, 0;
    %load/vec4 v0000029c8db9b1a0_0;
    %ix/getv 4, v0000029c8db9b2e0_0;
    %shiftl 4;
    %store/vec4 v0000029c8db9b240_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000029c8db7a480;
T_5 ;
    %wait E_0000029c8dba04e0;
    %delay 1000, 0;
    %load/vec4 v0000029c8dbfcdd0_0;
    %load/vec4 v0000029c8dbfb1b0_0;
    %cmp/s;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029c8dbfc790_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029c8dbfc790_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000029c8db78bb0;
T_6 ;
    %wait E_0000029c8dba04e0;
    %delay 1000, 0;
    %load/vec4 v0000029c8dbfc470_0;
    %load/vec4 v0000029c8dbfbe30_0;
    %cmp/u;
    %jmp/0xz  T_6.0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029c8dbfb570_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029c8dbfb570_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029c8db62590;
T_7 ;
    %wait E_0000029c8db9f160;
    %load/vec4 v0000029c8dbfb070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %jmp T_7.18;
T_7.0 ;
    %load/vec4 v0000029c8dbfbbb0_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.1 ;
    %load/vec4 v0000029c8dbffe90_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.2 ;
    %load/vec4 v0000029c8dbfba70_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.3 ;
    %load/vec4 v0000029c8dbfe270_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.4 ;
    %load/vec4 v0000029c8dbfbd90_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.5 ;
    %load/vec4 v0000029c8dbfe8b0_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.6 ;
    %load/vec4 v0000029c8dbffcb0_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.7 ;
    %load/vec4 v0000029c8dbfff30_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.8 ;
    %load/vec4 v0000029c8dbfc150_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.9 ;
    %load/vec4 v0000029c8dbfc330_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.10 ;
    %load/vec4 v0000029c8dbfe9f0_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.11 ;
    %load/vec4 v0000029c8dbff530_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.12 ;
    %load/vec4 v0000029c8dbfe090_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.13 ;
    %load/vec4 v0000029c8dbfe590_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.14 ;
    %load/vec4 v0000029c8dbfbc50_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.15 ;
    %load/vec4 v0000029c8dbfbcf0_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.16 ;
    %load/vec4 v0000029c8dbfe1d0_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0000029c8dbffa30_0;
    %store/vec4 v0000029c8dbfb9d0_0, 0, 32;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000029c8dba1b90;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029c8dbffd50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029c8dbffdf0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 100000, 0;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0000029c8dbffd50_0, 0, 32;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v0000029c8dbffdf0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "AND Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 42 "$display", "OR Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000029c8dbffd50_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000029c8dbffdf0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 49 "$display", "ADD Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 54 "$display", "SUB Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029c8dbffd50_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000029c8dbffdf0_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 61 "$display", "Left Shift Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029c8dbffd50_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000029c8dbffdf0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 68 "$display", "Set Less Than Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000029c8dbffd50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029c8dbffdf0_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 75 "$display", "Set Less Than Unsigned Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0000029c8dbffd50_0, 0, 32;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v0000029c8dbffdf0_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 82 "$display", "XOR Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000029c8dbffd50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000029c8dbffdf0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 89 "$display", "Logical Shift Right Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 94 "$display", "Arithmetic Shift Right Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000029c8dbffd50_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000029c8dbffdf0_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 101 "$display", "Multiplication Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000029c8dbffd50_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000029c8dbffdf0_0, 0, 32;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 108 "$display", "MULH Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 113 "$display", "MULHSU Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 118 "$display", "MULHU Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000029c8dbffd50_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000029c8dbffdf0_0, 0, 32;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 125 "$display", "DIV Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 130 "$display", "DIVU Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0000029c8dbffd50_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000029c8dbffdf0_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 137 "$display", "REM Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000029c8dbfe130_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 142 "$display", "REMU Result: %h", v0000029c8dbfe770_0 {0 0 0};
    %vpi_call 2 144 "$stop" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_testbench.v";
    "./alu.v";
