<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="simTemplate_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="simTemplate" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="2fs"></ZoomEndTime>
      <Cursor1Time time="1000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="404"></NameColumnWidth>
      <ValueColumnWidth column_width="154"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="6" />
   <wvobject fp_name="/simTemplate/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/simTemplate/cpu/PC/PC_CLK" type="logic">
      <obj_property name="ElementShortName">PC_CLK</obj_property>
      <obj_property name="ObjectShortName">PC_CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/simTemplate/cpu/PC/PC_RST" type="logic">
      <obj_property name="ElementShortName">PC_RST</obj_property>
      <obj_property name="ObjectShortName">PC_RST</obj_property>
   </wvobject>
   <wvobject fp_name="/simTemplate/cpu/PC/PC_LD" type="logic">
      <obj_property name="ElementShortName">PC_LD</obj_property>
      <obj_property name="ObjectShortName">PC_LD</obj_property>
   </wvobject>
   <wvobject fp_name="/simTemplate/cpu/PC/PC_DIN" type="array">
      <obj_property name="ElementShortName">PC_DIN[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_DIN[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simTemplate/cpu/PC/PC_COUNT" type="array">
      <obj_property name="ElementShortName">PC_COUNT[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_COUNT[31:0]</obj_property>
   </wvobject>
</wave_config>
