{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 05 21:43:51 2009 " "Info: Processing started: Thu Nov 05 21:43:51 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off big_counter -c big_counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off big_counter -c big_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "c0 big_counter.v(115) " "Warning (10236): Verilog HDL Implicit Net warning at big_counter.v(115): created implicit net for \"c0\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "c1 big_counter.v(126) " "Warning (10236): Verilog HDL Implicit Net warning at big_counter.v(126): created implicit net for \"c1\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/big_counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/big_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 big_counter " "Info: Found entity 1: big_counter" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "big_counter " "Info: Elaborating entity \"big_counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "big_counter.v(147) " "Critical Warning (10237): Verilog HDL warning at big_counter.v(147): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 147 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Warning: Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "Warning (15610): No output dependent on input pin \"data_in\[0\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "Warning (15610): No output dependent on input pin \"data_in\[1\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "Warning (15610): No output dependent on input pin \"data_in\[2\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "Warning (15610): No output dependent on input pin \"data_in\[3\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "Warning (15610): No output dependent on input pin \"data_in\[4\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "Warning (15610): No output dependent on input pin \"data_in\[5\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "Warning (15610): No output dependent on input pin \"data_in\[6\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "Warning (15610): No output dependent on input pin \"data_in\[7\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[8\] " "Warning (15610): No output dependent on input pin \"data_in\[8\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[9\] " "Warning (15610): No output dependent on input pin \"data_in\[9\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[10\] " "Warning (15610): No output dependent on input pin \"data_in\[10\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[11\] " "Warning (15610): No output dependent on input pin \"data_in\[11\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[12\] " "Warning (15610): No output dependent on input pin \"data_in\[12\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[13\] " "Warning (15610): No output dependent on input pin \"data_in\[13\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[14\] " "Warning (15610): No output dependent on input pin \"data_in\[14\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[15\] " "Warning (15610): No output dependent on input pin \"data_in\[15\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[16\] " "Warning (15610): No output dependent on input pin \"data_in\[16\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[17\] " "Warning (15610): No output dependent on input pin \"data_in\[17\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[18\] " "Warning (15610): No output dependent on input pin \"data_in\[18\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[19\] " "Warning (15610): No output dependent on input pin \"data_in\[19\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[20\] " "Warning (15610): No output dependent on input pin \"data_in\[20\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[21\] " "Warning (15610): No output dependent on input pin \"data_in\[21\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[22\] " "Warning (15610): No output dependent on input pin \"data_in\[22\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[23\] " "Warning (15610): No output dependent on input pin \"data_in\[23\]\"" {  } { { "RTL/big_counter.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/RTL/big_counter.v" 60 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Info: Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Info: Implemented 42 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/big_counter.map.smsg " "Info: Generated suppressed messages file D:/Projecct/FPGA/EP2C5T144_V1.0/Project/big_counter/big_counter.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Allocated 136 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 05 21:43:52 2009 " "Info: Processing ended: Thu Nov 05 21:43:52 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
