

================================================================
== Vitis HLS Report for 'kernel_mvt'
================================================================
* Date:           Thu Dec 12 13:09:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_mvt
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2113809|  2113809|  8.455 ms|  8.455 ms|  2113810|  2113810|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                          |                              |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                 Instance                 |            Module            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_kernel_mvt_Pipeline_L2_fu_1915        |kernel_mvt_Pipeline_L2        |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_mvt_Pipeline_L21_fu_1938       |kernel_mvt_Pipeline_L21       |    10004|    10004|  40.016 us|  40.016 us|  10004|  10004|       no|
        |grp_kernel_mvt_Pipeline_L22_fu_1961       |kernel_mvt_Pipeline_L22       |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_mvt_Pipeline_merlinL4_fu_1984  |kernel_mvt_Pipeline_merlinL4  |     2807|     2807|  11.228 us|  11.228 us|   2807|   2807|       no|
        |grp_kernel_mvt_Pipeline_L3_fu_2023        |kernel_mvt_Pipeline_L3        |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_mvt_Pipeline_L23_fu_2046       |kernel_mvt_Pipeline_L23       |    10004|    10004|  40.016 us|  40.016 us|  10004|  10004|       no|
        |grp_kernel_mvt_Pipeline_L24_fu_2069       |kernel_mvt_Pipeline_L24       |       28|       28|   0.112 us|   0.112 us|     28|     28|       no|
        |grp_kernel_mvt_Pipeline_merlinL0_fu_2092  |kernel_mvt_Pipeline_merlinL0  |     2408|     2408|   9.632 us|   9.632 us|   2408|   2408|       no|
        +------------------------------------------+------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- merlinL5   |  1125200|  1125200|      2813|          -|          -|   400|        no|
        |- merlinL2   |   968425|   968425|     38737|          -|          -|    25|        no|
        | + merlinL1  |    38592|    38592|      2412|          -|          -|    16|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      183|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      150|     7|    23593|    16512|    0|
|Memory               |      640|     -|     1536|     1584|    0|
|Multiplexer          |        -|     -|        -|     5967|    -|
|Register             |        -|     -|     2682|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      790|     7|    27811|    24246|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       54|    ~0|        3|        6|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       18|    ~0|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                 Instance                 |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                           |control_s_axi                        |        0|   0|   386|   680|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U192       |fadd_32ns_32ns_32_7_full_dsp_1       |        0|   2|   318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U193        |fmul_32ns_32ns_32_4_max_dsp_1        |        0|   3|   143|    78|    0|
    |grp_kernel_mvt_Pipeline_L2_fu_1915        |kernel_mvt_Pipeline_L2               |        0|   0|   532|    73|    0|
    |grp_kernel_mvt_Pipeline_L21_fu_1938       |kernel_mvt_Pipeline_L21              |        0|   1|   590|   200|    0|
    |grp_kernel_mvt_Pipeline_L22_fu_1961       |kernel_mvt_Pipeline_L22              |        0|   0|   532|    73|    0|
    |grp_kernel_mvt_Pipeline_L23_fu_2046       |kernel_mvt_Pipeline_L23              |        0|   1|   590|   200|    0|
    |grp_kernel_mvt_Pipeline_L24_fu_2069       |kernel_mvt_Pipeline_L24              |        0|   0|   532|    73|    0|
    |grp_kernel_mvt_Pipeline_L3_fu_2023        |kernel_mvt_Pipeline_L3               |        0|   0|   522|    73|    0|
    |grp_kernel_mvt_Pipeline_merlinL0_fu_2092  |kernel_mvt_Pipeline_merlinL0         |        0|   0|   186|   342|    0|
    |grp_kernel_mvt_Pipeline_merlinL4_fu_1984  |kernel_mvt_Pipeline_merlinL4         |        0|   0|  1657|   917|    0|
    |merlin_gmem_kernel_mvt_512_0_m_axi_U      |merlin_gmem_kernel_mvt_512_0_m_axi   |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_mvt_512_1_m_axi_U      |merlin_gmem_kernel_mvt_512_1_m_axi   |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_mvt_512_2_m_axi_U      |merlin_gmem_kernel_mvt_512_2_m_axi   |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_mvt_512_x1_m_axi_U     |merlin_gmem_kernel_mvt_512_x1_m_axi  |       30|   0|  3521|  2695|    0|
    |merlin_gmem_kernel_mvt_512_x2_m_axi_U     |merlin_gmem_kernel_mvt_512_x2_m_axi  |       30|   0|  3521|  2695|    0|
    |sparsemux_33_4_32_1_1_U190                |sparsemux_33_4_32_1_1                |        0|   0|     0|    65|    0|
    |sparsemux_33_4_32_1_1_U191                |sparsemux_33_4_32_1_1                |        0|   0|     0|    65|    0|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                     |                                     |      150|   7| 23593| 16512|    0|
    +------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |      Memory      |           Module          | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |A_6_0_buf_U       |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_16_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_17_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_18_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_19_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_20_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_21_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_22_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_23_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_24_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_25_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_26_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_27_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_28_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_29_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_6_0_buf_30_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_U       |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_16_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_17_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_18_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_19_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_20_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_21_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_22_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_23_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_24_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_25_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_26_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_27_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_28_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_29_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |A_7_0_buf_30_U    |A_6_0_buf_RAM_AUTO_1R1W    |       20|   0|   0|    0|  10000|   32|     1|       320000|
    |y_1_6_0_buf_U     |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_16_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_17_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_18_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_19_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_20_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_21_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_22_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_23_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_24_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_25_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_26_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_27_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_28_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_29_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_1_6_0_buf_30_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_U     |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_16_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_17_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_18_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_19_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_20_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_21_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_22_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_23_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_24_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_25_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_26_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_27_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_28_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_29_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |y_2_7_0_buf_30_U  |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_U          |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_16_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_17_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_18_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_19_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_20_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_21_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_22_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_23_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_24_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_25_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_26_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_27_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_28_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_29_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    |x1_buf_30_U       |y_1_6_0_buf_RAM_AUTO_1R1W  |        0|  32|  33|    0|     25|   32|     1|          800|
    +------------------+---------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total             |                           |      640|1536|1584|    0| 321200| 2560|    80|     10278400|
    +------------------+---------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln133_fu_2391_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln146_fu_2642_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln56_fu_2409_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln99_1_fu_2208_p2              |         +|   0|  0|  21|          14|           5|
    |add_ln99_fu_2220_p2                |         +|   0|  0|  16|           9|           1|
    |icmp_ln133_fu_2385_p2              |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln146_fu_2636_p2              |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln99_fu_2214_p2               |      icmp|   0|  0|  16|           9|           8|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state153_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state81_io                |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 183|         121|          95|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |A_6_0_buf_16_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_16_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_16_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_17_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_17_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_17_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_18_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_18_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_18_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_19_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_19_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_19_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_20_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_20_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_20_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_21_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_21_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_21_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_22_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_22_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_22_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_23_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_23_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_23_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_24_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_24_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_24_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_25_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_25_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_25_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_26_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_26_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_26_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_27_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_27_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_27_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_28_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_28_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_28_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_29_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_29_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_29_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_30_address0                   |    14|          3|   14|         42|
    |A_6_0_buf_30_ce0                        |    14|          3|    1|          3|
    |A_6_0_buf_30_we0                        |     9|          2|    1|          2|
    |A_6_0_buf_address0                      |    14|          3|   14|         42|
    |A_6_0_buf_ce0                           |    14|          3|    1|          3|
    |A_6_0_buf_we0                           |     9|          2|    1|          2|
    |A_7_0_buf_16_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_16_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_16_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_17_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_17_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_17_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_18_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_18_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_18_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_19_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_19_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_19_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_20_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_20_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_20_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_21_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_21_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_21_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_22_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_22_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_22_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_23_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_23_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_23_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_24_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_24_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_24_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_25_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_25_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_25_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_26_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_26_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_26_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_27_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_27_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_27_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_28_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_28_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_28_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_29_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_29_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_29_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_30_address0                   |    14|          3|   14|         42|
    |A_7_0_buf_30_ce0                        |    14|          3|    1|          3|
    |A_7_0_buf_30_we0                        |     9|          2|    1|          2|
    |A_7_0_buf_address0                      |    14|          3|   14|         42|
    |A_7_0_buf_ce0                           |    14|          3|    1|          3|
    |A_7_0_buf_we0                           |     9|          2|    1|          2|
    |ap_NS_fsm                               |  1601|        302|    1|        302|
    |ap_done                                 |     9|          2|    1|          2|
    |buf_tmp_16_reg_1807                     |     9|          2|   32|         64|
    |buf_tmp_17_reg_1753                     |     9|          2|   32|         64|
    |buf_tmp_18_reg_1699                     |     9|          2|   32|         64|
    |buf_tmp_19_reg_1645                     |     9|          2|   32|         64|
    |buf_tmp_20_reg_1591                     |     9|          2|   32|         64|
    |buf_tmp_21_reg_1537                     |     9|          2|   32|         64|
    |buf_tmp_22_reg_1483                     |     9|          2|   32|         64|
    |buf_tmp_23_reg_1429                     |     9|          2|   32|         64|
    |buf_tmp_24_reg_1375                     |     9|          2|   32|         64|
    |buf_tmp_25_reg_1321                     |     9|          2|   32|         64|
    |buf_tmp_26_reg_1267                     |     9|          2|   32|         64|
    |buf_tmp_27_reg_1213                     |     9|          2|   32|         64|
    |buf_tmp_28_reg_1159                     |     9|          2|   32|         64|
    |buf_tmp_29_reg_1105                     |     9|          2|   32|         64|
    |buf_tmp_30_reg_1051                     |     9|          2|   32|         64|
    |buf_tmp_reg_1861                        |     9|          2|   32|         64|
    |grp_fu_3235_ce                          |    14|          3|    1|          3|
    |grp_fu_3235_p0                          |    14|          3|   32|         96|
    |grp_fu_3235_p1                          |    14|          3|   32|         96|
    |grp_fu_3239_ce                          |    14|          3|    1|          3|
    |grp_fu_3239_p0                          |    14|          3|   32|         96|
    |grp_fu_3239_p1                          |    14|          3|   32|         96|
    |i_6_fu_270                              |     9|          2|    9|         18|
    |i_sub_reg_1040                          |     9|          2|    5|         10|
    |merlin_gmem_kernel_mvt_512_0_ARADDR     |    26|          5|   64|        320|
    |merlin_gmem_kernel_mvt_512_0_ARLEN      |    20|          4|   32|        128|
    |merlin_gmem_kernel_mvt_512_0_ARVALID    |    20|          4|    1|          4|
    |merlin_gmem_kernel_mvt_512_0_RREADY     |    14|          3|    1|          3|
    |merlin_gmem_kernel_mvt_512_0_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_1_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_mvt_512_1_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_mvt_512_1_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_mvt_512_1_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_1_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_2_ARADDR     |    14|          3|   64|        192|
    |merlin_gmem_kernel_mvt_512_2_ARLEN      |    14|          3|   32|         96|
    |merlin_gmem_kernel_mvt_512_2_ARVALID    |    14|          3|    1|          3|
    |merlin_gmem_kernel_mvt_512_2_RREADY     |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_2_blk_n_AR   |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_x1_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_mvt_512_x1_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_mvt_512_x1_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_mvt_512_x1_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_mvt_512_x1_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_mvt_512_x1_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_mvt_512_x1_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_mvt_512_x1_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_x1_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_x1_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_x1_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_x1_blk_n_B   |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_x2_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_x2_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_x2_blk_n_B   |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_x2_blk_n_R   |     9|          2|    1|          2|
    |merlin_gmem_kernel_mvt_512_x2_blk_n_W   |     9|          2|    1|          2|
    |mux_case_0466_reg_1030                  |     9|          2|   32|         64|
    |mux_case_10476_reg_930                  |     9|          2|   32|         64|
    |mux_case_11477_reg_920                  |     9|          2|   32|         64|
    |mux_case_12478_reg_910                  |     9|          2|   32|         64|
    |mux_case_13479_reg_900                  |     9|          2|   32|         64|
    |mux_case_14480_reg_890                  |     9|          2|   32|         64|
    |mux_case_1467_reg_1020                  |     9|          2|   32|         64|
    |mux_case_15481_reg_880                  |     9|          2|   32|         64|
    |mux_case_2468_reg_1010                  |     9|          2|   32|         64|
    |mux_case_3469_reg_1000                  |     9|          2|   32|         64|
    |mux_case_4470_reg_990                   |     9|          2|   32|         64|
    |mux_case_5471_reg_980                   |     9|          2|   32|         64|
    |mux_case_6472_reg_970                   |     9|          2|   32|         64|
    |mux_case_7473_reg_960                   |     9|          2|   32|         64|
    |mux_case_8474_reg_950                   |     9|          2|   32|         64|
    |mux_case_9475_reg_940                   |     9|          2|   32|         64|
    |phi_mul_fu_266                          |     9|          2|   14|         28|
    |start_fu_602                            |     9|          2|    5|         10|
    |x1_buf_16_address0                      |    26|          5|    5|         25|
    |x1_buf_16_ce0                           |    20|          4|    1|          4|
    |x1_buf_16_d0                            |    14|          3|   32|         96|
    |x1_buf_16_we0                           |    14|          3|    1|          3|
    |x1_buf_17_address0                      |    26|          5|    5|         25|
    |x1_buf_17_ce0                           |    20|          4|    1|          4|
    |x1_buf_17_d0                            |    14|          3|   32|         96|
    |x1_buf_17_we0                           |    14|          3|    1|          3|
    |x1_buf_18_address0                      |    26|          5|    5|         25|
    |x1_buf_18_ce0                           |    20|          4|    1|          4|
    |x1_buf_18_d0                            |    14|          3|   32|         96|
    |x1_buf_18_we0                           |    14|          3|    1|          3|
    |x1_buf_19_address0                      |    26|          5|    5|         25|
    |x1_buf_19_ce0                           |    20|          4|    1|          4|
    |x1_buf_19_d0                            |    14|          3|   32|         96|
    |x1_buf_19_we0                           |    14|          3|    1|          3|
    |x1_buf_20_address0                      |    26|          5|    5|         25|
    |x1_buf_20_ce0                           |    20|          4|    1|          4|
    |x1_buf_20_d0                            |    14|          3|   32|         96|
    |x1_buf_20_we0                           |    14|          3|    1|          3|
    |x1_buf_21_address0                      |    26|          5|    5|         25|
    |x1_buf_21_ce0                           |    20|          4|    1|          4|
    |x1_buf_21_d0                            |    14|          3|   32|         96|
    |x1_buf_21_we0                           |    14|          3|    1|          3|
    |x1_buf_22_address0                      |    26|          5|    5|         25|
    |x1_buf_22_ce0                           |    20|          4|    1|          4|
    |x1_buf_22_d0                            |    14|          3|   32|         96|
    |x1_buf_22_we0                           |    14|          3|    1|          3|
    |x1_buf_23_address0                      |    26|          5|    5|         25|
    |x1_buf_23_ce0                           |    20|          4|    1|          4|
    |x1_buf_23_d0                            |    14|          3|   32|         96|
    |x1_buf_23_we0                           |    14|          3|    1|          3|
    |x1_buf_24_address0                      |    26|          5|    5|         25|
    |x1_buf_24_ce0                           |    20|          4|    1|          4|
    |x1_buf_24_d0                            |    14|          3|   32|         96|
    |x1_buf_24_we0                           |    14|          3|    1|          3|
    |x1_buf_25_address0                      |    26|          5|    5|         25|
    |x1_buf_25_ce0                           |    20|          4|    1|          4|
    |x1_buf_25_d0                            |    14|          3|   32|         96|
    |x1_buf_25_we0                           |    14|          3|    1|          3|
    |x1_buf_26_address0                      |    26|          5|    5|         25|
    |x1_buf_26_ce0                           |    20|          4|    1|          4|
    |x1_buf_26_d0                            |    14|          3|   32|         96|
    |x1_buf_26_we0                           |    14|          3|    1|          3|
    |x1_buf_27_address0                      |    26|          5|    5|         25|
    |x1_buf_27_ce0                           |    20|          4|    1|          4|
    |x1_buf_27_d0                            |    14|          3|   32|         96|
    |x1_buf_27_we0                           |    14|          3|    1|          3|
    |x1_buf_28_address0                      |    26|          5|    5|         25|
    |x1_buf_28_ce0                           |    20|          4|    1|          4|
    |x1_buf_28_d0                            |    14|          3|   32|         96|
    |x1_buf_28_we0                           |    14|          3|    1|          3|
    |x1_buf_29_address0                      |    26|          5|    5|         25|
    |x1_buf_29_ce0                           |    20|          4|    1|          4|
    |x1_buf_29_d0                            |    14|          3|   32|         96|
    |x1_buf_29_we0                           |    14|          3|    1|          3|
    |x1_buf_30_address0                      |    26|          5|    5|         25|
    |x1_buf_30_ce0                           |    20|          4|    1|          4|
    |x1_buf_30_d0                            |    14|          3|   32|         96|
    |x1_buf_30_we0                           |    14|          3|    1|          3|
    |x1_buf_address0                         |    26|          5|    5|         25|
    |x1_buf_ce0                              |    20|          4|    1|          4|
    |x1_buf_d0                               |    14|          3|   32|         96|
    |x1_buf_we0                              |    14|          3|    1|          3|
    |y_1_6_0_buf_16_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_16_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_16_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_17_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_17_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_17_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_18_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_18_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_18_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_19_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_19_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_19_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_20_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_20_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_20_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_21_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_21_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_21_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_22_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_22_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_22_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_23_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_23_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_23_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_24_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_24_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_24_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_25_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_25_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_25_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_26_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_26_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_26_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_27_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_27_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_27_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_28_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_28_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_28_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_29_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_29_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_29_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_30_address0                 |    14|          3|    5|         15|
    |y_1_6_0_buf_30_ce0                      |    14|          3|    1|          3|
    |y_1_6_0_buf_30_we0                      |     9|          2|    1|          2|
    |y_1_6_0_buf_address0                    |    14|          3|    5|         15|
    |y_1_6_0_buf_ce0                         |    14|          3|    1|          3|
    |y_1_6_0_buf_we0                         |     9|          2|    1|          2|
    |y_2_7_0_buf_16_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_16_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_16_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_17_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_17_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_17_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_18_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_18_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_18_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_19_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_19_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_19_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_20_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_20_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_20_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_21_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_21_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_21_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_22_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_22_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_22_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_23_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_23_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_23_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_24_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_24_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_24_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_25_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_25_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_25_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_26_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_26_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_26_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_27_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_27_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_27_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_28_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_28_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_28_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_29_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_29_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_29_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_30_address0                 |    14|          3|    5|         15|
    |y_2_7_0_buf_30_ce0                      |    14|          3|    1|          3|
    |y_2_7_0_buf_30_we0                      |     9|          2|    1|          2|
    |y_2_7_0_buf_address0                    |    14|          3|    5|         15|
    |y_2_7_0_buf_ce0                         |    14|          3|    1|          3|
    |y_2_7_0_buf_we0                         |     9|          2|    1|          2|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  5967|       1231| 3051|       8652|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln133_reg_3037                                     |    5|   0|    5|          0|
    |add_ln146_reg_3217                                     |    5|   0|    5|          0|
    |add_ln99_1_reg_2908                                    |   14|   0|   14|          0|
    |add_ln99_reg_2916                                      |    9|   0|    9|          0|
    |ap_CS_fsm                                              |  301|   0|  301|          0|
    |ap_done_reg                                            |    1|   0|    1|          0|
    |ap_rst_n_inv                                           |    1|   0|    1|          0|
    |ap_rst_reg_1                                           |    1|   0|    1|          0|
    |ap_rst_reg_2                                           |    1|   0|    1|          0|
    |buf_tmp_16_reg_1807                                    |   32|   0|   32|          0|
    |buf_tmp_17_reg_1753                                    |   32|   0|   32|          0|
    |buf_tmp_18_reg_1699                                    |   32|   0|   32|          0|
    |buf_tmp_19_reg_1645                                    |   32|   0|   32|          0|
    |buf_tmp_20_reg_1591                                    |   32|   0|   32|          0|
    |buf_tmp_21_reg_1537                                    |   32|   0|   32|          0|
    |buf_tmp_22_reg_1483                                    |   32|   0|   32|          0|
    |buf_tmp_23_reg_1429                                    |   32|   0|   32|          0|
    |buf_tmp_24_reg_1375                                    |   32|   0|   32|          0|
    |buf_tmp_25_reg_1321                                    |   32|   0|   32|          0|
    |buf_tmp_26_reg_1267                                    |   32|   0|   32|          0|
    |buf_tmp_27_reg_1213                                    |   32|   0|   32|          0|
    |buf_tmp_28_reg_1159                                    |   32|   0|   32|          0|
    |buf_tmp_29_reg_1105                                    |   32|   0|   32|          0|
    |buf_tmp_30_reg_1051                                    |   32|   0|   32|          0|
    |buf_tmp_reg_1861                                       |   32|   0|   32|          0|
    |c_buf_10_addr_reg_2976                                 |    5|   0|    5|          0|
    |c_buf_11_addr_reg_2981                                 |    5|   0|    5|          0|
    |c_buf_12_addr_reg_2986                                 |    5|   0|    5|          0|
    |c_buf_13_addr_reg_2991                                 |    5|   0|    5|          0|
    |c_buf_14_addr_reg_2996                                 |    5|   0|    5|          0|
    |c_buf_15_addr_reg_3001                                 |    5|   0|    5|          0|
    |c_buf_1_addr_reg_2931                                  |    5|   0|    5|          0|
    |c_buf_2_addr_reg_2936                                  |    5|   0|    5|          0|
    |c_buf_3_addr_reg_2941                                  |    5|   0|    5|          0|
    |c_buf_4_addr_reg_2946                                  |    5|   0|    5|          0|
    |c_buf_5_addr_reg_2951                                  |    5|   0|    5|          0|
    |c_buf_6_addr_reg_2956                                  |    5|   0|    5|          0|
    |c_buf_7_addr_reg_2961                                  |    5|   0|    5|          0|
    |c_buf_8_addr_reg_2966                                  |    5|   0|    5|          0|
    |c_buf_9_addr_reg_2971                                  |    5|   0|    5|          0|
    |c_buf_addr_reg_2926                                    |    5|   0|    5|          0|
    |grp_kernel_mvt_Pipeline_L21_fu_1938_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_mvt_Pipeline_L22_fu_1961_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_mvt_Pipeline_L23_fu_2046_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_mvt_Pipeline_L24_fu_2069_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_mvt_Pipeline_L2_fu_1915_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_mvt_Pipeline_L3_fu_2023_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_mvt_Pipeline_merlinL0_fu_2092_ap_start_reg  |    1|   0|    1|          0|
    |grp_kernel_mvt_Pipeline_merlinL4_fu_1984_ap_start_reg  |    1|   0|    1|          0|
    |i_12_reg_3029                                          |    5|   0|    5|          0|
    |i_6_fu_270                                             |    9|   0|    9|          0|
    |i_sub_reg_1040                                         |    5|   0|    5|          0|
    |merlin_gmem_kernel_mvt_512_0_addr_reg_2895             |   64|   0|   64|          0|
    |merlin_gmem_kernel_mvt_512_x1_addr_reg_2890            |   64|   0|   64|          0|
    |merlin_gmem_kernel_mvt_512_x2_addr_reg_3047            |   64|   0|   64|          0|
    |mux_case_0466_reg_1030                                 |   32|   0|   32|          0|
    |mux_case_10476_reg_930                                 |   32|   0|   32|          0|
    |mux_case_11477_reg_920                                 |   32|   0|   32|          0|
    |mux_case_12478_reg_910                                 |   32|   0|   32|          0|
    |mux_case_13479_reg_900                                 |   32|   0|   32|          0|
    |mux_case_14480_reg_890                                 |   32|   0|   32|          0|
    |mux_case_1467_reg_1020                                 |   32|   0|   32|          0|
    |mux_case_15481_reg_880                                 |   32|   0|   32|          0|
    |mux_case_2468_reg_1010                                 |   32|   0|   32|          0|
    |mux_case_3469_reg_1000                                 |   32|   0|   32|          0|
    |mux_case_4470_reg_990                                  |   32|   0|   32|          0|
    |mux_case_5471_reg_980                                  |   32|   0|   32|          0|
    |mux_case_6472_reg_970                                  |   32|   0|   32|          0|
    |mux_case_7473_reg_960                                  |   32|   0|   32|          0|
    |mux_case_8474_reg_950                                  |   32|   0|   32|          0|
    |mux_case_9475_reg_940                                  |   32|   0|   32|          0|
    |phi_mul_fu_266                                         |   14|   0|   14|          0|
    |raw_bits_84_reg_3059                                   |   32|   0|   32|          0|
    |raw_bits_85_reg_3064                                   |   32|   0|   32|          0|
    |raw_bits_86_reg_3069                                   |   32|   0|   32|          0|
    |raw_bits_87_reg_3074                                   |   32|   0|   32|          0|
    |raw_bits_88_reg_3079                                   |   32|   0|   32|          0|
    |raw_bits_89_reg_3084                                   |   32|   0|   32|          0|
    |raw_bits_90_reg_3089                                   |   32|   0|   32|          0|
    |raw_bits_91_reg_3094                                   |   32|   0|   32|          0|
    |raw_bits_92_reg_3099                                   |   32|   0|   32|          0|
    |raw_bits_93_reg_3104                                   |   32|   0|   32|          0|
    |raw_bits_94_reg_3109                                   |   32|   0|   32|          0|
    |raw_bits_95_reg_3114                                   |   32|   0|   32|          0|
    |raw_bits_96_reg_3119                                   |   32|   0|   32|          0|
    |raw_bits_97_reg_3124                                   |   32|   0|   32|          0|
    |raw_bits_98_reg_3129                                   |   32|   0|   32|          0|
    |raw_bits_reg_3054                                      |   32|   0|   32|          0|
    |start_fu_602                                           |    5|   0|    5|          0|
    |tmp_1_reg_3227                                         |   32|   0|   32|          0|
    |tmp_reg_3019                                           |   32|   0|   32|          0|
    |trunc_ln146_reg_3222                                   |    4|   0|    4|          0|
    |trunc_ln1_reg_2877                                     |   58|   0|   58|          0|
    |trunc_ln2_reg_2884                                     |   58|   0|   58|          0|
    |trunc_ln3421_1_reg_3013                                |   58|   0|   58|          0|
    |trunc_ln56_s_reg_3042                                  |   58|   0|   58|          0|
    |trunc_ln99_reg_2921                                    |    4|   0|    4|          0|
    |trunc_ln_reg_2870                                      |   58|   0|   58|          0|
    |x2_read_reg_2853                                       |   64|   0|   64|          0|
    |y_2_read_reg_2848                                      |   64|   0|   64|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 2682|   0| 2682|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    7|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                     kernel_mvt|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                     kernel_mvt|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                     kernel_mvt|  return value|
|m_axi_merlin_gmem_kernel_mvt_512_x1_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x1_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_x2_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_mvt_512_x2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_1_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_1|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_2_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_2|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWID       |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_AWUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WVALID     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WREADY     |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WDATA      |  out|  512|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WSTRB      |  out|   64|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WLAST      |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WID        |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_WUSER      |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARVALID    |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARREADY    |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARADDR     |  out|   64|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARID       |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARLEN      |  out|    8|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARSIZE     |  out|    3|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARBURST    |  out|    2|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARLOCK     |  out|    2|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARCACHE    |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARPROT     |  out|    3|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARQOS      |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARREGION   |  out|    4|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_ARUSER     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RDATA      |   in|  512|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RLAST      |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RID        |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_RRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_BVALID     |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_BREADY     |  out|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_BRESP      |   in|    2|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_BID        |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
|m_axi_merlin_gmem_kernel_mvt_512_0_BUSER      |   in|    1|          m_axi|   merlin_gmem_kernel_mvt_512_0|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

