# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB5_2019.srcs/sources_1/ip/multi_24/sim/multi_24.vhd" \
"../../../../LAB5_2019.srcs/sources_1/ip/mult_16/sim/mult_16.vhd" \
"../../../../LAB5_2019.srcs/sources_1/ip/mult_8/sim/mult_8.vhd" \

# Do not sort compile order
nosort
