Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 22 20:26:53 2025
| Host         : DESKTOP-Q2S85GV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|     14 |            3 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |              34 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             354 |           89 |
| Yes          | Yes                   | No                     |             128 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+----------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | uut/button_sync00_out      | reset_IBUF                 |                1 |              2 |
|  clk_IBUF_BUFG | uut/button_sync0           | reset_IBUF                 |                1 |              2 |
|  clk_IBUF_BUFG | uut/button_sync06_out      | reset_IBUF                 |                1 |              2 |
|  clk_IBUF_BUFG | uut/button_sync03_out      | reset_IBUF                 |                1 |              2 |
|  clk_IBUF_BUFG | uut/counter[1][19]_i_1_n_0 | reset_IBUF                 |                2 |             14 |
|  clk_IBUF_BUFG | uut/counter[2][19]_i_1_n_0 | reset_IBUF                 |                3 |             14 |
|  clk_IBUF_BUFG | uut/counter[0][19]_i_1_n_0 | reset_IBUF                 |                2 |             14 |
|  clk_IBUF_BUFG |                            |                            |                7 |             16 |
|  clk_IBUF_BUFG | uut/counter[2][15]_i_2_n_0 | uut/counter[2][15]_i_1_n_0 |                5 |             26 |
|  clk_IBUF_BUFG | uut/counter[1][15]_i_2_n_0 | uut/counter[1][15]_i_1_n_0 |                5 |             26 |
|  clk_IBUF_BUFG | uut/counter[0][15]_i_2_n_0 | uut/counter[0][15]_i_1_n_0 |                5 |             26 |
|  clk_IBUF_BUFG | uut/a_reg[0][0]            | reset_IBUF                 |               16 |             32 |
|  clk_IBUF_BUFG | uut/ans_reg[0][0]          | reset_IBUF                 |                7 |             32 |
|  clk_IBUF_BUFG | uut/b_reg[0][0]            | reset_IBUF                 |                8 |             32 |
|  clk_IBUF_BUFG |                            | reset_IBUF                 |                9 |             34 |
|  clk_IBUF_BUFG | uut/count_reg_0_sn_1       | reset_IBUF                 |                8 |             64 |
|  clk_IBUF_BUFG | uut/E[0]                   | reset_IBUF                 |               50 |            194 |
+----------------+----------------------------+----------------------------+------------------+----------------+


