// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "10/27/2016 20:56:06"

// 
// Device: Altera EP4SGX70HF35C2 Package FBGA1152
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module vectadd (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_ntrst,
	altera_reserved_tdo,
	clk_clk,
	reset_reset_n,
	to_hw_sig_export,
	to_sw_sig_export,
	to_sw_data_export,
	to_hw_data_export);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
input 	altera_reserved_ntrst;
output 	altera_reserved_tdo;
input 	clk_clk;
input 	reset_reset_n;
output 	[1:0] to_hw_sig_export;
input 	[1:0] to_sw_sig_export;
input 	[31:0] to_sw_data_export;
output 	[31:0] to_hw_data_export;

// Design Ports Information
// to_hw_sig_export[0]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_sig_export[1]	=>  Location: PIN_K30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[2]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[3]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[5]	=>  Location: PIN_AA27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[6]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[7]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[8]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[9]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[10]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[11]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[12]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[13]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[14]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[15]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[16]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[17]	=>  Location: PIN_K29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[18]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[19]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[20]	=>  Location: PIN_W23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[21]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[22]	=>  Location: PIN_L29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[23]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[24]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[25]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[26]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[27]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[28]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[29]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[30]	=>  Location: PIN_L30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_hw_data_export[31]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_clk	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_reset_n	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_sig_export[0]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[0]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[7]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[23]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[15]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[31]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[8]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[24]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[6]	=>  Location: PIN_M30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[14]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[22]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[30]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[5]	=>  Location: PIN_AA29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[13]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[21]	=>  Location: PIN_H27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[29]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[4]	=>  Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[12]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[20]	=>  Location: PIN_H29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[28]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[3]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[11]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[19]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[27]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[2]	=>  Location: PIN_J30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[10]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[18]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[26]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_sig_export[1]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[1]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[9]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[17]	=>  Location: PIN_G29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[25]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// to_sw_data_export[16]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_A33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_B34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_B32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_ntrst	=>  Location: PIN_C32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_B33,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vectadd_2_900mv_85c_v_slow.sdo");
// synopsys translate_on

wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~dataout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT1 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT2 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT3 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT4 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT5 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT70 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT71 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \clk_clk~input_o ;
wire \clk_clk~inputclkctrl_outclk ;
wire \nios2_qsys_0|A_dc_xfer_rd_addr_has_started_nxt~0_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \reset_reset_n~input_o ;
wire \reset_reset_n~inputclkctrl_outclk ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \rst_controller|r_sync_rst_chain~1_combout ;
wire \rst_controller|r_sync_rst_chain~0_combout ;
wire \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \rst_controller|WideOr0~0_combout ;
wire \rst_controller|r_sync_rst~q ;
wire \rst_controller|r_sync_rst~clkctrl_outclk ;
wire \nios2_qsys_0|M_sel_data_master~feeder_combout ;
wire \nios2_qsys_0|M_sel_data_master~q ;
wire \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout ;
wire \nios2_qsys_0|E_ctrl_jmp_indirect_nxt~0_combout ;
wire \nios2_qsys_0|E_ctrl_jmp_indirect~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ;
wire \nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout ;
wire \nios2_qsys_0|ic_tag_clr_valid_bits~0_combout ;
wire \nios2_qsys_0|ic_tag_clr_valid_bits~q ;
wire \nios2_qsys_0|ic_tag_wren~combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \rst_controller|always2~0_combout ;
wire \rst_controller|r_early_rst~q ;
wire \nios2_qsys_0|Add3~18 ;
wire \nios2_qsys_0|Add3~22 ;
wire \nios2_qsys_0|Add3~25_sumout ;
wire \nios2_qsys_0|Add3~21_sumout ;
wire \nios2_qsys_0|Add3~13_sumout ;
wire \nios2_qsys_0|Add3~26 ;
wire \nios2_qsys_0|Add3~29_sumout ;
wire \nios2_qsys_0|Add0~26 ;
wire \nios2_qsys_0|Add0~29_sumout ;
wire \nios2_qsys_0|F_iw[2]~8_combout ;
wire \nios2_qsys_0|Add3~30 ;
wire \nios2_qsys_0|Add3~33_sumout ;
wire \nios2_qsys_0|Add0~30 ;
wire \nios2_qsys_0|Add0~33_sumout ;
wire \nios2_qsys_0|E_extra_pc[8]~feeder_combout ;
wire \nios2_qsys_0|M_ctrl_br_cond~q ;
wire \nios2_qsys_0|M_bht_wr_en_unfiltered~combout ;
wire \nios2_qsys_0|D_logic_op_raw[1]~0_combout ;
wire \nios2_qsys_0|Equal151~1_combout ;
wire \nios2_qsys_0|D_ctrl_alu_signed_comparison~0_combout ;
wire \nios2_qsys_0|Equal151~0_combout ;
wire \nios2_qsys_0|D_ctrl_alu_signed_comparison~1_combout ;
wire \nios2_qsys_0|E_ctrl_alu_signed_comparison~q ;
wire \nios2_qsys_0|D_ctrl_cmp~2_combout ;
wire \nios2_qsys_0|D_ctrl_cmp~3_combout ;
wire \nios2_qsys_0|D_ctrl_cmp~0_combout ;
wire \nios2_qsys_0|D_ctrl_cmp~1_combout ;
wire \nios2_qsys_0|E_ctrl_cmp~q ;
wire \nios2_qsys_0|Equal151~2_combout ;
wire \nios2_qsys_0|D_ctrl_retaddr~1_combout ;
wire \nios2_qsys_0|D_ctrl_retaddr~2_combout ;
wire \nios2_qsys_0|Equal102~0_combout ;
wire \nios2_qsys_0|D_ctrl_retaddr~0_combout ;
wire \nios2_qsys_0|E_ctrl_retaddr~q ;
wire \nios2_qsys_0|E_alu_result~1_combout ;
wire \nios2_qsys_0|D_ctrl_alu_force_xor~2_combout ;
wire \nios2_qsys_0|D_ctrl_alu_force_xor~0_combout ;
wire \nios2_qsys_0|D_ctrl_alu_force_xor~1_combout ;
wire \nios2_qsys_0|D_logic_op[1]~0_combout ;
wire \nios2_qsys_0|F_ctrl_src2_choose_imm~0_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt~0_combout ;
wire \mm_interconnect_0|limiter|save_dest_id~0_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~q ;
wire \nios2_qsys_0|D_logic_op_raw[0]~1_combout ;
wire \nios2_qsys_0|D_logic_op[0]~1_combout ;
wire \nios2_qsys_0|E_src2[6]~feeder_combout ;
wire \nios2_qsys_0|F_ctrl_implicit_dst_retaddr~0_combout ;
wire \nios2_qsys_0|D_ctrl_implicit_dst_retaddr~q ;
wire \nios2_qsys_0|A_dc_xfer_rd_data_starting~q ;
wire \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~feeder_combout ;
wire \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_reserved_ntrst~input_o ;
wire \~GND~combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~1_sumout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~19_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[4]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33_wirecell_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~5_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~6_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~7_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[1]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~2_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \nios2_qsys_0|Add0~13_sumout ;
wire \nios2_qsys_0|E_extra_pc[3]~feeder_combout ;
wire \nios2_qsys_0|E_src2[5]~feeder_combout ;
wire \nios2_qsys_0|ic_fill_ap_offset_nxt[2]~1_combout ;
wire \nios2_qsys_0|ic_fill_ap_cnt[1]~0_combout ;
wire \nios2_qsys_0|Equal207~0_combout ;
wire \nios2_qsys_0|E_valid_from_D~q ;
wire \nios2_qsys_0|E_hbreak_req~0_combout ;
wire \nios2_qsys_0|E_hbreak_req~1_combout ;
wire \nios2_qsys_0|Equal2~0_combout ;
wire \nios2_qsys_0|F_ctrl_implicit_dst_eretaddr~0_combout ;
wire \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~q ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q ;
wire \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ;
wire \mm_interconnect_0|limiter_001|cmd_src_valid[2]~4_combout ;
wire \jtag_uart_0|av_waitrequest~0_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout ;
wire \jtag_uart_0|av_waitrequest~1_combout ;
wire \jtag_uart_0|av_waitrequest~q ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ;
wire \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ;
wire \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ;
wire \nios2_qsys_0|dc_data_wr_port_en~0_combout ;
wire \nios2_qsys_0|A_dc_fill_has_started_nxt~0_combout ;
wire \nios2_qsys_0|A_dc_fill_has_started~q ;
wire \nios2_qsys_0|A_dc_wb_active_nxt~0_combout ;
wire \nios2_qsys_0|A_dc_wb_active~q ;
wire \nios2_qsys_0|A_dc_fill_starting~0_combout ;
wire \nios2_qsys_0|A_dc_fill_starting_d1~q ;
wire \nios2_qsys_0|A_valid~q ;
wire \nios2_qsys_0|E_src2[11]~feeder_combout ;
wire \nios2_qsys_0|D_ctrl_mulx~0_combout ;
wire \nios2_qsys_0|D_ctrl_mulx~1_combout ;
wire \nios2_qsys_0|E_ctrl_mulx~q ;
wire \nios2_qsys_0|M_ctrl_mulx~q ;
wire \nios2_qsys_0|D_ctrl_shift_right~0_combout ;
wire \nios2_qsys_0|E_ctrl_shift_right~q ;
wire \nios2_qsys_0|M_ctrl_shift_right~q ;
wire \nios2_qsys_0|M_st_data[8]~feeder_combout ;
wire \nios2_qsys_0|dc_tag_wr_port_data[0]~3_combout ;
wire \nios2_qsys_0|dc_tag_wr_port_addr[0]~1_combout ;
wire \nios2_qsys_0|dc_tag_wr_port_addr[1]~2_combout ;
wire \nios2_qsys_0|dc_tag_wr_port_addr[2]~3_combout ;
wire \nios2_qsys_0|dc_tag_wr_port_addr[3]~4_combout ;
wire \nios2_qsys_0|dc_tag_wr_port_addr[4]~5_combout ;
wire \nios2_qsys_0|E_src2[10]~feeder_combout ;
wire \nios2_qsys_0|d_byteenable_nxt[0]~0_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~3_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~2_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~1_combout ;
wire \mm_interconnect_0|addr_router_001|always1~0_combout ;
wire \mm_interconnect_0|addr_router_001|always1~2_combout ;
wire \mm_interconnect_0|limiter_001|cmd_src_valid[6]~3_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator|av_waitrequest_generated~0_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0]~0_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~2_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout ;
wire \mm_interconnect_0|addr_router_001|always1~1_combout ;
wire \mm_interconnect_0|limiter_001|cmd_src_valid[4]~2_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0]~0_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~2_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~1_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator|av_waitrequest_generated~0_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout ;
wire \nios2_qsys_0|E_src2[13]~feeder_combout ;
wire \nios2_qsys_0|M_st_data[17]~feeder_combout ;
wire \nios2_qsys_0|F_issue~combout ;
wire \nios2_qsys_0|D_issue~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[23]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~10 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~13_sumout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~29_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[23]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[22]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~14 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~17_sumout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~18 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~21_sumout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~22 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~25_sumout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[31]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~26 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~29_sumout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ;
wire \nios2_qsys_0|E_mem_byte_en~0_combout ;
wire \nios2_qsys_0|d_byteenable_nxt[0]~1_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \nios2_qsys_0|Equal185~0_combout ;
wire \nios2_qsys_0|M_ctrl_ld16~q ;
wire \nios2_qsys_0|E_ctrl_ld8_ld16~0_combout ;
wire \nios2_qsys_0|Equal182~0_combout ;
wire \nios2_qsys_0|M_ctrl_ld8~q ;
wire \nios2_qsys_0|M_ld_align_sh16~0_combout ;
wire \nios2_qsys_0|A_ld_align_sh16~q ;
wire \nios2_qsys_0|E_st_bus~0_combout ;
wire \nios2_qsys_0|M_ctrl_st_bypass~q ;
wire \nios2_qsys_0|M_dc_valid_st_bypass_hit~0_combout ;
wire \nios2_qsys_0|A_dc_valid_st_bypass_hit~q ;
wire \nios2_qsys_0|A_en_d1~0_combout ;
wire \nios2_qsys_0|A_en_d1~q ;
wire \nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ;
wire \nios2_qsys_0|A_dc_fill_dp_offset_nxt[0]~1_combout ;
wire \nios2_qsys_0|A_dc_rd_data_cnt[3]~0_combout ;
wire \nios2_qsys_0|dc_data_wr_port_addr[0]~0_combout ;
wire \nios2_qsys_0|A_dc_fill_dp_offset_nxt[1]~2_combout ;
wire \nios2_qsys_0|rf_a_rd_port_addr[1]~1_combout ;
wire \nios2_qsys_0|rf_a_rd_port_addr[2]~2_combout ;
wire \nios2_qsys_0|D_src2_reg[0]~44_combout ;
wire \nios2_qsys_0|A_slow_inst_result[24]~feeder_combout ;
wire \to_sw_data_export[24]~input_o ;
wire \to_sw_data|readdata[24]~feeder_combout ;
wire \to_hw_data|Equal0~0_combout ;
wire \nios2_qsys_0|E_mem_byte_en[3]~3_combout ;
wire \nios2_qsys_0|d_byteenable_nxt[3]~4_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_starting~q ;
wire \nios2_qsys_0|A_dc_wb_rd_addr_starting~q ;
wire \nios2_qsys_0|A_dc_wb_rd_data_starting~q ;
wire \nios2_qsys_0|A_dc_wb_rd_en~0_combout ;
wire \nios2_qsys_0|A_dc_wb_rd_en~combout ;
wire \nios2_qsys_0|E_src2[4]~feeder_combout ;
wire \nios2_qsys_0|rf_b_rd_port_addr[0]~0_combout ;
wire \nios2_qsys_0|rf_b_rd_port_addr[1]~1_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[24]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~17_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[17]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~4_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~52_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[14]~feeder_combout ;
wire \nios2_qsys_0|M_st_data[14]~feeder_combout ;
wire \nios2_qsys_0|E_src2[14]~feeder_combout ;
wire \nios2_qsys_0|F_ctrl_hi_imm16~0_combout ;
wire \nios2_qsys_0|D_ctrl_hi_imm16~q ;
wire \nios2_qsys_0|E_src2[12]~0_combout ;
wire \nios2_qsys_0|dc_data_wr_port_addr[3]~3_combout ;
wire \nios2_qsys_0|dc_data_wr_port_addr[4]~4_combout ;
wire \nios2_qsys_0|dc_data_wr_port_addr[5]~5_combout ;
wire \nios2_qsys_0|dc_data_wr_port_addr[6]~6_combout ;
wire \nios2_qsys_0|dc_data_wr_port_addr[7]~7_combout ;
wire \nios2_qsys_0|dc_data_wr_port_addr[8]~8_combout ;
wire \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[0]~0_combout ;
wire \nios2_qsys_0|dc_data_rd_port_addr[0]~0_combout ;
wire \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout ;
wire \nios2_qsys_0|dc_data_rd_port_addr[1]~1_combout ;
wire \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[2]~2_combout ;
wire \nios2_qsys_0|dc_data_rd_port_addr[2]~2_combout ;
wire \nios2_qsys_0|dc_data_rd_port_addr[3]~3_combout ;
wire \nios2_qsys_0|E_src2[15]~feeder_combout ;
wire \nios2_qsys_0|E_ctrl_ld_signed~0_combout ;
wire \nios2_qsys_0|M_ctrl_ld_signed~q ;
wire \nios2_qsys_0|A_ctrl_ld_signed~q ;
wire \nios2_qsys_0|E_src2[7]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[25]~feeder_combout ;
wire \nios2_qsys_0|M_st_data[15]~feeder_combout ;
wire \nios2_qsys_0|Equal0~0_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[0]~0_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[1]~1_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[2]~2_combout ;
wire \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[0]~0_combout ;
wire \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[1]~1_combout ;
wire \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[2]~2_combout ;
wire \nios2_qsys_0|E_src2[8]~feeder_combout ;
wire \nios2_qsys_0|E_ld_bus~0_combout ;
wire \nios2_qsys_0|M_ctrl_ld_bypass~q ;
wire \nios2_qsys_0|A_ctrl_ld_bypass~q ;
wire \nios2_qsys_0|A_slow_inst_sel_nxt~0_combout ;
wire \nios2_qsys_0|A_slow_inst_sel~q ;
wire \nios2_qsys_0|M_ld_align_sh8~0_combout ;
wire \nios2_qsys_0|A_ld_align_sh8~q ;
wire \nios2_qsys_0|A_wr_data_unfiltered[7]~5_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[7]~4_combout ;
wire \nios2_qsys_0|E_src2[9]~feeder_combout ;
wire \nios2_qsys_0|rf_b_rd_port_addr[4]~4_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ;
wire \nios2_qsys_0|A_slow_inst_result[16]~feeder_combout ;
wire \nios2_qsys_0|M_st_data[18]~feeder_combout ;
wire \nios2_qsys_0|A_slow_inst_result[19]~feeder_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~1_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ;
wire \jtag_uart_0|r_val~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[2]~feeder_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[3]~feeder_combout ;
wire \nios2_qsys_0|M_ctrl_st_nxt~0_combout ;
wire \nios2_qsys_0|M_ctrl_st~q ;
wire \nios2_qsys_0|M_valid_st_writes_mem~combout ;
wire \nios2_qsys_0|A_valid_st_writes_mem~q ;
wire \nios2_qsys_0|A_dc_xfer_rd_addr_offset_match~0_combout ;
wire \nios2_qsys_0|A_dc_xfer_rd_addr_offset_match~combout ;
wire \nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ;
wire \nios2_qsys_0|M_dc_st_data[1]~1_combout ;
wire \nios2_qsys_0|A_dc_fill_wr_data~0_combout ;
wire \nios2_qsys_0|A_dc_fill_dp_offset_nxt[2]~0_combout ;
wire \nios2_qsys_0|Equal280~0_combout ;
wire \nios2_qsys_0|A_ctrl_st~q ;
wire \nios2_qsys_0|dc_data_wr_port_data[0]~0_combout ;
wire \mm_interconnect_0|addr_router_001|Equal3~1_combout ;
wire \mm_interconnect_0|limiter_001|cmd_src_valid[5]~0_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~0_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~1_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~3_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~2_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~1_combout ;
wire \to_hw_sig|always0~0_combout ;
wire \jtag_uart_0|ien_AE~0_combout ;
wire \jtag_uart_0|ien_AE~q ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \jtag_uart_0|fifo_rd~0_combout ;
wire \jtag_uart_0|fifo_rd~1_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \jtag_uart_0|fifo_rd~2_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \jtag_uart_0|t_dav~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_valid~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write2~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ;
wire \jtag_uart_0|wr_rfifo~combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[5]~feeder_combout ;
wire \nios2_qsys_0|M_dc_st_data[2]~2_combout ;
wire \to_sw_data_export[3]~input_o ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[9]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[10]~feeder_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout ;
wire \jtag_uart_0|read_0~q ;
wire \to_hw_data|always0~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~9_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~25_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[6]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[7]~feeder_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~5_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~18_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~30_combout ;
wire \nios2_qsys_0|M_st_data[19]~feeder_combout ;
wire \to_sw_data_export[28]~input_o ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[28]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[26]~feeder_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~17_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~16_combout ;
wire \nios2_qsys_0|A_inst_result[8]~feeder_combout ;
wire \nios2_qsys_0|E_op_rdctl~0_combout ;
wire \nios2_qsys_0|E_op_rdctl~combout ;
wire \nios2_qsys_0|M_ctrl_rdctl_inst~q ;
wire \nios2_qsys_0|M_ctrl_mem_nxt~0_combout ;
wire \nios2_qsys_0|M_ctrl_mem~q ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \jtag_uart_0|Add1~2 ;
wire \jtag_uart_0|Add1~6 ;
wire \jtag_uart_0|Add1~9_sumout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[18]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[20]~feeder_combout ;
wire \nios2_qsys_0|M_st_data[21]~feeder_combout ;
wire \nios2_qsys_0|M_st_data[22]~feeder_combout ;
wire \nios2_qsys_0|D_src2_reg[0]~41_combout ;
wire \nios2_qsys_0|A_slow_inst_result[21]~feeder_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \jtag_uart_0|Add1~10 ;
wire \jtag_uart_0|Add1~14 ;
wire \jtag_uart_0|Add1~18 ;
wire \jtag_uart_0|Add1~21_sumout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[21]~feeder_combout ;
wire \to_sw_data_export[6]~input_o ;
wire \to_sw_data|readdata[6]~feeder_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[6]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~55_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[6]~42_combout ;
wire \nios2_qsys_0|M_dc_st_data[6]~6_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[6]~7_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[7]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~58_combout ;
wire \to_sw_data_export[7]~input_o ;
wire \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[7]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[7]~43_combout ;
wire \nios2_qsys_0|M_dc_st_data[7]~7_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[7]~8_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[14]~9_combout ;
wire \to_sw_data_export[8]~input_o ;
wire \to_sw_data|readdata[8]~feeder_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[8]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[8]~feeder_combout ;
wire \jtag_uart_0|Add0~2 ;
wire \jtag_uart_0|Add0~6 ;
wire \jtag_uart_0|Add0~10 ;
wire \jtag_uart_0|Add0~14 ;
wire \jtag_uart_0|Add0~17_sumout ;
wire \jtag_uart_0|Add0~13_sumout ;
wire \jtag_uart_0|Add0~18 ;
wire \jtag_uart_0|Add0~22 ;
wire \jtag_uart_0|Add0~25_sumout ;
wire \jtag_uart_0|Add0~1_sumout ;
wire \jtag_uart_0|Add0~5_sumout ;
wire \jtag_uart_0|Add0~9_sumout ;
wire \jtag_uart_0|LessThan1~0_combout ;
wire \jtag_uart_0|Add0~21_sumout ;
wire \jtag_uart_0|LessThan1~1_combout ;
wire \jtag_uart_0|fifo_AF~q ;
wire \jtag_uart_0|ien_AF~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate2~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~2_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q ;
wire \jtag_uart_0|pause_irq~0_combout ;
wire \jtag_uart_0|pause_irq~q ;
wire \jtag_uart_0|av_readdata[8]~0_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~6_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[8]~44_combout ;
wire \nios2_qsys_0|M_dc_st_data[8]~8_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[8]~10_combout ;
wire \nios2_qsys_0|M_st_data[9]~feeder_combout ;
wire \nios2_qsys_0|M_dc_st_data[9]~9_combout ;
wire \to_sw_data_export[9]~input_o ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[9]~feeder_combout ;
wire \jtag_uart_0|LessThan0~0_combout ;
wire \jtag_uart_0|LessThan0~1_combout ;
wire \jtag_uart_0|fifo_AE~q ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[9]~45_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[9]~11_combout ;
wire \nios2_qsys_0|M_st_data[10]~feeder_combout ;
wire \nios2_qsys_0|M_dc_st_data[10]~10_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[11]~feeder_combout ;
wire \nios2_qsys_0|A_slow_inst_result[25]~feeder_combout ;
wire \to_sw_data_export[25]~input_o ;
wire \to_sw_data|readdata[25]~feeder_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[25]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout ;
wire \nios2_qsys_0|A_dc_rd_data[14]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[14]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[15]~feeder_combout ;
wire \nios2_qsys_0|M_st_data[12]~feeder_combout ;
wire \nios2_qsys_0|M_dc_st_data[12]~12_combout ;
wire \to_sw_data_export[12]~input_o ;
wire \to_sw_data|readdata[12]~feeder_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout ;
wire \nios2_qsys_0|M_st_data[13]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[13]~feeder_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~13_combout ;
wire \nios2_qsys_0|M_st_data[23]~feeder_combout ;
wire \nios2_qsys_0|A_slow_inst_result[27]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[27]~feeder_combout ;
wire \nios2_qsys_0|A_slow_inst_result[31]~feeder_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout ;
wire \to_sw_data_export[31]~input_o ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[31]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~5_combout ;
wire \nios2_qsys_0|M_ctrl_ld8_ld16~q ;
wire \nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ;
wire \nios2_qsys_0|A_slow_inst_result_en~0_combout ;
wire \nios2_qsys_0|E_alu_result~17_combout ;
wire \nios2_qsys_0|D_src2_reg[27]~51_combout ;
wire \nios2_qsys_0|D_src2_reg[27]~52_combout ;
wire \nios2_qsys_0|F_ctrl_unsigned_lo_imm16~1_combout ;
wire \nios2_qsys_0|F_ctrl_unsigned_lo_imm16~0_combout ;
wire \nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ;
wire \nios2_qsys_0|D_src2[27]~7_combout ;
wire \nios2_qsys_0|D_src2[27]~8_combout ;
wire \nios2_qsys_0|E_src2[26]~1_combout ;
wire \nios2_qsys_0|Add16~94 ;
wire \nios2_qsys_0|Add16~97_sumout ;
wire \nios2_qsys_0|E_alu_result~21_combout ;
wire \nios2_qsys_0|D_src2_reg[23]~60_combout ;
wire \nios2_qsys_0|D_src2_reg[23]~59_combout ;
wire \nios2_qsys_0|D_src2[23]~15_combout ;
wire \nios2_qsys_0|D_src2[23]~16_combout ;
wire \nios2_qsys_0|Add16~98 ;
wire \nios2_qsys_0|Add16~102 ;
wire \nios2_qsys_0|Add16~105_sumout ;
wire \nios2_qsys_0|E_alu_result~19_combout ;
wire \nios2_qsys_0|D_src2_reg[25]~55_combout ;
wire \nios2_qsys_0|D_src2_reg[25]~56_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ;
wire \nios2_qsys_0|A_slow_inst_result[28]~feeder_combout ;
wire \nios2_qsys_0|A_slow_inst_result[29]~feeder_combout ;
wire \to_sw_data_export[29]~input_o ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[29]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout ;
wire \nios2_qsys_0|A_slow_inst_result[30]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[30]~feeder_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]~feeder_combout ;
wire \to_hw_data|data_out[30]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout ;
wire \to_sw_data_export[30]~input_o ;
wire \to_sw_data|readdata[30]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[27]~27_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[24]~60_combout ;
wire \nios2_qsys_0|M_dc_st_data[24]~24_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[24]~28_combout ;
wire \nios2_qsys_0|D_src2_reg[25]~95_combout ;
wire \nios2_qsys_0|D_src2_reg[25]~96_combout ;
wire \nios2_qsys_0|E_st_data[25]~1_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[25]~61_combout ;
wire \nios2_qsys_0|E_alu_result~18_combout ;
wire \nios2_qsys_0|D_src2_reg[26]~97_combout ;
wire \nios2_qsys_0|D_src2_reg[26]~54_combout ;
wire \nios2_qsys_0|D_src2_reg[26]~98_combout ;
wire \nios2_qsys_0|E_st_data[26]~2_combout ;
wire \to_sw_data_export[26]~input_o ;
wire \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[26]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[26]~feeder_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[26]~62_combout ;
wire \nios2_qsys_0|E_logic_result[29]~9_combout ;
wire \nios2_qsys_0|E_alu_result~15_combout ;
wire \nios2_qsys_0|D_src2_reg[29]~48_combout ;
wire \nios2_qsys_0|D_src2[29]~3_combout ;
wire \nios2_qsys_0|D_src2_reg[29]~47_combout ;
wire \nios2_qsys_0|D_src2[29]~4_combout ;
wire \nios2_qsys_0|Add16~114 ;
wire \nios2_qsys_0|Add16~118 ;
wire \nios2_qsys_0|Add16~121_sumout ;
wire \nios2_qsys_0|D_src2_reg[29]~103_combout ;
wire \nios2_qsys_0|D_src2_reg[29]~104_combout ;
wire \nios2_qsys_0|E_st_data[29]~5_combout ;
wire \nios2_qsys_0|D_src2_reg[30]~46_combout ;
wire \nios2_qsys_0|D_src2_reg[30]~45_combout ;
wire \nios2_qsys_0|D_src2[30]~1_combout ;
wire \nios2_qsys_0|D_src2[30]~2_combout ;
wire \nios2_qsys_0|Add16~122 ;
wire \nios2_qsys_0|Add16~125_sumout ;
wire \nios2_qsys_0|D_src1_reg[30]~15_combout ;
wire \nios2_qsys_0|Equal312~0_combout ;
wire \nios2_qsys_0|D_regnum_a_cmp_F~0_combout ;
wire \nios2_qsys_0|D_regnum_a_cmp_F~combout ;
wire \nios2_qsys_0|E_regnum_a_cmp_D~q ;
wire \nios2_qsys_0|D_src1_hazard_E~combout ;
wire \nios2_qsys_0|E_logic_result[30]~8_combout ;
wire \nios2_qsys_0|E_alu_result~14_combout ;
wire \nios2_qsys_0|D_src2_reg[30]~105_combout ;
wire \nios2_qsys_0|D_src2_reg[30]~106_combout ;
wire \nios2_qsys_0|E_st_data[30]~6_combout ;
wire \nios2_qsys_0|M_dc_st_data[30]~30_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[30]~66_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[30]~34_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[31]~67_combout ;
wire \nios2_qsys_0|M_dc_st_data[31]~31_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[31]~35_combout ;
wire \nios2_qsys_0|M_dc_st_data[29]~29_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[29]~65_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[29]~33_combout ;
wire \nios2_qsys_0|M_dc_st_data[28]~28_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[28]~64_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[28]~32_combout ;
wire \nios2_qsys_0|M_dc_st_data[27]~27_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[27]~63_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[27]~31_combout ;
wire \nios2_qsys_0|M_dc_st_data[26]~26_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[26]~30_combout ;
wire \nios2_qsys_0|M_dc_st_data[25]~25_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[25]~29_combout ;
wire \nios2_qsys_0|A_inst_result[30]~feeder_combout ;
wire \nios2_qsys_0|D_ctrl_mul_shift_src1_signed~0_combout ;
wire \nios2_qsys_0|E_ctrl_mul_shift_src1_signed~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data0_signed_extension_block|data_out[32]~0_combout ;
wire \nios2_qsys_0|D_ctrl_shift_rot_right~0_combout ;
wire \nios2_qsys_0|E_ctrl_shift_rot_right~q ;
wire \nios2_qsys_0|Equal318~0_combout ;
wire \nios2_qsys_0|E_sh_cnt_row[1]~0_combout ;
wire \nios2_qsys_0|E_sh_cnt_col[7]~0_combout ;
wire \nios2_qsys_0|D_ctrl_shift_rot~0_combout ;
wire \nios2_qsys_0|E_ctrl_shift_rot~q ;
wire \nios2_qsys_0|E_src2_mul_cell[15]~0_combout ;
wire \nios2_qsys_0|E_sh_cnt_row[2]~1_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[16]~1_combout ;
wire \nios2_qsys_0|E_sh_cnt_col[1]~1_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[17]~2_combout ;
wire \nios2_qsys_0|E_sh_cnt_col[2]~2_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[18]~3_combout ;
wire \nios2_qsys_0|E_sh_cnt_col[3]~3_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[19]~4_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[12]~5_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[20]~6_combout ;
wire \nios2_qsys_0|E_sh_cnt_col[5]~4_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[21]~7_combout ;
wire \nios2_qsys_0|E_sh_cnt_col[6]~5_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[22]~8_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[23]~9_combout ;
wire \nios2_qsys_0|E_sh_cnt_row[3]~2_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[24]~10_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[25]~11_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[26]~12_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[27]~13_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[28]~14_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[29]~15_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[30]~16_combout ;
wire \nios2_qsys_0|E_src2_mul_cell~17_combout ;
wire \nios2_qsys_0|Equal151~3_combout ;
wire \nios2_qsys_0|E_ctrl_mul_shift_src2_signed_nxt~combout ;
wire \nios2_qsys_0|E_ctrl_mul_shift_src2_signed~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data0_signed_extension_block|data_out[32]~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT12 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT13 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT14 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT15 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT16 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT17 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT18 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT19 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT20 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT21 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT22 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT23 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT24 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT25 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT26 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT27 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT28 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT29 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT30 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT31 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT32 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT33 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT34 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT35 ;
wire \nios2_qsys_0|D_src1_reg[4]~4_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~dataout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT1 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT2 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT3 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT4 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT5 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT6 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT7 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT8 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT9 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT10 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT11 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT12 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT13 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT14 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT15 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT16 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT17 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT18 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT19 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT20 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT21 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT22 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT23 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT24 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT25 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT26 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT27 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT28 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT29 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT30 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT31 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT32 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT33 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT34 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT35 ;
wire \nios2_qsys_0|E_src2_mul_cell[7]~18_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[0]~19_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[1]~20_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[2]~21_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[3]~22_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[4]~23_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[5]~24_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[6]~25_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[7]~26_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[8]~27_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[9]~28_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[10]~29_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[11]~30_combout ;
wire \nios2_qsys_0|E_src2[12]~feeder_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[12]~31_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[13]~32_combout ;
wire \nios2_qsys_0|E_src2_mul_cell[14]~33_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~dataout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT32 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT33 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT34 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT35 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \nios2_qsys_0|A_wr_data_unfiltered[30]~43_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[30]~44_combout ;
wire \nios2_qsys_0|D_src1_reg[29]~16_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT11 ;
wire \nios2_qsys_0|A_wr_data_unfiltered[29]~45_combout ;
wire \nios2_qsys_0|A_inst_result[29]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[29]~46_combout ;
wire \nios2_qsys_0|E_alu_result~16_combout ;
wire \nios2_qsys_0|D_src2_reg[28]~49_combout ;
wire \nios2_qsys_0|D_src2_reg[28]~50_combout ;
wire \nios2_qsys_0|D_src2[28]~5_combout ;
wire \nios2_qsys_0|D_src2[28]~6_combout ;
wire \nios2_qsys_0|Add16~117_sumout ;
wire \nios2_qsys_0|D_src1_reg[28]~17_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT10 ;
wire \nios2_qsys_0|A_wr_data_unfiltered[28]~47_combout ;
wire \nios2_qsys_0|A_inst_result[28]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[28]~48_combout ;
wire \nios2_qsys_0|D_src2[25]~11_combout ;
wire \nios2_qsys_0|D_src2[25]~12_combout ;
wire \nios2_qsys_0|Add16~106 ;
wire \nios2_qsys_0|Add16~109_sumout ;
wire \nios2_qsys_0|D_src2_reg[26]~53_combout ;
wire \nios2_qsys_0|D_src2[26]~9_combout ;
wire \nios2_qsys_0|D_src2[26]~10_combout ;
wire \nios2_qsys_0|Add16~110 ;
wire \nios2_qsys_0|Add16~113_sumout ;
wire \nios2_qsys_0|D_src1_reg[27]~18_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT9 ;
wire \nios2_qsys_0|A_wr_data_unfiltered[31]~40_combout ;
wire \nios2_qsys_0|A_inst_result[31]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[31]~42_combout ;
wire \nios2_qsys_0|D_src2_reg[31]~42_combout ;
wire \nios2_qsys_0|D_src2_reg[31]~43_combout ;
wire \nios2_qsys_0|D_src2_reg[31]~107_combout ;
wire \nios2_qsys_0|E_st_data[31]~7_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[19]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[20]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[21]~feeder_combout ;
wire \nios2_qsys_0|A_dc_rd_data[22]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[22]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[23]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[24]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[25]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[26]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[27]~feeder_combout ;
wire \nios2_qsys_0|A_dc_rd_data[28]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[28]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[29]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[30]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[31]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[31]~31_combout ;
wire \nios2_qsys_0|d_writedata[15]~0_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~11_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout ;
wire \to_sw_data_export[27]~input_o ;
wire \to_sw_data|readdata[27]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout ;
wire \nios2_qsys_0|A_inst_result[27]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[27]~49_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[27]~50_combout ;
wire \nios2_qsys_0|D_src1_reg[26]~19_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT8 ;
wire \nios2_qsys_0|A_wr_data_unfiltered[26]~51_combout ;
wire \nios2_qsys_0|A_inst_result[26]~feeder_combout ;
wire \nios2_qsys_0|A_slow_inst_result[26]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[26]~52_combout ;
wire \nios2_qsys_0|D_src2_reg[23]~91_combout ;
wire \nios2_qsys_0|D_src2_reg[23]~92_combout ;
wire \nios2_qsys_0|M_dc_st_data[23]~23_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[19]~18_combout ;
wire \to_sw_data_export[23]~input_o ;
wire \nios2_qsys_0|d_writedata_nxt[23]~23_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout ;
wire \nios2_qsys_0|M_st_data[20]~feeder_combout ;
wire \nios2_qsys_0|D_src2_reg[20]~85_combout ;
wire \nios2_qsys_0|E_logic_result[20]~1_combout ;
wire \nios2_qsys_0|E_alu_result~24_combout ;
wire \nios2_qsys_0|D_src2_reg[20]~86_combout ;
wire \nios2_qsys_0|d_writedata_nxt[20]~20_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[23]~59_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[23]~26_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[18]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[30]~30_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~12_combout ;
wire \nios2_qsys_0|d_writedata_nxt[13]~13_combout ;
wire \to_hw_data|data_out[13]~feeder_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout ;
wire \to_sw_data_export[13]~input_o ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[13]~49_combout ;
wire \nios2_qsys_0|M_dc_st_data[13]~13_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[13]~15_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[14]~feeder_combout ;
wire \to_hw_data|data_out[14]~feeder_combout ;
wire \jtag_uart_0|woverflow~0_combout ;
wire \jtag_uart_0|woverflow~1_combout ;
wire \jtag_uart_0|woverflow~q ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~56_combout ;
wire \to_sw_data_export[14]~input_o ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[14]~50_combout ;
wire \nios2_qsys_0|M_dc_st_data[14]~14_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[14]~16_combout ;
wire \nios2_qsys_0|M_dc_st_data[15]~15_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[15]~feeder_combout ;
wire \jtag_uart_0|rvalid~0_combout ;
wire \jtag_uart_0|rvalid~q ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~59_combout ;
wire \to_sw_data_export[15]~input_o ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[15]~51_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[15]~17_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[16]~52_combout ;
wire \nios2_qsys_0|M_dc_st_data[16]~16_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[16]~19_combout ;
wire \nios2_qsys_0|M_dc_st_data[17]~17_combout ;
wire \jtag_uart_0|Add1~5_sumout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[17]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout ;
wire \to_sw_data_export[17]~input_o ;
wire \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[17]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[17]~53_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[17]~20_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[17]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[12]~12_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[12]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[12]~48_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[12]~14_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[16]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[29]~29_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[25]~53_combout ;
wire \nios2_qsys_0|A_inst_result[25]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[25]~54_combout ;
wire \nios2_qsys_0|D_src1_reg[25]~20_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT7 ;
wire \nios2_qsys_0|A_wr_data_unfiltered[22]~59_combout ;
wire \nios2_qsys_0|A_slow_inst_result[22]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[22]~feeder_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout ;
wire \jtag_uart_0|Add1~22 ;
wire \jtag_uart_0|Add1~25_sumout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~57_combout ;
wire \to_sw_data_export[22]~input_o ;
wire \to_sw_data|readdata[22]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout ;
wire \nios2_qsys_0|A_inst_result[22]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[22]~60_combout ;
wire \nios2_qsys_0|Add16~38 ;
wire \nios2_qsys_0|Add16~42 ;
wire \nios2_qsys_0|Add16~46 ;
wire \nios2_qsys_0|Add16~50 ;
wire \nios2_qsys_0|Add16~53_sumout ;
wire \nios2_qsys_0|Add3~34 ;
wire \nios2_qsys_0|Add3~37_sumout ;
wire \nios2_qsys_0|Add0~34 ;
wire \nios2_qsys_0|Add0~38 ;
wire \nios2_qsys_0|Add0~41_sumout ;
wire \nios2_qsys_0|Add1~1_combout ;
wire \nios2_qsys_0|E_alu_result~6_combout ;
wire \nios2_qsys_0|D_src2_reg[12]~37_combout ;
wire \nios2_qsys_0|D_src2_reg[12]~38_combout ;
wire \nios2_qsys_0|D_src2_reg[28]~101_combout ;
wire \nios2_qsys_0|D_src2_reg[28]~102_combout ;
wire \nios2_qsys_0|E_st_data[28]~4_combout ;
wire \nios2_qsys_0|d_writedata_nxt[28]~28_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~14_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout ;
wire \to_sw_data_export[11]~input_o ;
wire \to_sw_data|readdata[11]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[11]~47_combout ;
wire \nios2_qsys_0|M_dc_st_data[11]~11_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[11]~13_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[13]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[10]~10_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[10]~feeder_combout ;
wire \jtag_uart_0|ac~0_combout ;
wire \jtag_uart_0|ac~q ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout ;
wire \to_sw_data_export[10]~input_o ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[10]~46_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[10]~12_combout ;
wire \nios2_qsys_0|A_dc_rd_data[12]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[12]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[22]~22_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~8_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~20_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~54_combout ;
wire \to_sw_data_export[21]~input_o ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[21]~61_combout ;
wire \nios2_qsys_0|A_inst_result[21]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[21]~62_combout ;
wire \nios2_qsys_0|D_src2_reg[22]~89_combout ;
wire \nios2_qsys_0|D_src2_reg[22]~62_combout ;
wire \nios2_qsys_0|D_src2_reg[22]~90_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[22]~58_combout ;
wire \nios2_qsys_0|M_dc_st_data[22]~22_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[22]~25_combout ;
wire \nios2_qsys_0|M_dc_st_data[21]~21_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[21]~57_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[21]~24_combout ;
wire \to_sw_data_export[20]~input_o ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[20]~feeder_combout ;
wire \jtag_uart_0|Add1~17_sumout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[20]~56_combout ;
wire \nios2_qsys_0|M_dc_st_data[20]~20_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[20]~23_combout ;
wire \nios2_qsys_0|M_dc_st_data[19]~19_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[19]~55_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[19]~22_combout ;
wire \nios2_qsys_0|A_inst_result[23]~feeder_combout ;
wire \nios2_qsys_0|A_slow_inst_result[23]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[23]~57_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[23]~58_combout ;
wire \nios2_qsys_0|D_src1_reg[23]~22_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT6 ;
wire \nios2_qsys_0|A_wr_data_unfiltered[12]~36_combout ;
wire \nios2_qsys_0|A_slow_inst_result[12]~feeder_combout ;
wire \nios2_qsys_0|A_slow_ld16_data[12]~4_combout ;
wire \nios2_qsys_0|A_ld_align_byte1_fill~q ;
wire \nios2_qsys_0|A_inst_result[12]~feeder_combout ;
wire \nios2_qsys_0|A_data_ram_ld16_data[12]~4_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[12]~37_combout ;
wire \nios2_qsys_0|D_src1_reg[12]~12_combout ;
wire \nios2_qsys_0|Add16~54 ;
wire \nios2_qsys_0|Add16~58 ;
wire \nios2_qsys_0|Add16~62 ;
wire \nios2_qsys_0|Add16~66 ;
wire \nios2_qsys_0|Add16~70 ;
wire \nios2_qsys_0|Add16~73_sumout ;
wire \nios2_qsys_0|E_logic_result[17]~4_combout ;
wire \nios2_qsys_0|D_src2_reg[17]~71_combout ;
wire \nios2_qsys_0|D_src2[17]~27_combout ;
wire \nios2_qsys_0|D_src2[17]~33_combout ;
wire \nios2_qsys_0|Add16~74 ;
wire \nios2_qsys_0|Add16~78 ;
wire \nios2_qsys_0|Add16~81_sumout ;
wire \nios2_qsys_0|E_logic_result[19]~2_combout ;
wire \nios2_qsys_0|E_alu_result~25_combout ;
wire \nios2_qsys_0|D_src2_reg[19]~67_combout ;
wire \nios2_qsys_0|D_src2_reg[19]~68_combout ;
wire \nios2_qsys_0|D_src2[19]~23_combout ;
wire \nios2_qsys_0|D_src2[19]~24_combout ;
wire \nios2_qsys_0|Add16~82 ;
wire \nios2_qsys_0|Add16~86 ;
wire \nios2_qsys_0|Add16~90 ;
wire \nios2_qsys_0|Add16~93_sumout ;
wire \nios2_qsys_0|D_src2_reg[22]~61_combout ;
wire \nios2_qsys_0|D_src2[22]~17_combout ;
wire \nios2_qsys_0|D_src2[22]~18_combout ;
wire \nios2_qsys_0|E_alu_result~22_combout ;
wire \nios2_qsys_0|D_src1_reg[22]~23_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT5 ;
wire \nios2_qsys_0|A_wr_data_unfiltered[20]~63_combout ;
wire \nios2_qsys_0|A_slow_inst_result[20]~feeder_combout ;
wire \nios2_qsys_0|A_inst_result[20]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[20]~64_combout ;
wire \nios2_qsys_0|D_src2_reg[20]~66_combout ;
wire \nios2_qsys_0|D_src2_reg[20]~65_combout ;
wire \nios2_qsys_0|D_src2[20]~21_combout ;
wire \nios2_qsys_0|D_src2[20]~22_combout ;
wire \nios2_qsys_0|Add16~85_sumout ;
wire \nios2_qsys_0|D_src1_reg[20]~25_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT4 ;
wire \nios2_qsys_0|A_wr_data_unfiltered[11]~38_combout ;
wire \nios2_qsys_0|A_inst_result[11]~feeder_combout ;
wire \nios2_qsys_0|A_data_ram_ld16_data[11]~5_combout ;
wire \nios2_qsys_0|A_slow_inst_result[11]~feeder_combout ;
wire \nios2_qsys_0|A_slow_ld16_data[11]~5_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[11]~39_combout ;
wire \nios2_qsys_0|D_src2_reg[21]~64_combout ;
wire \nios2_qsys_0|D_src2[21]~19_combout ;
wire \nios2_qsys_0|D_src2_reg[21]~63_combout ;
wire \nios2_qsys_0|D_src2[21]~20_combout ;
wire \nios2_qsys_0|E_alu_result~23_combout ;
wire \nios2_qsys_0|D_src1_reg[21]~24_combout ;
wire \nios2_qsys_0|Add16~89_sumout ;
wire \nios2_qsys_0|D_src2_reg[21]~87_combout ;
wire \nios2_qsys_0|D_src2_reg[21]~88_combout ;
wire \nios2_qsys_0|d_writedata_nxt[21]~21_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[21]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~3_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~6_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout ;
wire \to_sw_data_export[18]~input_o ;
wire \to_sw_data|readdata[18]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[18]~54_combout ;
wire \nios2_qsys_0|M_dc_st_data[18]~18_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[18]~21_combout ;
wire \nios2_qsys_0|A_inst_result[24]~feeder_combout ;
wire \nios2_qsys_0|A_data_ram_ld16_data[8]~0_combout ;
wire \nios2_qsys_0|A_slow_inst_result[8]~feeder_combout ;
wire \nios2_qsys_0|A_slow_ld16_data[8]~0_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[8]~0_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[8]~3_combout ;
wire \nios2_qsys_0|D_src2_reg[27]~99_combout ;
wire \nios2_qsys_0|D_src2_reg[27]~100_combout ;
wire \nios2_qsys_0|E_st_data[27]~3_combout ;
wire \nios2_qsys_0|d_writedata_nxt[27]~27_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~15_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[24]~feeder_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~9_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout ;
wire \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[4]~3_combout ;
wire \nios2_qsys_0|A_inst_result[4]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[4]~16_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[4]~17_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[4]~18_combout ;
wire \nios2_qsys_0|D_src2_reg[19]~83_combout ;
wire \nios2_qsys_0|D_src2_reg[19]~84_combout ;
wire \nios2_qsys_0|d_writedata_nxt[19]~19_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~7_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~23_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout ;
wire \to_sw_data_export[5]~input_o ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[5]~41_combout ;
wire \nios2_qsys_0|M_dc_st_data[5]~5_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[5]~6_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[11]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[7]~7_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout ;
wire \to_sw_data_export[4]~input_o ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[4]~40_combout ;
wire \nios2_qsys_0|M_dc_st_data[4]~4_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[4]~5_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[8]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[6]~6_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[3]~39_combout ;
wire \nios2_qsys_0|M_dc_st_data[3]~3_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[3]~4_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[7]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[5]~5_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout ;
wire \to_sw_data_export[2]~input_o ;
wire \to_sw_data|readdata[2]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[2]~38_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[2]~3_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[6]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[4]~4_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~5_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~3_combout ;
wire \to_sw_data_export[1]~input_o ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~2_combout ;
wire \to_sw_sig_export[1]~input_o ;
wire \to_sw_sig|readdata[1]~feeder_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[1]~feeder_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[1]~37_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[1]~2_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[4]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[3]~3_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read_req~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read1~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \jtag_uart_0|r_val~0_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \jtag_uart_0|fifo_wr~0_combout ;
wire \jtag_uart_0|fifo_wr~q ;
wire \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \jtag_uart_0|Add1~13_sumout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[19]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout ;
wire \to_sw_data_export[19]~input_o ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[19]~65_combout ;
wire \nios2_qsys_0|A_inst_result[19]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[19]~66_combout ;
wire \nios2_qsys_0|D_src1_reg[19]~26_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT3 ;
wire \nios2_qsys_0|A_wr_data_unfiltered[10]~32_combout ;
wire \nios2_qsys_0|A_slow_inst_result[10]~feeder_combout ;
wire \nios2_qsys_0|A_slow_ld16_data[10]~2_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[10]~33_combout ;
wire \nios2_qsys_0|D_src1_reg[10]~10_combout ;
wire \nios2_qsys_0|Add16~45_sumout ;
wire \nios2_qsys_0|dc_data_rd_port_addr[8]~8_combout ;
wire \nios2_qsys_0|A_dc_rd_data[2]~feeder_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[2]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[26]~26_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout ;
wire \nios2_qsys_0|rf_a_rd_port_addr[4]~4_combout ;
wire \nios2_qsys_0|D_src1_reg[17]~28_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT2 ;
wire \nios2_qsys_0|A_wr_data_unfiltered[18]~67_combout ;
wire \nios2_qsys_0|A_slow_inst_result[18]~feeder_combout ;
wire \nios2_qsys_0|A_inst_result[18]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[18]~68_combout ;
wire \nios2_qsys_0|D_src1_reg[18]~27_combout ;
wire \nios2_qsys_0|E_logic_result[18]~3_combout ;
wire \nios2_qsys_0|E_alu_result~26_combout ;
wire \nios2_qsys_0|D_src2_reg[18]~70_combout ;
wire \nios2_qsys_0|D_src2[18]~25_combout ;
wire \nios2_qsys_0|D_src2_reg[18]~69_combout ;
wire \nios2_qsys_0|D_src2[18]~26_combout ;
wire \nios2_qsys_0|Add16~77_sumout ;
wire \nios2_qsys_0|D_src2_reg[18]~81_combout ;
wire \nios2_qsys_0|D_src2_reg[18]~82_combout ;
wire \nios2_qsys_0|d_writedata_nxt[18]~18_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout ;
wire \to_sw_data_export[16]~input_o ;
wire \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[16]~feeder_combout ;
wire \jtag_uart_0|Add1~1_sumout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[16]~71_combout ;
wire \nios2_qsys_0|A_inst_result[16]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[16]~72_combout ;
wire \nios2_qsys_0|D_src2_reg[16]~74_combout ;
wire \nios2_qsys_0|D_src2[16]~28_combout ;
wire \nios2_qsys_0|Add16~69_sumout ;
wire \nios2_qsys_0|D_src2_reg[16]~73_combout ;
wire \nios2_qsys_0|D_src2[16]~29_combout ;
wire \nios2_qsys_0|E_logic_result[16]~5_combout ;
wire \nios2_qsys_0|D_src1_reg[16]~29_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT1 ;
wire \nios2_qsys_0|A_wr_data_unfiltered[1]~26_combout ;
wire \nios2_qsys_0|A_inst_result[17]~feeder_combout ;
wire \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[1]~6_combout ;
wire \nios2_qsys_0|A_inst_result[1]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[1]~25_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[1]~27_combout ;
wire \nios2_qsys_0|D_src2_reg[9]~31_combout ;
wire \nios2_qsys_0|D_src2_reg[9]~32_combout ;
wire \nios2_qsys_0|Add16~41_sumout ;
wire \nios2_qsys_0|dc_data_rd_port_addr[7]~7_combout ;
wire \nios2_qsys_0|A_inst_result[5]~feeder_combout ;
wire \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[5]~2_combout ;
wire \nios2_qsys_0|A_inst_result[13]~feeder_combout ;
wire \nios2_qsys_0|A_data_ram_ld16_data[13]~3_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[5]~13_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[5]~14_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[5]~15_combout ;
wire \nios2_qsys_0|D_src1_reg[5]~3_combout ;
wire \nios2_qsys_0|Add16~2_cout ;
wire \nios2_qsys_0|Add16~6 ;
wire \nios2_qsys_0|Add16~10 ;
wire \nios2_qsys_0|Add16~14 ;
wire \nios2_qsys_0|Add16~18 ;
wire \nios2_qsys_0|Add16~22 ;
wire \nios2_qsys_0|Add16~26 ;
wire \nios2_qsys_0|Add16~30 ;
wire \nios2_qsys_0|Add16~34 ;
wire \nios2_qsys_0|Add16~37_sumout ;
wire \nios2_qsys_0|dc_data_rd_port_addr[6]~6_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[1]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[15]~15_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~21_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout ;
wire \nios2_qsys_0|rf_b_rd_port_addr[3]~3_combout ;
wire \nios2_qsys_0|D_src2_reg[7]~9_combout ;
wire \nios2_qsys_0|A_inst_result[7]~feeder_combout ;
wire \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[7]~0_combout ;
wire \nios2_qsys_0|A_inst_result[15]~feeder_combout ;
wire \nios2_qsys_0|A_data_ram_ld16_data[15]~1_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[7]~6_combout ;
wire \nios2_qsys_0|D_src2_reg[7]~8_combout ;
wire \nios2_qsys_0|D_src2_reg[7]~10_combout ;
wire \nios2_qsys_0|Add16~33_sumout ;
wire \nios2_qsys_0|dc_data_rd_port_addr[5]~5_combout ;
wire \nios2_qsys_0|M_data_ram_ld_align_sign_bit_16_hi~0_combout ;
wire \nios2_qsys_0|M_data_ram_ld_align_sign_bit_16_hi~q ;
wire \nios2_qsys_0|M_data_ram_ld_align_sign_bit~0_combout ;
wire \nios2_qsys_0|A_data_ram_ld_align_sign_bit~q ;
wire \nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ;
wire \nios2_qsys_0|A_slow_inst_result[15]~feeder_combout ;
wire \nios2_qsys_0|A_slow_ld16_data[15]~6_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[15]~73_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[15]~74_combout ;
wire \nios2_qsys_0|D_src2_reg[15]~75_combout ;
wire \nios2_qsys_0|D_src2_reg[15]~76_combout ;
wire \nios2_qsys_0|E_logic_result[15]~6_combout ;
wire \nios2_qsys_0|Add16~65_sumout ;
wire \nios2_qsys_0|D_src1_reg[15]~30_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~dataout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[6]~11_combout ;
wire \nios2_qsys_0|A_inst_result[6]~feeder_combout ;
wire \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[6]~1_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[6]~10_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[6]~12_combout ;
wire \nios2_qsys_0|D_src1_reg[6]~2_combout ;
wire \nios2_qsys_0|Add16~29_sumout ;
wire \nios2_qsys_0|dc_data_rd_port_addr[4]~4_combout ;
wire \nios2_qsys_0|A_inst_result[14]~feeder_combout ;
wire \nios2_qsys_0|A_data_ram_ld16_data[14]~2_combout ;
wire \nios2_qsys_0|A_slow_ld16_data[14]~7_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[14]~75_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[14]~76_combout ;
wire \nios2_qsys_0|D_src1_reg[14]~31_combout ;
wire \nios2_qsys_0|Add16~61_sumout ;
wire \nios2_qsys_0|E_logic_result[14]~11_combout ;
wire \nios2_qsys_0|D_src2_reg[14]~77_combout ;
wire \nios2_qsys_0|D_src2_reg[14]~78_combout ;
wire \nios2_qsys_0|d_writedata_nxt[14]~14_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~24_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[13]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[10]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[7]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[3]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~feeder_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~6_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[17]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[15]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[13]~feeder_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~26_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~11_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~10_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~27_combout ;
wire \nios2_qsys_0|rf_b_rd_port_addr[2]~2_combout ;
wire \nios2_qsys_0|D_src2_reg[4]~18_combout ;
wire \nios2_qsys_0|D_src2_reg[4]~17_combout ;
wire \nios2_qsys_0|D_src2_reg[4]~19_combout ;
wire \nios2_qsys_0|Add16~21_sumout ;
wire \nios2_qsys_0|Add3~9_sumout ;
wire \nios2_qsys_0|Add3~5_sumout ;
wire \nios2_qsys_0|Add3~1_sumout ;
wire \nios2_qsys_0|Add0~2 ;
wire \nios2_qsys_0|Add0~6 ;
wire \nios2_qsys_0|Add0~9_sumout ;
wire \nios2_qsys_0|E_extra_pc[2]~feeder_combout ;
wire \nios2_qsys_0|E_alu_result~0_combout ;
wire \nios2_qsys_0|dc_data_wr_port_addr[2]~2_combout ;
wire \nios2_qsys_0|A_dc_xfer_wr_data[0]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[25]~25_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout ;
wire \to_hw_data|data_out[24]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~7_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[24]~55_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[24]~56_combout ;
wire \nios2_qsys_0|D_src1_reg[24]~21_combout ;
wire \nios2_qsys_0|Add16~101_sumout ;
wire \nios2_qsys_0|D_src2_reg[24]~57_combout ;
wire \nios2_qsys_0|D_src2_reg[24]~58_combout ;
wire \nios2_qsys_0|D_src2[24]~13_combout ;
wire \nios2_qsys_0|D_src2[24]~14_combout ;
wire \nios2_qsys_0|E_alu_result~20_combout ;
wire \nios2_qsys_0|D_src2_reg[24]~93_combout ;
wire \nios2_qsys_0|D_src2_reg[24]~94_combout ;
wire \nios2_qsys_0|E_st_data[24]~0_combout ;
wire \nios2_qsys_0|d_writedata_nxt[24]~24_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout ;
wire \nios2_qsys_0|rf_a_rd_port_addr[3]~3_combout ;
wire \nios2_qsys_0|D_src1_reg[3]~5_combout ;
wire \nios2_qsys_0|Add16~17_sumout ;
wire \nios2_qsys_0|Add0~5_sumout ;
wire \nios2_qsys_0|E_extra_pc[1]~feeder_combout ;
wire \nios2_qsys_0|E_alu_result~11_combout ;
wire \nios2_qsys_0|dc_data_wr_port_addr[1]~1_combout ;
wire \nios2_qsys_0|A_inst_result[10]~feeder_combout ;
wire \nios2_qsys_0|A_data_ram_ld16_data[10]~6_combout ;
wire \nios2_qsys_0|A_inst_result[2]~feeder_combout ;
wire \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[2]~5_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[2]~22_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[2]~23_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[2]~24_combout ;
wire \nios2_qsys_0|D_src2_reg[2]~23_combout ;
wire \nios2_qsys_0|D_src2_reg[2]~24_combout ;
wire \nios2_qsys_0|D_src2_reg[2]~25_combout ;
wire \nios2_qsys_0|d_writedata_nxt[2]~2_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~5_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \to_sw_data_export[0]~input_o ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~0_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~1_combout ;
wire \to_sw_sig_export[0]~input_o ;
wire \nios2_qsys_0|dc_data_wr_port_data[0]~36_combout ;
wire \nios2_qsys_0|M_dc_st_data[0]~0_combout ;
wire \nios2_qsys_0|dc_data_wr_port_data[0]~1_combout ;
wire \nios2_qsys_0|A_inst_result[3]~feeder_combout ;
wire \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[3]~4_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[3]~19_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[3]~20_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[3]~21_combout ;
wire \nios2_qsys_0|D_src2_reg[3]~21_combout ;
wire \nios2_qsys_0|D_src2_reg[3]~20_combout ;
wire \nios2_qsys_0|D_src2_reg[3]~22_combout ;
wire \nios2_qsys_0|M_st_data[11]~feeder_combout ;
wire \nios2_qsys_0|d_writedata_nxt[11]~11_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~28_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~29_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~31_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[8]~18_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~22_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[30]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[28]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \nios2_qsys_0|rf_a_rd_port_addr[0]~0_combout ;
wire \nios2_qsys_0|D_src1_reg[1]~7_combout ;
wire \nios2_qsys_0|E_logic_result[1]~0_combout ;
wire \nios2_qsys_0|A_ctrl_ld16~q ;
wire \nios2_qsys_0|A_slow_ld_data_sign_bit~0_combout ;
wire \nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ;
wire \nios2_qsys_0|A_slow_inst_result[17]~feeder_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[17]~69_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[17]~70_combout ;
wire \nios2_qsys_0|D_src2_reg[17]~72_combout ;
wire \nios2_qsys_0|D_src2_reg[17]~80_combout ;
wire \nios2_qsys_0|d_writedata_nxt[17]~17_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout ;
wire \nios2_qsys_0|A_regnum_b_cmp_F~0_combout ;
wire \nios2_qsys_0|A_regnum_b_cmp_F~1_combout ;
wire \nios2_qsys_0|A_regnum_b_cmp_F~combout ;
wire \nios2_qsys_0|W_regnum_b_cmp_D~q ;
wire \nios2_qsys_0|D_src2_reg[4]~4_combout ;
wire \nios2_qsys_0|D_src2_reg[13]~35_combout ;
wire \nios2_qsys_0|D_src2_reg[13]~36_combout ;
wire \nios2_qsys_0|Add16~57_sumout ;
wire \nios2_qsys_0|E_alu_result~5_combout ;
wire \nios2_qsys_0|Add3~42 ;
wire \nios2_qsys_0|Add3~45_sumout ;
wire \nios2_qsys_0|Add1~0_combout ;
wire \nios2_qsys_0|dc_tag_rd_port_addr[0]~0_combout ;
wire \nios2_qsys_0|dc_tag_rd_port_addr[1]~1_combout ;
wire \nios2_qsys_0|dc_tag_rd_port_addr[2]~2_combout ;
wire \nios2_qsys_0|dc_tag_rd_port_addr[3]~3_combout ;
wire \nios2_qsys_0|dc_tag_rd_port_addr[4]~4_combout ;
wire \nios2_qsys_0|dc_tag_rd_port_addr[5]~5_combout ;
wire \nios2_qsys_0|dc_tag_wr_port_data[1]~0_combout ;
wire \nios2_qsys_0|dc_tag_wr_port_data[2]~1_combout ;
wire \nios2_qsys_0|dc_tag_wr_port_data[3]~2_combout ;
wire \nios2_qsys_0|dc_tag_wr_port_data[4]~4_combout ;
wire \nios2_qsys_0|d_address_tag_field_nxt[2]~1_combout ;
wire \mm_interconnect_0|addr_router_001|Equal1~0_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout ;
wire \nios2_qsys_0|A_dc_wb_update_av_writedata~combout ;
wire \nios2_qsys_0|d_writedata_nxt[9]~9_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout ;
wire \nios2_qsys_0|E_src2[0]~feeder_combout ;
wire \nios2_qsys_0|E_logic_result[0]~10_combout ;
wire \nios2_qsys_0|E_alu_result[0]~13_combout ;
wire \nios2_qsys_0|Equal350~1_combout ;
wire \nios2_qsys_0|Equal350~0_combout ;
wire \nios2_qsys_0|Equal350~9_combout ;
wire \nios2_qsys_0|Equal350~11_combout ;
wire \nios2_qsys_0|Equal350~12_combout ;
wire \nios2_qsys_0|Equal350~13_combout ;
wire \nios2_qsys_0|Equal350~5_combout ;
wire \nios2_qsys_0|Equal350~4_combout ;
wire \nios2_qsys_0|Equal350~6_combout ;
wire \nios2_qsys_0|Equal350~7_combout ;
wire \nios2_qsys_0|Equal350~2_combout ;
wire \nios2_qsys_0|Equal350~3_combout ;
wire \nios2_qsys_0|Equal350~8_combout ;
wire \nios2_qsys_0|Equal350~10_combout ;
wire \nios2_qsys_0|Equal350~14_combout ;
wire \nios2_qsys_0|D_src1_reg[0]~8_combout ;
wire \nios2_qsys_0|Add16~5_sumout ;
wire \nios2_qsys_0|E_mem_byte_en[1]~1_combout ;
wire \nios2_qsys_0|d_byteenable_nxt[1]~3_combout ;
wire \nios2_qsys_0|E_src2[1]~feeder_combout ;
wire \nios2_qsys_0|Add16~9_sumout ;
wire \nios2_qsys_0|E_mem_byte_en[2]~2_combout ;
wire \nios2_qsys_0|d_byteenable_nxt[2]~2_combout ;
wire \nios2_qsys_0|F_iw[21]~15_combout ;
wire \nios2_qsys_0|D_dst_regnum[4]~1_combout ;
wire \nios2_qsys_0|D_src2_reg[10]~33_combout ;
wire \nios2_qsys_0|D_src2_reg[10]~34_combout ;
wire \nios2_qsys_0|E_alu_result~8_combout ;
wire \nios2_qsys_0|dc_tag_wr_port_addr[5]~6_combout ;
wire \nios2_qsys_0|d_address_tag_field_nxt[0]~3_combout ;
wire \nios2_qsys_0|F_iw[18]~14_combout ;
wire \nios2_qsys_0|D_dst_regnum[1]~0_combout ;
wire \nios2_qsys_0|D_src2_reg[8]~5_combout ;
wire \nios2_qsys_0|D_src2_reg[8]~6_combout ;
wire \nios2_qsys_0|d_writedata_nxt[8]~8_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout ;
wire \nios2_qsys_0|E_src2[3]~feeder_combout ;
wire \nios2_qsys_0|Equal349~0_combout ;
wire \nios2_qsys_0|M_shift_rot_by_zero~q ;
wire \nios2_qsys_0|A_mul_cell_result_sel~10_combout ;
wire \nios2_qsys_0|A_mul_cell_result_sel~11_combout ;
wire \nios2_qsys_0|A_mul_cell_result_sel.01~q ;
wire \nios2_qsys_0|A_mul_cell_result_sel~12_combout ;
wire \nios2_qsys_0|A_mul_cell_result_sel.00~q ;
wire \nios2_qsys_0|A_wr_data_unfiltered[7]~7_combout ;
wire \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[0]~7_combout ;
wire \nios2_qsys_0|M_inst_result~0_combout ;
wire \nios2_qsys_0|E_op_wrctl~combout ;
wire \nios2_qsys_0|M_ctrl_wrctl_inst~q ;
wire \nios2_qsys_0|M_wrctl_estatus~combout ;
wire \nios2_qsys_0|M_ctrl_exception~feeder_combout ;
wire \nios2_qsys_0|M_ctrl_exception~q ;
wire \nios2_qsys_0|D_ctrl_break~0_combout ;
wire \nios2_qsys_0|E_ctrl_break~q ;
wire \nios2_qsys_0|M_ctrl_break~q ;
wire \nios2_qsys_0|A_status_reg_pie_inst_nxt~0_combout ;
wire \nios2_qsys_0|M_wrctl_bstatus~combout ;
wire \nios2_qsys_0|A_bstatus_reg_pie_inst_nxt~0_combout ;
wire \nios2_qsys_0|always104~0_combout ;
wire \nios2_qsys_0|A_bstatus_reg_pie~q ;
wire \nios2_qsys_0|A_status_reg_pie_inst_nxt~1_combout ;
wire \nios2_qsys_0|D_ctrl_crst~0_combout ;
wire \nios2_qsys_0|E_ctrl_crst~q ;
wire \nios2_qsys_0|M_ctrl_crst~q ;
wire \nios2_qsys_0|A_status_reg_pie_inst_nxt~2_combout ;
wire \nios2_qsys_0|A_status_reg_pie~q ;
wire \nios2_qsys_0|A_estatus_reg_pie_inst_nxt~0_combout ;
wire \nios2_qsys_0|A_estatus_reg_pie~q ;
wire \nios2_qsys_0|D_control_reg_rddata_muxed[0]~0_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[0]~28_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[0]~29_combout ;
wire \nios2_qsys_0|D_src2_reg[11]~39_combout ;
wire \nios2_qsys_0|D_src2_reg[11]~40_combout ;
wire \nios2_qsys_0|Add16~49_sumout ;
wire \nios2_qsys_0|Add0~37_sumout ;
wire \nios2_qsys_0|E_extra_pc[9]~feeder_combout ;
wire \nios2_qsys_0|E_alu_result~7_combout ;
wire \nios2_qsys_0|M_dc_hit~0_combout ;
wire \nios2_qsys_0|M_dc_hit~combout ;
wire \nios2_qsys_0|A_dc_hit~q ;
wire \nios2_qsys_0|E_ctrl_dc_addr_inv~0_combout ;
wire \nios2_qsys_0|M_ctrl_dc_addr_inv~q ;
wire \nios2_qsys_0|A_ctrl_dc_addr_inv~q ;
wire \nios2_qsys_0|E_ctrl_dc_index_inv~0_combout ;
wire \nios2_qsys_0|M_ctrl_dc_index_inv~q ;
wire \nios2_qsys_0|A_ctrl_dc_index_inv~q ;
wire \nios2_qsys_0|A_dc_tag_dcache_management_wr_en~0_combout ;
wire \nios2_qsys_0|dc_tag_wr_port_addr~0_combout ;
wire \nios2_qsys_0|dc_tag_wr_port_en~combout ;
wire \nios2_qsys_0|d_address_tag_field_nxt[1]~2_combout ;
wire \mm_interconnect_0|addr_router_001|Equal3~0_combout ;
wire \mm_interconnect_0|limiter_001|cmd_src_valid[3]~1_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ;
wire \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ;
wire \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ;
wire \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ;
wire \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ;
wire \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ;
wire \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ;
wire \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ;
wire \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout ;
wire \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout ;
wire \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout ;
wire \nios2_qsys_0|d_readdatavalid_d1~q ;
wire \nios2_qsys_0|dc_data_wr_port_en~combout ;
wire \nios2_qsys_0|A_inst_result[9]~feeder_combout ;
wire \nios2_qsys_0|A_data_ram_ld16_data[9]~7_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[9]~30_combout ;
wire \nios2_qsys_0|A_slow_inst_result[9]~feeder_combout ;
wire \nios2_qsys_0|A_slow_ld16_data[9]~1_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[9]~31_combout ;
wire \nios2_qsys_0|D_src1_reg[9]~9_combout ;
wire \nios2_qsys_0|E_alu_result~9_combout ;
wire \nios2_qsys_0|E_extra_pc[7]~feeder_combout ;
wire \nios2_qsys_0|d_address_line_field_nxt[4]~4_combout ;
wire \nios2_qsys_0|D_dst_regnum[0]~2_combout ;
wire \nios2_qsys_0|Equal311~0_combout ;
wire \nios2_qsys_0|F_ctrl_ignore_dst~combout ;
wire \nios2_qsys_0|D_ctrl_ignore_dst~q ;
wire \nios2_qsys_0|D_wr_dst_reg~combout ;
wire \nios2_qsys_0|E_wr_dst_reg_from_D~q ;
wire \nios2_qsys_0|E_wr_dst_reg~0_combout ;
wire \nios2_qsys_0|M_wr_dst_reg_from_E~q ;
wire \nios2_qsys_0|A_wr_dst_reg_from_M~q ;
wire \nios2_qsys_0|D_src1_reg[8]~0_combout ;
wire \nios2_qsys_0|E_alu_result~10_combout ;
wire \nios2_qsys_0|E_extra_pc[6]~feeder_combout ;
wire \nios2_qsys_0|d_address_line_field_nxt[3]~5_combout ;
wire \nios2_qsys_0|F_iw[19]~13_combout ;
wire \nios2_qsys_0|D_dst_regnum[2]~3_combout ;
wire \nios2_qsys_0|E_regnum_b_cmp_F~0_combout ;
wire \nios2_qsys_0|E_regnum_b_cmp_F~1_combout ;
wire \nios2_qsys_0|E_regnum_b_cmp_F~combout ;
wire \nios2_qsys_0|M_regnum_b_cmp_D~q ;
wire \nios2_qsys_0|D_src2_reg[4]~3_combout ;
wire \nios2_qsys_0|D_src2_reg[5]~15_combout ;
wire \nios2_qsys_0|D_src2_reg[5]~14_combout ;
wire \nios2_qsys_0|D_src2_reg[5]~16_combout ;
wire \nios2_qsys_0|Add16~25_sumout ;
wire \nios2_qsys_0|E_alu_result~2_combout ;
wire \nios2_qsys_0|d_address_line_field_nxt[0]~0_combout ;
wire \mm_interconnect_0|addr_router_001|Equal6~0_combout ;
wire \mm_interconnect_0|addr_router_001|Equal6~1_combout ;
wire \mm_interconnect_0|addr_router_001|src_data[75]~2_combout ;
wire \mm_interconnect_0|limiter_001|Equal0~1_combout ;
wire \mm_interconnect_0|addr_router_001|src_data[76]~0_combout ;
wire \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ;
wire \nios2_qsys_0|av_addr_accepted~combout ;
wire \nios2_qsys_0|d_address_offset_field[1]~0_combout ;
wire \nios2_qsys_0|Add13~1_combout ;
wire \nios2_qsys_0|d_address_offset_field_nxt[1]~1_combout ;
wire \nios2_qsys_0|d_address_offset_field[1]~1_combout ;
wire \nios2_qsys_0|d_address_offset_field[1]~2_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~3_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~feeder_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[19]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[18]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~21_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~30 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33_sumout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout ;
wire \nios2_qsys_0|D_regnum_b_cmp_F~0_combout ;
wire \nios2_qsys_0|D_regnum_b_cmp_F~combout ;
wire \nios2_qsys_0|E_regnum_b_cmp_D~q ;
wire \nios2_qsys_0|D_src2_reg[2]~7_combout ;
wire \nios2_qsys_0|D_src2_reg[1]~26_combout ;
wire \nios2_qsys_0|D_src2_reg[1]~27_combout ;
wire \nios2_qsys_0|D_src2_reg[1]~28_combout ;
wire \nios2_qsys_0|d_writedata_nxt[1]~1_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~2 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~5_sumout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~6 ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~9_sumout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~7_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[27]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[27]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[25]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest~q ;
wire \rst_controller_001|merged_reset~0_combout ;
wire \rst_controller_001|merged_reset~0clkctrl_outclk ;
wire \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ;
wire \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ;
wire \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout ;
wire \nios2_qsys_0|av_wr_data_transfer~0_combout ;
wire \nios2_qsys_0|A_dc_wr_data_cnt_nxt[0]~3_combout ;
wire \nios2_qsys_0|A_dc_wr_data_cnt[0]~0_combout ;
wire \nios2_qsys_0|A_dc_wr_data_cnt_nxt[1]~2_combout ;
wire \nios2_qsys_0|A_dc_wr_data_cnt_nxt[2]~1_combout ;
wire \nios2_qsys_0|A_dc_wr_data_cnt_nxt[3]~0_combout ;
wire \nios2_qsys_0|A_dc_wb_wr_active_nxt~0_combout ;
wire \nios2_qsys_0|A_dc_wb_wr_active~q ;
wire \nios2_qsys_0|A_dc_wb_wr_want_dmaster~combout ;
wire \nios2_qsys_0|d_address_line_field_nxt[1]~1_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1_combout ;
wire \nios2_qsys_0|Equal313~0_combout ;
wire \nios2_qsys_0|D_src2_reg[4]~1_combout ;
wire \nios2_qsys_0|D_src2_reg[0]~29_combout ;
wire \nios2_qsys_0|D_src2_reg[0]~30_combout ;
wire \nios2_qsys_0|M_st_data[16]~feeder_combout ;
wire \nios2_qsys_0|D_src2_reg[16]~79_combout ;
wire \nios2_qsys_0|d_writedata_nxt[16]~16_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout ;
wire \nios2_qsys_0|F_iw[20]~16_combout ;
wire \nios2_qsys_0|D_dst_regnum[3]~4_combout ;
wire \nios2_qsys_0|M_regnum_b_cmp_F~1_combout ;
wire \nios2_qsys_0|M_regnum_b_cmp_F~0_combout ;
wire \nios2_qsys_0|M_regnum_b_cmp_F~combout ;
wire \nios2_qsys_0|A_regnum_b_cmp_D~q ;
wire \nios2_qsys_0|D_src2_reg[4]~0_combout ;
wire \nios2_qsys_0|D_src2_reg[4]~2_combout ;
wire \nios2_qsys_0|D_src2_reg[6]~12_combout ;
wire \nios2_qsys_0|D_src2_reg[6]~11_combout ;
wire \nios2_qsys_0|D_src2_reg[6]~13_combout ;
wire \nios2_qsys_0|E_alu_result~3_combout ;
wire \nios2_qsys_0|E_extra_pc[4]~feeder_combout ;
wire \nios2_qsys_0|Equal278~0_combout ;
wire \nios2_qsys_0|Equal278~1_combout ;
wire \nios2_qsys_0|Equal278~2_combout ;
wire \nios2_qsys_0|M_A_dc_line_match_d1~q ;
wire \nios2_qsys_0|M_ctrl_ld_st~q ;
wire \nios2_qsys_0|M_valid_mem_d1~0_combout ;
wire \nios2_qsys_0|M_valid_mem_d1~q ;
wire \nios2_qsys_0|A_dc_fill_need_extra_stall_nxt~combout ;
wire \nios2_qsys_0|A_dc_fill_need_extra_stall~q ;
wire \nios2_qsys_0|A_dc_rd_data_cnt_nxt[0]~3_combout ;
wire \nios2_qsys_0|A_dc_rd_data_cnt[3]~1_combout ;
wire \nios2_qsys_0|A_dc_rd_data_cnt_nxt[1]~2_combout ;
wire \nios2_qsys_0|A_dc_rd_data_cnt_nxt[2]~1_combout ;
wire \nios2_qsys_0|A_dc_rd_data_cnt_nxt[3]~0_combout ;
wire \nios2_qsys_0|A_ld_bypass_done~combout ;
wire \nios2_qsys_0|A_dc_rd_last_transfer_d1~q ;
wire \nios2_qsys_0|A_dc_fill_active_nxt~0_combout ;
wire \nios2_qsys_0|A_dc_fill_active~q ;
wire \nios2_qsys_0|d_address_tag_field_nxt~0_combout ;
wire \nios2_qsys_0|d_address_line_field_nxt[5]~3_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ;
wire \mm_interconnect_0|limiter|response_sink_accepted~0_combout ;
wire \mm_interconnect_0|limiter|pending_response_count[0]~0_combout ;
wire \mm_interconnect_0|limiter|has_pending_responses~0_combout ;
wire \mm_interconnect_0|limiter|has_pending_responses~q ;
wire \mm_interconnect_0|limiter|last_dest_id[1]~0_combout ;
wire \mm_interconnect_0|limiter|suppress_change_dest_id~0_combout ;
wire \nios2_qsys_0|ic_fill_req_accepted~1_combout ;
wire \nios2_qsys_0|ic_fill_ap_offset_nxt[0]~0_combout ;
wire \nios2_qsys_0|ic_fill_ap_offset_nxt[1]~2_combout ;
wire \nios2_qsys_0|E_src2[2]~feeder_combout ;
wire \nios2_qsys_0|Add16~13_sumout ;
wire \nios2_qsys_0|Add0~1_sumout ;
wire \nios2_qsys_0|E_extra_pc[0]~feeder_combout ;
wire \nios2_qsys_0|E_alu_result~12_combout ;
wire \nios2_qsys_0|d_address_offset_field_nxt[0]~2_combout ;
wire \nios2_qsys_0|F_ctrl_src2_choose_imm~combout ;
wire \nios2_qsys_0|D_ctrl_src2_choose_imm~q ;
wire \nios2_qsys_0|D_src2[31]~0_combout ;
wire \nios2_qsys_0|E_logic_result[31]~7_combout ;
wire \nios2_qsys_0|D_src1_reg[31]~14_combout ;
wire \nios2_qsys_0|Add16~126 ;
wire \nios2_qsys_0|Add16~130 ;
wire \nios2_qsys_0|Add16~133_sumout ;
wire \nios2_qsys_0|E_br_result~0_combout ;
wire \nios2_qsys_0|E_br_mispredict~combout ;
wire \nios2_qsys_0|M_br_mispredict~q ;
wire \nios2_qsys_0|M_br_mispredict~_wirecell_combout ;
wire \nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~4_combout ;
wire \nios2_qsys_0|M_br_cond_taken_history[0]~0_combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~12_combout ;
wire \nios2_qsys_0|E_hbreak_req~combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr[7]~1_combout ;
wire \nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2_combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~11_combout ;
wire \nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~0_combout ;
wire \nios2_qsys_0|D_bht_ptr[2]~feeder_combout ;
wire \nios2_qsys_0|M_bht_ptr_unfiltered[2]~feeder_combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~3_combout ;
wire \nios2_qsys_0|E_bht_ptr[3]~feeder_combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~8_combout ;
wire \nios2_qsys_0|M_bht_ptr_unfiltered[4]~feeder_combout ;
wire \nios2_qsys_0|Add0~21_sumout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~14_combout ;
wire \nios2_qsys_0|E_extra_pc[5]~feeder_combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~9_combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~4_combout ;
wire \nios2_qsys_0|D_bht_ptr[6]~feeder_combout ;
wire \nios2_qsys_0|E_bht_ptr[6]~feeder_combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~1_combout ;
wire \nios2_qsys_0|M_bht_wr_data_unfiltered[1]~0_combout ;
wire \nios2_qsys_0|D_br_pred_not_taken~combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~2_combout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~6_combout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~7_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt~1_combout ;
wire \nios2_qsys_0|F_iw[3]~12_combout ;
wire \nios2_qsys_0|F_ctrl_a_not_src~0_combout ;
wire \nios2_qsys_0|D_ctrl_a_not_src~q ;
wire \nios2_qsys_0|F_ctrl_br_uncond~0_combout ;
wire \nios2_qsys_0|D_ctrl_br_uncond~q ;
wire \nios2_qsys_0|F_ctrl_br~0_combout ;
wire \nios2_qsys_0|D_ctrl_br~q ;
wire \nios2_qsys_0|D_br_pred_taken~0_combout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~4_combout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~5_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt~2_combout ;
wire \nios2_qsys_0|Add0~10 ;
wire \nios2_qsys_0|Add0~14 ;
wire \nios2_qsys_0|Add0~18 ;
wire \nios2_qsys_0|Add0~22 ;
wire \nios2_qsys_0|Add0~25_sumout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10_combout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~11_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt~4_combout ;
wire \nios2_qsys_0|F_iw[15]~3_combout ;
wire \nios2_qsys_0|D_ctrl_rot~0_combout ;
wire \nios2_qsys_0|E_ctrl_rot~q ;
wire \nios2_qsys_0|M_ctrl_rot~q ;
wire \nios2_qsys_0|A_mul_cell_result_sel.10~q ;
wire \nios2_qsys_0|A_wr_data_unfiltered[7]~8_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[7]~9_combout ;
wire \nios2_qsys_0|D_src1_reg[7]~1_combout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~15_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt~6_combout ;
wire \nios2_qsys_0|E_regnum_a_cmp_F~0_combout ;
wire \nios2_qsys_0|E_regnum_a_cmp_F~1_combout ;
wire \nios2_qsys_0|E_regnum_a_cmp_F~combout ;
wire \nios2_qsys_0|M_regnum_a_cmp_D~q ;
wire \nios2_qsys_0|E_src1[6]~1_combout ;
wire \nios2_qsys_0|D_src1_reg[2]~6_combout ;
wire \nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~5_combout ;
wire \nios2_qsys_0|Add3~2 ;
wire \nios2_qsys_0|Add3~6 ;
wire \nios2_qsys_0|Add3~10 ;
wire \nios2_qsys_0|Add3~14 ;
wire \nios2_qsys_0|Add3~17_sumout ;
wire \nios2_qsys_0|Add0~17_sumout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~12_combout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~13_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt~5_combout ;
wire \nios2_qsys_0|F_iw[13]~5_combout ;
wire \nios2_qsys_0|M_ctrl_mul_shift_rot~0_combout ;
wire \nios2_qsys_0|Equal235~0_combout ;
wire \nios2_qsys_0|M_ctrl_mul_shift_rot~1_combout ;
wire \nios2_qsys_0|A_ctrl_mul_shift_rot~q ;
wire \nios2_qsys_0|A_wr_data_unfiltered[11]~1_combout ;
wire \nios2_qsys_0|A_slow_inst_result[13]~feeder_combout ;
wire \nios2_qsys_0|A_slow_ld16_data[13]~3_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[13]~34_combout ;
wire \nios2_qsys_0|A_wr_data_unfiltered[13]~35_combout ;
wire \nios2_qsys_0|D_src1_reg[13]~11_combout ;
wire \nios2_qsys_0|F_pc_nxt~2_combout ;
wire \nios2_qsys_0|F_pc_nxt~3_combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~7_combout ;
wire \mm_interconnect_0|addr_router|Equal1~0_combout ;
wire \mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout ;
wire \nios2_qsys_0|ic_fill_req_accepted~0_combout ;
wire \nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3_combout ;
wire \nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2_combout ;
wire \nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1_combout ;
wire \nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0_combout ;
wire \nios2_qsys_0|ic_fill_active_nxt~0_combout ;
wire \nios2_qsys_0|ic_fill_active_nxt~1_combout ;
wire \nios2_qsys_0|ic_fill_active~q ;
wire \nios2_qsys_0|i_read_nxt~0_combout ;
wire \nios2_qsys_0|i_read~q ;
wire \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout ;
wire \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q ;
wire \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout ;
wire \nios2_qsys_0|M_regnum_a_cmp_F~1_combout ;
wire \nios2_qsys_0|M_regnum_a_cmp_F~0_combout ;
wire \nios2_qsys_0|M_regnum_a_cmp_F~combout ;
wire \nios2_qsys_0|A_regnum_a_cmp_D~q ;
wire \nios2_qsys_0|A_regnum_a_cmp_F~0_combout ;
wire \nios2_qsys_0|A_regnum_a_cmp_F~1_combout ;
wire \nios2_qsys_0|A_regnum_a_cmp_F~combout ;
wire \nios2_qsys_0|W_regnum_a_cmp_D~q ;
wire \nios2_qsys_0|E_src1[6]~0_combout ;
wire \nios2_qsys_0|D_src1_reg[11]~13_combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~0_combout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2_combout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~3_combout ;
wire \nios2_qsys_0|Add3~38 ;
wire \nios2_qsys_0|Add3~41_sumout ;
wire \nios2_qsys_0|F_pc_nxt~0_combout ;
wire \nios2_qsys_0|F_pc_nxt~1_combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~5_combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~6_combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr[10]~_wirecell_combout ;
wire \nios2_qsys_0|ic_tag_wraddress[0]~0_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt[0]~7_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt[1]~8_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt[2]~9_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt[3]~10_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt[4]~11_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt[5]~12_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt[6]~13_combout ;
wire \nios2_qsys_0|ic_fill_valid_bits_nxt~5_combout ;
wire \nios2_qsys_0|ic_fill_dp_offset_en~0_combout ;
wire \nios2_qsys_0|ic_fill_valid_bits_en~combout ;
wire \nios2_qsys_0|ic_fill_valid_bits_nxt~3_combout ;
wire \nios2_qsys_0|ic_fill_valid_bits_nxt~6_combout ;
wire \nios2_qsys_0|ic_fill_valid_bits_nxt~4_combout ;
wire \nios2_qsys_0|ic_fill_valid_bits_nxt~2_combout ;
wire \nios2_qsys_0|ic_fill_valid_bits_nxt~0_combout ;
wire \nios2_qsys_0|ic_fill_valid_bits_nxt~7_combout ;
wire \nios2_qsys_0|ic_fill_valid_bits_nxt~1_combout ;
wire \nios2_qsys_0|F_ic_valid~0_combout ;
wire \nios2_qsys_0|F_ic_valid~4_combout ;
wire \nios2_qsys_0|F_ic_hit~0_combout ;
wire \nios2_qsys_0|D_iw_valid~q ;
wire \nios2_qsys_0|F_kill~2_combout ;
wire \nios2_qsys_0|F_kill~0_combout ;
wire \nios2_qsys_0|F_kill~1_combout ;
wire \nios2_qsys_0|D_kill~q ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~8_combout ;
wire \nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~9_combout ;
wire \nios2_qsys_0|ic_tag_wraddress_nxt~3_combout ;
wire \nios2_qsys_0|F_iw[14]~4_combout ;
wire \nios2_qsys_0|D_ctrl_exception~0_combout ;
wire \nios2_qsys_0|E_ctrl_exception~q ;
wire \nios2_qsys_0|M_pipe_flush_waddr[7]~0_combout ;
wire \nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~10_combout ;
wire \nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~1_combout ;
wire \nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0_combout ;
wire \nios2_qsys_0|F_iw[11]~2_combout ;
wire \nios2_qsys_0|D_ctrl_late_result~2_combout ;
wire \nios2_qsys_0|D_ctrl_late_result~0_combout ;
wire \nios2_qsys_0|D_ctrl_late_result~1_combout ;
wire \nios2_qsys_0|E_ctrl_late_result~q ;
wire \nios2_qsys_0|M_ctrl_late_result~q ;
wire \nios2_qsys_0|D_data_depend~1_combout ;
wire \nios2_qsys_0|D_valid~combout ;
wire \nios2_qsys_0|E_valid_jmp_indirect~0_combout ;
wire \nios2_qsys_0|E_valid_jmp_indirect~q ;
wire \nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout ;
wire \nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2_combout ;
wire \nios2_qsys_0|F_iw[12]~1_combout ;
wire \nios2_qsys_0|M_op_eret~0_combout ;
wire \nios2_qsys_0|Equal235~1_combout ;
wire \nios2_qsys_0|M_op_eret~1_combout ;
wire \nios2_qsys_0|hbreak_enabled~0_combout ;
wire \nios2_qsys_0|hbreak_enabled~q ;
wire \nios2_qsys_0|wait_for_one_post_bret_inst~0_combout ;
wire \nios2_qsys_0|wait_for_one_post_bret_inst~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~q ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout ;
wire \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~q ;
wire \nios2_qsys_0|hbreak_req~0_combout ;
wire \nios2_qsys_0|E_valid~1_combout ;
wire \nios2_qsys_0|M_valid_from_E~q ;
wire \nios2_qsys_0|E_ctrl_invalidate_i~0_combout ;
wire \nios2_qsys_0|E_ctrl_invalidate_i~1_combout ;
wire \nios2_qsys_0|M_ctrl_invalidate_i~q ;
wire \nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0_combout ;
wire \nios2_qsys_0|ic_fill_prevent_refill_nxt~combout ;
wire \nios2_qsys_0|ic_fill_prevent_refill~q ;
wire \nios2_qsys_0|F_ic_fill_same_tag_line~2_combout ;
wire \nios2_qsys_0|F_ic_fill_same_tag_line~1_combout ;
wire \nios2_qsys_0|F_ic_fill_same_tag_line~3_combout ;
wire \nios2_qsys_0|F_ic_fill_same_tag_line~0_combout ;
wire \nios2_qsys_0|F_ic_fill_same_tag_line~combout ;
wire \nios2_qsys_0|D_ic_fill_same_tag_line~q ;
wire \nios2_qsys_0|D_ic_fill_starting~0_combout ;
wire \nios2_qsys_0|D_ic_fill_starting_d1~0_combout ;
wire \nios2_qsys_0|D_ic_fill_starting_d1~q ;
wire \nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1_combout ;
wire \nios2_qsys_0|F_iw[5]~7_combout ;
wire \nios2_qsys_0|E_ld_st_bus~0_combout ;
wire \nios2_qsys_0|M_ctrl_ld_st_bypass~q ;
wire \nios2_qsys_0|A_ctrl_ld_st_bypass~q ;
wire \nios2_qsys_0|A_mem_bypass_pending~combout ;
wire \nios2_qsys_0|Add13~0_combout ;
wire \nios2_qsys_0|d_address_offset_field_nxt[2]~0_combout ;
wire \mm_interconnect_0|addr_router_001|Equal5~0_combout ;
wire \mm_interconnect_0|addr_router_001|src_data[74]~1_combout ;
wire \mm_interconnect_0|limiter_001|Equal0~0_combout ;
wire \mm_interconnect_0|limiter_001|save_dest_id~0_combout ;
wire \mm_interconnect_0|limiter_001|save_dest_id~1_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ;
wire \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ;
wire \mm_interconnect_0|limiter_001|response_sink_accepted~0_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ;
wire \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ;
wire \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ;
wire \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ;
wire \mm_interconnect_0|limiter_001|response_sink_accepted~2_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ;
wire \mm_interconnect_0|limiter_001|response_sink_accepted~1_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ;
wire \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ;
wire \mm_interconnect_0|limiter_001|response_sink_accepted~3_combout ;
wire \mm_interconnect_0|limiter_001|pending_response_count[0]~0_combout ;
wire \mm_interconnect_0|limiter_001|has_pending_responses~0_combout ;
wire \mm_interconnect_0|limiter_001|has_pending_responses~q ;
wire \mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q ;
wire \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ;
wire \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ;
wire \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout ;
wire \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ;
wire \nios2_qsys_0|F_iw[4]~11_combout ;
wire \nios2_qsys_0|M_ctrl_ld_st_nxt~0_combout ;
wire \nios2_qsys_0|E_ld_st_cache~0_combout ;
wire \nios2_qsys_0|M_ctrl_ld_st_non_bypass~q ;
wire \nios2_qsys_0|M_dc_want_fill~combout ;
wire \nios2_qsys_0|A_dc_want_fill~q ;
wire \nios2_qsys_0|A_ld_bypass_delayed~0_combout ;
wire \nios2_qsys_0|A_ld_bypass_delayed~q ;
wire \nios2_qsys_0|A_ld_bypass_delayed_started~0_combout ;
wire \nios2_qsys_0|A_ld_bypass_delayed_started~q ;
wire \nios2_qsys_0|d_read_nxt~0_combout ;
wire \nios2_qsys_0|d_read_nxt~1_combout ;
wire \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout ;
wire \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[0]~3_combout ;
wire \nios2_qsys_0|A_dc_rd_addr_cnt[2]~0_combout ;
wire \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[1]~2_combout ;
wire \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[2]~1_combout ;
wire \nios2_qsys_0|Add14~0_combout ;
wire \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[3]~0_combout ;
wire \nios2_qsys_0|d_read_nxt~2_combout ;
wire \nios2_qsys_0|d_read~q ;
wire \nios2_qsys_0|A_dc_wb_rd_data_first_nxt~0_combout ;
wire \nios2_qsys_0|A_dc_wb_rd_data_first~q ;
wire \nios2_qsys_0|A_dc_wb_wr_starting~combout ;
wire \nios2_qsys_0|A_st_bypass_delayed~0_combout ;
wire \nios2_qsys_0|A_st_bypass_delayed~q ;
wire \nios2_qsys_0|A_st_bypass_delayed_started~0_combout ;
wire \nios2_qsys_0|A_st_bypass_delayed_started~q ;
wire \nios2_qsys_0|d_write_nxt~0_combout ;
wire \nios2_qsys_0|d_write_nxt~1_combout ;
wire \nios2_qsys_0|d_write~q ;
wire \onchip_memory2_0|wren~0_combout ;
wire \nios2_qsys_0|F_ctrl_b_is_dst~0_combout ;
wire \nios2_qsys_0|D_ctrl_b_is_dst~q ;
wire \nios2_qsys_0|D_data_depend~0_combout ;
wire \nios2_qsys_0|D_data_depend~2_combout ;
wire \nios2_qsys_0|F_stall~combout ;
wire \nios2_qsys_0|F_iw[16]~6_combout ;
wire \nios2_qsys_0|D_ctrl_logic~0_combout ;
wire \nios2_qsys_0|D_ctrl_logic~1_combout ;
wire \nios2_qsys_0|E_ctrl_logic~q ;
wire \nios2_qsys_0|E_alu_result~4_combout ;
wire \nios2_qsys_0|d_address_line_field_nxt[2]~2_combout ;
wire \mm_interconnect_0|addr_router_001|src_channel[1]~0_combout ;
wire \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout ;
wire \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ;
wire \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q ;
wire \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ;
wire \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ;
wire \nios2_qsys_0|i_readdatavalid_d1~q ;
wire \nios2_qsys_0|F_iw[0]~10_combout ;
wire \nios2_qsys_0|E_ctrl_br_cond_nxt~0_combout ;
wire \nios2_qsys_0|E_ctrl_br_cond~q ;
wire \nios2_qsys_0|D_ctrl_flush_pipe_always~0_combout ;
wire \nios2_qsys_0|D_ctrl_flush_pipe_always~1_combout ;
wire \nios2_qsys_0|E_ctrl_flush_pipe_always~q ;
wire \nios2_qsys_0|M_pipe_flush_nxt~0_combout ;
wire \nios2_qsys_0|M_pipe_flush~q ;
wire \nios2_qsys_0|E_valid~0_combout ;
wire \nios2_qsys_0|latched_oci_tb_hbreak_req_next~0_combout ;
wire \nios2_qsys_0|latched_oci_tb_hbreak_req~q ;
wire \nios2_qsys_0|F_iw~0_combout ;
wire \nios2_qsys_0|F_iw[1]~9_combout ;
wire \nios2_qsys_0|Equal169~0_combout ;
wire \nios2_qsys_0|D_ctrl_alu_subtract~1_combout ;
wire \nios2_qsys_0|D_ctrl_alu_subtract~0_combout ;
wire \nios2_qsys_0|D_ctrl_alu_subtract~2_combout ;
wire \nios2_qsys_0|E_ctrl_alu_subtract~q ;
wire \nios2_qsys_0|Add16~129_sumout ;
wire \nios2_qsys_0|E_st_cache~0_combout ;
wire \nios2_qsys_0|M_ctrl_st_non_bypass~q ;
wire \nios2_qsys_0|M_dc_valid_st_cache_hit~0_combout ;
wire \nios2_qsys_0|A_dc_valid_st_cache_hit~q ;
wire \nios2_qsys_0|M_dc_dirty~combout ;
wire \nios2_qsys_0|A_dc_dirty~q ;
wire \nios2_qsys_0|Equal191~0_combout ;
wire \nios2_qsys_0|M_ctrl_dc_index_wb_inv~q ;
wire \nios2_qsys_0|A_ctrl_dc_index_wb_inv~q ;
wire \nios2_qsys_0|A_dc_xfer_rd_addr_done_nxt~combout ;
wire \nios2_qsys_0|A_dc_xfer_rd_addr_done~q ;
wire \nios2_qsys_0|Equal176~0_combout ;
wire \nios2_qsys_0|M_ctrl_dc_nowb_inv~q ;
wire \nios2_qsys_0|A_ctrl_dc_nowb_inv~q ;
wire \nios2_qsys_0|Equal179~0_combout ;
wire \nios2_qsys_0|M_ctrl_dc_addr_wb_inv~q ;
wire \nios2_qsys_0|A_ctrl_dc_addr_wb_inv~q ;
wire \nios2_qsys_0|A_dc_dcache_management_done_nxt~0_combout ;
wire \nios2_qsys_0|A_dc_dcache_management_done_nxt~combout ;
wire \nios2_qsys_0|A_dc_dcache_management_done~q ;
wire \nios2_qsys_0|A_mem_stall_nxt~1_combout ;
wire \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~3_combout ;
wire \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~4_combout ;
wire \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~2_combout ;
wire \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~5_combout ;
wire \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~0_combout ;
wire \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~1_combout ;
wire \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~6_combout ;
wire \nios2_qsys_0|A_dc_potential_hazard_after_st~q ;
wire \nios2_qsys_0|A_mem_stall_nxt~2_combout ;
wire \nios2_qsys_0|A_st_bypass_transfer_done~combout ;
wire \nios2_qsys_0|A_st_bypass_transfer_done_d1~q ;
wire \nios2_qsys_0|E_ld_st_dcache_management_bus~0_combout ;
wire \nios2_qsys_0|M_ctrl_ld_st_bypass_or_dcache_management~q ;
wire \nios2_qsys_0|A_mem_stall_nxt~4_combout ;
wire \nios2_qsys_0|A_mem_stall_nxt~0_combout ;
wire \nios2_qsys_0|A_ctrl_st_bypass~q ;
wire \nios2_qsys_0|A_mem_stall_nxt~3_combout ;
wire \nios2_qsys_0|A_mem_stall~q ;
wire \nios2_qsys_0|A_dc_xfer_rd_addr_has_started~q ;
wire \nios2_qsys_0|A_dc_xfer_rd_addr_starting~0_combout ;
wire \nios2_qsys_0|A_dc_xfer_rd_addr_starting~1_combout ;
wire \nios2_qsys_0|A_dc_xfer_rd_addr_active_nxt~0_combout ;
wire \nios2_qsys_0|A_dc_xfer_rd_addr_active~q ;
wire \nios2_qsys_0|A_dc_xfer_rd_data_active~q ;
wire \nios2_qsys_0|A_dc_xfer_wr_active~q ;
wire \nios2_qsys_0|d_writedata_nxt[0]~0_combout ;
wire \altera_internal_jtag~TDO ;
wire [31:0] \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [31:0] \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [4:0] \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b ;
wire [31:0] \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b ;
wire [31:0] \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b ;
wire [0:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|signa_reg_block|data_out_wire ;
wire [31:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire ;
wire [63:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire ;
wire [31:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata ;
wire [31:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata ;
wire [3:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable ;
wire [8:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address ;
wire [0:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [31:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg ;
wire [10:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg ;
wire [31:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [31:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable ;
wire [31:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg ;
wire [37:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr ;
wire [1:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out ;
wire [37:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo ;
wire [1:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir ;
wire [31:0] \onchip_memory2_0|the_altsyncram|auto_generated|q_a ;
wire [31:0] \jtag_uart_0|av_readdata ;
wire [5:0] \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [5:0] \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [7:0] \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata ;
wire [10:0] \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift ;
wire [7:0] \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata ;
wire [9:0] \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count ;
wire [31:0] \to_hw_data|data_out ;
wire [31:0] \to_sw_data|readdata ;
wire [1:0] \to_hw_sig|data_out ;
wire [31:0] \to_sw_sig|readdata ;
wire [0:0] \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg ;
wire [31:0] \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre ;
wire [0:0] \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg ;
wire [0:0] \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [31:0] \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre ;
wire [1:0] \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter ;
wire [0:0] \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg ;
wire [31:0] \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre ;
wire [1:0] \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [0:0] \mm_interconnect_0|limiter|pending_response_count ;
wire [2:0] \mm_interconnect_0|limiter|last_dest_id ;
wire [89:0] \mm_interconnect_0|cmd_xbar_mux|src_data ;
wire [1:0] \mm_interconnect_0|cmd_xbar_mux|saved_grant ;
wire [1:0] \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg ;
wire [89:0] \mm_interconnect_0|rsp_xbar_mux|src_data ;
wire [89:0] \mm_interconnect_0|rsp_xbar_mux_001|src_data ;
wire [3:0] \rst_controller|r_sync_rst_chain ;
wire [4:0] \rst_controller|altera_reset_synchronizer_int_chain ;
wire [1:0] \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [1:0] \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [6:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [0:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|signb_reg_block|data_out_wire ;
wire [31:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire ;
wire [0:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg ;
wire [0:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg ;
wire [0:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg ;
wire [0:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg ;
wire [5:0] \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [7:0] \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b ;
wire [5:0] \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [5:0] \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [0:0] \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg ;
wire [31:0] \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre ;
wire [1:0] \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter ;
wire [0:0] \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg ;
wire [31:0] \mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre ;
wire [1:0] \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter ;
wire [0:0] \mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg ;
wire [31:0] \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre ;
wire [1:0] \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter ;
wire [1:0] \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [1:0] \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used ;
wire [0:0] \mm_interconnect_0|limiter_001|pending_response_count ;
wire [6:0] \mm_interconnect_0|limiter_001|last_channel ;
wire [2:0] \mm_interconnect_0|limiter_001|last_dest_id ;
wire [89:0] \mm_interconnect_0|cmd_xbar_mux_001|src_data ;
wire [1:0] \mm_interconnect_0|cmd_xbar_mux_001|saved_grant ;
wire [1:0] \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg ;
wire [1:0] \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [31:0] \nios2_qsys_0|d_writedata ;
wire [31:0] \nios2_qsys_0|d_readdata_d1 ;
wire [3:0] \nios2_qsys_0|d_byteenable ;
wire [2:0] \nios2_qsys_0|d_address_tag_field ;
wire [2:0] \nios2_qsys_0|d_address_offset_field ;
wire [5:0] \nios2_qsys_0|d_address_line_field ;
wire [31:0] \nios2_qsys_0|W_wr_data ;
wire [31:0] \nios2_qsys_0|M_st_data ;
wire [11:0] \nios2_qsys_0|M_pipe_flush_waddr ;
wire [3:0] \nios2_qsys_0|M_mem_byte_en ;
wire [31:0] \nios2_qsys_0|M_iw ;
wire [4:0] \nios2_qsys_0|M_dst_regnum ;
wire [31:0] \nios2_qsys_0|M_control_reg_rddata ;
wire [7:0] \nios2_qsys_0|M_br_cond_taken_history ;
wire [7:0] \nios2_qsys_0|M_bht_ptr_unfiltered ;
wire [1:0] \nios2_qsys_0|M_bht_data ;
wire [31:0] \nios2_qsys_0|M_alu_result ;
wire [11:0] \nios2_qsys_0|F_pc ;
wire [7:0] \nios2_qsys_0|F_bht_ptr_nxt ;
wire [7:0] \nios2_qsys_0|F_bht_ptr ;
wire [31:0] \nios2_qsys_0|E_src2_reg ;
wire [31:0] \nios2_qsys_0|E_src2 ;
wire [31:0] \nios2_qsys_0|E_src1 ;
wire [11:0] \nios2_qsys_0|E_pc ;
wire [1:0] \nios2_qsys_0|E_logic_op ;
wire [31:0] \nios2_qsys_0|E_iw ;
wire [11:0] \nios2_qsys_0|E_extra_pc ;
wire [4:0] \nios2_qsys_0|E_dst_regnum ;
wire [31:0] \nios2_qsys_0|E_control_reg_rddata ;
wire [1:0] \nios2_qsys_0|E_compare_op ;
wire [7:0] \nios2_qsys_0|E_bht_ptr ;
wire [1:0] \nios2_qsys_0|E_bht_data ;
wire [31:0] \nios2_qsys_0|E_alu_result ;
wire [11:0] \nios2_qsys_0|D_pc_plus_one ;
wire [11:0] \nios2_qsys_0|D_pc ;
wire [31:0] \nios2_qsys_0|D_iw ;
wire [10:0] \nios2_qsys_0|D_br_taken_waddr_partial ;
wire [7:0] \nios2_qsys_0|D_bht_ptr ;
wire [1:0] \nios2_qsys_0|D_bht_data ;
wire [31:0] \nios2_qsys_0|A_st_data ;
wire [31:0] \nios2_qsys_0|A_slow_inst_result ;
wire [3:0] \nios2_qsys_0|A_mem_byte_en ;
wire [13:0] \nios2_qsys_0|A_mem_baddr ;
wire [31:0] \nios2_qsys_0|A_inst_result ;
wire [4:0] \nios2_qsys_0|A_dst_regnum_from_M ;
wire [2:0] \nios2_qsys_0|A_dc_xfer_wr_offset ;
wire [31:0] \nios2_qsys_0|A_dc_xfer_wr_data ;
wire [2:0] \nios2_qsys_0|A_dc_xfer_rd_addr_offset ;
wire [3:0] \nios2_qsys_0|A_dc_wr_data_cnt ;
wire [2:0] \nios2_qsys_0|A_dc_wb_tag ;
wire [2:0] \nios2_qsys_0|A_dc_wb_rd_addr_offset ;
wire [5:0] \nios2_qsys_0|A_dc_wb_line ;
wire [31:0] \nios2_qsys_0|A_dc_st_data ;
wire [3:0] \nios2_qsys_0|A_dc_rd_data_cnt ;
wire [31:0] \nios2_qsys_0|A_dc_rd_data ;
wire [3:0] \nios2_qsys_0|A_dc_rd_addr_cnt ;
wire [2:0] \nios2_qsys_0|A_dc_fill_dp_offset ;
wire [2:0] \nios2_qsys_0|A_dc_actual_tag ;
wire [31:0] \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b ;
wire [9:0] \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b ;
wire [6:0] \nios2_qsys_0|ic_tag_wraddress ;
wire [7:0] \nios2_qsys_0|ic_fill_valid_bits ;
wire [1:0] \nios2_qsys_0|ic_fill_tag ;
wire [6:0] \nios2_qsys_0|ic_fill_line ;
wire [2:0] \nios2_qsys_0|ic_fill_initial_offset ;
wire [2:0] \nios2_qsys_0|ic_fill_dp_offset ;
wire [2:0] \nios2_qsys_0|ic_fill_ap_offset ;
wire [3:0] \nios2_qsys_0|ic_fill_ap_cnt ;
wire [31:0] \nios2_qsys_0|i_readdata_d1 ;

wire [35:0] \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [35:0] \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [8:0] \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [71:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus ;
wire [8:0] \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [8:0] \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [35:0] \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;
wire [8:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus ;
wire [35:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [8:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [8:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [8:0] \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [35:0] \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;
wire [17:0] \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [35:0] \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [0] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [1] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [2] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [3] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [4] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [5] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [6] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [7] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [8] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [9] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [10] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [11] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [12] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [13] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [14] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [15] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [16] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [17] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [18] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [19] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [20] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [21] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [22] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [23] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [24] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [25] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [26] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [27] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [28] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [29] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [30] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [31] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b [0] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b [1] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b [2] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b [3] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b [4] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];

assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];

assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [0] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [1] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [2] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [3] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [4] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [5] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [6] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [7] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [8] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [9] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [10] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [11] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [12] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [13] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [14] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [15] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [16] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [17] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];

assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [18] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [19] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [20] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [21] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [22] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [23] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [24] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [25] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [26] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [27] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [9];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [28] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [10];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [29] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [11];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [30] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [12];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [31] = \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [13];

assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [0] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [1] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [2] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [3] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [4] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [5] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [6] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [7] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [8] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [9] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];

assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [1] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [2] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [5] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [11] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [12] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [13] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [14] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [15] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [16] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];

assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [0] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [3] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [4] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [22] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [23] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [24] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [25] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [26] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [27] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~dataout  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [0];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT1  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [1];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT2  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [2];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT3  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [3];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT4  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [4];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT5  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [5];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [0] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [6];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [1] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [7];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [2] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [8];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [3] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [9];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [4] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [10];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [5] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [11];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [6] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [12];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [7] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [13];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [8] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [14];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [15];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [16];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [17];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [18];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [19];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [20];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [21];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [22];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [23];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [24];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [25];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [26];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [27];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [28];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [29];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [30];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [31];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [26] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [32];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [27] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [33];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [28] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [34];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [29] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [35];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [30] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [36];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [31] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [37];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [32] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [38];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [33] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [39];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [34] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [40];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [35] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [41];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [36] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [42];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [37] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [43];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [38] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [44];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [39] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [45];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [40] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [46];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [41] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [47];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [42] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [48];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [43] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [49];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [44] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [50];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [45] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [51];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [46] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [52];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [47] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [53];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [48] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [54];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [49] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [55];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [50] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [56];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [51] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [57];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [52] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [58];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [53] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [59];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [54] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [60];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [55] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [61];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [56] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [62];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [57] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [63];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [58] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [64];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [59] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [65];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [60] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [66];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [61] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [67];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [62] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [68];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [63] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [69];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT70  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [70];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5~DATAOUT71  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus [71];

assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [6] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [7] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [8] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [9] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [10] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [4];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [28] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [5];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [29] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [6];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [30] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [7];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [31] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [8];

assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [17] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [18] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [1];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [19] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [2];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [20] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [3];
assign \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [21] = \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [4];

assign \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [0] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [1] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [2] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [3] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [4] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [5] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [6] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [7] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [1] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [2] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [3] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [4] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [5] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~dataout  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT1  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT2  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT3  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT4  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT5  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT6  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT7  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT8  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT9  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT10  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT11  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT12  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT13  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT14  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT15  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT16  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT17  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT18  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT19  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT20  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT21  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT22  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT23  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT24  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT25  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT26  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT27  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT28  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT29  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT30  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT31  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT32  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT33  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT34  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT35  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~dataout  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT1  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT2  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT3  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT4  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT5  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT6  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT7  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT8  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT9  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT10  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT11  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT12  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT13  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT14  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT15  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT16  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT17  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT18  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT19  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT20  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT21  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT22  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT23  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT24  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT25  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT26  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT27  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT28  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT29  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT30  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT31  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT32  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT33  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT34  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT35  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~dataout  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT1  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT2  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT3  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT4  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT5  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT6  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT7  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT8  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT9  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT10  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT11  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT12  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT13  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT14  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT15  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT16  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT17  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT18  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT19  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT20  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT21  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT22  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT23  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT24  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT25  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT26  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT27  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT28  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT29  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT30  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT31  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT32  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT33  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT34  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT35  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT34  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT35  = \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [8] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [9] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [10] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [11] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [12] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [13] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [14] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [15] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];

assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [24] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [25] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [26] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [2];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [27] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [3];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [28] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [4];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [29] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [5];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [30] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [6];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [31] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [7];

assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [16] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [17] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [18] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [19] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [20] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [21] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [22] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \onchip_memory2_0|the_altsyncram|auto_generated|q_a [23] = \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];

assign \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] = \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];

assign \nios2_qsys_0|D_bht_data [0] = \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \nios2_qsys_0|D_bht_data [1] = \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

// Location: FF_X32_Y41_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y41_N35
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y41_N37
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y41_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y41_N33
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y41_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y41_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y41_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N30
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q ),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 .lut_mask = 64'h05F505F505F505F5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N34
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .lut_mask = 64'h550F550F550F550F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N39
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N36
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .lut_mask = 64'h550F550F550F550F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N22
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N32
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 .lut_mask = 64'h03F303F303F303F3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N26
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N8
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .lut_mask = 64'h0F330F330F330F33;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N28
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .lut_mask = 64'h330F330F330F330F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N24
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .lut_mask = 64'h5353535353535353;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N38
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .lut_mask = 64'h5533553355335533;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N26
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N8
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N10
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N30
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .lut_mask = 64'h330F330F330F330F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N113
stratixiv_io_obuf \to_hw_sig_export[0]~output (
	.i(\to_hw_sig|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_sig_export[0]),
	.obar());
// synopsys translate_off
defparam \to_hw_sig_export[0]~output .bus_hold = "false";
defparam \to_hw_sig_export[0]~output .open_drain_output = "false";
defparam \to_hw_sig_export[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N113
stratixiv_io_obuf \to_hw_sig_export[1]~output (
	.i(\to_hw_sig|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_sig_export[1]),
	.obar());
// synopsys translate_off
defparam \to_hw_sig_export[1]~output .bus_hold = "false";
defparam \to_hw_sig_export[1]~output .open_drain_output = "false";
defparam \to_hw_sig_export[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y67_N113
stratixiv_io_obuf \to_hw_data_export[0]~output (
	.i(\to_hw_data|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[0]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[0]~output .bus_hold = "false";
defparam \to_hw_data_export[0]~output .open_drain_output = "false";
defparam \to_hw_data_export[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y67_N20
stratixiv_io_obuf \to_hw_data_export[1]~output (
	.i(\to_hw_data|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[1]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[1]~output .bus_hold = "false";
defparam \to_hw_data_export[1]~output .open_drain_output = "false";
defparam \to_hw_data_export[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N51
stratixiv_io_obuf \to_hw_data_export[2]~output (
	.i(\to_hw_data|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[2]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[2]~output .bus_hold = "false";
defparam \to_hw_data_export[2]~output .open_drain_output = "false";
defparam \to_hw_data_export[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N51
stratixiv_io_obuf \to_hw_data_export[3]~output (
	.i(\to_hw_data|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[3]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[3]~output .bus_hold = "false";
defparam \to_hw_data_export[3]~output .open_drain_output = "false";
defparam \to_hw_data_export[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N20
stratixiv_io_obuf \to_hw_data_export[4]~output (
	.i(\to_hw_data|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[4]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[4]~output .bus_hold = "false";
defparam \to_hw_data_export[4]~output .open_drain_output = "false";
defparam \to_hw_data_export[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N82
stratixiv_io_obuf \to_hw_data_export[5]~output (
	.i(\to_hw_data|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[5]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[5]~output .bus_hold = "false";
defparam \to_hw_data_export[5]~output .open_drain_output = "false";
defparam \to_hw_data_export[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y67_N82
stratixiv_io_obuf \to_hw_data_export[6]~output (
	.i(\to_hw_data|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[6]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[6]~output .bus_hold = "false";
defparam \to_hw_data_export[6]~output .open_drain_output = "false";
defparam \to_hw_data_export[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N51
stratixiv_io_obuf \to_hw_data_export[7]~output (
	.i(\to_hw_data|data_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[7]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[7]~output .bus_hold = "false";
defparam \to_hw_data_export[7]~output .open_drain_output = "false";
defparam \to_hw_data_export[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N82
stratixiv_io_obuf \to_hw_data_export[8]~output (
	.i(\to_hw_data|data_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[8]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[8]~output .bus_hold = "false";
defparam \to_hw_data_export[8]~output .open_drain_output = "false";
defparam \to_hw_data_export[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y56_N20
stratixiv_io_obuf \to_hw_data_export[9]~output (
	.i(\to_hw_data|data_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[9]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[9]~output .bus_hold = "false";
defparam \to_hw_data_export[9]~output .open_drain_output = "false";
defparam \to_hw_data_export[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N95
stratixiv_io_obuf \to_hw_data_export[10]~output (
	.i(\to_hw_data|data_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[10]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[10]~output .bus_hold = "false";
defparam \to_hw_data_export[10]~output .open_drain_output = "false";
defparam \to_hw_data_export[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N113
stratixiv_io_obuf \to_hw_data_export[11]~output (
	.i(\to_hw_data|data_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[11]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[11]~output .bus_hold = "false";
defparam \to_hw_data_export[11]~output .open_drain_output = "false";
defparam \to_hw_data_export[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y67_N20
stratixiv_io_obuf \to_hw_data_export[12]~output (
	.i(\to_hw_data|data_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[12]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[12]~output .bus_hold = "false";
defparam \to_hw_data_export[12]~output .open_drain_output = "false";
defparam \to_hw_data_export[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N51
stratixiv_io_obuf \to_hw_data_export[13]~output (
	.i(\to_hw_data|data_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[13]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[13]~output .bus_hold = "false";
defparam \to_hw_data_export[13]~output .open_drain_output = "false";
defparam \to_hw_data_export[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y67_N51
stratixiv_io_obuf \to_hw_data_export[14]~output (
	.i(\to_hw_data|data_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[14]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[14]~output .bus_hold = "false";
defparam \to_hw_data_export[14]~output .open_drain_output = "false";
defparam \to_hw_data_export[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N51
stratixiv_io_obuf \to_hw_data_export[15]~output (
	.i(\to_hw_data|data_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[15]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[15]~output .bus_hold = "false";
defparam \to_hw_data_export[15]~output .open_drain_output = "false";
defparam \to_hw_data_export[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N51
stratixiv_io_obuf \to_hw_data_export[16]~output (
	.i(\to_hw_data|data_out [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[16]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[16]~output .bus_hold = "false";
defparam \to_hw_data_export[16]~output .open_drain_output = "false";
defparam \to_hw_data_export[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N113
stratixiv_io_obuf \to_hw_data_export[17]~output (
	.i(\to_hw_data|data_out [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[17]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[17]~output .bus_hold = "false";
defparam \to_hw_data_export[17]~output .open_drain_output = "false";
defparam \to_hw_data_export[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N51
stratixiv_io_obuf \to_hw_data_export[18]~output (
	.i(\to_hw_data|data_out [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[18]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[18]~output .bus_hold = "false";
defparam \to_hw_data_export[18]~output .open_drain_output = "false";
defparam \to_hw_data_export[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N33
stratixiv_io_obuf \to_hw_data_export[19]~output (
	.i(\to_hw_data|data_out [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[19]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[19]~output .bus_hold = "false";
defparam \to_hw_data_export[19]~output .open_drain_output = "false";
defparam \to_hw_data_export[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N82
stratixiv_io_obuf \to_hw_data_export[20]~output (
	.i(\to_hw_data|data_out [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[20]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[20]~output .bus_hold = "false";
defparam \to_hw_data_export[20]~output .open_drain_output = "false";
defparam \to_hw_data_export[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N82
stratixiv_io_obuf \to_hw_data_export[21]~output (
	.i(\to_hw_data|data_out [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[21]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[21]~output .bus_hold = "false";
defparam \to_hw_data_export[21]~output .open_drain_output = "false";
defparam \to_hw_data_export[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N20
stratixiv_io_obuf \to_hw_data_export[22]~output (
	.i(\to_hw_data|data_out [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[22]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[22]~output .bus_hold = "false";
defparam \to_hw_data_export[22]~output .open_drain_output = "false";
defparam \to_hw_data_export[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N33
stratixiv_io_obuf \to_hw_data_export[23]~output (
	.i(\to_hw_data|data_out [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[23]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[23]~output .bus_hold = "false";
defparam \to_hw_data_export[23]~output .open_drain_output = "false";
defparam \to_hw_data_export[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N82
stratixiv_io_obuf \to_hw_data_export[24]~output (
	.i(\to_hw_data|data_out [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[24]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[24]~output .bus_hold = "false";
defparam \to_hw_data_export[24]~output .open_drain_output = "false";
defparam \to_hw_data_export[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N113
stratixiv_io_obuf \to_hw_data_export[25]~output (
	.i(\to_hw_data|data_out [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[25]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[25]~output .bus_hold = "false";
defparam \to_hw_data_export[25]~output .open_drain_output = "false";
defparam \to_hw_data_export[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N64
stratixiv_io_obuf \to_hw_data_export[26]~output (
	.i(\to_hw_data|data_out [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[26]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[26]~output .bus_hold = "false";
defparam \to_hw_data_export[26]~output .open_drain_output = "false";
defparam \to_hw_data_export[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y67_N64
stratixiv_io_obuf \to_hw_data_export[27]~output (
	.i(\to_hw_data|data_out [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[27]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[27]~output .bus_hold = "false";
defparam \to_hw_data_export[27]~output .open_drain_output = "false";
defparam \to_hw_data_export[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y67_N2
stratixiv_io_obuf \to_hw_data_export[28]~output (
	.i(\to_hw_data|data_out [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[28]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[28]~output .bus_hold = "false";
defparam \to_hw_data_export[28]~output .open_drain_output = "false";
defparam \to_hw_data_export[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y39_N33
stratixiv_io_obuf \to_hw_data_export[29]~output (
	.i(\to_hw_data|data_out [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[29]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[29]~output .bus_hold = "false";
defparam \to_hw_data_export[29]~output .open_drain_output = "false";
defparam \to_hw_data_export[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N20
stratixiv_io_obuf \to_hw_data_export[30]~output (
	.i(\to_hw_data|data_out [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[30]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[30]~output .bus_hold = "false";
defparam \to_hw_data_export[30]~output .open_drain_output = "false";
defparam \to_hw_data_export[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N2
stratixiv_io_obuf \to_hw_data_export[31]~output (
	.i(\to_hw_data|data_out [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(to_hw_data_export[31]),
	.obar());
// synopsys translate_off
defparam \to_hw_data_export[31]~output .bus_hold = "false";
defparam \to_hw_data_export[31]~output .open_drain_output = "false";
defparam \to_hw_data_export[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
stratixiv_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
stratixiv_io_ibuf \clk_clk~input (
	.i(clk_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_clk~input_o ));
// synopsys translate_off
defparam \clk_clk~input .bus_hold = "false";
defparam \clk_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
stratixiv_clkena \clk_clk~inputclkctrl (
	.inclk(\clk_clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_clk~inputclkctrl .clock_type = "global clock";
defparam \clk_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N20
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_rd_addr_has_started_nxt~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_xfer_rd_addr_starting~1_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_xfer_rd_addr_has_started~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_rd_addr_has_started_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_has_started_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_has_started_nxt~0 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_has_started_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N8
stratixiv_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N32
stratixiv_io_ibuf \reset_reset_n~input (
	.i(reset_reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_reset_n~input_o ));
// synopsys translate_off
defparam \reset_reset_n~input .bus_hold = "false";
defparam \reset_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
stratixiv_clkena \reset_reset_n~inputclkctrl (
	.inclk(\reset_reset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_reset_n~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset_reset_n~inputclkctrl .clock_type = "global clock";
defparam \reset_reset_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X35_Y40_N9
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N25
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\reset_reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N26
stratixiv_lcell_comb \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = ( \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N27
dffeas \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N39
dffeas \rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N36
stratixiv_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = ( \rst_controller|altera_reset_synchronizer_int_chain [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N37
dffeas \rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N31
dffeas \rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N1
dffeas \rst_controller|r_sync_rst_chain[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N14
stratixiv_lcell_comb \rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \rst_controller|r_sync_rst_chain~1_combout  = (\rst_controller|r_sync_rst_chain [3] & \rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(!\rst_controller|r_sync_rst_chain [3]),
	.datab(gnd),
	.datac(!\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h0505050505050505;
defparam \rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N15
dffeas \rst_controller|r_sync_rst_chain[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N22
stratixiv_lcell_comb \rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \rst_controller|r_sync_rst_chain~0_combout  = ( \rst_controller|r_sync_rst_chain [2] & ( \rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|r_sync_rst_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N23
dffeas \rst_controller|r_sync_rst_chain[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N7
dffeas \rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N4
stratixiv_lcell_comb \rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = ( !\rst_controller|altera_reset_synchronizer_int_chain [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N5
dffeas \rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N20
stratixiv_lcell_comb \rst_controller|WideOr0~0 (
// Equation(s):
// \rst_controller|WideOr0~0_combout  = ( \rst_controller|altera_reset_synchronizer_int_chain [4] ) # ( !\rst_controller|altera_reset_synchronizer_int_chain [4] & ( (!\rst_controller|r_sync_rst_chain [1] & \rst_controller|r_sync_rst~q ) ) )

	.dataa(gnd),
	.datab(!\rst_controller|r_sync_rst_chain [1]),
	.datac(gnd),
	.datad(!\rst_controller|r_sync_rst~q ),
	.datae(gnd),
	.dataf(!\rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|WideOr0~0 .extended_lut = "off";
defparam \rst_controller|WideOr0~0 .lut_mask = 64'h00CC00CCFFFFFFFF;
defparam \rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N21
dffeas \rst_controller|r_sync_rst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
stratixiv_clkena \rst_controller|r_sync_rst~clkctrl (
	.inclk(\rst_controller|r_sync_rst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_controller|r_sync_rst~clkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \rst_controller|r_sync_rst~clkctrl .clock_type = "global clock";
defparam \rst_controller|r_sync_rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N22
stratixiv_lcell_comb \nios2_qsys_0|M_sel_data_master~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_sel_data_master~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_sel_data_master~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_sel_data_master~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \nios2_qsys_0|M_sel_data_master~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N23
dffeas \nios2_qsys_0|M_sel_data_master (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_sel_data_master~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_sel_data_master~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_sel_data_master .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_sel_data_master .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N9
dffeas \nios2_qsys_0|E_iw[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N9
dffeas \nios2_qsys_0|E_iw[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N20
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout  = !\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N37
dffeas \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N23
dffeas \nios2_qsys_0|E_iw[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N15
dffeas \nios2_qsys_0|M_iw[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N4
stratixiv_lcell_comb \nios2_qsys_0|E_ctrl_jmp_indirect_nxt~0 (
	.dataa(!\nios2_qsys_0|D_iw [12]),
	.datab(!\nios2_qsys_0|D_iw [11]),
	.datac(!\nios2_qsys_0|Equal169~0_combout ),
	.datad(!\nios2_qsys_0|D_iw [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_ctrl_jmp_indirect_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_jmp_indirect_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_ctrl_jmp_indirect_nxt~0 .lut_mask = 64'h0200020002000200;
defparam \nios2_qsys_0|E_ctrl_jmp_indirect_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N5
dffeas \nios2_qsys_0|E_ctrl_jmp_indirect (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_ctrl_jmp_indirect_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_jmp_indirect .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_jmp_indirect .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y39_N20
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~feeder .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y39_N21
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1 .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N16
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_clr_valid_bits_nxt (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0_combout ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_clr_valid_bits_nxt .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_clr_valid_bits_nxt .lut_mask = 64'hFFFFFFFFCCFFCCFF;
defparam \nios2_qsys_0|ic_tag_clr_valid_bits_nxt .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N2
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_clr_valid_bits~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_clr_valid_bits~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_clr_valid_bits~0 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_clr_valid_bits~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \nios2_qsys_0|ic_tag_clr_valid_bits~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y33_N3
dffeas \nios2_qsys_0|ic_tag_clr_valid_bits (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_clr_valid_bits~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_tag_clr_valid_bits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_clr_valid_bits .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_tag_clr_valid_bits .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N26
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wren (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|i_readdatavalid_d1~q ),
	.dataf(!\nios2_qsys_0|ic_tag_clr_valid_bits~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wren .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wren .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \nios2_qsys_0|ic_tag_wren .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N10
stratixiv_lcell_comb \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N11
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N28
stratixiv_lcell_comb \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N29
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y40_N3
dffeas \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y40_N12
stratixiv_lcell_comb \rst_controller|always2~0 (
// Equation(s):
// \rst_controller|always2~0_combout  = ( \rst_controller|r_sync_rst_chain [2] & ( \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  ) ) # ( !\rst_controller|r_sync_rst_chain [2] )

	.dataa(gnd),
	.datab(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller|r_sync_rst_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller|always2~0 .extended_lut = "off";
defparam \rst_controller|always2~0 .lut_mask = 64'hFFFFFFFF33333333;
defparam \rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y40_N13
dffeas \rst_controller|r_early_rst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N39
dffeas \nios2_qsys_0|E_iw[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N7
dffeas \nios2_qsys_0|M_iw[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N8
stratixiv_lcell_comb \nios2_qsys_0|Add3~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|F_pc [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add3~17_sumout ),
	.cout(\nios2_qsys_0|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add3~17 .extended_lut = "off";
defparam \nios2_qsys_0|Add3~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios2_qsys_0|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N10
stratixiv_lcell_comb \nios2_qsys_0|Add3~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_pc [5]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add3~21_sumout ),
	.cout(\nios2_qsys_0|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add3~21 .extended_lut = "off";
defparam \nios2_qsys_0|Add3~21 .lut_mask = 64'h0000FF0000000000;
defparam \nios2_qsys_0|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N12
stratixiv_lcell_comb \nios2_qsys_0|Add3~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_pc [6]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add3~25_sumout ),
	.cout(\nios2_qsys_0|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add3~25 .extended_lut = "off";
defparam \nios2_qsys_0|Add3~25 .lut_mask = 64'h0000FF0000000000;
defparam \nios2_qsys_0|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N6
stratixiv_lcell_comb \nios2_qsys_0|Add3~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_pc [3]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add3~13_sumout ),
	.cout(\nios2_qsys_0|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add3~13 .extended_lut = "off";
defparam \nios2_qsys_0|Add3~13 .lut_mask = 64'h0000FF0000000000;
defparam \nios2_qsys_0|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N14
stratixiv_lcell_comb \nios2_qsys_0|Add3~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_pc [7]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add3~29_sumout ),
	.cout(\nios2_qsys_0|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add3~29 .extended_lut = "off";
defparam \nios2_qsys_0|Add3~29 .lut_mask = 64'h0000FF0000000000;
defparam \nios2_qsys_0|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N12
stratixiv_lcell_comb \nios2_qsys_0|Add0~25 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|Add3~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add0~25_sumout ),
	.cout(\nios2_qsys_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add0~25 .extended_lut = "off";
defparam \nios2_qsys_0|Add0~25 .lut_mask = 64'h0000FF0000003333;
defparam \nios2_qsys_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N14
stratixiv_lcell_comb \nios2_qsys_0|Add0~29 (
	.dataa(!\nios2_qsys_0|Add3~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add0~29_sumout ),
	.cout(\nios2_qsys_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add0~29 .extended_lut = "off";
defparam \nios2_qsys_0|Add0~29 .lut_mask = 64'h0000FF0000005555;
defparam \nios2_qsys_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N15
dffeas \nios2_qsys_0|D_br_taken_waddr_partial[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_br_taken_waddr_partial [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_br_taken_waddr_partial[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_br_taken_waddr_partial[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N2
stratixiv_lcell_comb \nios2_qsys_0|F_iw[2]~8 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[2]~8 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[2]~8 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \nios2_qsys_0|F_iw[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N16
stratixiv_lcell_comb \nios2_qsys_0|Add3~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_pc [8]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add3~33_sumout ),
	.cout(\nios2_qsys_0|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add3~33 .extended_lut = "off";
defparam \nios2_qsys_0|Add3~33 .lut_mask = 64'h0000FF0000000000;
defparam \nios2_qsys_0|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N16
stratixiv_lcell_comb \nios2_qsys_0|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Add3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add0~33_sumout ),
	.cout(\nios2_qsys_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add0~33 .extended_lut = "off";
defparam \nios2_qsys_0|Add0~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \nios2_qsys_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N17
dffeas \nios2_qsys_0|D_br_taken_waddr_partial[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_br_taken_waddr_partial [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_br_taken_waddr_partial[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_br_taken_waddr_partial[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N20
stratixiv_lcell_comb \nios2_qsys_0|E_extra_pc[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_br_taken_waddr_partial [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_extra_pc[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[8]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_extra_pc[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|E_extra_pc[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N17
dffeas \nios2_qsys_0|D_pc_plus_one[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc_plus_one [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc_plus_one[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc_plus_one[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N21
dffeas \nios2_qsys_0|M_ctrl_br_cond (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_ctrl_br_cond~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_br_cond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_br_cond .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_br_cond .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N20
stratixiv_lcell_comb \nios2_qsys_0|M_bht_wr_en_unfiltered (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|M_ctrl_br_cond~q ),
	.dataf(!\nios2_qsys_0|M_valid_from_E~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_bht_wr_en_unfiltered~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_wr_en_unfiltered .extended_lut = "off";
defparam \nios2_qsys_0|M_bht_wr_en_unfiltered .lut_mask = 64'h000000000000FFFF;
defparam \nios2_qsys_0|M_bht_wr_en_unfiltered .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N15
dffeas \nios2_qsys_0|E_bht_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_bht_data [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_bht_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_bht_data[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_bht_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N36
stratixiv_lcell_comb \nios2_qsys_0|D_logic_op_raw[1]~0 (
	.dataa(!\nios2_qsys_0|D_iw [15]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Equal169~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_logic_op_raw[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_logic_op_raw[1]~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_logic_op_raw[1]~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \nios2_qsys_0|D_logic_op_raw[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N37
dffeas \nios2_qsys_0|E_compare_op[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_compare_op[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N14
stratixiv_lcell_comb \nios2_qsys_0|Equal151~1 (
	.dataa(!\nios2_qsys_0|D_iw [12]),
	.datab(!\nios2_qsys_0|D_iw [13]),
	.datac(!\nios2_qsys_0|D_iw [11]),
	.datad(!\nios2_qsys_0|D_iw [16]),
	.datae(!\nios2_qsys_0|D_iw [15]),
	.dataf(!\nios2_qsys_0|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal151~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal151~1 .extended_lut = "off";
defparam \nios2_qsys_0|Equal151~1 .lut_mask = 64'h0000800000000000;
defparam \nios2_qsys_0|Equal151~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N3
dffeas \nios2_qsys_0|D_iw[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[2]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N25
dffeas \nios2_qsys_0|D_iw[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[3]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N32
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_alu_signed_comparison~0 (
	.dataa(!\nios2_qsys_0|D_iw [5]),
	.datab(!\nios2_qsys_0|D_iw [4]),
	.datac(!\nios2_qsys_0|D_iw [2]),
	.datad(!\nios2_qsys_0|D_iw [3]),
	.datae(!\nios2_qsys_0|D_iw [0]),
	.dataf(!\nios2_qsys_0|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_alu_signed_comparison~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_alu_signed_comparison~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_alu_signed_comparison~0 .lut_mask = 64'h2080000002080000;
defparam \nios2_qsys_0|D_ctrl_alu_signed_comparison~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N12
stratixiv_lcell_comb \nios2_qsys_0|Equal151~0 (
	.dataa(!\nios2_qsys_0|D_iw [12]),
	.datab(!\nios2_qsys_0|D_iw [13]),
	.datac(!\nios2_qsys_0|D_iw [16]),
	.datad(!\nios2_qsys_0|D_iw [11]),
	.datae(!\nios2_qsys_0|D_iw [14]),
	.dataf(!\nios2_qsys_0|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal151~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal151~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal151~0 .lut_mask = 64'h0000800000000000;
defparam \nios2_qsys_0|Equal151~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N0
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_alu_signed_comparison~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|Equal151~1_combout ),
	.datac(!\nios2_qsys_0|D_ctrl_alu_signed_comparison~0_combout ),
	.datad(!\nios2_qsys_0|Equal151~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Equal169~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_alu_signed_comparison~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_alu_signed_comparison~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_alu_signed_comparison~1 .lut_mask = 64'h0F0F0F0F3FFF3FFF;
defparam \nios2_qsys_0|D_ctrl_alu_signed_comparison~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N1
dffeas \nios2_qsys_0|E_ctrl_alu_signed_comparison (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_alu_signed_comparison~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_alu_signed_comparison~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_alu_signed_comparison .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_alu_signed_comparison .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N12
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_cmp~2 (
	.dataa(!\nios2_qsys_0|D_iw [13]),
	.datab(!\nios2_qsys_0|D_iw [12]),
	.datac(!\nios2_qsys_0|D_iw [11]),
	.datad(!\nios2_qsys_0|D_iw [14]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_cmp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_cmp~2 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_cmp~2 .lut_mask = 64'h8000800000800080;
defparam \nios2_qsys_0|D_ctrl_cmp~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N30
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_cmp~3 (
	.dataa(!\nios2_qsys_0|D_iw [12]),
	.datab(!\nios2_qsys_0|D_iw [15]),
	.datac(!\nios2_qsys_0|D_iw [14]),
	.datad(!\nios2_qsys_0|D_iw [11]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_cmp~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_cmp~3 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_cmp~3 .lut_mask = 64'h2800280000000000;
defparam \nios2_qsys_0|D_ctrl_cmp~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N10
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_cmp~0 (
	.dataa(!\nios2_qsys_0|D_iw [5]),
	.datab(!\nios2_qsys_0|D_iw [4]),
	.datac(!\nios2_qsys_0|D_iw [3]),
	.datad(!\nios2_qsys_0|D_iw [2]),
	.datae(!\nios2_qsys_0|D_iw [0]),
	.dataf(!\nios2_qsys_0|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_cmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_cmp~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_cmp~0 .lut_mask = 64'h7E00000000000000;
defparam \nios2_qsys_0|D_ctrl_cmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N6
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_cmp~1 (
	.dataa(!\nios2_qsys_0|Equal169~0_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_ctrl_cmp~2_combout ),
	.datad(!\nios2_qsys_0|D_ctrl_cmp~3_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_cmp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_cmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_cmp~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_cmp~1 .lut_mask = 64'h05550555FFFFFFFF;
defparam \nios2_qsys_0|D_ctrl_cmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N7
dffeas \nios2_qsys_0|E_ctrl_cmp (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_cmp~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_cmp .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_cmp .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N16
stratixiv_lcell_comb \nios2_qsys_0|Equal151~2 (
	.dataa(!\nios2_qsys_0|D_iw [11]),
	.datab(!\nios2_qsys_0|D_iw [12]),
	.datac(!\nios2_qsys_0|D_iw [16]),
	.datad(!\nios2_qsys_0|D_iw [13]),
	.datae(!\nios2_qsys_0|D_iw [14]),
	.dataf(!\nios2_qsys_0|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal151~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal151~2 .extended_lut = "off";
defparam \nios2_qsys_0|Equal151~2 .lut_mask = 64'h0000000400000000;
defparam \nios2_qsys_0|Equal151~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N32
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_retaddr~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_iw [16]),
	.datac(!\nios2_qsys_0|D_iw [12]),
	.datad(!\nios2_qsys_0|D_iw [13]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_retaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_retaddr~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_retaddr~1 .lut_mask = 64'h0000000000300030;
defparam \nios2_qsys_0|D_ctrl_retaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N36
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_retaddr~2 (
	.dataa(!\nios2_qsys_0|D_iw [11]),
	.datab(!\nios2_qsys_0|D_iw [12]),
	.datac(!\nios2_qsys_0|D_iw [16]),
	.datad(!\nios2_qsys_0|D_iw [13]),
	.datae(!\nios2_qsys_0|D_iw [14]),
	.dataf(!\nios2_qsys_0|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_retaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_retaddr~2 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_retaddr~2 .lut_mask = 64'h000C0008000000C0;
defparam \nios2_qsys_0|D_ctrl_retaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N22
stratixiv_lcell_comb \nios2_qsys_0|Equal102~0 (
	.dataa(!\nios2_qsys_0|D_iw [5]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_iw [3]),
	.datad(!\nios2_qsys_0|D_iw [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal102~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal102~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal102~0 .lut_mask = 64'hA000A00000000000;
defparam \nios2_qsys_0|Equal102~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N20
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_retaddr~0 (
	.dataa(!\nios2_qsys_0|D_iw [0]),
	.datab(!\nios2_qsys_0|Equal151~2_combout ),
	.datac(!\nios2_qsys_0|D_ctrl_retaddr~1_combout ),
	.datad(!\nios2_qsys_0|D_ctrl_retaddr~2_combout ),
	.datae(!\nios2_qsys_0|Equal169~0_combout ),
	.dataf(!\nios2_qsys_0|Equal102~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_retaddr~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_retaddr~0 .lut_mask = 64'h00003FFFAAAABFFF;
defparam \nios2_qsys_0|D_ctrl_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N21
dffeas \nios2_qsys_0|E_ctrl_retaddr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_retaddr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_retaddr .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N12
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_ctrl_cmp~q ),
	.datad(!\nios2_qsys_0|E_ctrl_retaddr~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~1 .lut_mask = 64'hF000F00000000000;
defparam \nios2_qsys_0|E_alu_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N36
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_alu_force_xor~2 (
	.dataa(!\nios2_qsys_0|D_iw [14]),
	.datab(!\nios2_qsys_0|D_iw [13]),
	.datac(!\nios2_qsys_0|D_iw [16]),
	.datad(!\nios2_qsys_0|D_iw [15]),
	.datae(!\nios2_qsys_0|D_iw [12]),
	.dataf(!\nios2_qsys_0|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_alu_force_xor~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_alu_force_xor~2 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_alu_force_xor~2 .lut_mask = 64'h4C40000000000000;
defparam \nios2_qsys_0|D_ctrl_alu_force_xor~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N6
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_alu_force_xor~0 (
	.dataa(!\nios2_qsys_0|D_iw [5]),
	.datab(!\nios2_qsys_0|D_iw [4]),
	.datac(!\nios2_qsys_0|D_iw [1]),
	.datad(!\nios2_qsys_0|D_iw [2]),
	.datae(!\nios2_qsys_0|D_iw [3]),
	.dataf(!\nios2_qsys_0|D_ctrl_alu_force_xor~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_alu_force_xor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_alu_force_xor~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_alu_force_xor~0 .lut_mask = 64'h4404EC0F4404ED0F;
defparam \nios2_qsys_0|D_ctrl_alu_force_xor~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N26
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_alu_force_xor~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_iw [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_alu_force_xor~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_alu_force_xor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_alu_force_xor~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_alu_force_xor~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \nios2_qsys_0|D_ctrl_alu_force_xor~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N4
stratixiv_lcell_comb \nios2_qsys_0|D_logic_op[1]~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_ctrl_alu_force_xor~1_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|D_logic_op_raw[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_logic_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_logic_op[1]~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_logic_op[1]~0 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \nios2_qsys_0|D_logic_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N5
dffeas \nios2_qsys_0|E_logic_op[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_op[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N38
stratixiv_lcell_comb \nios2_qsys_0|F_ctrl_src2_choose_imm~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|F_iw[11]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_iw[13]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ctrl_src2_choose_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ctrl_src2_choose_imm~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_ctrl_src2_choose_imm~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \nios2_qsys_0|F_ctrl_src2_choose_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N29
dffeas \nios2_qsys_0|D_pc[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_pc [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y35_N14
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt~0 (
	.dataa(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|ic_fill_line [6]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_pc [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N15
dffeas \nios2_qsys_0|ic_fill_line[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_line [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_line[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_line[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N20
stratixiv_lcell_comb \mm_interconnect_0|limiter|save_dest_id~0 (
// Equation(s):
// \mm_interconnect_0|limiter|save_dest_id~0_combout  = ( \nios2_qsys_0|i_read~q  & ( !\mm_interconnect_0|limiter|suppress_change_dest_id~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|limiter|suppress_change_dest_id~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter|save_dest_id~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter|save_dest_id~0 .extended_lut = "off";
defparam \mm_interconnect_0|limiter|save_dest_id~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mm_interconnect_0|limiter|save_dest_id~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N25
dffeas \mm_interconnect_0|limiter|last_dest_id[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|addr_router|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter|last_dest_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter|last_dest_id[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter|last_dest_id[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N9
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N8
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ) ) ) # ( 
// !\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|cmd_xbar_mux|saved_grant [0])) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ))) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 64'h303F303FF0FFF0FF;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N0
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout  = ( \mm_interconnect_0|addr_router|Equal1~0_combout  & ( (\nios2_qsys_0|i_read~q  & ((!\mm_interconnect_0|limiter|has_pending_responses~q ) # (\mm_interconnect_0|limiter|last_dest_id [0]))) ) )

	.dataa(!\nios2_qsys_0|i_read~q ),
	.datab(!\mm_interconnect_0|limiter|has_pending_responses~q ),
	.datac(!\mm_interconnect_0|limiter|last_dest_id [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|addr_router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux|src0_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux|src0_valid~0 .lut_mask = 64'h0000000045454545;
defparam \mm_interconnect_0|cmd_xbar_demux|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N22
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|WideOr1 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout  = ( \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout  & ( ((\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout )) # 
// (\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]) ) ) # ( !\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout  & ( (\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout ) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datac(!\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|WideOr1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|WideOr1 .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|cmd_xbar_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0 (
	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout ),
	.datac(!\nios2_qsys_0|d_write~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q ),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~q ),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0 .lut_mask = 64'h010100FF000000FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N32
stratixiv_lcell_comb \nios2_qsys_0|D_logic_op_raw[0]~1 (
	.dataa(!\nios2_qsys_0|D_iw [14]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Equal169~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_logic_op_raw[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_logic_op_raw[0]~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_logic_op_raw[0]~1 .lut_mask = 64'h05050505F5F5F5F5;
defparam \nios2_qsys_0|D_logic_op_raw[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N6
stratixiv_lcell_comb \nios2_qsys_0|D_logic_op[0]~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_ctrl_alu_force_xor~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_logic_op_raw[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_logic_op[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_logic_op[0]~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_logic_op[0]~1 .lut_mask = 64'h33333333FFFFFFFF;
defparam \nios2_qsys_0|D_logic_op[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N7
dffeas \nios2_qsys_0|E_logic_op[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_op[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N6
stratixiv_lcell_comb \nios2_qsys_0|E_src2[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[6]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_src2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N22
stratixiv_lcell_comb \nios2_qsys_0|F_ctrl_implicit_dst_retaddr~0 (
	.dataa(!\nios2_qsys_0|F_iw[4]~11_combout ),
	.datab(!\nios2_qsys_0|F_iw[2]~8_combout ),
	.datac(!\nios2_qsys_0|F_iw[5]~7_combout ),
	.datad(!\nios2_qsys_0|F_iw[0]~10_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_iw[3]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ctrl_implicit_dst_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ctrl_implicit_dst_retaddr~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_ctrl_implicit_dst_retaddr~0 .lut_mask = 64'h8000800000000000;
defparam \nios2_qsys_0|F_ctrl_implicit_dst_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N23
dffeas \nios2_qsys_0|D_ctrl_implicit_dst_retaddr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ctrl_implicit_dst_retaddr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_implicit_dst_retaddr .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_ctrl_implicit_dst_retaddr .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N21
dffeas \nios2_qsys_0|A_mem_baddr[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N27
dffeas \nios2_qsys_0|A_dc_xfer_rd_data_starting (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_rd_addr_starting~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_rd_data_starting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_data_starting .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_rd_data_starting .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N39
dffeas \nios2_qsys_0|A_dc_wb_line[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_mem_baddr [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_line[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_line[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N2
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~feeder (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~feeder .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X1_Y31_N26
stratixiv_lcell_comb \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y1_N32
stratixiv_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y1_N94
stratixiv_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y1_N1
stratixiv_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y1_N63
stratixiv_io_ibuf \altera_reserved_ntrst~input (
	.i(altera_reserved_ntrst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_ntrst~input_o ));
// synopsys translate_off
defparam \altera_reserved_ntrst~input .bus_hold = "false";
defparam \altera_reserved_ntrst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X22_Y40_N34
stratixiv_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: JTAG_X0_Y66_N125
stratixiv_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.ntrst(\altera_reserved_ntrst~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: MLABCELL_X32_Y42_N10
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 64'h00F000F000F000F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y42_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N8
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 64'h77FF77FF77FF77FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y42_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N36
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 64'h1313131313131313;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y42_N37
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N12
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y42_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N38
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 64'h0033003300330033;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y42_N39
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N14
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h0000000077777777;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y42_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N8
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y42_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N22
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N24
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 64'h030303030F0F0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N26
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N20
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 64'h0303030303030303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N32
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1 .lut_mask = 64'h030F030F030F030F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N33
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N4
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 64'hF3FFF3FFFFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y42_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N6
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y42_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N6
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 64'h0505050505050505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y42_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N10
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 64'h5500550055005500;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y42_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N4
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y42_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N22
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 64'h05FA05FA05FA05FA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y42_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N20
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 64'hF0FCF0FCF0F0F0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y42_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N8
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N4
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N35
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N37
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N20
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y41_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N6
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N0
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 64'h0040000000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N20
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(!\~GND~combout ),
	.datac(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12 .extended_lut = "on";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12 .lut_mask = 64'h5550553F555F553F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N38
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 64'h0015001500150015;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N39
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N24
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .lut_mask = 64'h4747474747474747;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N26
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1 .lut_mask = 64'h0033003300000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N8
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5 .lut_mask = 64'h3333333335333533;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N12
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10 .lut_mask = 64'h0F000F110F000FBB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N38
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datae(gnd),
	.dataf(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9 .lut_mask = 64'h000000000E040E04;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N12
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 64'h312031203B7F3B7F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N6
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .lut_mask = 64'h000F000F000F000F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N14
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .lut_mask = 64'h0F000F00FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N36
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3 .lut_mask = 64'hEA40EA4040404040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N20
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11 .lut_mask = 64'h1515BFBF3F153FBF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N28
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datae(gnd),
	.dataf(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 64'h00530053ACFFACFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N16
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 64'h0000FFFF0400FCF5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N34
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N10
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16 .lut_mask = 64'h00000000F0F0F0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N16
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7 .lut_mask = 64'h0044004400440064;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N6
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .lut_mask = 64'h03F303F303F303F3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N30
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .lut_mask = 64'h0708070800000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N24
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9 .lut_mask = 64'h04000400AEAA0400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N12
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 .lut_mask = 64'h0011001100000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N20
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2 .lut_mask = 64'h3355335533553355;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N2
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N18
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15_combout ),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1 .lut_mask = 64'h0404040404040604;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N4
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4 .lut_mask = 64'h05F505F505F505F5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N26
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .lut_mask = 64'h00400040AAEA0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N14
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .lut_mask = 64'h0101010100000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~1_sumout ),
	.cout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~1 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N6
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N38
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(!\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 64'h0055005500550055;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N4
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(!\altera_internal_jtag~TDIUTAP ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 64'h0030003002020202;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N30
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 64'h0000000000000080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N0
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 64'h003333330F7F2F7F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N30
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0 .lut_mask = 64'h0000000050505050;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y42_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_udr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y42_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y42_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_udr~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0 .lut_mask = 64'h00F000F000F000F0;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y42_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y40_N9
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N2
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .lut_mask = 64'h550F550F550F550F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y41_N0
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .lut_mask = 64'h03F303F303F303F3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y41_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N22
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N24
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0 .lut_mask = 64'h0202020202020202;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N22
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir .lut_mask = 64'h0000000000003333;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20 .lut_mask = 64'h0000000000220022;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~19 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~19 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~19 .lut_mask = 64'h000000000028AAAA;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N7
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [37]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18 .lut_mask = 64'h0002000200020002;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[37]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[36] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N2
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr .lut_mask = 64'hFFFFFFFFFF55FF55;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N9
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|hbreak_enabled~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y42_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53 .lut_mask = 64'h008000801F9F1F9F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N10
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.100~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [36]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~53_combout ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[35] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N16
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout  = ( \nios2_qsys_0|hbreak_enabled~q  & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|hbreak_enabled~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~1 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N22
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_data[38] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_data [38] = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( ((\nios2_qsys_0|ic_fill_ap_offset [0] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [0])) # (\nios2_qsys_0|d_address_offset_field [0]) ) ) # ( 
// !\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( (\nios2_qsys_0|ic_fill_ap_offset [0] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [0]) ) )

	.dataa(!\nios2_qsys_0|d_address_offset_field [0]),
	.datab(!\nios2_qsys_0|ic_fill_ap_offset [0]),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[38] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[38] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~q ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable [17]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0 .lut_mask = 64'h00FF00FF01FF01FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N32
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_ienable [17]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0 .lut_mask = 64'h0003000300030003;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N2
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[4]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y42_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y42_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y42_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N18
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|sync2_uir~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y42_N19
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y42_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y42_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y42_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N24
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 .lut_mask = 64'h00000000FF000000;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N38
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33_wirecell .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N28
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N26
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N0
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~5 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [1]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.000~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~5 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~5 .lut_mask = 64'h00330033FF33FF33;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N28
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~6 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~5_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg [0]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [0]),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~6 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~6 .lut_mask = 64'h000C333F55555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y42_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y42_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N28
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [1]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|enable_action_strobe~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|ir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0 .lut_mask = 64'hFFCCFFCCFFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [36]),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [37]),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1 .lut_mask = 64'hFF00000000000000;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~7 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [0]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [2]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~7 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~7 .lut_mask = 64'h5353535303F303F3;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N8
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8 .lut_mask = 64'h00000000FDFDFDFD;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N10
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9 .lut_mask = 64'h0022002222222222;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[1]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N7
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y42_N19
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1 .lut_mask = 64'h5555555500000000;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 64'h000F000F0C0C0C0C;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N8
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y39_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N32
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~2 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~2 .lut_mask = 64'h0C000C0000000000;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N28
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N6
stratixiv_lcell_comb \nios2_qsys_0|Add0~13 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add3~13_sumout ),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add0~13_sumout ),
	.cout(\nios2_qsys_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add0~13 .extended_lut = "off";
defparam \nios2_qsys_0|Add0~13 .lut_mask = 64'h0000FF0000005555;
defparam \nios2_qsys_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N7
dffeas \nios2_qsys_0|D_br_taken_waddr_partial[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_br_taken_waddr_partial [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_br_taken_waddr_partial[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_br_taken_waddr_partial[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|E_extra_pc[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_br_taken_waddr_partial [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_extra_pc[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[3]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_extra_pc[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|E_extra_pc[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N7
dffeas \nios2_qsys_0|D_pc_plus_one[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc_plus_one [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc_plus_one[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc_plus_one[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N1
dffeas \nios2_qsys_0|E_extra_pc[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_extra_pc[3]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_pc_plus_one [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|D_br_pred_not_taken~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_extra_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_extra_pc[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N8
stratixiv_lcell_comb \nios2_qsys_0|E_src2[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[5]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_src2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N18
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_ap_offset_nxt[2]~1 (
	.dataa(!\nios2_qsys_0|ic_fill_ap_offset [1]),
	.datab(!\nios2_qsys_0|ic_fill_req_accepted~1_combout ),
	.datac(!\nios2_qsys_0|ic_fill_ap_offset [0]),
	.datad(!\nios2_qsys_0|ic_fill_ap_offset [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_ap_offset_nxt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_offset_nxt[2]~1 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_ap_offset_nxt[2]~1 .lut_mask = 64'h01320132CDFECDFE;
defparam \nios2_qsys_0|ic_fill_ap_offset_nxt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N14
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_ap_cnt[1]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_req_accepted~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_ap_cnt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_cnt[1]~0 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_ap_cnt[1]~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \nios2_qsys_0|ic_fill_ap_cnt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N19
dffeas \nios2_qsys_0|ic_fill_ap_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_ap_offset_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_ap_cnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_ap_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_offset[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_ap_offset[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N32
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[40] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [40] = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( ((\nios2_qsys_0|ic_fill_ap_offset [2] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0])) # (\nios2_qsys_0|d_address_offset_field [2]) ) ) # 
// ( !\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( (\nios2_qsys_0|ic_fill_ap_offset [2] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]) ) )

	.dataa(!\nios2_qsys_0|d_address_offset_field [2]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|ic_fill_ap_offset [2]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[40] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[40] .lut_mask = 64'h000F000F555F555F;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[40] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N8
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[41] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [41] = ( \nios2_qsys_0|d_address_line_field [0] & ( ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & \nios2_qsys_0|ic_fill_line [0])) # (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]) ) ) # ( 
// !\nios2_qsys_0|d_address_line_field [0] & ( (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & \nios2_qsys_0|ic_fill_line [0]) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datac(!\nios2_qsys_0|ic_fill_line [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_line_field [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[41] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[41] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[41] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N32
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[42] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [42] = ( \nios2_qsys_0|ic_fill_line [1] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( (\nios2_qsys_0|d_address_line_field [1]) # (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]) ) ) ) # ( 
// !\nios2_qsys_0|ic_fill_line [1] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( \nios2_qsys_0|d_address_line_field [1] ) ) ) # ( \nios2_qsys_0|ic_fill_line [1] & ( !\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( 
// \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|d_address_line_field [1]),
	.datae(!\nios2_qsys_0|ic_fill_line [1]),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[42] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[42] .lut_mask = 64'h0000333300FF33FF;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[42] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N10
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[43] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [43] = ( \nios2_qsys_0|d_address_line_field [2] & ( ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & \nios2_qsys_0|ic_fill_line [2])) # (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]) ) ) # ( 
// !\nios2_qsys_0|d_address_line_field [2] & ( (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & \nios2_qsys_0|ic_fill_line [2]) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|ic_fill_line [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_line_field [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[43] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[43] .lut_mask = 64'h0033003355775577;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[43] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N25
dffeas \nios2_qsys_0|E_iw[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N5
dffeas \nios2_qsys_0|E_iw[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N39
dffeas \nios2_qsys_0|E_iw[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N38
stratixiv_lcell_comb \nios2_qsys_0|Equal207~0 (
	.dataa(!\nios2_qsys_0|E_iw [3]),
	.datab(!\nios2_qsys_0|E_iw [4]),
	.datac(!\nios2_qsys_0|E_iw [0]),
	.datad(!\nios2_qsys_0|E_iw [1]),
	.datae(!\nios2_qsys_0|E_iw [2]),
	.dataf(!\nios2_qsys_0|E_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal207~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal207~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal207~0 .lut_mask = 64'h0000000000100000;
defparam \nios2_qsys_0|Equal207~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N31
dffeas \nios2_qsys_0|E_valid_from_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_valid~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_valid_from_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_valid_from_D .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_valid_from_D .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N35
dffeas \nios2_qsys_0|E_iw[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N34
stratixiv_lcell_comb \nios2_qsys_0|E_hbreak_req~0 (
	.dataa(!\nios2_qsys_0|E_iw [11]),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|E_valid_from_D~q ),
	.datad(!\nios2_qsys_0|E_iw [14]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_hbreak_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_hbreak_req~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_hbreak_req~0 .lut_mask = 64'h0100010000000000;
defparam \nios2_qsys_0|E_hbreak_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N30
stratixiv_lcell_comb \nios2_qsys_0|E_hbreak_req~1 (
	.dataa(!\nios2_qsys_0|E_iw [15]),
	.datab(!\nios2_qsys_0|E_iw [16]),
	.datac(!\nios2_qsys_0|Equal207~0_combout ),
	.datad(!\nios2_qsys_0|E_iw [13]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_hbreak_req~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_hbreak_req~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_hbreak_req~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_hbreak_req~1 .lut_mask = 64'h0000000000010001;
defparam \nios2_qsys_0|E_hbreak_req~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y31_N25
dffeas \nios2_qsys_0|D_iw[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N34
stratixiv_lcell_comb \nios2_qsys_0|Equal2~0 (
	.dataa(!\nios2_qsys_0|F_iw[0]~10_combout ),
	.datab(!\nios2_qsys_0|F_iw[1]~9_combout ),
	.datac(!\nios2_qsys_0|F_iw[2]~8_combout ),
	.datad(!\nios2_qsys_0|F_iw[3]~12_combout ),
	.datae(!\nios2_qsys_0|F_iw[4]~11_combout ),
	.dataf(!\nios2_qsys_0|F_iw[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal2~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal2~0 .lut_mask = 64'h0000000000000020;
defparam \nios2_qsys_0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N38
stratixiv_lcell_comb \nios2_qsys_0|F_ctrl_implicit_dst_eretaddr~0 (
	.dataa(!\nios2_qsys_0|F_iw[13]~5_combout ),
	.datab(!\nios2_qsys_0|F_iw[16]~6_combout ),
	.datac(!\nios2_qsys_0|F_iw[12]~1_combout ),
	.datad(!\nios2_qsys_0|F_iw[14]~4_combout ),
	.datae(!\nios2_qsys_0|F_iw[15]~3_combout ),
	.dataf(!\nios2_qsys_0|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ctrl_implicit_dst_eretaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ctrl_implicit_dst_eretaddr~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_ctrl_implicit_dst_eretaddr~0 .lut_mask = 64'h0000000010000000;
defparam \nios2_qsys_0|F_ctrl_implicit_dst_eretaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N39
dffeas \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ctrl_implicit_dst_eretaddr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_ctrl_implicit_dst_eretaddr .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N29
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N28
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [0] & ( 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q ) ) ) # ( 
// !\mm_interconnect_0|cmd_xbar_mux|saved_grant [0] & ( (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q ) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N11
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N32
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_demux|src1_valid (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & ( 
// !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_demux|src1_valid .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_demux|src1_valid .lut_mask = 64'h0000FFFF00000000;
defparam \mm_interconnect_0|rsp_xbar_demux|src1_valid .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N27
dffeas \mm_interconnect_0|limiter_001|last_channel[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|limiter_001|save_dest_id~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter_001|last_channel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|last_channel[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter_001|last_channel[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N18
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|cmd_src_valid[2]~4 (
// Equation(s):
// \mm_interconnect_0|limiter_001|cmd_src_valid[2]~4_combout  = ( !\mm_interconnect_0|limiter_001|last_channel [2] & ( (\mm_interconnect_0|limiter_001|has_pending_responses~q  & !\nios2_qsys_0|d_write~q ) ) )

	.dataa(!\mm_interconnect_0|limiter_001|has_pending_responses~q ),
	.datab(!\nios2_qsys_0|d_write~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|limiter_001|last_channel [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|cmd_src_valid[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[2]~4 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[2]~4 .lut_mask = 64'h4444444400000000;
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N22
stratixiv_lcell_comb \jtag_uart_0|av_waitrequest~0 (
// Equation(s):
// \jtag_uart_0|av_waitrequest~0_combout  = ( !\jtag_uart_0|av_waitrequest~q  & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|av_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest~0 .extended_lut = "off";
defparam \jtag_uart_0|av_waitrequest~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \jtag_uart_0|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N4
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0 (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout  = ( !\nios2_qsys_0|d_write~q  & ( !\nios2_qsys_0|d_read~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_read~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N38
stratixiv_lcell_comb \jtag_uart_0|av_waitrequest~1 (
// Equation(s):
// \jtag_uart_0|av_waitrequest~1_combout  = ( \jtag_uart_0|av_waitrequest~0_combout  & ( !\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout  & ( (!\mm_interconnect_0|limiter_001|cmd_src_valid[2]~4_combout  & 
// \mm_interconnect_0|addr_router_001|Equal6~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|limiter_001|cmd_src_valid[2]~4_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.datae(!\jtag_uart_0|av_waitrequest~0_combout ),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest~1 .extended_lut = "off";
defparam \jtag_uart_0|av_waitrequest~1 .lut_mask = 64'h000000CC00000000;
defparam \jtag_uart_0|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N39
dffeas \jtag_uart_0|av_waitrequest (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|av_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|av_waitrequest .is_wysiwyg = "true";
defparam \jtag_uart_0|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N24
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout  = ( !\mm_interconnect_0|limiter_001|cmd_src_valid[2]~4_combout  & ( \nios2_qsys_0|d_read~q  & ( 
// (\mm_interconnect_0|addr_router_001|Equal6~1_combout  & \jtag_uart_0|av_waitrequest~q ) ) ) )

	.dataa(!\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|av_waitrequest~q ),
	.datae(!\mm_interconnect_0|limiter_001|cmd_src_valid[2]~4_combout ),
	.dataf(!\nios2_qsys_0|d_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 .lut_mask = 64'h0000000000550000;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N20
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h0FCF0FCF00FF00FF;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y37_N21
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N22
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ))) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FF00FF44CC44CC;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y37_N23
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N20
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q  & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ))

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 64'h000A000A000A000A;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N21
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y37_N31
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N30
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\nios2_qsys_0|d_write~q )) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q )))

	.dataa(gnd),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(!\nios2_qsys_0|d_write~q ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N14
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'hAFAFAFAFAFAFAFAF;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y37_N3
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N31
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N30
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout  = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\nios2_qsys_0|d_write~q )) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ))) ) ) # ( 
// !\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_write~q ),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .lut_mask = 64'h005500550A5F0A5F;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N35
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N2
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q  & ( 
// ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q )) # 
// (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) ) # ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q  & ( 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 .lut_mask = 64'h000F000F555F555F;
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N38
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_demux_001|src1_valid (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  = ( !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q  & ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_demux_001|src1_valid .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_demux_001|src1_valid .lut_mask = 64'h00FF00FF00000000;
defparam \mm_interconnect_0|rsp_xbar_demux_001|src1_valid .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N33
dffeas \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N32
stratixiv_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout  = ( \nios2_qsys_0|d_write~q  & ( (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1])) # (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ))) ) ) # ( !\nios2_qsys_0|d_write~q  & ( (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .lut_mask = 64'h000F000F303F303F;
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N18
stratixiv_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ( 
// \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] ) ) # ( !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N27
dffeas \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N30
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_en~0 (
	.dataa(!\nios2_qsys_0|M_sel_data_master~q ),
	.datab(!\nios2_qsys_0|M_ctrl_st_non_bypass~q ),
	.datac(!\nios2_qsys_0|A_mem_stall~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_valid_from_E~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_en~0 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_en~0 .lut_mask = 64'h0000000010101010;
defparam \nios2_qsys_0|dc_data_wr_port_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N2
stratixiv_lcell_comb \nios2_qsys_0|A_dc_fill_has_started_nxt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_fill_has_started~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_fill_has_started_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_has_started_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_fill_has_started_nxt~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \nios2_qsys_0|A_dc_fill_has_started_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N3
dffeas \nios2_qsys_0|A_dc_fill_has_started (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_fill_has_started_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\nios2_qsys_0|A_mem_stall~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_fill_has_started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_has_started .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_fill_has_started .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N4
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wb_active_nxt~0 (
	.dataa(!\nios2_qsys_0|A_dc_wr_data_cnt [3]),
	.datab(!\nios2_qsys_0|av_wr_data_transfer~0_combout ),
	.datac(!\nios2_qsys_0|A_dc_xfer_rd_addr_starting~1_combout ),
	.datad(!\nios2_qsys_0|A_dc_wb_active~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wb_active_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_active_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wb_active_nxt~0 .lut_mask = 64'h0FEE0FEE0FEE0FEE;
defparam \nios2_qsys_0|A_dc_wb_active_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y37_N5
dffeas \nios2_qsys_0|A_dc_wb_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_wb_active_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_active .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_active .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N16
stratixiv_lcell_comb \nios2_qsys_0|A_dc_fill_starting~0 (
	.dataa(!\nios2_qsys_0|A_dc_want_fill~q ),
	.datab(!\nios2_qsys_0|A_dc_fill_has_started~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_wb_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_starting~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_fill_starting~0 .lut_mask = 64'h4444444400000000;
defparam \nios2_qsys_0|A_dc_fill_starting~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N17
dffeas \nios2_qsys_0|A_dc_fill_starting_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_fill_starting_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_starting_d1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_fill_starting_d1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y37_N37
dffeas \nios2_qsys_0|A_valid (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_valid_from_E~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_valid .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N34
stratixiv_lcell_comb \nios2_qsys_0|E_src2[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[11]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_src2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N36
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_mulx~0 (
	.dataa(!\nios2_qsys_0|D_iw [12]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Equal169~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_mulx~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_mulx~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_mulx~0 .lut_mask = 64'h0505050505050505;
defparam \nios2_qsys_0|D_ctrl_mulx~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N26
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_mulx~1 (
	.dataa(!\nios2_qsys_0|D_iw [16]),
	.datab(!\nios2_qsys_0|D_iw [13]),
	.datac(!\nios2_qsys_0|D_ctrl_mulx~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_mulx~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_mulx~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_mulx~1 .lut_mask = 64'h0000000002020202;
defparam \nios2_qsys_0|D_ctrl_mulx~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N27
dffeas \nios2_qsys_0|E_ctrl_mulx (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_mulx~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_mulx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_mulx .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_mulx .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N7
dffeas \nios2_qsys_0|M_ctrl_mulx (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_ctrl_mulx~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_mulx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_mulx .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_mulx .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N30
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_shift_right~0 (
	.dataa(!\nios2_qsys_0|D_iw [15]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_ctrl_mulx~0_combout ),
	.datad(!\nios2_qsys_0|D_iw [13]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_shift_right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_shift_right~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_shift_right~0 .lut_mask = 64'h0000000005000500;
defparam \nios2_qsys_0|D_ctrl_shift_right~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N31
dffeas \nios2_qsys_0|E_ctrl_shift_right (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_shift_right~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_shift_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_shift_right .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_shift_right .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N29
dffeas \nios2_qsys_0|M_ctrl_shift_right (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_ctrl_shift_right~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_shift_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_shift_right .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_shift_right .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N0
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[8]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|M_st_data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N33
dffeas \nios2_qsys_0|E_dst_regnum[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_dst_regnum[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_dst_regnum[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N39
dffeas \nios2_qsys_0|M_dst_regnum[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_dst_regnum [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_dst_regnum[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N37
dffeas \nios2_qsys_0|A_dst_regnum_from_M[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_dst_regnum [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dst_regnum_from_M [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dst_regnum_from_M[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dst_regnum_from_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N20
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[46] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [46] = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & ( ((\nios2_qsys_0|d_address_line_field [5] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1])) # (\nios2_qsys_0|ic_fill_line [5]) ) ) # ( 
// !\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & ( (\nios2_qsys_0|d_address_line_field [5] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]) ) )

	.dataa(!\nios2_qsys_0|d_address_line_field [5]),
	.datab(!\nios2_qsys_0|ic_fill_line [5]),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[46] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[46] .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N33
dffeas \nios2_qsys_0|A_mem_baddr[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N32
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_wr_port_data[0]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_alu_result [11]),
	.datad(!\nios2_qsys_0|A_mem_baddr [11]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_tag_wr_port_addr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_wr_port_data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_wr_port_data[0]~3 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_wr_port_data[0]~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \nios2_qsys_0|dc_tag_wr_port_data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N14
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_wr_port_addr[0]~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|dc_tag_wr_port_addr~0_combout ),
	.datac(!\nios2_qsys_0|A_mem_baddr [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_wr_port_addr[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_wr_port_addr[0]~1 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_wr_port_addr[0]~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \nios2_qsys_0|dc_tag_wr_port_addr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N12
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_wr_port_addr[1]~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|dc_tag_wr_port_addr~0_combout ),
	.datac(!\nios2_qsys_0|A_mem_baddr [6]),
	.datad(!\nios2_qsys_0|M_alu_result [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_wr_port_addr[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_wr_port_addr[1]~2 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_wr_port_addr[1]~2 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \nios2_qsys_0|dc_tag_wr_port_addr[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N18
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_wr_port_addr[2]~3 (
	.dataa(!\nios2_qsys_0|dc_tag_wr_port_addr~0_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_alu_result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_baddr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_wr_port_addr[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_wr_port_addr[2]~3 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_wr_port_addr[2]~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_qsys_0|dc_tag_wr_port_addr[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N16
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_wr_port_addr[3]~4 (
	.dataa(!\nios2_qsys_0|dc_tag_wr_port_addr~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_alu_result [8]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_baddr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_wr_port_addr[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_wr_port_addr[3]~4 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_wr_port_addr[3]~4 .lut_mask = 64'h00550055AAFFAAFF;
defparam \nios2_qsys_0|dc_tag_wr_port_addr[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N35
dffeas \nios2_qsys_0|A_mem_baddr[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N32
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_wr_port_addr[4]~5 (
	.dataa(!\nios2_qsys_0|A_mem_baddr [9]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|dc_tag_wr_port_addr~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_wr_port_addr[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_wr_port_addr[4]~5 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_wr_port_addr[4]~5 .lut_mask = 64'h505050505F5F5F5F;
defparam \nios2_qsys_0|dc_tag_wr_port_addr[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N32
stratixiv_lcell_comb \nios2_qsys_0|E_src2[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[10]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_src2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N5
dffeas \nios2_qsys_0|M_dst_regnum[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_dst_regnum [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_dst_regnum[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N19
dffeas \nios2_qsys_0|A_dst_regnum_from_M[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_dst_regnum [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dst_regnum_from_M [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dst_regnum_from_M[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dst_regnum_from_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N29
dffeas \nios2_qsys_0|A_dst_regnum_from_M[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_dst_regnum [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dst_regnum_from_M [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dst_regnum_from_M[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dst_regnum_from_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N32
stratixiv_lcell_comb \nios2_qsys_0|d_byteenable_nxt[0]~0 (
	.dataa(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_wb_wr_want_dmaster~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_byteenable_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_byteenable_nxt[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|d_byteenable_nxt[0]~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \nios2_qsys_0|d_byteenable_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N9
dffeas \nios2_qsys_0|W_wr_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[0]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N6
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout  = (\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & 
// !\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~0 .lut_mask = 64'h5500550055005500;
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N24
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~1 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout  = ( !\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout  & ( (\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q  & ((!\nios2_qsys_0|d_write~q  $ (\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter 
// [0])) # (\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [1]))) ) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ),
	.datab(!\nios2_qsys_0|d_write~q ),
	.datac(!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [0]),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [1]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~1 .lut_mask = 64'h0000000041550000;
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N20
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~3_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout  & ( !\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~3 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~3 .lut_mask = 64'h00000000FF00FF00;
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N21
dffeas \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N36
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~2_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout  & ( !\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [0] $ 
// (!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [1]) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~2 .lut_mask = 64'h0000000055AA55AA;
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N37
dffeas \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N22
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  = (!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \nios2_qsys_0|d_write~q )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_write~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N8
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & ( \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [0] & ( 
// (\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q  & (!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [1] & ((!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ) 
// # (\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout )))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & ( \mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter 
// [0] & ( (\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q  & !\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [1]) ) ) ) # ( 
// \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & ( !\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [0] & ( (\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q  & 
// (!\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout  & (\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & !\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [1]))) ) 
// ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout ),
	.datac(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [1]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000040055005100;
defparam \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N36
stratixiv_lcell_comb \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~1_combout  = ( \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [0] & ( (\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0]~0_combout  & 
// !\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [1]) ) ) # ( !\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [0] & ( (\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0]~0_combout  & 
// \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0]~0_combout ),
	.datad(!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000F000F0F000F00;
defparam \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y35_N37
dffeas \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N30
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|always1~0 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|always1~0_combout  = ( !\nios2_qsys_0|d_address_offset_field [2] & ( \nios2_qsys_0|d_read~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_read~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_offset_field [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|always1~0 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|always1~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mm_interconnect_0|addr_router_001|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N34
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|always1~2 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|always1~2_combout  = ( !\nios2_qsys_0|d_address_line_field [2] & ( (!\nios2_qsys_0|d_address_line_field [1] & (\mm_interconnect_0|addr_router_001|Equal3~0_combout  & (\mm_interconnect_0|addr_router_001|always1~0_combout  
// & !\nios2_qsys_0|d_address_line_field [0]))) ) )

	.dataa(!\nios2_qsys_0|d_address_line_field [1]),
	.datab(!\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.datac(!\mm_interconnect_0|addr_router_001|always1~0_combout ),
	.datad(!\nios2_qsys_0|d_address_line_field [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_line_field [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|always1~2 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|always1~2 .lut_mask = 64'h0200020000000000;
defparam \mm_interconnect_0|addr_router_001|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N35
dffeas \mm_interconnect_0|limiter_001|last_channel[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|addr_router_001|always1~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|limiter_001|save_dest_id~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter_001|last_channel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|last_channel[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter_001|last_channel[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N28
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|cmd_src_valid[6]~3 (
// Equation(s):
// \mm_interconnect_0|limiter_001|cmd_src_valid[6]~3_combout  = ( !\mm_interconnect_0|limiter_001|last_channel [6] & ( (!\nios2_qsys_0|d_write~q  & \mm_interconnect_0|limiter_001|has_pending_responses~q ) ) )

	.dataa(!\nios2_qsys_0|d_write~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|limiter_001|has_pending_responses~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|limiter_001|last_channel [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|cmd_src_valid[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[6]~3 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[6]~3 .lut_mask = 64'h00AA00AA00000000;
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N2
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0_combout  = ( !\mm_interconnect_0|limiter_001|cmd_src_valid[6]~3_combout  & ( !\nios2_qsys_0|d_address_line_field [2] & ( (!\nios2_qsys_0|d_address_line_field [0] & 
// (\mm_interconnect_0|addr_router_001|Equal3~0_combout  & (!\nios2_qsys_0|d_address_line_field [1] & \mm_interconnect_0|addr_router_001|always1~0_combout ))) ) ) )

	.dataa(!\nios2_qsys_0|d_address_line_field [0]),
	.datab(!\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.datac(!\nios2_qsys_0|d_address_line_field [1]),
	.datad(!\mm_interconnect_0|addr_router_001|always1~0_combout ),
	.datae(!\mm_interconnect_0|limiter_001|cmd_src_valid[6]~3_combout ),
	.dataf(!\nios2_qsys_0|d_address_line_field [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0 .lut_mask = 64'h0020000000000000;
defparam \mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N38
stratixiv_lcell_comb \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0_combout  & ( (\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q  & 
// \mm_interconnect_0|to_sw_sig_s1_translator|av_waitrequest_generated~0_combout ) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_sw_sig_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000000005050505;
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N36
stratixiv_lcell_comb \mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg~0_combout  = ( !\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N37
dffeas \mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N12
stratixiv_lcell_comb \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = ( \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] ) ) # ( !\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// ((!\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])) # 
// (\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h0FAF0FAF00FF00FF;
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N13
dffeas \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N14
stratixiv_lcell_comb \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = ( \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ( 
// (!\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0] & ((\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ))) ) ) # ( !\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ( 
// \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h00FF00FF22AA22AA;
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N15
dffeas \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N24
stratixiv_lcell_comb \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0 (
// Equation(s):
// \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  = (!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \nios2_qsys_0|d_write~q )

	.dataa(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_write~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N18
stratixiv_lcell_comb \mm_interconnect_0|to_sw_sig_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \mm_interconnect_0|to_sw_sig_s1_translator|av_waitrequest_generated~0_combout  = ( \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & ( (!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [1] & 
// (!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [0] $ (!\mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0_combout ))) ) ) # ( !\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & ( 
// (\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [0] & !\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [0]),
	.datac(!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [1]),
	.datad(!\mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_sig_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_sig_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h3030303030C030C0;
defparam \mm_interconnect_0|to_sw_sig_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N0
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout  = ( !\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( !\nios2_qsys_0|d_address_line_field [2] & ( (!\nios2_qsys_0|d_address_line_field [0] & 
// (\mm_interconnect_0|addr_router_001|Equal3~0_combout  & (\mm_interconnect_0|addr_router_001|always1~0_combout  & !\nios2_qsys_0|d_address_line_field [1]))) ) ) )

	.dataa(!\nios2_qsys_0|d_address_line_field [0]),
	.datab(!\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.datac(!\mm_interconnect_0|addr_router_001|always1~0_combout ),
	.datad(!\nios2_qsys_0|d_address_line_field [1]),
	.datae(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.dataf(!\nios2_qsys_0|d_address_line_field [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3 .lut_mask = 64'h0200000000000000;
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N38
stratixiv_lcell_comb \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0]~0_combout  = ( \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout  & ( (!\mm_interconnect_0|to_sw_sig_s1_translator|av_waitrequest_generated~0_combout  & 
// (!\mm_interconnect_0|limiter_001|cmd_src_valid[6]~3_combout  & \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q )) ) )

	.dataa(!\mm_interconnect_0|to_sw_sig_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(!\mm_interconnect_0|limiter_001|cmd_src_valid[6]~3_combout ),
	.datac(!\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0]~0 .lut_mask = 64'h0000000008080808;
defparam \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N20
stratixiv_lcell_comb \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~2_combout  = ( \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0]~0_combout  & ( !\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~2 .lut_mask = 64'h00000000FF00FF00;
defparam \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y35_N21
dffeas \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N8
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q  & ( \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & ( 
// (!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [1] & (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout  & (!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [0] $ 
// (!\mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0_combout )))) ) ) ) # ( \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q  & ( !\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & ( 
// (\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [0] & (!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [1] & \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout )) ) ) )

	.dataa(!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [0]),
	.datab(!\mm_interconnect_0|to_sw_sig_s1_translator|wait_latency_counter [1]),
	.datac(!\mm_interconnect_0|cmd_xbar_demux_001|src6_valid~0_combout ),
	.datad(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~3_combout ),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ),
	.dataf(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4 .lut_mask = 64'h0000004400000048;
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N32
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|always1~1 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|always1~1_combout  = ( \nios2_qsys_0|d_address_line_field [0] & ( (!\nios2_qsys_0|d_address_line_field [1] & (\mm_interconnect_0|addr_router_001|Equal3~0_combout  & (!\nios2_qsys_0|d_address_line_field [2] & 
// \mm_interconnect_0|addr_router_001|always1~0_combout ))) ) )

	.dataa(!\nios2_qsys_0|d_address_line_field [1]),
	.datab(!\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.datac(!\nios2_qsys_0|d_address_line_field [2]),
	.datad(!\mm_interconnect_0|addr_router_001|always1~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_line_field [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|always1~1 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|always1~1 .lut_mask = 64'h0000000000200020;
defparam \mm_interconnect_0|addr_router_001|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N33
dffeas \mm_interconnect_0|limiter_001|last_channel[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|addr_router_001|always1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|limiter_001|save_dest_id~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter_001|last_channel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|last_channel[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter_001|last_channel[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N0
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|cmd_src_valid[4]~2 (
// Equation(s):
// \mm_interconnect_0|limiter_001|cmd_src_valid[4]~2_combout  = ( !\mm_interconnect_0|limiter_001|last_channel [4] & ( (\mm_interconnect_0|limiter_001|has_pending_responses~q  & !\nios2_qsys_0|d_write~q ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|limiter_001|has_pending_responses~q ),
	.datac(!\nios2_qsys_0|d_write~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|limiter_001|last_channel [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|cmd_src_valid[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[4]~2 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[4]~2 .lut_mask = 64'h3030303000000000;
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N36
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout  = ( !\mm_interconnect_0|limiter_001|cmd_src_valid[4]~2_combout  & ( !\nios2_qsys_0|d_address_line_field [2] & ( (\nios2_qsys_0|d_address_line_field [0] & 
// (\mm_interconnect_0|addr_router_001|Equal3~0_combout  & (\mm_interconnect_0|addr_router_001|always1~0_combout  & !\nios2_qsys_0|d_address_line_field [1]))) ) ) )

	.dataa(!\nios2_qsys_0|d_address_line_field [0]),
	.datab(!\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.datac(!\mm_interconnect_0|addr_router_001|always1~0_combout ),
	.datad(!\nios2_qsys_0|d_address_line_field [1]),
	.datae(!\mm_interconnect_0|limiter_001|cmd_src_valid[4]~2_combout ),
	.dataf(!\nios2_qsys_0|d_address_line_field [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0 .lut_mask = 64'h0100000000000000;
defparam \mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N38
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout  = ( !\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( !\nios2_qsys_0|d_address_line_field [2] & ( (\nios2_qsys_0|d_address_line_field [0] & 
// (\mm_interconnect_0|addr_router_001|Equal3~0_combout  & (!\nios2_qsys_0|d_address_line_field [1] & \mm_interconnect_0|addr_router_001|always1~0_combout ))) ) ) )

	.dataa(!\nios2_qsys_0|d_address_line_field [0]),
	.datab(!\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.datac(!\nios2_qsys_0|d_address_line_field [1]),
	.datad(!\mm_interconnect_0|addr_router_001|always1~0_combout ),
	.datae(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.dataf(!\nios2_qsys_0|d_address_line_field [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1 .lut_mask = 64'h0010000000000000;
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N14
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0]~0_combout  = ( \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout  & ( (!\mm_interconnect_0|to_sw_data_s1_translator|av_waitrequest_generated~0_combout  & 
// (\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q  & !\mm_interconnect_0|limiter_001|cmd_src_valid[4]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(!\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ),
	.datad(!\mm_interconnect_0|limiter_001|cmd_src_valid[4]~2_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0]~0 .lut_mask = 64'h000000000C000C00;
defparam \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N4
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~2_combout  = (\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0]~0_combout  & !\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~2 .lut_mask = 64'h3300330033003300;
defparam \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y35_N5
dffeas \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N6
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~1_combout  = (\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0]~0_combout  & (!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [0] $ 
// (!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [1])))

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [0]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[0]~0_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~1 .lut_mask = 64'h1122112211221122;
defparam \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y35_N7
dffeas \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N22
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator|av_waitrequest_generated~0_combout  = ( \mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout  & ( (!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [1] & 
// (!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [0] $ (!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ))) ) ) # ( !\mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout  & ( 
// (\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [0] & !\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [1]) ) )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [0]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [1]),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h4444444448484848;
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N12
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout  & ( (\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q  & 
// \mm_interconnect_0|to_sw_data_s1_translator|av_waitrequest_generated~0_combout ) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000000011111111;
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y36_N24
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg~0_combout  = (!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N25
dffeas \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y36_N36
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// ((!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])) # 
// (\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 64'h0FAF0FAF00FF00FF;
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N37
dffeas \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y36_N2
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) ) ) # ( 
// !\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  & 
// \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])) # (\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'h05FF05FF00F000F0;
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N3
dffeas \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N30
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0 (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  = ( !\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( \nios2_qsys_0|d_write~q  ) )

	.dataa(!\nios2_qsys_0|d_write~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .lut_mask = 64'h5555555500000000;
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N34
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q  & ( \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout  & ( 
// (!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [1] & (!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [0] $ (((!\mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout ) # 
// (!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ))))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_demux_001|src4_valid~0_combout ),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [1]),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|wait_latency_counter [0]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2 .lut_mask = 64'h00000000000010E0;
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N8
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout  = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( 
// !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6 .lut_mask = 64'h000000000000CCCC;
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N6
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout  = ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( (!\nios2_qsys_0|d_address_line_field [2] & 
// (\mm_interconnect_0|addr_router_001|Equal3~0_combout  & (\jtag_uart_0|av_waitrequest~q  & \mm_interconnect_0|addr_router_001|Equal6~0_combout ))) ) )

	.dataa(!\nios2_qsys_0|d_address_line_field [2]),
	.datab(!\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.datac(!\jtag_uart_0|av_waitrequest~q ),
	.datad(!\mm_interconnect_0|addr_router_001|Equal6~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5 .lut_mask = 64'h0002000200000000;
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N34
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout  = ( !\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q  & ( 
// !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q ),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7 .lut_mask = 64'h00FF000000000000;
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N38
stratixiv_lcell_comb \nios2_qsys_0|E_src2[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_iw [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[13]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|E_src2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N24
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[17]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|M_st_data[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N38
stratixiv_lcell_comb \nios2_qsys_0|F_issue (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|F_kill~1_combout ),
	.datad(!\nios2_qsys_0|F_ic_hit~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_issue~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_issue .extended_lut = "off";
defparam \nios2_qsys_0|F_issue .lut_mask = 64'h00F000F000F000F0;
defparam \nios2_qsys_0|F_issue .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N39
dffeas \nios2_qsys_0|D_issue (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_issue~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_issue~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_issue .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_issue .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[23]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[23]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N26
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_data[40] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_data [40] = ( \nios2_qsys_0|ic_fill_ap_offset [2] & ( ((\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & \nios2_qsys_0|d_address_offset_field [2])) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]) ) ) # ( 
// !\nios2_qsys_0|ic_fill_ap_offset [2] & ( (\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & \nios2_qsys_0|d_address_offset_field [2]) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datac(!\nios2_qsys_0|d_address_offset_field [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_ap_offset [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[40] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[40] .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[40] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N36
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N24
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~9_sumout ),
	.cout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~9 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N26
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~13_sumout ),
	.cout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~13 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N26
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~29 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~29 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~29 .lut_mask = 64'h0202020202000200;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N18
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31 .lut_mask = 64'h000A000A00000000;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[23]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[23]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N7
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y42_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N18
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1 .lut_mask = 64'h00550055AAFFAAFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N7
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[23]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y40_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N22
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[22]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[22]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[22]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N28
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~17_sumout ),
	.cout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~17 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~17_sumout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [4]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 64'h555555550F0F0F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N14
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_data[43] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_data [43] = ( \nios2_qsys_0|d_address_line_field [2] & ( ((\nios2_qsys_0|ic_fill_line [2] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [0])) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]) ) ) # ( 
// !\nios2_qsys_0|d_address_line_field [2] & ( (\nios2_qsys_0|ic_fill_line [2] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [0]) ) )

	.dataa(!\nios2_qsys_0|ic_fill_line [2]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_line_field [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[43] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[43] .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[43] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N15
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N30
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~21_sumout ),
	.cout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~21 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~21_sumout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N32
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~25_sumout ),
	.cout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~25 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[31]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~29_sumout ),
	.cout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~29 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~29_sumout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N34
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_data[45] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_data [45] = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( ((\nios2_qsys_0|ic_fill_line [4] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [0])) # (\nios2_qsys_0|d_address_line_field [4]) ) ) # ( 
// !\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( (\nios2_qsys_0|ic_fill_line [4] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [0]) ) )

	.dataa(!\nios2_qsys_0|ic_fill_line [4]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_address_line_field [4]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[45] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[45] .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[45] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [9]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 64'h0F0F0F0F33333333;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N24
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_data[33] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_data [33] = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [0] ) # ( !\mm_interconnect_0|cmd_xbar_mux|saved_grant [0] & ( (\nios2_qsys_0|d_byteenable [1] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [1]) ) )

	.dataa(!\nios2_qsys_0|d_byteenable [1]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[33] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[33] .lut_mask = 64'h05050505FFFFFFFF;
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N22
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3 .lut_mask = 64'h55555555FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N21
dffeas \nios2_qsys_0|M_st_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src2_reg [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y35_N27
dffeas \nios2_qsys_0|A_st_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N22
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0 .lut_mask = 64'h2727272727272727;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N22
stratixiv_lcell_comb \nios2_qsys_0|E_mem_byte_en~0 (
	.dataa(!\nios2_qsys_0|Add16~9_sumout ),
	.datab(!\nios2_qsys_0|E_iw [4]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_iw [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_mem_byte_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_mem_byte_en~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_mem_byte_en~0 .lut_mask = 64'hBBBBBBBB33BB33BB;
defparam \nios2_qsys_0|E_mem_byte_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N23
dffeas \nios2_qsys_0|M_mem_byte_en[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_mem_byte_en~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_mem_byte_en [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_mem_byte_en[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_mem_byte_en[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N21
dffeas \nios2_qsys_0|A_mem_byte_en[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_mem_byte_en [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_byte_en [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_byte_en[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_byte_en[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N8
stratixiv_lcell_comb \nios2_qsys_0|d_byteenable_nxt[0]~1 (
	.dataa(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datab(!\nios2_qsys_0|d_byteenable_nxt[0]~0_combout ),
	.datac(!\nios2_qsys_0|A_mem_byte_en [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_byteenable_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_byteenable_nxt[0]~1 .extended_lut = "off";
defparam \nios2_qsys_0|d_byteenable_nxt[0]~1 .lut_mask = 64'hCDCDCDCDEFEFEFEF;
defparam \nios2_qsys_0|d_byteenable_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N9
dffeas \nios2_qsys_0|d_byteenable[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_byteenable_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_byteenable[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N2
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_data[32] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_data [32] = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [0] ) # ( !\mm_interconnect_0|cmd_xbar_mux|saved_grant [0] & ( (\nios2_qsys_0|d_byteenable [0] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [1]) ) )

	.dataa(!\nios2_qsys_0|d_byteenable [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[32] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[32] .lut_mask = 64'h00550055FFFFFFFF;
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 64'h505050505F5F5F5F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N30
stratixiv_lcell_comb \nios2_qsys_0|Equal185~0 (
	.dataa(!\nios2_qsys_0|E_iw [3]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_iw [4]),
	.datad(!\nios2_qsys_0|E_iw [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal185~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal185~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal185~0 .lut_mask = 64'h0000000000500050;
defparam \nios2_qsys_0|Equal185~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N31
dffeas \nios2_qsys_0|M_ctrl_ld16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Equal185~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_ld16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_ld16 .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_ld16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N36
stratixiv_lcell_comb \nios2_qsys_0|E_ctrl_ld8_ld16~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_iw [4]),
	.datac(!\nios2_qsys_0|E_iw [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_ctrl_ld8_ld16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_ld8_ld16~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_ctrl_ld8_ld16~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \nios2_qsys_0|E_ctrl_ld8_ld16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N24
stratixiv_lcell_comb \nios2_qsys_0|Equal182~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_iw [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_ld8_ld16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal182~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal182~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal182~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \nios2_qsys_0|Equal182~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N25
dffeas \nios2_qsys_0|M_ctrl_ld8 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Equal182~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_ld8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_ld8 .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_ld8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N4
stratixiv_lcell_comb \nios2_qsys_0|M_ld_align_sh16~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_ctrl_ld16~q ),
	.datac(!\nios2_qsys_0|M_alu_result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_ctrl_ld8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_ld_align_sh16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_ld_align_sh16~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_ld_align_sh16~0 .lut_mask = 64'h030303030F0F0F0F;
defparam \nios2_qsys_0|M_ld_align_sh16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N5
dffeas \nios2_qsys_0|A_ld_align_sh16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_ld_align_sh16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ld_align_sh16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ld_align_sh16 .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ld_align_sh16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N24
stratixiv_lcell_comb \nios2_qsys_0|E_st_bus~0 (
	.dataa(!\nios2_qsys_0|E_iw [5]),
	.datab(!\nios2_qsys_0|Add16~129_sumout ),
	.datac(!\nios2_qsys_0|E_iw [0]),
	.datad(!\nios2_qsys_0|E_iw [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_st_bus~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_st_bus~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_st_bus~0 .lut_mask = 64'h0500050007000700;
defparam \nios2_qsys_0|E_st_bus~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N25
dffeas \nios2_qsys_0|M_ctrl_st_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_st_bus~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_st_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_st_bypass .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_st_bypass .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N8
stratixiv_lcell_comb \nios2_qsys_0|M_dc_valid_st_bypass_hit~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_dc_hit~combout ),
	.datac(!\nios2_qsys_0|M_ctrl_st_bypass~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_valid_from_E~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_valid_st_bypass_hit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_valid_st_bypass_hit~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_valid_st_bypass_hit~0 .lut_mask = 64'h0000000003030303;
defparam \nios2_qsys_0|M_dc_valid_st_bypass_hit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N9
dffeas \nios2_qsys_0|A_dc_valid_st_bypass_hit (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_valid_st_bypass_hit~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_valid_st_bypass_hit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_valid_st_bypass_hit .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_valid_st_bypass_hit .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N14
stratixiv_lcell_comb \nios2_qsys_0|A_en_d1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_mem_stall~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_en_d1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_en_d1~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_en_d1~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \nios2_qsys_0|A_en_d1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N15
dffeas \nios2_qsys_0|A_en_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_en_d1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_en_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_en_d1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_en_d1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N12
stratixiv_lcell_comb \nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_valid_st_bypass_hit~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_en_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N34
stratixiv_lcell_comb \nios2_qsys_0|A_dc_fill_dp_offset_nxt[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_fill_dp_offset [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_fill_dp_offset_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_dp_offset_nxt[0]~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_fill_dp_offset_nxt[0]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \nios2_qsys_0|A_dc_fill_dp_offset_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N38
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_data_cnt[3]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datad(!\nios2_qsys_0|d_readdatavalid_d1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_data_cnt[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data_cnt[3]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_data_cnt[3]~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \nios2_qsys_0|A_dc_rd_data_cnt[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N35
dffeas \nios2_qsys_0|A_dc_fill_dp_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_fill_dp_offset_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_rd_data_cnt[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_fill_dp_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_dp_offset[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_fill_dp_offset[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N36
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_addr[0]~0 (
	.dataa(!\nios2_qsys_0|A_mem_baddr [2]),
	.datab(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datac(!\nios2_qsys_0|A_dc_fill_dp_offset [0]),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_addr[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_addr[0]~0 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \nios2_qsys_0|dc_data_wr_port_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N32
stratixiv_lcell_comb \nios2_qsys_0|A_dc_fill_dp_offset_nxt[1]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_fill_dp_offset [0]),
	.datad(!\nios2_qsys_0|A_dc_fill_dp_offset [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_fill_dp_offset_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_dp_offset_nxt[1]~2 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_fill_dp_offset_nxt[1]~2 .lut_mask = 64'h0FF00FF000000000;
defparam \nios2_qsys_0|A_dc_fill_dp_offset_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N33
dffeas \nios2_qsys_0|A_dc_fill_dp_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_fill_dp_offset_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_rd_data_cnt[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_fill_dp_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_dp_offset[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_fill_dp_offset[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N39
dffeas \nios2_qsys_0|D_iw[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N38
stratixiv_lcell_comb \nios2_qsys_0|rf_a_rd_port_addr[1]~1 (
	.dataa(!\nios2_qsys_0|D_issue~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|A_mem_stall~q ),
	.datad(!\nios2_qsys_0|D_data_depend~2_combout ),
	.datae(!\nios2_qsys_0|D_iw [28]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|rf_a_rd_port_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|rf_a_rd_port_addr[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|rf_a_rd_port_addr[1]~1 .lut_mask = 64'h00001F0FE0F0FFFF;
defparam \nios2_qsys_0|rf_a_rd_port_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y31_N13
dffeas \nios2_qsys_0|D_iw[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N12
stratixiv_lcell_comb \nios2_qsys_0|rf_a_rd_port_addr[2]~2 (
	.dataa(!\nios2_qsys_0|D_data_depend~2_combout ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|D_issue~q ),
	.datad(!\nios2_qsys_0|A_mem_stall~q ),
	.datae(!\nios2_qsys_0|D_iw [29]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|rf_a_rd_port_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|rf_a_rd_port_addr[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|rf_a_rd_port_addr[2]~2 .lut_mask = 64'h000002FFFD00FFFF;
defparam \nios2_qsys_0|rf_a_rd_port_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[0]~44 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[0]~44 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[0]~44 .lut_mask = 64'h00FF00FF00000000;
defparam \nios2_qsys_0|D_src2_reg[0]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N14
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[24]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[24]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N63
stratixiv_io_ibuf \to_sw_data_export[24]~input (
	.i(to_sw_data_export[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[24]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[24]~input .bus_hold = "false";
defparam \to_sw_data_export[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y39_N22
stratixiv_lcell_comb \to_sw_data|readdata[24]~feeder (
// Equation(s):
// \to_sw_data|readdata[24]~feeder_combout  = ( \to_sw_data_export[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data_export[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_sw_data|readdata[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_sw_data|readdata[24]~feeder .extended_lut = "off";
defparam \to_sw_data|readdata[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_sw_data|readdata[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N4
stratixiv_lcell_comb \to_hw_data|Equal0~0 (
// Equation(s):
// \to_hw_data|Equal0~0_combout  = (\nios2_qsys_0|d_address_offset_field [0]) # (\nios2_qsys_0|d_address_offset_field [1])

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_address_offset_field [1]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|d_address_offset_field [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_hw_data|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_hw_data|Equal0~0 .extended_lut = "off";
defparam \to_hw_data|Equal0~0 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \to_hw_data|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y39_N23
dffeas \to_sw_data|readdata[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_sw_data|readdata[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[24] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y39_N21
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [24]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N20
stratixiv_lcell_comb \nios2_qsys_0|E_mem_byte_en[3]~3 (
	.dataa(!\nios2_qsys_0|Add16~9_sumout ),
	.datab(!\nios2_qsys_0|E_iw [4]),
	.datac(!\nios2_qsys_0|E_iw [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_mem_byte_en[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_mem_byte_en[3]~3 .extended_lut = "off";
defparam \nios2_qsys_0|E_mem_byte_en[3]~3 .lut_mask = 64'h3737373777777777;
defparam \nios2_qsys_0|E_mem_byte_en[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N21
dffeas \nios2_qsys_0|M_mem_byte_en[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_mem_byte_en [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_mem_byte_en[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_mem_byte_en[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N17
dffeas \nios2_qsys_0|A_mem_byte_en[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_mem_byte_en [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_byte_en [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_byte_en[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_byte_en[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N0
stratixiv_lcell_comb \nios2_qsys_0|d_byteenable_nxt[3]~4 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_mem_byte_en [3]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|d_byteenable_nxt[0]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_byteenable_nxt[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_byteenable_nxt[3]~4 .extended_lut = "off";
defparam \nios2_qsys_0|d_byteenable_nxt[3]~4 .lut_mask = 64'hFF03FF03FFF3FFF3;
defparam \nios2_qsys_0|d_byteenable_nxt[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N1
dffeas \nios2_qsys_0|d_byteenable[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_byteenable_nxt[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_byteenable[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N30
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[35] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [35] = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]) # (\nios2_qsys_0|d_byteenable [3]) ) ) # ( !\mm_interconnect_0|cmd_xbar_mux_001|saved_grant 
// [1] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] ) )

	.dataa(!\nios2_qsys_0|d_byteenable [3]),
	.datab(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[35] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[35] .lut_mask = 64'h3333333377777777;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N31
dffeas \nios2_qsys_0|A_dc_xfer_wr_starting (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_dc_xfer_rd_data_starting~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_starting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_starting .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_starting .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y38_N25
dffeas \nios2_qsys_0|A_dc_wb_rd_addr_starting (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_dc_xfer_wr_starting~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_rd_addr_starting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_rd_addr_starting .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_rd_addr_starting .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y38_N27
dffeas \nios2_qsys_0|A_dc_wb_rd_data_starting (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_dc_wb_rd_addr_starting~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_rd_data_starting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_rd_data_starting .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_rd_data_starting .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y38_N24
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wb_rd_en~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_wb_rd_data_starting~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|A_dc_wb_rd_addr_starting~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wb_rd_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_rd_en~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wb_rd_en~0 .lut_mask = 64'hCCCC0000CCCC0000;
defparam \nios2_qsys_0|A_dc_wb_rd_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N16
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wb_rd_en (
	.dataa(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.datab(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.datac(!\nios2_qsys_0|A_dc_wb_wr_starting~combout ),
	.datad(!\nios2_qsys_0|d_write~q ),
	.datae(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.dataf(!\nios2_qsys_0|A_dc_wb_rd_en~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wb_rd_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_rd_en .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wb_rd_en .lut_mask = 64'hFFFFFFFF0F0F0FBF;
defparam \nios2_qsys_0|A_dc_wb_rd_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N25
dffeas \nios2_qsys_0|D_iw[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N20
stratixiv_lcell_comb \nios2_qsys_0|E_src2[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[4]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_src2[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N24
stratixiv_lcell_comb \nios2_qsys_0|rf_b_rd_port_addr[0]~0 (
	.dataa(!\nios2_qsys_0|D_data_depend~2_combout ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|D_issue~q ),
	.datad(!\nios2_qsys_0|A_mem_stall~q ),
	.datae(!\nios2_qsys_0|D_iw [22]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|rf_b_rd_port_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|rf_b_rd_port_addr[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|rf_b_rd_port_addr[0]~0 .lut_mask = 64'h000002FFFD00FFFF;
defparam \nios2_qsys_0|rf_b_rd_port_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y31_N27
dffeas \nios2_qsys_0|D_iw[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N26
stratixiv_lcell_comb \nios2_qsys_0|rf_b_rd_port_addr[1]~1 (
	.dataa(!\nios2_qsys_0|D_data_depend~2_combout ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|A_mem_stall~q ),
	.datad(!\nios2_qsys_0|D_issue~q ),
	.datae(!\nios2_qsys_0|D_iw [23]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|rf_b_rd_port_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|rf_b_rd_port_addr[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|rf_b_rd_port_addr[1]~1 .lut_mask = 64'h00000F2FF0D0FFFF;
defparam \nios2_qsys_0|rf_b_rd_port_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[24]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[24]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N28
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~17 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~17 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[17]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N10
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~4 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~4 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~4 .lut_mask = 64'h50005000A000A000;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N14
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~52 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~52 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~52 .lut_mask = 64'h1111111111111111;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N15
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_uir~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N28
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[14]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[14]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N13
dffeas \nios2_qsys_0|E_src2_reg[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[6]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N22
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[14]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|M_st_data[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N22
stratixiv_lcell_comb \nios2_qsys_0|E_src2[14]~feeder (
	.dataa(!\nios2_qsys_0|D_iw [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[14]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|E_src2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N14
stratixiv_lcell_comb \nios2_qsys_0|F_ctrl_hi_imm16~0 (
	.dataa(!\nios2_qsys_0|F_iw[0]~10_combout ),
	.datab(!\nios2_qsys_0|F_iw[1]~9_combout ),
	.datac(!\nios2_qsys_0|F_iw[2]~8_combout ),
	.datad(!\nios2_qsys_0|F_iw[3]~12_combout ),
	.datae(!\nios2_qsys_0|F_iw[4]~11_combout ),
	.dataf(!\nios2_qsys_0|F_iw[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ctrl_hi_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ctrl_hi_imm16~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_ctrl_hi_imm16~0 .lut_mask = 64'h0000000000080808;
defparam \nios2_qsys_0|F_ctrl_hi_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N15
dffeas \nios2_qsys_0|D_ctrl_hi_imm16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ctrl_hi_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N34
stratixiv_lcell_comb \nios2_qsys_0|E_src2[12]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[12]~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[12]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_qsys_0|E_src2[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N23
dffeas \nios2_qsys_0|E_src2[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[14]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[14]~78_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y33_N33
dffeas \nios2_qsys_0|M_alu_result[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [14]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N30
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_addr[3]~3 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_alu_result [5]),
	.datac(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_baddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_addr[3]~3 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_addr[3]~3 .lut_mask = 64'h300030003FFF3FFF;
defparam \nios2_qsys_0|dc_data_wr_port_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N6
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_addr[4]~4 (
	.dataa(!\nios2_qsys_0|A_mem_baddr [6]),
	.datab(!\nios2_qsys_0|M_alu_result [6]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_addr[4]~4 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_addr[4]~4 .lut_mask = 64'h3535353555555555;
defparam \nios2_qsys_0|dc_data_wr_port_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N0
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_addr[5]~5 (
	.dataa(!\nios2_qsys_0|A_mem_baddr [7]),
	.datab(!\nios2_qsys_0|M_alu_result [7]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_addr[5]~5 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_addr[5]~5 .lut_mask = 64'h3555355535553555;
defparam \nios2_qsys_0|dc_data_wr_port_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N36
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_addr[6]~6 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_mem_baddr [8]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_addr[6]~6 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_addr[6]~6 .lut_mask = 64'h03330333F333F333;
defparam \nios2_qsys_0|dc_data_wr_port_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N32
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_addr[7]~7 (
	.dataa(!\nios2_qsys_0|M_alu_result [9]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_baddr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_addr[7]~7 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_addr[7]~7 .lut_mask = 64'h500050005FFF5FFF;
defparam \nios2_qsys_0|dc_data_wr_port_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N35
dffeas \nios2_qsys_0|A_mem_baddr[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N32
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_addr[8]~8 (
	.dataa(!\nios2_qsys_0|M_alu_result [10]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|A_mem_baddr [10]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_addr[8]~8 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_addr[8]~8 .lut_mask = 64'h505F505F00FF00FF;
defparam \nios2_qsys_0|dc_data_wr_port_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N14
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_xfer_rd_addr_starting~1_combout ),
	.datad(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[0]~0 .lut_mask = 64'hF000F000F000F000;
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N15
dffeas \nios2_qsys_0|A_dc_xfer_rd_addr_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_rd_addr_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N36
stratixiv_lcell_comb \nios2_qsys_0|dc_data_rd_port_addr[0]~0 (
	.dataa(!\nios2_qsys_0|A_dc_xfer_rd_addr_active~q ),
	.datab(!\nios2_qsys_0|A_mem_stall~q ),
	.datac(!\nios2_qsys_0|Add16~13_sumout ),
	.datad(!\nios2_qsys_0|M_alu_result [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_rd_port_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_rd_port_addr[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_rd_port_addr[0]~0 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \nios2_qsys_0|dc_data_rd_port_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N30
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[1]~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [0]),
	.datac(!\nios2_qsys_0|A_dc_xfer_rd_addr_starting~1_combout ),
	.datad(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[1]~1 .lut_mask = 64'h30C030C030C030C0;
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N31
dffeas \nios2_qsys_0|A_dc_xfer_rd_addr_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_rd_addr_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N38
stratixiv_lcell_comb \nios2_qsys_0|dc_data_rd_port_addr[1]~1 (
	.dataa(!\nios2_qsys_0|A_dc_xfer_rd_addr_active~q ),
	.datab(!\nios2_qsys_0|A_mem_stall~q ),
	.datac(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [1]),
	.datad(!\nios2_qsys_0|Add16~17_sumout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_rd_port_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_rd_port_addr[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_rd_port_addr[1]~1 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \nios2_qsys_0|dc_data_rd_port_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N22
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[2]~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_xfer_rd_addr_starting~1_combout ),
	.datac(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [1]),
	.datad(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[2]~2 .lut_mask = 64'h00CC00CC0CC00CC0;
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N23
dffeas \nios2_qsys_0|A_dc_xfer_rd_addr_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_rd_addr_offset_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_rd_addr_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N16
stratixiv_lcell_comb \nios2_qsys_0|dc_data_rd_port_addr[2]~2 (
	.dataa(!\nios2_qsys_0|A_dc_xfer_rd_addr_active~q ),
	.datab(!\nios2_qsys_0|A_mem_stall~q ),
	.datac(!\nios2_qsys_0|Add16~21_sumout ),
	.datad(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_rd_port_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_rd_port_addr[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_rd_port_addr[2]~2 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \nios2_qsys_0|dc_data_rd_port_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N28
stratixiv_lcell_comb \nios2_qsys_0|dc_data_rd_port_addr[3]~3 (
	.dataa(!\nios2_qsys_0|A_dc_xfer_rd_addr_active~q ),
	.datab(!\nios2_qsys_0|M_alu_result [5]),
	.datac(!\nios2_qsys_0|A_mem_stall~q ),
	.datad(!\nios2_qsys_0|A_mem_baddr [5]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_rd_port_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_rd_port_addr[3]~3 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_rd_port_addr[3]~3 .lut_mask = 64'h02070207F2F7F2F7;
defparam \nios2_qsys_0|dc_data_rd_port_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N20
stratixiv_lcell_comb \nios2_qsys_0|E_src2[15]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_iw [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[15]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|E_src2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N10
stratixiv_lcell_comb \nios2_qsys_0|E_ctrl_ld_signed~0 (
	.dataa(!\nios2_qsys_0|E_iw [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_iw [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_ctrl_ld_signed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_ld_signed~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_ctrl_ld_signed~0 .lut_mask = 64'h0000000000550055;
defparam \nios2_qsys_0|E_ctrl_ld_signed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N11
dffeas \nios2_qsys_0|M_ctrl_ld_signed (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_ld_signed .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y35_N7
dffeas \nios2_qsys_0|A_ctrl_ld_signed (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_ld_signed~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ctrl_ld_signed .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N4
stratixiv_lcell_comb \nios2_qsys_0|E_src2[7]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_iw [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[7]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|E_src2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N14
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[25]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[25]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N21
dffeas \nios2_qsys_0|E_src2_reg[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[7]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[15]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|M_st_data[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N3
dffeas \nios2_qsys_0|E_src2_reg[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[15]~76_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N12
stratixiv_lcell_comb \nios2_qsys_0|Equal0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_iw [3]),
	.datad(!\nios2_qsys_0|E_iw [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal0~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal0~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \nios2_qsys_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N1
dffeas \nios2_qsys_0|M_st_data[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[15]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|Equal0~0_combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y35_N29
dffeas \nios2_qsys_0|A_st_data[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N2
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_xfer_wr_starting~q ),
	.datad(!\nios2_qsys_0|A_dc_xfer_wr_offset [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_offset_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[0]~0 .lut_mask = 64'hF000F000F000F000;
defparam \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N3
dffeas \nios2_qsys_0|A_dc_xfer_wr_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_offset_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_offset[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_offset[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N6
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[1]~1 (
	.dataa(!\nios2_qsys_0|A_dc_xfer_wr_starting~q ),
	.datab(!\nios2_qsys_0|A_dc_xfer_wr_offset [0]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_xfer_wr_offset [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_offset_nxt[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[1]~1 .lut_mask = 64'h2288228822882288;
defparam \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N7
dffeas \nios2_qsys_0|A_dc_xfer_wr_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_offset_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_offset[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_offset[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N4
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[2]~2 (
	.dataa(!\nios2_qsys_0|A_dc_xfer_wr_starting~q ),
	.datab(!\nios2_qsys_0|A_dc_xfer_wr_offset [0]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_xfer_wr_offset [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_xfer_wr_offset [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_offset_nxt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[2]~2 .lut_mask = 64'h00AA00AA22882288;
defparam \nios2_qsys_0|A_dc_xfer_wr_offset_nxt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N5
dffeas \nios2_qsys_0|A_dc_xfer_wr_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_offset_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_offset[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_offset[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y38_N10
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[0]~0 (
	.dataa(!\nios2_qsys_0|A_dc_wb_rd_addr_starting~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_wb_rd_addr_offset [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[0]~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N11
dffeas \nios2_qsys_0|A_dc_wb_rd_addr_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_wb_rd_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_rd_addr_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y38_N8
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[1]~1 (
	.dataa(!\nios2_qsys_0|A_dc_wb_rd_addr_starting~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_wb_rd_addr_offset [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_wb_rd_addr_offset [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[1]~1 .lut_mask = 64'h00AA00AAAA00AA00;
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N9
dffeas \nios2_qsys_0|A_dc_wb_rd_addr_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_wb_rd_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_rd_addr_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y38_N34
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[2]~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_wb_rd_addr_offset [0]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_wb_rd_addr_offset [1]),
	.datae(!\nios2_qsys_0|A_dc_wb_rd_addr_offset [2]),
	.dataf(!\nios2_qsys_0|A_dc_wb_rd_addr_starting~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[2]~2 .lut_mask = 64'h0033FFCC00000000;
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N35
dffeas \nios2_qsys_0|A_dc_wb_rd_addr_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_wb_rd_addr_offset_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_wb_rd_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_rd_addr_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_rd_addr_offset[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N0
stratixiv_lcell_comb \nios2_qsys_0|E_src2[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[8]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_src2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N1
dffeas \nios2_qsys_0|E_src2[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[8]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[8]~6_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N28
stratixiv_lcell_comb \nios2_qsys_0|E_ld_bus~0 (
	.dataa(!\nios2_qsys_0|E_iw [5]),
	.datab(!\nios2_qsys_0|Add16~129_sumout ),
	.datac(!\nios2_qsys_0|E_iw [0]),
	.datad(!\nios2_qsys_0|E_iw [4]),
	.datae(!\nios2_qsys_0|E_iw [1]),
	.dataf(!\nios2_qsys_0|E_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_ld_bus~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_ld_bus~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_ld_bus~0 .lut_mask = 64'h0000070000000707;
defparam \nios2_qsys_0|E_ld_bus~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N29
dffeas \nios2_qsys_0|M_ctrl_ld_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_ld_bus~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_ld_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_ld_bypass .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_ld_bypass .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N11
dffeas \nios2_qsys_0|A_ctrl_ld_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_ld_bypass~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ctrl_ld_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ctrl_ld_bypass .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ctrl_ld_bypass .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N28
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_sel_nxt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_ctrl_ld_bypass~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_want_fill~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_sel_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_sel_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_sel_nxt~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \nios2_qsys_0|A_slow_inst_sel_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N29
dffeas \nios2_qsys_0|A_slow_inst_sel (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_sel_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\nios2_qsys_0|A_mem_stall~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_sel .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_sel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N32
stratixiv_lcell_comb \nios2_qsys_0|M_ld_align_sh8~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_alu_result [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_ctrl_ld8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_ld_align_sh8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_ld_align_sh8~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_ld_align_sh8~0 .lut_mask = 64'h0000000033333333;
defparam \nios2_qsys_0|M_ld_align_sh8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N33
dffeas \nios2_qsys_0|A_ld_align_sh8 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_ld_align_sh8~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ld_align_sh8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ld_align_sh8 .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ld_align_sh8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y34_N12
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[7]~5 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_slow_inst_sel~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_ld_align_sh8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~5 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~5 .lut_mask = 64'hCCCCCCCC00000000;
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y34_N30
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[7]~4 (
	.dataa(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_slow_inst_sel~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_ld_align_sh8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~4 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~4 .lut_mask = 64'h50505050F0F0F0F0;
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N2
stratixiv_lcell_comb \nios2_qsys_0|E_src2[9]~feeder (
	.dataa(!\nios2_qsys_0|D_iw [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[9]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|E_src2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N28
stratixiv_lcell_comb \nios2_qsys_0|rf_b_rd_port_addr[4]~4 (
	.dataa(!\nios2_qsys_0|D_issue~q ),
	.datab(!\nios2_qsys_0|A_mem_stall~q ),
	.datac(!\nios2_qsys_0|D_data_depend~2_combout ),
	.datad(!\nios2_qsys_0|M_pipe_flush~q ),
	.datae(!\nios2_qsys_0|D_iw [26]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|rf_b_rd_port_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|rf_b_rd_port_addr[4]~4 .extended_lut = "off";
defparam \nios2_qsys_0|rf_b_rd_port_addr[4]~4 .lut_mask = 64'h00003373CC8CFFFF;
defparam \nios2_qsys_0|rf_b_rd_port_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N18
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[29]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_slow_inst_sel~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[29]~2 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[29]~2 .lut_mask = 64'hFF00FF0000000000;
defparam \nios2_qsys_0|A_wr_data_unfiltered[29]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N30
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[16]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[16]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N2
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[18]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|M_st_data[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N7
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N4
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[19]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[19]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N30
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~1_combout  = ( !\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( (\nios2_qsys_0|d_read~q  & 
// (\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout  & \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0_combout )) ) )

	.dataa(!\nios2_qsys_0|d_read~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter[1]~0_combout ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0005000500000000;
defparam \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N31
dffeas \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N20
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N31
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y40_N7
dffeas \jtag_uart_0|r_val (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|r_val~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|r_val .is_wysiwyg = "true";
defparam \jtag_uart_0|r_val .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N4
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|r_val~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N10
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 64'h04040404000A000A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N32
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1 .extended_lut = "on";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1 .lut_mask = 64'h0000FCFF1000FCFF;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N33
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N30
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell (
	.dataa(gnd),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N14
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 .lut_mask = 64'h1100110055005500;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N31
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y40_N27
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N34
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[2]~feeder .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N35
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N28
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder (
	.dataa(gnd),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N29
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N30
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder (
	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N31
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N26
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N27
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N24
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder (
	.dataa(gnd),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N25
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y40_N23
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y40_N21
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N16
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~0 (
	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .lut_mask = 64'hFCFCFCFCF4FCF4FC;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N17
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y40_N35
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(vcc),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N0
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N1
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N2
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N3
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N4
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N5
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N6
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N7
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N8
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N9
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N10
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N11
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y38_N20
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y38_N21
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y38_N22
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y38_N23
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y38_N24
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y38_N25
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y38_N26
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y38_N27
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y38_N28
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y38_N29
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y38_N30
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y38_N31
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N29
dffeas \nios2_qsys_0|M_st_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src2_reg [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N37
dffeas \nios2_qsys_0|A_st_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N21
dffeas \nios2_qsys_0|A_dc_rd_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N20
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[3]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N12
stratixiv_lcell_comb \nios2_qsys_0|M_ctrl_st_nxt~0 (
	.dataa(!\nios2_qsys_0|E_iw [0]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_iw [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_ctrl_st_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_st_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_ctrl_st_nxt~0 .lut_mask = 64'h0505050500000000;
defparam \nios2_qsys_0|M_ctrl_st_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N13
dffeas \nios2_qsys_0|M_ctrl_st (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_ctrl_st_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_st .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N0
stratixiv_lcell_comb \nios2_qsys_0|M_valid_st_writes_mem (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_ctrl_st~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_valid_from_E~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_valid_st_writes_mem~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_valid_st_writes_mem .extended_lut = "off";
defparam \nios2_qsys_0|M_valid_st_writes_mem .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_qsys_0|M_valid_st_writes_mem .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N1
dffeas \nios2_qsys_0|A_valid_st_writes_mem (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_valid_st_writes_mem~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_valid_st_writes_mem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_valid_st_writes_mem .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_valid_st_writes_mem .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N28
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_rd_addr_offset_match~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [0]),
	.datac(!\nios2_qsys_0|A_valid_st_writes_mem~q ),
	.datad(!\nios2_qsys_0|A_mem_baddr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_rd_addr_offset_match~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_match~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_match~0 .lut_mask = 64'h0C030C030C030C03;
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_match~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N23
dffeas \nios2_qsys_0|A_mem_baddr[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N27
dffeas \nios2_qsys_0|A_mem_baddr[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N12
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_rd_addr_offset_match (
	.dataa(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset_match~0_combout ),
	.datab(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [1]),
	.datac(!\nios2_qsys_0|A_mem_baddr [4]),
	.datad(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_baddr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_rd_addr_offset_match~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_match .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_match .lut_mask = 64'h4004400410011001;
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_offset_match .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N13
dffeas \nios2_qsys_0|A_dc_xfer_rd_data_offset_match (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_rd_addr_offset_match~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_data_offset_match .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_rd_data_offset_match .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y34_N21
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[3]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N34
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[1]~1 (
	.dataa(!\nios2_qsys_0|M_st_data [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [1]),
	.datad(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[1]~1 .lut_mask = 64'h0F550F550F550F55;
defparam \nios2_qsys_0|M_dc_st_data[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N35
dffeas \nios2_qsys_0|A_dc_st_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N28
stratixiv_lcell_comb \nios2_qsys_0|A_dc_fill_wr_data~0 (
	.dataa(!\nios2_qsys_0|A_dc_fill_dp_offset [0]),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|A_dc_fill_dp_offset [1]),
	.datad(!\nios2_qsys_0|A_mem_baddr [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_baddr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_fill_wr_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_wr_data~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_fill_wr_data~0 .lut_mask = 64'h2002200210011001;
defparam \nios2_qsys_0|A_dc_fill_wr_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N24
stratixiv_lcell_comb \nios2_qsys_0|A_dc_fill_dp_offset_nxt[2]~0 (
	.dataa(!\nios2_qsys_0|A_dc_fill_dp_offset [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_fill_dp_offset [0]),
	.datad(!\nios2_qsys_0|A_dc_fill_dp_offset [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_fill_dp_offset_nxt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_dp_offset_nxt[2]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_fill_dp_offset_nxt[2]~0 .lut_mask = 64'h05FA05FA00000000;
defparam \nios2_qsys_0|A_dc_fill_dp_offset_nxt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N25
dffeas \nios2_qsys_0|A_dc_fill_dp_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_fill_dp_offset_nxt[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_rd_data_cnt[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_fill_dp_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_dp_offset[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_fill_dp_offset[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N30
stratixiv_lcell_comb \nios2_qsys_0|Equal280~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_mem_baddr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_dp_offset [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal280~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal280~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal280~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \nios2_qsys_0|Equal280~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N5
dffeas \nios2_qsys_0|A_ctrl_st (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_st~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ctrl_st .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N4
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[0]~0 (
	.dataa(!\nios2_qsys_0|A_dc_fill_wr_data~0_combout ),
	.datab(!\nios2_qsys_0|Equal280~0_combout ),
	.datac(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(!\nios2_qsys_0|A_ctrl_st~q ),
	.dataf(!\nios2_qsys_0|A_mem_byte_en [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[0]~0 .lut_mask = 64'hF000F000F000F044;
defparam \nios2_qsys_0|dc_data_wr_port_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N22
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|Equal3~1 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|Equal3~1_combout  = ( !\nios2_qsys_0|d_address_line_field [1] & ( (\nios2_qsys_0|d_address_offset_field [2] & (\mm_interconnect_0|addr_router_001|Equal3~0_combout  & (!\nios2_qsys_0|d_address_line_field [2] & 
// !\nios2_qsys_0|d_address_line_field [0]))) ) )

	.dataa(!\nios2_qsys_0|d_address_offset_field [2]),
	.datab(!\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.datac(!\nios2_qsys_0|d_address_line_field [2]),
	.datad(!\nios2_qsys_0|d_address_line_field [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_line_field [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|Equal3~1 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|Equal3~1 .lut_mask = 64'h1000100000000000;
defparam \mm_interconnect_0|addr_router_001|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N23
dffeas \mm_interconnect_0|limiter_001|last_channel[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|addr_router_001|Equal3~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|limiter_001|save_dest_id~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter_001|last_channel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|last_channel[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter_001|last_channel[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N26
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|cmd_src_valid[5]~0 (
// Equation(s):
// \mm_interconnect_0|limiter_001|cmd_src_valid[5]~0_combout  = ( \mm_interconnect_0|limiter_001|has_pending_responses~q  & ( (!\mm_interconnect_0|limiter_001|last_channel [5] & !\nios2_qsys_0|d_write~q ) ) )

	.dataa(!\mm_interconnect_0|limiter_001|last_channel [5]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_write~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|limiter_001|has_pending_responses~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|cmd_src_valid[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[5]~0 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[5]~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N12
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~0_combout  = ( !\mm_interconnect_0|limiter_001|cmd_src_valid[5]~0_combout  & ( (\mm_interconnect_0|addr_router_001|Equal3~1_combout  & 
// !\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout ) ) )

	.dataa(!\mm_interconnect_0|addr_router_001|Equal3~1_combout ),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|limiter_001|cmd_src_valid[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~0 .lut_mask = 64'h4444444400000000;
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N2
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~1 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~1_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q  & ( (!\mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0_combout  & 
// (!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~0_combout )) ) )

	.dataa(!\mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~1 .lut_mask = 64'h0000000000880088;
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N32
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~3 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~3_combout  = (\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~1_combout  & !\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~1_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~3 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~3 .lut_mask = 64'h3300330033003300;
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y36_N33
dffeas \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~3_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N34
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~2_combout  = ( \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [0] & ( (\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~1_combout  & 
// !\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [1]) ) ) # ( !\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [0] & ( (\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~1_combout  & 
// \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~1_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~2 .lut_mask = 64'h0033003333003300;
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y36_N35
dffeas \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N0
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  = ( \nios2_qsys_0|d_write~q  & ( !\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N4
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0_combout  = ( \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & ( \mm_interconnect_0|limiter_001|cmd_src_valid[5]~0_combout  & ( 
// (\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [0] & !\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [1]) ) ) ) # ( !\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & ( 
// \mm_interconnect_0|limiter_001|cmd_src_valid[5]~0_combout  & ( (\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [0] & !\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [1]) ) ) ) # ( 
// \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & ( !\mm_interconnect_0|limiter_001|cmd_src_valid[5]~0_combout  & ( (!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [1] & 
// (!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [0] $ (((!\mm_interconnect_0|addr_router_001|Equal3~1_combout ) # (\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout ))))) ) ) ) # ( 
// !\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & ( !\mm_interconnect_0|limiter_001|cmd_src_valid[5]~0_combout  & ( (\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [0] & 
// !\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [1]) ) ) )

	.dataa(!\mm_interconnect_0|addr_router_001|Equal3~1_combout ),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout ),
	.datac(!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [0]),
	.datad(!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [1]),
	.datae(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.dataf(!\mm_interconnect_0|limiter_001|cmd_src_valid[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h0F004B000F000F00;
defparam \mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N14
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  = ( \nios2_qsys_0|d_read~q  & ( (\mm_interconnect_0|addr_router_001|Equal3~1_combout  & !\mm_interconnect_0|limiter_001|cmd_src_valid[5]~0_combout ) ) )

	.dataa(!\mm_interconnect_0|addr_router_001|Equal3~1_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|limiter_001|cmd_src_valid[5]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .lut_mask = 64'h0000000050505050;
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N38
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout  = ( \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & (\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])))) # (\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & 
// (((\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])) # 
// (\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~0_combout ))) ) ) # ( !\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & ( 
// ((\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~0_combout )) # 
// (\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]) ) )

	.dataa(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datab(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(!\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h05FF05FF05370537;
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y36_N39
dffeas \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N16
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & ( !\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] ) ) ) # ( 
// \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( !\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( !\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & ( (\mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0_combout  
// & (\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & (\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ))) ) ) )

	.dataa(!\mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0_combout ),
	.datab(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datac(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ),
	.datae(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.dataf(!\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0001FFFF0000F0F0;
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y36_N17
dffeas \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N36
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~0_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q  & ( (!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used 
// [1] & \mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0_combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(!\mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N10
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~1_combout  = (\nios2_qsys_0|d_read~q  & (\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~0_combout  & 
// \mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~0_combout ))

	.dataa(!\nios2_qsys_0|d_read~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0005000500050005;
defparam \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y36_N11
dffeas \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N30
stratixiv_lcell_comb \to_hw_sig|always0~0 (
// Equation(s):
// \to_hw_sig|always0~0_combout  = ( \mm_interconnect_0|addr_router_001|Equal3~1_combout  & ( !\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [0] & ( 
// (\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & (!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [1] & !\to_hw_data|Equal0~0_combout )) ) ) )

	.dataa(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [1]),
	.datad(!\to_hw_data|Equal0~0_combout ),
	.datae(!\mm_interconnect_0|addr_router_001|Equal3~1_combout ),
	.dataf(!\mm_interconnect_0|to_hw_sig_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_hw_sig|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_hw_sig|always0~0 .extended_lut = "off";
defparam \to_hw_sig|always0~0 .lut_mask = 64'h0000500000000000;
defparam \to_hw_sig|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y36_N23
dffeas \to_hw_sig|data_out[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [1]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_sig|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_sig|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_sig|data_out[1] .is_wysiwyg = "true";
defparam \to_hw_sig|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y36_N21
dffeas \mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_sig|data_out [1]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N16
stratixiv_lcell_comb \jtag_uart_0|ien_AE~0 (
// Equation(s):
// \jtag_uart_0|ien_AE~0_combout  = ( \nios2_qsys_0|d_write~q  & ( (\nios2_qsys_0|d_address_offset_field [0] & (\mm_interconnect_0|addr_router_001|Equal6~1_combout  & \jtag_uart_0|av_waitrequest~0_combout )) ) )

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_address_offset_field [0]),
	.datac(!\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.datad(!\jtag_uart_0|av_waitrequest~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|ien_AE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|ien_AE~0 .extended_lut = "off";
defparam \jtag_uart_0|ien_AE~0 .lut_mask = 64'h0000000000030003;
defparam \jtag_uart_0|ien_AE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N37
dffeas \jtag_uart_0|ien_AE (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|ien_AE .is_wysiwyg = "true";
defparam \jtag_uart_0|ien_AE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y40_N32
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout  = \jtag_uart_0|ien_AE~q 

	.dataa(gnd),
	.datab(!\jtag_uart_0|ien_AE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N0
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N30
stratixiv_lcell_comb \jtag_uart_0|fifo_rd~0 (
// Equation(s):
// \jtag_uart_0|fifo_rd~0_combout  = ( \nios2_qsys_0|d_read~q  & ( !\nios2_qsys_0|d_address_offset_field [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|d_address_offset_field [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|fifo_rd~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_rd~0 .extended_lut = "off";
defparam \jtag_uart_0|fifo_rd~0 .lut_mask = 64'h00000000FF00FF00;
defparam \jtag_uart_0|fifo_rd~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N32
stratixiv_lcell_comb \jtag_uart_0|fifo_rd~1 (
// Equation(s):
// \jtag_uart_0|fifo_rd~1_combout  = ( \jtag_uart_0|av_waitrequest~0_combout  & ( \mm_interconnect_0|addr_router_001|Equal6~0_combout  & ( (\mm_interconnect_0|addr_router_001|Equal3~0_combout  & (\jtag_uart_0|fifo_rd~0_combout  & 
// (!\nios2_qsys_0|d_address_line_field [2] & !\mm_interconnect_0|limiter_001|cmd_src_valid[2]~4_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.datab(!\jtag_uart_0|fifo_rd~0_combout ),
	.datac(!\nios2_qsys_0|d_address_line_field [2]),
	.datad(!\mm_interconnect_0|limiter_001|cmd_src_valid[2]~4_combout ),
	.datae(!\jtag_uart_0|av_waitrequest~0_combout ),
	.dataf(!\mm_interconnect_0|addr_router_001|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|fifo_rd~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_rd~1 .extended_lut = "off";
defparam \jtag_uart_0|fifo_rd~1 .lut_mask = 64'h0000000000001000;
defparam \jtag_uart_0|fifo_rd~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N2
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|wr_rfifo~combout ),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h000000FF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y38_N3
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N4
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|wr_rfifo~combout ),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h000000FF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y38_N5
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N6
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|wr_rfifo~combout ),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h000000FF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y38_N7
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N8
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|wr_rfifo~combout ),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h000000FF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y38_N9
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N10
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\jtag_uart_0|wr_rfifo~combout  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|wr_rfifo~combout ),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h000000FF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y38_N11
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N30
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = (!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (!\jtag_uart_0|wr_rfifo~combout  & 
// !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])))

	.dataa(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(!\jtag_uart_0|wr_rfifo~combout ),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'h8000800080008000;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N24
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout  = ( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( 
// (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout  & (!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])) ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.datac(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .lut_mask = 64'h0030003000000000;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N26
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( \jtag_uart_0|fifo_rd~2_combout  & ( ((!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q )) # (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout )))) # (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) # ( !\jtag_uart_0|fifo_rd~2_combout  & ( 
// ((\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )) # 
// (\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ) ) )

	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|fifo_rd~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h77FF77FF77F377F3;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N27
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N16
stratixiv_lcell_comb \jtag_uart_0|fifo_rd~2 (
// Equation(s):
// \jtag_uart_0|fifo_rd~2_combout  = (\jtag_uart_0|fifo_rd~1_combout  & \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )

	.dataa(!\jtag_uart_0|fifo_rd~1_combout ),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|fifo_rd~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_rd~2 .extended_lut = "off";
defparam \jtag_uart_0|fifo_rd~2 .lut_mask = 64'h1111111111111111;
defparam \jtag_uart_0|fifo_rd~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N38
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = ( \jtag_uart_0|wr_rfifo~combout  & ( !\jtag_uart_0|fifo_rd~2_combout  ) ) # ( !\jtag_uart_0|wr_rfifo~combout  & ( \jtag_uart_0|fifo_rd~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|fifo_rd~2_combout ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|wr_rfifo~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y38_N1
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N28
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]))) ) )

	.dataa(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000010001;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N20
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\jtag_uart_0|fifo_rd~2_combout  ) ) # ( 
// !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\jtag_uart_0|fifo_rd~2_combout  & ( (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] 
// & (\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q  & (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))) ) ) )

	.dataa(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\jtag_uart_0|fifo_rd~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0001FFFF00000000;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y38_N21
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y38_N39
dffeas \jtag_uart_0|t_dav (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|t_dav .is_wysiwyg = "true";
defparam \jtag_uart_0|t_dav .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N22
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 (
	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .lut_mask = 64'h0000000000100000;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N17
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y40_N21
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N24
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|t_dav~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N25
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N18
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 (
	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ),
	.datab(gnd),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .lut_mask = 64'h0A0AFF0F0A0AFF0F;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N19
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N36
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N20
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [8]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0 .lut_mask = 64'h0000000400000000;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N37
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N31
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N33
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N32
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1 (
	.dataa(gnd),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write1~q ),
	.datac(gnd),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N28
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0 (
	.dataa(!\jtag_uart_0|t_dav~q ),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_valid~q ),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .lut_mask = 64'h0000000002000F0F;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y40_N29
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N24
stratixiv_lcell_comb \jtag_uart_0|wr_rfifo (
// Equation(s):
// \jtag_uart_0|wr_rfifo~combout  = (\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q  & !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|wr_rfifo~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|wr_rfifo .extended_lut = "off";
defparam \jtag_uart_0|wr_rfifo .lut_mask = 64'h4444444444444444;
defparam \jtag_uart_0|wr_rfifo .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N32
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N33
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N20
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y40_N21
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N22
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y40_N23
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N24
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y40_N25
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N26
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y40_N27
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N28
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y40_N29
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y40_N30
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y40_N31
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N0
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N1
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N2
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N3
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N4
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N5
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N6
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N7
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N8
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N9
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N10
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N11
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N31
dffeas \nios2_qsys_0|A_dc_rd_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N4
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[5]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N5
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[5]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N32
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[2]~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_st_data [2]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[2]~2 .lut_mask = 64'h00330033FF33FF33;
defparam \nios2_qsys_0|M_dc_st_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N33
dffeas \nios2_qsys_0|A_dc_st_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N23
dffeas \nios2_qsys_0|A_st_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N39
dffeas \nios2_qsys_0|E_src2_reg[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[5]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N29
dffeas \nios2_qsys_0|M_st_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src2_reg [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y35_N37
dffeas \nios2_qsys_0|A_st_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y67_N63
stratixiv_io_ibuf \to_sw_data_export[3]~input (
	.i(to_sw_data_export[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[3]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[3]~input .bus_hold = "false";
defparam \to_sw_data_export[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y36_N11
dffeas \to_sw_data|readdata[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[3]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[3] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N31
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [3]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N12
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[32] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [32] = ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & \nios2_qsys_0|d_byteenable [0])) # (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(!\nios2_qsys_0|d_byteenable [0]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[32] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[32] .lut_mask = 64'h03FF03FF03FF03FF;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[32] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N16
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout  = ( \nios2_qsys_0|d_writedata [1] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N2
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout  = ( \nios2_qsys_0|d_writedata [2] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|d_writedata [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23 .lut_mask = 64'h0000555500005555;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N16
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout  = ( \nios2_qsys_0|d_writedata [3] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N6
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout  = ( \nios2_qsys_0|d_writedata [4] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N38
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout  = (\nios2_qsys_0|d_writedata [5] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(!\nios2_qsys_0|d_writedata [5]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N29
dffeas \nios2_qsys_0|E_src2_reg[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[4]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N25
dffeas \nios2_qsys_0|M_st_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src2_reg [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N19
dffeas \nios2_qsys_0|A_st_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y40_N8
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N33
dffeas \nios2_qsys_0|M_st_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src2_reg [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y35_N29
dffeas \nios2_qsys_0|A_st_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y35_N23
dffeas \nios2_qsys_0|A_dc_rd_data[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N34
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[9]~feeder (
	.dataa(!\nios2_qsys_0|A_dc_rd_data [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[9]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N35
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[9]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y34_N39
dffeas \nios2_qsys_0|A_dc_rd_data[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N36
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[10]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N37
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[10]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y40_N26
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N37
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y40_N23
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N2
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder (
	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N3
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y40_N39
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X21_Y40_N0
stratixiv_ram_block \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\jtag_uart_0|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\jtag_uart_0|wr_rfifo~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(\jtag_uart_0|fifo_rd~2_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [7],\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [6],\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [5],
\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [4],\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [3],\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [2],\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [1],
\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_input_clock_enable = "ena2";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena3";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena3";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clock_duty_cycle_dependence = "on";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_e691:auto_generated|a_dpfifo_lc91:dpfifo|dpram_i091:FIFOram|altsyncram_mcs1:altsyncram1|ALTSYNCRAM";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 6;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 36;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 63;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 64;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 6;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 36;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 63;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 64;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X22_Y37_N33
dffeas \jtag_uart_0|read_0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|fifo_rd~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|read_0 .is_wysiwyg = "true";
defparam \jtag_uart_0|read_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y40_N27
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N38
stratixiv_lcell_comb \to_hw_data|always0~0 (
// Equation(s):
// \to_hw_data|always0~0_combout  = ( !\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [1] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [0] & 
// (\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout  & (\mm_interconnect_0|addr_router_001|Equal5~0_combout  & !\to_hw_data|Equal0~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [0]),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|m0_write~0_combout ),
	.datac(!\mm_interconnect_0|addr_router_001|Equal5~0_combout ),
	.datad(!\to_hw_data|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_hw_data|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_hw_data|always0~0 .extended_lut = "off";
defparam \to_hw_data|always0~0 .lut_mask = 64'h0200020000000000;
defparam \to_hw_data|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y34_N5
dffeas \to_hw_data|data_out[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [5]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[5] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N1
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [5]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N0
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~26 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout  = ( \nios2_qsys_0|d_writedata [5] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~26 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~26 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N18
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15 .lut_mask = 64'h8888888888888888;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N8
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~9 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~9 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~9 .lut_mask = 64'h200020AA755575FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N9
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N36
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~25 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~25 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~25 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N37
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N22
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[6]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N38
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N10
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[7]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N32
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout  = (\nios2_qsys_0|d_writedata [16] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_writedata [16]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~6 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~6 .lut_mask = 64'h000F000F000F000F;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~5 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [16]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~5 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~5 .lut_mask = 64'h05050505F5F5F5F5;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N0
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~19 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout  = ( \nios2_qsys_0|d_writedata [17] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~19 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~19 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N18
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~18 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [17]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~18 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~18 .lut_mask = 64'h00330033FF33FF33;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N14
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~31 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout  = (\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & \nios2_qsys_0|d_writedata [18])

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|d_writedata [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~31 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~31 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N15
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N8
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~30 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [18]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~30 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~30 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N10
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[19]~feeder (
	.dataa(!\nios2_qsys_0|E_src2_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[19]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|M_st_data[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
stratixiv_io_ibuf \to_sw_data_export[28]~input (
	.i(to_sw_data_export[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[28]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[28]~input .bus_hold = "false";
defparam \to_sw_data_export[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y38_N23
dffeas \to_sw_data|readdata[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[28]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[28] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y38_N27
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [28]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N10
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[28]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[28]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[26]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[26]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[26]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N2
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~18 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout  = ( \nios2_qsys_0|d_writedata [25] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|d_writedata [25]),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~18 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~18 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N14
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~17 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~17 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~17 .lut_mask = 64'h00550055FF55FF55;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N38
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~17 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout  = ( \nios2_qsys_0|d_writedata [26] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~17 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~17 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N36
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~16 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [26]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~16 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~16 .lut_mask = 64'h03030303F3F3F3F3;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N23
dffeas \nios2_qsys_0|E_src2_reg[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[11]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N0
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[8]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[8]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \nios2_qsys_0|A_inst_result[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N38
stratixiv_lcell_comb \nios2_qsys_0|E_op_rdctl~0 (
	.dataa(!\nios2_qsys_0|E_iw [15]),
	.datab(!\nios2_qsys_0|E_iw [16]),
	.datac(!\nios2_qsys_0|Equal207~0_combout ),
	.datad(!\nios2_qsys_0|E_iw [12]),
	.datae(!\nios2_qsys_0|E_iw [11]),
	.dataf(!\nios2_qsys_0|E_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_op_rdctl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_op_rdctl~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_op_rdctl~0 .lut_mask = 64'h0000000000020000;
defparam \nios2_qsys_0|E_op_rdctl~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N8
stratixiv_lcell_comb \nios2_qsys_0|E_op_rdctl (
	.dataa(!\nios2_qsys_0|E_iw [14]),
	.datab(!\nios2_qsys_0|E_op_rdctl~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_op_rdctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_op_rdctl .extended_lut = "off";
defparam \nios2_qsys_0|E_op_rdctl .lut_mask = 64'h2222222222222222;
defparam \nios2_qsys_0|E_op_rdctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y35_N9
dffeas \nios2_qsys_0|M_ctrl_rdctl_inst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_rdctl_inst .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_rdctl_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N20
stratixiv_lcell_comb \nios2_qsys_0|M_ctrl_mem_nxt~0 (
	.dataa(!\nios2_qsys_0|E_iw [0]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_iw [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_ctrl_mem_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_mem_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_ctrl_mem_nxt~0 .lut_mask = 64'h0505050555555555;
defparam \nios2_qsys_0|M_ctrl_mem_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N21
dffeas \nios2_qsys_0|M_ctrl_mem (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_ctrl_mem_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_mem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_mem .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_mem .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y35_N1
dffeas \nios2_qsys_0|A_inst_result[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[8]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N22
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|fifo_wr~q ),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h000000FF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N24
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|fifo_wr~q ),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h000000FF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N25
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N0
stratixiv_lcell_comb \jtag_uart_0|Add1~1 (
// Equation(s):
// \jtag_uart_0|Add1~1_sumout  = SUM(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \jtag_uart_0|Add1~2  = CARRY(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~1_sumout ),
	.cout(\jtag_uart_0|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~1 .extended_lut = "off";
defparam \jtag_uart_0|Add1~1 .lut_mask = 64'h000000000000CCCC;
defparam \jtag_uart_0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N2
stratixiv_lcell_comb \jtag_uart_0|Add1~5 (
// Equation(s):
// \jtag_uart_0|Add1~5_sumout  = SUM(( GND ) + ( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( \jtag_uart_0|Add1~2  ))
// \jtag_uart_0|Add1~6  = CARRY(( GND ) + ( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( \jtag_uart_0|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~5_sumout ),
	.cout(\jtag_uart_0|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~5 .extended_lut = "off";
defparam \jtag_uart_0|Add1~5 .lut_mask = 64'h000000FF00000000;
defparam \jtag_uart_0|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N4
stratixiv_lcell_comb \jtag_uart_0|Add1~9 (
// Equation(s):
// \jtag_uart_0|Add1~9_sumout  = SUM(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \jtag_uart_0|Add1~6  ))
// \jtag_uart_0|Add1~10  = CARRY(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \jtag_uart_0|Add1~6  ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~9_sumout ),
	.cout(\jtag_uart_0|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~9 .extended_lut = "off";
defparam \jtag_uart_0|Add1~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \jtag_uart_0|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y38_N5
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|Add1~9_sumout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y38_N25
dffeas \to_hw_data|data_out[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [18]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[18] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y38_N9
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [18]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N18
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[18]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[18]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N24
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[20]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N22
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[21]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|M_st_data[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N20
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[22]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|M_st_data[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N22
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[0]~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Equal313~0_combout ),
	.datad(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[0]~41 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[0]~41 .lut_mask = 64'h00000000F000F000;
defparam \nios2_qsys_0|D_src2_reg[0]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N20
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[21]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[21]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N26
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|fifo_wr~q ),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h000000FF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N28
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|fifo_wr~q ),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h000000FF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N29
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N30
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\jtag_uart_0|fifo_wr~q  ) + ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|fifo_wr~q ),
	.datag(gnd),
	.cin(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h000000FF000000FF;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N31
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N6
stratixiv_lcell_comb \jtag_uart_0|Add1~13 (
// Equation(s):
// \jtag_uart_0|Add1~13_sumout  = SUM(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \jtag_uart_0|Add1~10  ))
// \jtag_uart_0|Add1~14  = CARRY(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( GND ) + ( \jtag_uart_0|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~13_sumout ),
	.cout(\jtag_uart_0|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~13 .extended_lut = "off";
defparam \jtag_uart_0|Add1~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \jtag_uart_0|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N8
stratixiv_lcell_comb \jtag_uart_0|Add1~17 (
// Equation(s):
// \jtag_uart_0|Add1~17_sumout  = SUM(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \jtag_uart_0|Add1~14  ))
// \jtag_uart_0|Add1~18  = CARRY(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \jtag_uart_0|Add1~14  ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~17_sumout ),
	.cout(\jtag_uart_0|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~17 .extended_lut = "off";
defparam \jtag_uart_0|Add1~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \jtag_uart_0|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N10
stratixiv_lcell_comb \jtag_uart_0|Add1~21 (
// Equation(s):
// \jtag_uart_0|Add1~21_sumout  = SUM(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \jtag_uart_0|Add1~18  ))
// \jtag_uart_0|Add1~22  = CARRY(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( GND ) + ( \jtag_uart_0|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~21_sumout ),
	.cout(\jtag_uart_0|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~21 .extended_lut = "off";
defparam \jtag_uart_0|Add1~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \jtag_uart_0|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y38_N11
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|Add1~21_sumout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N25
dffeas \to_hw_data|data_out[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [21]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[21] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N5
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [21]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N24
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[21]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[21]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y41_N94
stratixiv_io_ibuf \to_sw_data_export[6]~input (
	.i(to_sw_data_export[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[6]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[6]~input .bus_hold = "false";
defparam \to_sw_data_export[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y39_N26
stratixiv_lcell_comb \to_sw_data|readdata[6]~feeder (
// Equation(s):
// \to_sw_data|readdata[6]~feeder_combout  = ( \to_sw_data_export[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data_export[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_sw_data|readdata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_sw_data|readdata[6]~feeder .extended_lut = "off";
defparam \to_sw_data|readdata[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_sw_data|readdata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y39_N27
dffeas \to_sw_data|readdata[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_sw_data|readdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[6] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y36_N39
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [6]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y40_N24
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y40_N25
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N28
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[6]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[6]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[6]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y36_N19
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N35
dffeas \to_hw_data|data_out[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [6]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[6] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N33
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [6]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N32
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~55 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~55_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [6] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]) # 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [6] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [6] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [6] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datab(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [6]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~55 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~55 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N4
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout  = ( \mm_interconnect_0|rsp_xbar_mux_001|src_payload~55_combout  & ( (!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [6] & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] & 
// (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ))) # (\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [6] & (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) # 
// (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]))) ) ) # ( !\mm_interconnect_0|rsp_xbar_mux_001|src_payload~55_combout  )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [6]),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~9 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~9 .lut_mask = 64'hFFFFFFFF03570357;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N5
dffeas \nios2_qsys_0|d_readdata_d1[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y36_N37
dffeas \nios2_qsys_0|M_st_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src2_reg [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y36_N33
dffeas \nios2_qsys_0|A_st_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N32
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[6]~42 (
	.dataa(!\nios2_qsys_0|d_readdata_d1 [6]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|A_st_data [6]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[6]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[6]~42 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[6]~42 .lut_mask = 64'h05050505F0FFF0FF;
defparam \nios2_qsys_0|dc_data_wr_port_data[6]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N34
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[6]~6 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [6]),
	.datac(!\nios2_qsys_0|M_st_data [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[6]~6 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[6]~6 .lut_mask = 64'h333333330F0F0F0F;
defparam \nios2_qsys_0|M_dc_st_data[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N35
dffeas \nios2_qsys_0|A_dc_st_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N36
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[6]~7 (
	.dataa(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datab(!\nios2_qsys_0|dc_data_wr_port_data[6]~42_combout ),
	.datac(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datad(!\nios2_qsys_0|A_dc_st_data [6]),
	.datae(!\nios2_qsys_0|M_st_data [6]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[6]~7 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[6]~7 .lut_mask = 64'h1199139B31B933BB;
defparam \nios2_qsys_0|dc_data_wr_port_data[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y40_N2
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\~GND~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y40_N3
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N0
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[7]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[7]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[7]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N23
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N25
dffeas \to_hw_data|data_out[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [7]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[7] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N21
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [7]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N20
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~58 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~58_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [7] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7])))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [7] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]))) ) ) ) # ( 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [7] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [7] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [7]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~58 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~58 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~58 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N94
stratixiv_io_ibuf \to_sw_data_export[7]~input (
	.i(to_sw_data_export[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[7]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[7]~input .bus_hold = "false";
defparam \to_sw_data_export[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y39_N3
dffeas \to_sw_data|readdata[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[7]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[7] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N0
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[7]~feeder (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[7]~feeder_combout  = ( \to_sw_data|readdata [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data|readdata [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[7]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N1
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N12
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [7] & ( ((!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~58_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] 
// & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ))) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [7] & ( 
// (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~58_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~58_combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N13
dffeas \nios2_qsys_0|d_readdata_d1[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N28
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[7]~43 (
	.dataa(!\nios2_qsys_0|A_st_data [7]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_readdata_d1 [7]),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[7]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[7]~43 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[7]~43 .lut_mask = 64'h000F000FFF55FF55;
defparam \nios2_qsys_0|dc_data_wr_port_data[7]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N14
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[7]~7 (
	.dataa(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_st_data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[7]~7 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[7]~7 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_qsys_0|M_dc_st_data[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N15
dffeas \nios2_qsys_0|A_dc_st_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N32
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[7]~8 (
	.dataa(!\nios2_qsys_0|dc_data_wr_port_data[7]~43_combout ),
	.datab(!\nios2_qsys_0|A_dc_st_data [7]),
	.datac(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(!\nios2_qsys_0|M_st_data [7]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[7]~8 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[7]~8 .lut_mask = 64'h2255275572557755;
defparam \nios2_qsys_0|dc_data_wr_port_data[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N6
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[14]~9 (
	.dataa(!\nios2_qsys_0|A_dc_fill_wr_data~0_combout ),
	.datab(!\nios2_qsys_0|Equal280~0_combout ),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datae(!\nios2_qsys_0|A_mem_byte_en [1]),
	.dataf(!\nios2_qsys_0|A_ctrl_st~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[14]~9 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[14]~9 .lut_mask = 64'hF000F000F000F404;
defparam \nios2_qsys_0|dc_data_wr_port_data[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N63
stratixiv_io_ibuf \to_sw_data_export[8]~input (
	.i(to_sw_data_export[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[8]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[8]~input .bus_hold = "false";
defparam \to_sw_data_export[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N2
stratixiv_lcell_comb \to_sw_data|readdata[8]~feeder (
// Equation(s):
// \to_sw_data|readdata[8]~feeder_combout  = ( \to_sw_data_export[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data_export[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_sw_data|readdata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_sw_data|readdata[8]~feeder .extended_lut = "off";
defparam \to_sw_data|readdata[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_sw_data|readdata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N3
dffeas \to_sw_data|readdata[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_sw_data|readdata[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[8] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N0
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[8]~feeder (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[8]~feeder_combout  = ( \to_sw_data|readdata [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data|readdata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[8]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N1
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N32
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[8]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[8]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[8]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y38_N19
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N20
stratixiv_lcell_comb \jtag_uart_0|Add0~1 (
// Equation(s):
// \jtag_uart_0|Add0~1_sumout  = SUM(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( 
// !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !VCC ))
// \jtag_uart_0|Add0~2  = CARRY(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( 
// !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~1_sumout ),
	.cout(\jtag_uart_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~1 .extended_lut = "off";
defparam \jtag_uart_0|Add0~1 .lut_mask = 64'h000033330000F0F0;
defparam \jtag_uart_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N22
stratixiv_lcell_comb \jtag_uart_0|Add0~5 (
// Equation(s):
// \jtag_uart_0|Add0~5_sumout  = SUM(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \jtag_uart_0|Add0~2  ))
// \jtag_uart_0|Add0~6  = CARRY(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( GND ) + ( \jtag_uart_0|Add0~2  ))

	.dataa(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~5_sumout ),
	.cout(\jtag_uart_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~5 .extended_lut = "off";
defparam \jtag_uart_0|Add0~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \jtag_uart_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N24
stratixiv_lcell_comb \jtag_uart_0|Add0~9 (
// Equation(s):
// \jtag_uart_0|Add0~9_sumout  = SUM(( GND ) + ( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( \jtag_uart_0|Add0~6  ))
// \jtag_uart_0|Add0~10  = CARRY(( GND ) + ( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( \jtag_uart_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~9_sumout ),
	.cout(\jtag_uart_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~9 .extended_lut = "off";
defparam \jtag_uart_0|Add0~9 .lut_mask = 64'h000000FF00000000;
defparam \jtag_uart_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N26
stratixiv_lcell_comb \jtag_uart_0|Add0~13 (
// Equation(s):
// \jtag_uart_0|Add0~13_sumout  = SUM(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \jtag_uart_0|Add0~10  ))
// \jtag_uart_0|Add0~14  = CARRY(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( GND ) + ( \jtag_uart_0|Add0~10  ))

	.dataa(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~13_sumout ),
	.cout(\jtag_uart_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~13 .extended_lut = "off";
defparam \jtag_uart_0|Add0~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \jtag_uart_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N28
stratixiv_lcell_comb \jtag_uart_0|Add0~17 (
// Equation(s):
// \jtag_uart_0|Add0~17_sumout  = SUM(( GND ) + ( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( \jtag_uart_0|Add0~14  ))
// \jtag_uart_0|Add0~18  = CARRY(( GND ) + ( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( \jtag_uart_0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~17_sumout ),
	.cout(\jtag_uart_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~17 .extended_lut = "off";
defparam \jtag_uart_0|Add0~17 .lut_mask = 64'h000000FF00000000;
defparam \jtag_uart_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N30
stratixiv_lcell_comb \jtag_uart_0|Add0~21 (
// Equation(s):
// \jtag_uart_0|Add0~21_sumout  = SUM(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \jtag_uart_0|Add0~18  ))
// \jtag_uart_0|Add0~22  = CARRY(( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( VCC ) + ( \jtag_uart_0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~21_sumout ),
	.cout(\jtag_uart_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~21 .extended_lut = "off";
defparam \jtag_uart_0|Add0~21 .lut_mask = 64'h000000000000F0F0;
defparam \jtag_uart_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N32
stratixiv_lcell_comb \jtag_uart_0|Add0~25 (
// Equation(s):
// \jtag_uart_0|Add0~25_sumout  = SUM(( GND ) + ( GND ) + ( \jtag_uart_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jtag_uart_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add0~25 .extended_lut = "off";
defparam \jtag_uart_0|Add0~25 .lut_mask = 64'h0000FFFF00000000;
defparam \jtag_uart_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N34
stratixiv_lcell_comb \jtag_uart_0|LessThan1~0 (
// Equation(s):
// \jtag_uart_0|LessThan1~0_combout  = ( \jtag_uart_0|Add0~9_sumout  & ( ((\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # (\jtag_uart_0|Add0~5_sumout )) # (\jtag_uart_0|Add0~1_sumout ) 
// ) )

	.dataa(!\jtag_uart_0|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\jtag_uart_0|Add0~5_sumout ),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan1~0 .extended_lut = "off";
defparam \jtag_uart_0|LessThan1~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \jtag_uart_0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N36
stratixiv_lcell_comb \jtag_uart_0|LessThan1~1 (
// Equation(s):
// \jtag_uart_0|LessThan1~1_combout  = ( !\jtag_uart_0|Add0~21_sumout  & ( (!\jtag_uart_0|Add0~17_sumout  & (!\jtag_uart_0|Add0~13_sumout  & (\jtag_uart_0|Add0~25_sumout  & !\jtag_uart_0|LessThan1~0_combout ))) ) )

	.dataa(!\jtag_uart_0|Add0~17_sumout ),
	.datab(!\jtag_uart_0|Add0~13_sumout ),
	.datac(!\jtag_uart_0|Add0~25_sumout ),
	.datad(!\jtag_uart_0|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan1~1 .extended_lut = "off";
defparam \jtag_uart_0|LessThan1~1 .lut_mask = 64'h0800080000000000;
defparam \jtag_uart_0|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y38_N37
dffeas \jtag_uart_0|fifo_AF (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|LessThan1~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|fifo_AF .is_wysiwyg = "true";
defparam \jtag_uart_0|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y38_N15
dffeas \jtag_uart_0|ien_AF (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|ien_AE~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|ien_AF .is_wysiwyg = "true";
defparam \jtag_uart_0|ien_AF .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N38
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .lut_mask = 64'h0020FFDF0020FFDF;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y40_N39
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N37
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y40_N35
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N34
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate1~q ),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|jupdate2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~2 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~2 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N2
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~0 (
	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~1_combout ),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_valid~q ),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~2_combout ),
	.dataf(!\jtag_uart_0|t_dav~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .lut_mask = 64'h005100FF005500FF;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y40_N3
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N18
stratixiv_lcell_comb \jtag_uart_0|pause_irq~0 (
// Equation(s):
// \jtag_uart_0|pause_irq~0_combout  = ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( ((!\jtag_uart_0|read_0~q  & \jtag_uart_0|pause_irq~q )) # 
// (\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q ) ) ) # ( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (!\jtag_uart_0|read_0~q  & \jtag_uart_0|pause_irq~q ) ) )

	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q ),
	.datab(gnd),
	.datac(!\jtag_uart_0|read_0~q ),
	.datad(!\jtag_uart_0|pause_irq~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|pause_irq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|pause_irq~0 .extended_lut = "off";
defparam \jtag_uart_0|pause_irq~0 .lut_mask = 64'h00F000F055F555F5;
defparam \jtag_uart_0|pause_irq~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y37_N19
dffeas \jtag_uart_0|pause_irq (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|pause_irq .is_wysiwyg = "true";
defparam \jtag_uart_0|pause_irq .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N16
stratixiv_lcell_comb \jtag_uart_0|av_readdata[8]~0 (
// Equation(s):
// \jtag_uart_0|av_readdata[8]~0_combout  = ( \jtag_uart_0|ien_AF~q  & ( \jtag_uart_0|pause_irq~q  ) ) # ( \jtag_uart_0|ien_AF~q  & ( !\jtag_uart_0|pause_irq~q  & ( \jtag_uart_0|fifo_AF~q  ) ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|fifo_AF~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\jtag_uart_0|ien_AF~q ),
	.dataf(!\jtag_uart_0|pause_irq~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|av_readdata[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[8]~0 .extended_lut = "off";
defparam \jtag_uart_0|av_readdata[8]~0 .lut_mask = 64'h000033330000FFFF;
defparam \jtag_uart_0|av_readdata[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y38_N17
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|av_readdata[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N9
dffeas \to_hw_data|data_out[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [8]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[8] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y38_N13
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [8]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y38_N12
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~45 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [8] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8]) # 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [8] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [8] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [8] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [8]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~45 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~45 .lut_mask = 64'hFCFCA8A8FC00A800;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N18
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~6_combout  = ( \mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout  & ( (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [8] & (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg 
// [0] & (\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [8]))) # (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [8] & (((\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [8])) # (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ))) ) ) # ( !\mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout  )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [8]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [8]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~6 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~6 .lut_mask = 64'hFFFFFFFF03570357;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N19
dffeas \nios2_qsys_0|d_readdata_d1[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N24
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[8]~44 (
	.dataa(!\nios2_qsys_0|A_st_data [8]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|dc_data_wr_port_data[14]~9_combout ),
	.datad(!\nios2_qsys_0|d_readdata_d1 [8]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[8]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[8]~44 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[8]~44 .lut_mask = 64'h0F0F0F0F05F505F5;
defparam \nios2_qsys_0|dc_data_wr_port_data[8]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N8
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[8]~8 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [8]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[8]~8 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[8]~8 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \nios2_qsys_0|M_dc_st_data[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N9
dffeas \nios2_qsys_0|A_dc_st_data[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N38
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[8]~10 (
	.dataa(!\nios2_qsys_0|M_st_data [8]),
	.datab(!\nios2_qsys_0|dc_data_wr_port_data[8]~44_combout ),
	.datac(!\nios2_qsys_0|A_dc_st_data [8]),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [8]),
	.dataf(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[8]~10 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[8]~10 .lut_mask = 64'h0C333F331D331D33;
defparam \nios2_qsys_0|dc_data_wr_port_data[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N6
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[9]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|M_st_data[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N5
dffeas \nios2_qsys_0|E_src2_reg[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[9]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N7
dffeas \nios2_qsys_0|M_st_data[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[9]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|Equal0~0_combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N16
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[9]~9 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [9]),
	.datab(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datac(!\nios2_qsys_0|M_st_data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[9]~9 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[9]~9 .lut_mask = 64'h4747474747474747;
defparam \nios2_qsys_0|M_dc_st_data[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N17
dffeas \nios2_qsys_0|A_dc_st_data[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N63
stratixiv_io_ibuf \to_sw_data_export[9]~input (
	.i(to_sw_data_export[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[9]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[9]~input .bus_hold = "false";
defparam \to_sw_data_export[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y38_N13
dffeas \to_sw_data|readdata[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[9]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[9] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N23
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [9]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N26
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[9]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[9]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N27
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N15
dffeas \to_hw_data|data_out[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [9]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[9] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N25
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [9]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N14
stratixiv_lcell_comb \jtag_uart_0|LessThan0~0 (
// Equation(s):
// \jtag_uart_0|LessThan0~0_combout  = (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (((\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])) # 
// (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])))

	.dataa(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan0~0 .extended_lut = "off";
defparam \jtag_uart_0|LessThan0~0 .lut_mask = 64'h070F070F070F070F;
defparam \jtag_uart_0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N18
stratixiv_lcell_comb \jtag_uart_0|LessThan0~1 (
// Equation(s):
// \jtag_uart_0|LessThan0~1_combout  = ( !\jtag_uart_0|LessThan0~0_combout  & ( (!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])) ) )

	.dataa(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|LessThan0~1 .extended_lut = "off";
defparam \jtag_uart_0|LessThan0~1 .lut_mask = 64'hA000A00000000000;
defparam \jtag_uart_0|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y38_N19
dffeas \jtag_uart_0|fifo_AE (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|fifo_AE .is_wysiwyg = "true";
defparam \jtag_uart_0|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N28
stratixiv_lcell_comb \jtag_uart_0|av_readdata[9] (
// Equation(s):
// \jtag_uart_0|av_readdata [9] = (\jtag_uart_0|fifo_AE~q  & \jtag_uart_0|ien_AE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|fifo_AE~q ),
	.datad(!\jtag_uart_0|ien_AE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|av_readdata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|av_readdata[9] .extended_lut = "off";
defparam \jtag_uart_0|av_readdata[9] .lut_mask = 64'h000F000F000F000F;
defparam \jtag_uart_0|av_readdata[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N29
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|av_readdata [9]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N24
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~43 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [9] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9])))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [9] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9]))) ) ) ) # ( 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [9] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9]))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [9] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9] & ( (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9]) ) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [9]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~43 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~43 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N20
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~35 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout  = ( \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( \mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout  & ( 
// ((\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [9])) # (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [9]) ) ) ) # ( 
// !\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( \mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout  & ( (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [9]) ) ) ) # ( \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( !\mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout  ) ) # ( 
// !\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( !\mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout  ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [9]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [9]),
	.datae(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.dataf(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~35 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~35 .lut_mask = 64'hFFFFFFFF00335577;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N21
dffeas \nios2_qsys_0|d_readdata_d1[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N21
dffeas \nios2_qsys_0|A_st_data[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N20
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[9]~45 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|d_readdata_d1 [9]),
	.datad(!\nios2_qsys_0|A_st_data [9]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[14]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[9]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[9]~45 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[9]~45 .lut_mask = 64'h03030303CCFFCCFF;
defparam \nios2_qsys_0|dc_data_wr_port_data[9]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N10
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[9]~11 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [9]),
	.datab(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datac(!\nios2_qsys_0|A_dc_st_data [9]),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[9]~45_combout ),
	.datae(!\nios2_qsys_0|M_st_data [9]),
	.dataf(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[9]~11 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[9]~11 .lut_mask = 64'h0F440F7700FF00FF;
defparam \nios2_qsys_0|dc_data_wr_port_data[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N20
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[10]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|M_st_data[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y31_N23
dffeas \nios2_qsys_0|E_src2_reg[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[10]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y31_N21
dffeas \nios2_qsys_0|M_st_data[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[10]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|Equal0~0_combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N36
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[10]~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [10]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[10]~10 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[10]~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \nios2_qsys_0|M_dc_st_data[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y37_N37
dffeas \nios2_qsys_0|A_dc_st_data[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y37_N35
dffeas \nios2_qsys_0|A_st_data[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[11]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[11]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N12
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[25]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[25]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N1
stratixiv_io_ibuf \to_sw_data_export[25]~input (
	.i(to_sw_data_export[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[25]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[25]~input .bus_hold = "false";
defparam \to_sw_data_export[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y39_N36
stratixiv_lcell_comb \to_sw_data|readdata[25]~feeder (
// Equation(s):
// \to_sw_data|readdata[25]~feeder_combout  = ( \to_sw_data_export[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data_export[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_sw_data|readdata[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_sw_data|readdata[25]~feeder .extended_lut = "off";
defparam \to_sw_data|readdata[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_sw_data|readdata[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y39_N37
dffeas \to_sw_data|readdata[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_sw_data|readdata[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[25] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N32
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[25]~feeder (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[25]~feeder_combout  = ( \to_sw_data|readdata [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data|readdata [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[25]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N33
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N25
dffeas \to_hw_data|data_out[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [25]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[25] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N9
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [25]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N8
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~37 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25] & 
// \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )) # (\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [25]) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25] & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [25]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~37 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~37 .lut_mask = 64'h0303030303FF03FF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N14
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout  = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( \nios2_qsys_0|d_writedata [27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_writedata [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N26
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout  = ( \nios2_qsys_0|d_writedata [28] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N16
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_data[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_data[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[14]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_data[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_rd_data[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N17
dffeas \nios2_qsys_0|A_dc_rd_data[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_rd_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N26
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[14]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N27
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[14]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y35_N35
dffeas \nios2_qsys_0|A_dc_rd_data[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N2
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[15]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N3
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[15]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N20
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[12]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|M_st_data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N21
dffeas \nios2_qsys_0|M_st_data[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[12]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|Equal0~0_combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N4
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[12]~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_st_data [12]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [12]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[12]~12 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[12]~12 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \nios2_qsys_0|M_dc_st_data[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N5
dffeas \nios2_qsys_0|A_dc_st_data[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y36_N29
dffeas \nios2_qsys_0|A_st_data[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N63
stratixiv_io_ibuf \to_sw_data_export[12]~input (
	.i(to_sw_data_export[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[12]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[12]~input .bus_hold = "false";
defparam \to_sw_data_export[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N36
stratixiv_lcell_comb \to_sw_data|readdata[12]~feeder (
// Equation(s):
// \to_sw_data|readdata[12]~feeder_combout  = ( \to_sw_data_export[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data_export[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_sw_data|readdata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_sw_data|readdata[12]~feeder .extended_lut = "off";
defparam \to_sw_data|readdata[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_sw_data|readdata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N37
dffeas \to_sw_data|readdata[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_sw_data|readdata[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[12] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y36_N35
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [12]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N32
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout  = ( \nios2_qsys_0|d_writedata [10] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|d_writedata [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24 .lut_mask = 64'h0000555500005555;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N22
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout  = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( \nios2_qsys_0|d_writedata [11] ) )

	.dataa(!\nios2_qsys_0|d_writedata [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N0
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[13]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|M_st_data[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N21
dffeas \nios2_qsys_0|E_src2_reg[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[13]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N1
dffeas \nios2_qsys_0|M_st_data[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[13]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|Equal0~0_combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N17
dffeas \nios2_qsys_0|A_st_data[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N2
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[13]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[13]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N30
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout  = ( \nios2_qsys_0|d_writedata [29] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~14 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~14 .lut_mask = 64'h0000000000FF00FF;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N2
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~13 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [29]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [29]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~13 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~13 .lut_mask = 64'h0F330F330F330F33;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N10
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[23]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|M_st_data[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N13
dffeas \nios2_qsys_0|W_wr_data[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[26]~52_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N2
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[27]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[27]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[27]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N22
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[27]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[27]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[27]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N0
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[31]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[31]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[31]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N32
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout  = ( \nios2_qsys_0|d_writedata [30] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N10
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout  = ( \nios2_qsys_0|d_writedata [31] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4 .lut_mask = 64'h0000000000FF00FF;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: M9K_X31_Y40_N0
stratixiv_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\onchip_memory2_0|wren~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(!\rst_controller|r_early_rst~q ),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~4_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~10_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~18_combout ,
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~22_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout }),
	.portaaddr({\mm_interconnect_0|cmd_xbar_mux_001|src_data [47],\mm_interconnect_0|cmd_xbar_mux_001|src_data [46],\mm_interconnect_0|cmd_xbar_mux_001|src_data [45],\mm_interconnect_0|cmd_xbar_mux_001|src_data [44],\mm_interconnect_0|cmd_xbar_mux_001|src_data [43],
\mm_interconnect_0|cmd_xbar_mux_001|src_data [42],\mm_interconnect_0|cmd_xbar_mux_001|src_data [41],\mm_interconnect_0|cmd_xbar_mux_001|src_data [40],\mm_interconnect_0|cmd_xbar_mux_001|src_data [39],\mm_interconnect_0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_xbar_mux_001|src_data [35]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena2";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena2";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .clock_duty_cycle_dependence = "on";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j1n1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N94
stratixiv_io_ibuf \to_sw_data_export[31]~input (
	.i(to_sw_data_export[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[31]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[31]~input .bus_hold = "false";
defparam \to_sw_data_export[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y35_N11
dffeas \to_sw_data|readdata[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[31]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[31] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y37_N35
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [31]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N11
dffeas \to_hw_data|data_out[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [31]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[31] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N9
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [31]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N8
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[31]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N9
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[31]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N11
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N8
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [31] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31] & ( 
// (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [31] & ( 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31] & ( \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  ) ) ) # ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [31] & ( 
// !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31] & ( \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [31]),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4 .lut_mask = 64'h000033330F0F3F3F;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N28
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~5_combout  = ( \mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout  ) # ( !\mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout  & ( (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [31] & 
// (\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [31] & ((\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])))) # (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [31] & 
// (((\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [31] & \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) # (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ))) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [31]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [31]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~5 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~5 .lut_mask = 64'h05370537FFFFFFFF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N29
dffeas \nios2_qsys_0|d_readdata_d1[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y35_N37
dffeas \nios2_qsys_0|M_ctrl_ld8_ld16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_ctrl_ld8_ld16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_ld8_ld16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_ld8_ld16 .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_ld8_ld16 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y35_N39
dffeas \nios2_qsys_0|A_ld_align_byte2_byte3_fill (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_ld8_ld16~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ld_align_byte2_byte3_fill .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ld_align_byte2_byte3_fill .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N10
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result_en~0 (
	.dataa(!\nios2_qsys_0|d_readdatavalid_d1~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Equal280~0_combout ),
	.datad(!\nios2_qsys_0|A_ctrl_ld_bypass~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_wr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result_en~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result_en~0 .lut_mask = 64'h0055005550555055;
defparam \nios2_qsys_0|A_slow_inst_result_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y35_N1
dffeas \nios2_qsys_0|A_slow_inst_result[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[31]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N8
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~17 (
	.dataa(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(!\nios2_qsys_0|E_logic_op [1]),
	.datad(!\nios2_qsys_0|E_src1 [27]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~17 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~17 .lut_mask = 64'h4005400505140514;
defparam \nios2_qsys_0|E_alu_result~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[27]~51 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|Add16~113_sumout ),
	.datac(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[27]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[27]~51 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[27]~51 .lut_mask = 64'h0003000300FF00FF;
defparam \nios2_qsys_0|D_src2_reg[27]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N5
dffeas \nios2_qsys_0|W_wr_data[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[27]~50_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N28
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[27]~52 (
	.dataa(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[27]~50_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datae(!\nios2_qsys_0|W_wr_data [27]),
	.dataf(!\nios2_qsys_0|M_alu_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[27]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[27]~52 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[27]~52 .lut_mask = 64'h0001505105015551;
defparam \nios2_qsys_0|D_src2_reg[27]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N36
stratixiv_lcell_comb \nios2_qsys_0|F_ctrl_unsigned_lo_imm16~1 (
	.dataa(!\nios2_qsys_0|F_iw[3]~12_combout ),
	.datab(!\nios2_qsys_0|F_iw[2]~8_combout ),
	.datac(!\nios2_qsys_0|F_iw[4]~11_combout ),
	.datad(!\nios2_qsys_0|F_iw[0]~10_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_iw[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ctrl_unsigned_lo_imm16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ctrl_unsigned_lo_imm16~1 .extended_lut = "off";
defparam \nios2_qsys_0|F_ctrl_unsigned_lo_imm16~1 .lut_mask = 64'h1300130048004800;
defparam \nios2_qsys_0|F_ctrl_unsigned_lo_imm16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N24
stratixiv_lcell_comb \nios2_qsys_0|F_ctrl_unsigned_lo_imm16~0 (
	.dataa(!\nios2_qsys_0|Equal2~0_combout ),
	.datab(!\nios2_qsys_0|F_iw[11]~2_combout ),
	.datac(!\nios2_qsys_0|F_iw[12]~1_combout ),
	.datad(!\nios2_qsys_0|F_iw[13]~5_combout ),
	.datae(!\nios2_qsys_0|F_ctrl_unsigned_lo_imm16~1_combout ),
	.dataf(!\nios2_qsys_0|F_iw[1]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ctrl_unsigned_lo_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ctrl_unsigned_lo_imm16~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_ctrl_unsigned_lo_imm16~0 .lut_mask = 64'h0400FFFF04000400;
defparam \nios2_qsys_0|F_ctrl_unsigned_lo_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N25
dffeas \nios2_qsys_0|D_ctrl_unsigned_lo_imm16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ctrl_unsigned_lo_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N10
stratixiv_lcell_comb \nios2_qsys_0|D_src2[27]~7 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datac(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datad(!\nios2_qsys_0|D_iw [17]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[27]~7 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[27]~7 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \nios2_qsys_0|D_src2[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src2[27]~8 (
	.dataa(!\nios2_qsys_0|D_src2_reg[27]~51_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[27]~52_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datad(!\nios2_qsys_0|D_src2[27]~7_combout ),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.dataf(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[27]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[27]~8 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[27]~8 .lut_mask = 64'h77777F7F00FF00FF;
defparam \nios2_qsys_0|D_src2[27]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N8
stratixiv_lcell_comb \nios2_qsys_0|E_src2[26]~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[26]~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[26]~1 .lut_mask = 64'h0033003300330033;
defparam \nios2_qsys_0|E_src2[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N25
dffeas \nios2_qsys_0|E_src2[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[27]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N6
stratixiv_lcell_comb \nios2_qsys_0|Add16~93 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_src1 [22]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [22]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~93_sumout ),
	.cout(\nios2_qsys_0|Add16~94 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~93 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~93 .lut_mask = 64'h0000CC33000000FF;
defparam \nios2_qsys_0|Add16~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N8
stratixiv_lcell_comb \nios2_qsys_0|Add16~97 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_src1 [23]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [23]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~97_sumout ),
	.cout(\nios2_qsys_0|Add16~98 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~97 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~97 .lut_mask = 64'h0000CC33000000FF;
defparam \nios2_qsys_0|Add16~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N14
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~21 (
	.dataa(!\nios2_qsys_0|E_src2 [23]),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datae(!\nios2_qsys_0|E_src1 [23]),
	.dataf(!\nios2_qsys_0|E_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~21 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~21 .lut_mask = 64'h0099003300110066;
defparam \nios2_qsys_0|E_alu_result~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N38
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[23] (
	.dataa(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Add16~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[23] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[23] .lut_mask = 64'h05050505FFFFFFFF;
defparam \nios2_qsys_0|E_alu_result[23] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N39
dffeas \nios2_qsys_0|M_alu_result[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [23]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N4
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[23]~60 (
	.dataa(!\nios2_qsys_0|M_alu_result [23]),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datac(!\nios2_qsys_0|W_wr_data [23]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[23]~58_combout ),
	.datae(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.dataf(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[23]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[23]~60 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[23]~60 .lut_mask = 64'h000000000F0F4477;
defparam \nios2_qsys_0|D_src2_reg[23]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N36
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[23]~59 (
	.dataa(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datab(!\nios2_qsys_0|Add16~97_sumout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[23]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[23]~59 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[23]~59 .lut_mask = 64'h0011001100FF00FF;
defparam \nios2_qsys_0|D_src2_reg[23]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N18
stratixiv_lcell_comb \nios2_qsys_0|D_src2[23]~15 (
	.dataa(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datab(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\nios2_qsys_0|D_iw [21]),
	.datad(!\nios2_qsys_0|D_iw [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[23]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[23]~15 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[23]~15 .lut_mask = 64'h087F087F087F087F;
defparam \nios2_qsys_0|D_src2[23]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N0
stratixiv_lcell_comb \nios2_qsys_0|D_src2[23]~16 (
	.dataa(!\nios2_qsys_0|D_src2_reg[23]~60_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[23]~59_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datae(!\nios2_qsys_0|D_src2[23]~15_combout ),
	.dataf(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[23]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[23]~16 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[23]~16 .lut_mask = 64'h777F777F0000FFFF;
defparam \nios2_qsys_0|D_src2[23]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N1
dffeas \nios2_qsys_0|E_src2[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[23]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N10
stratixiv_lcell_comb \nios2_qsys_0|Add16~101 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src1 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [24]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~101_sumout ),
	.cout(\nios2_qsys_0|Add16~102 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~101 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~101 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios2_qsys_0|Add16~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N12
stratixiv_lcell_comb \nios2_qsys_0|Add16~105 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src2 [25]),
	.datad(!\nios2_qsys_0|E_src1 [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~105_sumout ),
	.cout(\nios2_qsys_0|Add16~106 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~105 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~105 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios2_qsys_0|Add16~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N36
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~19 (
	.dataa(!\nios2_qsys_0|E_logic_op [1]),
	.datab(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datac(!\nios2_qsys_0|E_logic_op [0]),
	.datad(!\nios2_qsys_0|E_src2 [25]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~19 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~19 .lut_mask = 64'h2011201111121112;
defparam \nios2_qsys_0|E_alu_result~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N4
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[25]~55 (
	.dataa(!\nios2_qsys_0|Add16~105_sumout ),
	.datab(!\nios2_qsys_0|E_alu_result~19_combout ),
	.datac(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[25]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[25]~55 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[25]~55 .lut_mask = 64'h0000000037373737;
defparam \nios2_qsys_0|D_src2_reg[25]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N6
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[25] (
	.dataa(!\nios2_qsys_0|Add16~105_sumout ),
	.datab(!\nios2_qsys_0|E_alu_result~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[25] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[25] .lut_mask = 64'h3333333377777777;
defparam \nios2_qsys_0|E_alu_result[25] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N7
dffeas \nios2_qsys_0|M_alu_result[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [25]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N39
dffeas \nios2_qsys_0|W_wr_data[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[25]~54_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N0
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[25]~56 (
	.dataa(!\nios2_qsys_0|M_alu_result [25]),
	.datab(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[25]~54_combout ),
	.dataf(!\nios2_qsys_0|W_wr_data [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[25]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[25]~56 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[25]~56 .lut_mask = 64'h0010001333103313;
defparam \nios2_qsys_0|D_src2_reg[25]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N38
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[29]~41 (
	.dataa(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_slow_inst_sel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[29]~41 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[29]~41 .lut_mask = 64'h00AA00AAAAAAAAAA;
defparam \nios2_qsys_0|A_wr_data_unfiltered[29]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N10
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[28]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[28]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y35_N11
dffeas \nios2_qsys_0|A_slow_inst_result[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[28]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y34_N37
dffeas \nios2_qsys_0|W_wr_data[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[28]~48_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N26
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[29]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[29]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N32
stratixiv_io_ibuf \to_sw_data_export[29]~input (
	.i(to_sw_data_export[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[29]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[29]~input .bus_hold = "false";
defparam \to_sw_data_export[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y37_N13
dffeas \to_sw_data|readdata[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[29]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[29] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N7
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [29]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y40_N29
dffeas \to_hw_data|data_out[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [29]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[29] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N5
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [29]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[29]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[29]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N4
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_data[35] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_data [35] = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [0] ) # ( !\mm_interconnect_0|cmd_xbar_mux|saved_grant [0] & ( (\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & \nios2_qsys_0|d_byteenable [3]) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_byteenable [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[35] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[35] .lut_mask = 64'h05050505FFFFFFFF;
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[35] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [3]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M9K_X31_Y39_N0
stratixiv_ram_block \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(!\rst_controller|r_early_rst~q ),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~11_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~12_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[29]~13_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~14_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~15_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[26]~16_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[25]~17_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~9_combout ,gnd,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~21_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~24_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~26_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~27_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~28_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~29_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~31_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~22_combout }),
	.portaaddr({\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[3]~2_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[1]~3_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena2";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .init_file = "vectadd_nios2_qsys_0_ociram_default_contents.mif";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_86j1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = 512'h381B1ACC363038EA9114035C2C11EB5DD8340837CEC102E3783A945E234CCF11D25C06305C9C97236040D5C86C6EA6D828118A31FEE802A0D92F52B84972483C;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h2E4C47401BED44C03206072720D8352033210FC202354ABD0805491F4266C60BD8CC5B1DA8490B268B292C1A779E4381A2EA0CBEA96C099A66A698E4A42D13A607A190D250526D1B1801E4D100B96EC14D2FC52B00E3041061761E186C70F9589E04010F4189D4806192F373840DAD91804DF66960BD8CEE754005020D6F1058AEF65880661C49120CE7C512303CCF56B3492F93834430A26B0E13A52400FD44117DAF560632B30828181B00C4A5857069FA5463285123E171982C120AABD44A478A54844F5A35116E60F95D329B26A247AE46A3789C445931C0A4D64BA958490719CD65F2E0F88C2A2B30DDCFC2A3A970370A358ACA359B49CE425F16926C64;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h02299EEB68A6D601707090EC6420A51BA3742A5492800604D0A584C1095ED11D910364F7917C6E8B7D0D0D08D3324D90717120864497FA0C4428399ACE665698DCFCA442B80E25826995F6DB6D238D23661A5408234521D82C601B3C54B1643A84C9E59330304D070A4FEA570399625E57A10F6C34A11400EC43378C45F06A1070CF242E8C8645A0750C6001125F2C8153B4E0B87394126C70BAF564701B20C167937370241432394289A148D0FE8E00931CE653D2101E7A710B512E566065E452042BCE8E63A3097E143525C3A942F131D05C24970000E1735C68570701866C06898D2C33251B506284F201EC705C3684C25591FD526A151D0B6554A801EEE2;
// synopsys translate_on

// Location: FF_X30_Y38_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[29]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N14
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout  = ( \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N15
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N4
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~17 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [29] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29] & ( 
// (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [29] & ( 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29] & ( \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  ) ) ) # ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [29] & ( 
// !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29] & ( \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [29]),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~17 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~17 .lut_mask = 64'h000033330F0F3F3F;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N28
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~18 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & ( (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [29] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) # (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout )) # (\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [29]) ) ) # ( 
// !\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [29] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) # 
// (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [29]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [29]),
	.datac(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~17_combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~18 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~18 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N29
dffeas \nios2_qsys_0|d_readdata_d1[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N27
dffeas \nios2_qsys_0|A_slow_inst_result[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[29]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N15
dffeas \nios2_qsys_0|W_wr_data[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[29]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N24
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[30]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[30]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[30]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N38
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[30]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[30]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[30]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[30]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N12
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]~feeder (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]~feeder_combout  = ( \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N13
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N26
stratixiv_lcell_comb \to_hw_data|data_out[30]~feeder (
// Equation(s):
// \to_hw_data|data_out[30]~feeder_combout  = ( \nios2_qsys_0|d_writedata [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_hw_data|data_out[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_hw_data|data_out[30]~feeder .extended_lut = "off";
defparam \to_hw_data|data_out[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_hw_data|data_out[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N27
dffeas \to_hw_data|data_out[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_hw_data|data_out[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[30] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y38_N1
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [30]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N0
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [30] & ( ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30] & 
// \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )) # (\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [30] & ( 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30] & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30]),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~12 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~12 .lut_mask = 64'h0505373705053737;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y67_N32
stratixiv_io_ibuf \to_sw_data_export[30]~input (
	.i(to_sw_data_export[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[30]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[30]~input .bus_hold = "false";
defparam \to_sw_data_export[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N14
stratixiv_lcell_comb \to_sw_data|readdata[30]~feeder (
// Equation(s):
// \to_sw_data|readdata[30]~feeder_combout  = ( \to_sw_data_export[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data_export[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_sw_data|readdata[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_sw_data|readdata[30]~feeder .extended_lut = "off";
defparam \to_sw_data|readdata[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_sw_data|readdata[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N15
dffeas \to_sw_data|readdata[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_sw_data|readdata[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[30] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y38_N3
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [30]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N30
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [30] & ( (((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [30])) 
// # (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout )) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [30] & ( 
// ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [30])) # (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout ) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [30]),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~12_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~13 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~13 .lut_mask = 64'h11FF11FF1FFF1FFF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N31
dffeas \nios2_qsys_0|d_readdata_d1[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N25
dffeas \nios2_qsys_0|A_slow_inst_result[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[30]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N16
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[27]~27 (
	.dataa(!\nios2_qsys_0|A_ctrl_st~q ),
	.datab(!\nios2_qsys_0|Equal280~0_combout ),
	.datac(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(!\nios2_qsys_0|A_mem_byte_en [3]),
	.dataf(!\nios2_qsys_0|A_dc_fill_wr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[27]~27 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[27]~27 .lut_mask = 64'hF000F000F000F044;
defparam \nios2_qsys_0|dc_data_wr_port_data[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N28
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[24]~60 (
	.dataa(!\nios2_qsys_0|A_st_data [24]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|dc_data_wr_port_data[27]~27_combout ),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[24]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[24]~60 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[24]~60 .lut_mask = 64'h0F050F050FF50FF5;
defparam \nios2_qsys_0|dc_data_wr_port_data[24]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N18
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[24]~24 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [24]),
	.datad(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[24]~24 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[24]~24 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \nios2_qsys_0|M_dc_st_data[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N19
dffeas \nios2_qsys_0|A_dc_st_data[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N34
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[24]~28 (
	.dataa(!\nios2_qsys_0|dc_data_wr_port_data[24]~60_combout ),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|M_st_data [24]),
	.datad(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datae(!\nios2_qsys_0|A_dc_st_data [24]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[24]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[24]~28 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[24]~28 .lut_mask = 64'h1115999D5515DD9D;
defparam \nios2_qsys_0|dc_data_wr_port_data[24]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N34
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[25]~95 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datab(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.datac(!\nios2_qsys_0|Equal313~0_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[25]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[25]~95 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[25]~95 .lut_mask = 64'h0040004000F000F0;
defparam \nios2_qsys_0|D_src2_reg[25]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N12
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[25]~96 (
	.dataa(!\nios2_qsys_0|Add16~105_sumout ),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[25]~95_combout ),
	.datae(!\nios2_qsys_0|E_alu_result~19_combout ),
	.dataf(!\nios2_qsys_0|D_src2_reg[25]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[25]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[25]~96 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[25]~96 .lut_mask = 64'h01FF0FFFFFFFFFFF;
defparam \nios2_qsys_0|D_src2_reg[25]~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N13
dffeas \nios2_qsys_0|E_src2_reg[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[25]~96_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N20
stratixiv_lcell_comb \nios2_qsys_0|E_st_data[25]~1 (
	.dataa(!\nios2_qsys_0|E_iw [4]),
	.datab(!\nios2_qsys_0|E_iw [3]),
	.datac(!\nios2_qsys_0|E_src2_reg [9]),
	.datad(!\nios2_qsys_0|E_src2_reg [25]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_st_data[25]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_st_data[25]~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_st_data[25]~1 .lut_mask = 64'h025702578ADF8ADF;
defparam \nios2_qsys_0|E_st_data[25]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N21
dffeas \nios2_qsys_0|M_st_data[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_st_data[25]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N15
dffeas \nios2_qsys_0|A_st_data[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N14
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[25]~61 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [25]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[27]~27_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[25]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[25]~61 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[25]~61 .lut_mask = 64'h00F300F30FF30FF3;
defparam \nios2_qsys_0|dc_data_wr_port_data[25]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N38
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~18 (
	.dataa(!\nios2_qsys_0|E_logic_op [1]),
	.datab(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datac(!\nios2_qsys_0|E_src1 [26]),
	.datad(!\nios2_qsys_0|E_src2 [26]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~18 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~18 .lut_mask = 64'h2111211101120112;
defparam \nios2_qsys_0|E_alu_result~18 .shared_arith = "off";
// synopsys translate_on

// Location: M9K_X31_Y31_N0
stratixiv_ram_block \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios2_qsys_0|A_wr_dst_reg_from_M~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\nios2_qsys_0|A_wr_data_unfiltered[31]~42_combout ,\nios2_qsys_0|A_wr_data_unfiltered[30]~44_combout ,\nios2_qsys_0|A_wr_data_unfiltered[29]~46_combout ,\nios2_qsys_0|A_wr_data_unfiltered[28]~48_combout ,
\nios2_qsys_0|A_wr_data_unfiltered[27]~50_combout ,\nios2_qsys_0|A_wr_data_unfiltered[26]~52_combout ,\nios2_qsys_0|A_wr_data_unfiltered[25]~54_combout ,\nios2_qsys_0|A_wr_data_unfiltered[24]~56_combout ,\nios2_qsys_0|A_wr_data_unfiltered[23]~58_combout ,
\nios2_qsys_0|A_wr_data_unfiltered[22]~60_combout ,\nios2_qsys_0|A_wr_data_unfiltered[21]~62_combout ,\nios2_qsys_0|A_wr_data_unfiltered[20]~64_combout ,\nios2_qsys_0|A_wr_data_unfiltered[19]~66_combout ,\nios2_qsys_0|A_wr_data_unfiltered[18]~68_combout ,
\nios2_qsys_0|A_wr_data_unfiltered[17]~70_combout ,\nios2_qsys_0|A_wr_data_unfiltered[16]~72_combout ,\nios2_qsys_0|A_wr_data_unfiltered[15]~74_combout ,\nios2_qsys_0|A_wr_data_unfiltered[14]~76_combout ,\nios2_qsys_0|A_wr_data_unfiltered[13]~35_combout ,
\nios2_qsys_0|A_wr_data_unfiltered[12]~37_combout ,\nios2_qsys_0|A_wr_data_unfiltered[11]~39_combout ,\nios2_qsys_0|A_wr_data_unfiltered[10]~33_combout ,\nios2_qsys_0|A_wr_data_unfiltered[9]~31_combout ,\nios2_qsys_0|A_wr_data_unfiltered[8]~3_combout ,
\nios2_qsys_0|A_wr_data_unfiltered[7]~9_combout ,\nios2_qsys_0|A_wr_data_unfiltered[6]~12_combout ,\nios2_qsys_0|A_wr_data_unfiltered[5]~15_combout ,\nios2_qsys_0|A_wr_data_unfiltered[4]~18_combout ,\nios2_qsys_0|A_wr_data_unfiltered[3]~21_combout ,
\nios2_qsys_0|A_wr_data_unfiltered[2]~24_combout ,\nios2_qsys_0|A_wr_data_unfiltered[1]~27_combout ,\nios2_qsys_0|A_wr_data_unfiltered[0]~29_combout }),
	.portaaddr({\nios2_qsys_0|A_dst_regnum_from_M [4],\nios2_qsys_0|A_dst_regnum_from_M [3],\nios2_qsys_0|A_dst_regnum_from_M [2],\nios2_qsys_0|A_dst_regnum_from_M [1],\nios2_qsys_0|A_dst_regnum_from_M [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\nios2_qsys_0|rf_b_rd_port_addr[4]~4_combout ,\nios2_qsys_0|rf_b_rd_port_addr[3]~3_combout ,\nios2_qsys_0|rf_b_rd_port_addr[2]~2_combout ,\nios2_qsys_0|rf_b_rd_port_addr[1]~1_combout ,\nios2_qsys_0|rf_b_rd_port_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .init_file = "vectadd_nios2_qsys_0_rf_ram_b.mif";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_vrq1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 1152'h0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF;
// synopsys translate_on

// Location: LABCELL_X33_Y31_N8
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[26]~97 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datab(!\nios2_qsys_0|Equal313~0_combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datad(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[26]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[26]~97 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[26]~97 .lut_mask = 64'h040004000C0C0C0C;
defparam \nios2_qsys_0|D_src2_reg[26]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N10
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[26] (
	.dataa(!\nios2_qsys_0|Add16~109_sumout ),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[26] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[26] .lut_mask = 64'h11111111FFFFFFFF;
defparam \nios2_qsys_0|E_alu_result[26] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N11
dffeas \nios2_qsys_0|M_alu_result[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [26]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N16
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[26]~54 (
	.dataa(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datab(!\nios2_qsys_0|W_wr_data [26]),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[26]~52_combout ),
	.dataf(!\nios2_qsys_0|M_alu_result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[26]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[26]~54 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[26]~54 .lut_mask = 64'h1010101515101515;
defparam \nios2_qsys_0|D_src2_reg[26]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[26]~98 (
	.dataa(!\nios2_qsys_0|E_alu_result~18_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[26]~97_combout ),
	.datac(!\nios2_qsys_0|Add16~109_sumout ),
	.datad(!\nios2_qsys_0|D_src2_reg[26]~54_combout ),
	.datae(!\nios2_qsys_0|E_alu_result~1_combout ),
	.dataf(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[26]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[26]~98 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[26]~98 .lut_mask = 64'h33FF33FF77FF7FFF;
defparam \nios2_qsys_0|D_src2_reg[26]~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N25
dffeas \nios2_qsys_0|E_src2_reg[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[26]~98_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N20
stratixiv_lcell_comb \nios2_qsys_0|E_st_data[26]~2 (
	.dataa(!\nios2_qsys_0|E_src2_reg [2]),
	.datab(!\nios2_qsys_0|E_src2_reg [10]),
	.datac(!\nios2_qsys_0|E_iw [3]),
	.datad(!\nios2_qsys_0|E_iw [4]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_st_data[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_st_data[26]~2 .extended_lut = "off";
defparam \nios2_qsys_0|E_st_data[26]~2 .lut_mask = 64'h5300530053FF53FF;
defparam \nios2_qsys_0|E_st_data[26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N21
dffeas \nios2_qsys_0|M_st_data[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_st_data[26]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y35_N35
dffeas \nios2_qsys_0|A_st_data[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N1
stratixiv_io_ibuf \to_sw_data_export[26]~input (
	.i(to_sw_data_export[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[26]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[26]~input .bus_hold = "false";
defparam \to_sw_data_export[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y39_N15
dffeas \to_sw_data|readdata[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[26]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[26] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y39_N0
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[26]~feeder (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[26]~feeder_combout  = ( \to_sw_data|readdata [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data|readdata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[26]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y39_N1
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N26
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[26]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[26]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[26]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N12
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout  = ( \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y37_N13
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y40_N17
dffeas \to_hw_data|data_out[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [26]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[26] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y37_N25
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [26]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N24
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~33 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26] & 
// \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )) # (\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [26]) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26] & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [26]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~33 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~33 .lut_mask = 64'h0505050505FF05FF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N20
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~34 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout  = ( \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( (((\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [26] & 
// \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) # (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [26])) # (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout ) ) ) # ( 
// !\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( ((\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [26] & \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) # 
// (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout ) ) )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [26]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~33_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [26]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~34 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~34 .lut_mask = 64'h1F1F1F1F1FFF1FFF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y37_N21
dffeas \nios2_qsys_0|d_readdata_d1[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~34_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N34
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[26]~62 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [26]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[27]~27_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[26]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[26]~62 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[26]~62 .lut_mask = 64'h00F300F30FF30FF3;
defparam \nios2_qsys_0|dc_data_wr_port_data[26]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N24
stratixiv_lcell_comb \nios2_qsys_0|E_logic_result[29]~9 (
	.dataa(!\nios2_qsys_0|E_logic_op [1]),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(!\nios2_qsys_0|E_src2 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_logic_result[29]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_result[29]~9 .extended_lut = "off";
defparam \nios2_qsys_0|E_logic_result[29]~9 .lut_mask = 64'h8585858556565656;
defparam \nios2_qsys_0|E_logic_result[29]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N10
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_logic_result[29]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~15 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_qsys_0|E_alu_result~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N12
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[29] (
	.dataa(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datab(!\nios2_qsys_0|Add16~121_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[29] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[29] .lut_mask = 64'h11111111FFFFFFFF;
defparam \nios2_qsys_0|E_alu_result[29] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N13
dffeas \nios2_qsys_0|M_alu_result[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [29]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N16
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[29]~48 (
	.dataa(!\nios2_qsys_0|M_alu_result [29]),
	.datab(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datac(!\nios2_qsys_0|W_wr_data [29]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[29]~46_combout ),
	.datae(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[29]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[29]~48 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[29]~48 .lut_mask = 64'h0303111103030033;
defparam \nios2_qsys_0|D_src2_reg[29]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N30
stratixiv_lcell_comb \nios2_qsys_0|D_src2[29]~3 (
	.dataa(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datab(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\nios2_qsys_0|D_iw [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[29]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[29]~3 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[29]~3 .lut_mask = 64'h070707078F8F8F8F;
defparam \nios2_qsys_0|D_src2[29]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N14
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[29]~47 (
	.dataa(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datab(!\nios2_qsys_0|Add16~121_sumout ),
	.datac(!\nios2_qsys_0|E_alu_result~15_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[29]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[29]~47 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[29]~47 .lut_mask = 64'h001F001F001F001F;
defparam \nios2_qsys_0|D_src2_reg[29]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N6
stratixiv_lcell_comb \nios2_qsys_0|D_src2[29]~4 (
	.dataa(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datab(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datac(!\nios2_qsys_0|D_src2_reg[29]~48_combout ),
	.datad(!\nios2_qsys_0|D_src2[29]~3_combout ),
	.datae(!\nios2_qsys_0|D_src2_reg[29]~47_combout ),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[29]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[29]~4 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[29]~4 .lut_mask = 64'h0C3FCCFF4C7FCCFF;
defparam \nios2_qsys_0|D_src2[29]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N7
dffeas \nios2_qsys_0|E_src2[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[29]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N16
stratixiv_lcell_comb \nios2_qsys_0|Add16~113 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src1 [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [27]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~113_sumout ),
	.cout(\nios2_qsys_0|Add16~114 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~113 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~113 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios2_qsys_0|Add16~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N18
stratixiv_lcell_comb \nios2_qsys_0|Add16~117 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src2 [28]),
	.datad(!\nios2_qsys_0|E_src1 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~117_sumout ),
	.cout(\nios2_qsys_0|Add16~118 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~117 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~117 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios2_qsys_0|Add16~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N20
stratixiv_lcell_comb \nios2_qsys_0|Add16~121 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src2 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [29]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~121_sumout ),
	.cout(\nios2_qsys_0|Add16~122 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~121 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~121 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_qsys_0|Add16~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N12
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[29]~103 (
	.dataa(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_src2_reg[29]~48_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[29]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[29]~103 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[29]~103 .lut_mask = 64'hF0F0F0F0A0A0A0A0;
defparam \nios2_qsys_0|D_src2_reg[29]~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N2
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[29]~104 (
	.dataa(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datab(!\nios2_qsys_0|Add16~121_sumout ),
	.datac(!\nios2_qsys_0|E_alu_result~15_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[29]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[29]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[29]~104 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[29]~104 .lut_mask = 64'hFFFFFFFF001F001F;
defparam \nios2_qsys_0|D_src2_reg[29]~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N3
dffeas \nios2_qsys_0|E_src2_reg[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[29]~104_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N32
stratixiv_lcell_comb \nios2_qsys_0|E_st_data[29]~5 (
	.dataa(!\nios2_qsys_0|E_src2_reg [5]),
	.datab(!\nios2_qsys_0|E_iw [4]),
	.datac(!\nios2_qsys_0|E_iw [3]),
	.datad(!\nios2_qsys_0|E_src2_reg [13]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_st_data[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_st_data[29]~5 .extended_lut = "off";
defparam \nios2_qsys_0|E_st_data[29]~5 .lut_mask = 64'h404C404C737F737F;
defparam \nios2_qsys_0|E_st_data[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N33
dffeas \nios2_qsys_0|M_st_data[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_st_data[29]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N29
dffeas \nios2_qsys_0|W_wr_data[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[30]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N34
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[30]~46 (
	.dataa(!\nios2_qsys_0|M_alu_result [30]),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[30]~44_combout ),
	.datae(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.dataf(!\nios2_qsys_0|W_wr_data [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[30]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[30]~46 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[30]~46 .lut_mask = 64'h000010130000DCDF;
defparam \nios2_qsys_0|D_src2_reg[30]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N8
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[30]~45 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|Add16~125_sumout ),
	.datac(!\nios2_qsys_0|E_alu_result~14_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[30]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[30]~45 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[30]~45 .lut_mask = 64'h000F000F003F003F;
defparam \nios2_qsys_0|D_src2_reg[30]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N8
stratixiv_lcell_comb \nios2_qsys_0|D_src2[30]~1 (
	.dataa(!\nios2_qsys_0|D_iw [21]),
	.datab(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[30]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[30]~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[30]~1 .lut_mask = 64'h4400440077FF77FF;
defparam \nios2_qsys_0|D_src2[30]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N0
stratixiv_lcell_comb \nios2_qsys_0|D_src2[30]~2 (
	.dataa(!\nios2_qsys_0|D_src2_reg[30]~46_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[30]~45_combout ),
	.datac(!\nios2_qsys_0|D_src2[30]~1_combout ),
	.datad(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.dataf(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[30]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[30]~2 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[30]~2 .lut_mask = 64'h770F770F770FFF0F;
defparam \nios2_qsys_0|D_src2[30]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N1
dffeas \nios2_qsys_0|E_src2[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[30]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N22
stratixiv_lcell_comb \nios2_qsys_0|Add16~125 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src1 [30]),
	.datad(!\nios2_qsys_0|E_src2 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~125_sumout ),
	.cout(\nios2_qsys_0|Add16~126 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~125 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~125 .lut_mask = 64'h0000F0F0000033CC;
defparam \nios2_qsys_0|Add16~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N10
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[30] (
	.dataa(!\nios2_qsys_0|E_alu_result~14_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datad(!\nios2_qsys_0|Add16~125_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[30] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[30] .lut_mask = 64'h555F555F555F555F;
defparam \nios2_qsys_0|E_alu_result[30] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N11
dffeas \nios2_qsys_0|M_alu_result[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [30]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X31_Y32_N0
stratixiv_ram_block \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios2_qsys_0|A_wr_dst_reg_from_M~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\nios2_qsys_0|A_wr_data_unfiltered[31]~42_combout ,\nios2_qsys_0|A_wr_data_unfiltered[30]~44_combout ,\nios2_qsys_0|A_wr_data_unfiltered[29]~46_combout ,\nios2_qsys_0|A_wr_data_unfiltered[28]~48_combout ,
\nios2_qsys_0|A_wr_data_unfiltered[27]~50_combout ,\nios2_qsys_0|A_wr_data_unfiltered[26]~52_combout ,\nios2_qsys_0|A_wr_data_unfiltered[25]~54_combout ,\nios2_qsys_0|A_wr_data_unfiltered[24]~56_combout ,\nios2_qsys_0|A_wr_data_unfiltered[23]~58_combout ,
\nios2_qsys_0|A_wr_data_unfiltered[22]~60_combout ,\nios2_qsys_0|A_wr_data_unfiltered[21]~62_combout ,\nios2_qsys_0|A_wr_data_unfiltered[20]~64_combout ,\nios2_qsys_0|A_wr_data_unfiltered[19]~66_combout ,\nios2_qsys_0|A_wr_data_unfiltered[18]~68_combout ,
\nios2_qsys_0|A_wr_data_unfiltered[17]~70_combout ,\nios2_qsys_0|A_wr_data_unfiltered[16]~72_combout ,\nios2_qsys_0|A_wr_data_unfiltered[15]~74_combout ,\nios2_qsys_0|A_wr_data_unfiltered[14]~76_combout ,\nios2_qsys_0|A_wr_data_unfiltered[13]~35_combout ,
\nios2_qsys_0|A_wr_data_unfiltered[12]~37_combout ,\nios2_qsys_0|A_wr_data_unfiltered[11]~39_combout ,\nios2_qsys_0|A_wr_data_unfiltered[10]~33_combout ,\nios2_qsys_0|A_wr_data_unfiltered[9]~31_combout ,\nios2_qsys_0|A_wr_data_unfiltered[8]~3_combout ,
\nios2_qsys_0|A_wr_data_unfiltered[7]~9_combout ,\nios2_qsys_0|A_wr_data_unfiltered[6]~12_combout ,\nios2_qsys_0|A_wr_data_unfiltered[5]~15_combout ,\nios2_qsys_0|A_wr_data_unfiltered[4]~18_combout ,\nios2_qsys_0|A_wr_data_unfiltered[3]~21_combout ,
\nios2_qsys_0|A_wr_data_unfiltered[2]~24_combout ,\nios2_qsys_0|A_wr_data_unfiltered[1]~27_combout ,\nios2_qsys_0|A_wr_data_unfiltered[0]~29_combout }),
	.portaaddr({\nios2_qsys_0|A_dst_regnum_from_M [4],\nios2_qsys_0|A_dst_regnum_from_M [3],\nios2_qsys_0|A_dst_regnum_from_M [2],\nios2_qsys_0|A_dst_regnum_from_M [1],\nios2_qsys_0|A_dst_regnum_from_M [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\nios2_qsys_0|rf_a_rd_port_addr[4]~4_combout ,\nios2_qsys_0|rf_a_rd_port_addr[3]~3_combout ,\nios2_qsys_0|rf_a_rd_port_addr[2]~2_combout ,\nios2_qsys_0|rf_a_rd_port_addr[1]~1_combout ,\nios2_qsys_0|rf_a_rd_port_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .init_file = "vectadd_nios2_qsys_0_rf_ram_a.mif";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_urq1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 1152'h0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF0DEADBEEF;
// synopsys translate_on

// Location: LABCELL_X30_Y30_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[30]~15 (
	.dataa(!\nios2_qsys_0|M_alu_result [30]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.datac(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datad(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datae(!\nios2_qsys_0|W_wr_data [30]),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[30]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[30]~15 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[30]~15 .lut_mask = 64'h30503F50305F3F5F;
defparam \nios2_qsys_0|D_src1_reg[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N32
stratixiv_lcell_comb \nios2_qsys_0|Equal312~0 (
	.dataa(!\nios2_qsys_0|D_iw [28]),
	.datab(!\nios2_qsys_0|D_iw [30]),
	.datac(!\nios2_qsys_0|D_iw [29]),
	.datad(!\nios2_qsys_0|D_iw [27]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal312~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal312~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal312~0 .lut_mask = 64'h8000800000000000;
defparam \nios2_qsys_0|Equal312~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N12
stratixiv_lcell_comb \nios2_qsys_0|D_regnum_a_cmp_F~0 (
	.dataa(!\nios2_qsys_0|D_dst_regnum[3]~4_combout ),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datad(!\nios2_qsys_0|D_dst_regnum[2]~3_combout ),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.dataf(!\nios2_qsys_0|D_dst_regnum[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_regnum_a_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_regnum_a_cmp_F~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_regnum_a_cmp_F~0 .lut_mask = 64'h8421000000008421;
defparam \nios2_qsys_0|D_regnum_a_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N24
stratixiv_lcell_comb \nios2_qsys_0|D_regnum_a_cmp_F (
	.dataa(!\nios2_qsys_0|D_dst_regnum[1]~0_combout ),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datac(!\nios2_qsys_0|D_regnum_a_cmp_F~0_combout ),
	.datad(!\nios2_qsys_0|D_dst_regnum[4]~1_combout ),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.dataf(!\nios2_qsys_0|D_wr_dst_reg~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_regnum_a_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_regnum_a_cmp_F .extended_lut = "off";
defparam \nios2_qsys_0|D_regnum_a_cmp_F .lut_mask = 64'h0000000009000009;
defparam \nios2_qsys_0|D_regnum_a_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N25
dffeas \nios2_qsys_0|E_regnum_a_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_regnum_a_cmp_F~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_stall~combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N8
stratixiv_lcell_comb \nios2_qsys_0|D_src1_hazard_E (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_ctrl_a_not_src~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_regnum_a_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_hazard_E .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_hazard_E .lut_mask = 64'h00000000F0F0F0F0;
defparam \nios2_qsys_0|D_src1_hazard_E .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N21
dffeas \nios2_qsys_0|E_src1[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[30]~15_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N26
stratixiv_lcell_comb \nios2_qsys_0|E_logic_result[30]~8 (
	.dataa(!\nios2_qsys_0|E_logic_op [1]),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(!\nios2_qsys_0|E_src1 [30]),
	.datad(!\nios2_qsys_0|E_src2 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_logic_result[30]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_result[30]~8 .extended_lut = "off";
defparam \nios2_qsys_0|E_logic_result[30]~8 .lut_mask = 64'h8556855685568556;
defparam \nios2_qsys_0|E_logic_result[30]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_logic_result[30]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~14 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~14 .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_qsys_0|E_alu_result~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N34
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[30]~105 (
	.dataa(!\nios2_qsys_0|D_src2_reg[30]~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[30]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[30]~105 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[30]~105 .lut_mask = 64'hAAAAAAAAAA00AA00;
defparam \nios2_qsys_0|D_src2_reg[30]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[30]~106 (
	.dataa(!\nios2_qsys_0|E_alu_result~14_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[30]~105_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datad(!\nios2_qsys_0|Add16~125_sumout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[30]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[30]~106 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[30]~106 .lut_mask = 64'hCDCDCDCDCDCFCDCF;
defparam \nios2_qsys_0|D_src2_reg[30]~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N21
dffeas \nios2_qsys_0|E_src2_reg[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[30]~106_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N28
stratixiv_lcell_comb \nios2_qsys_0|E_st_data[30]~6 (
	.dataa(!\nios2_qsys_0|E_src2_reg [14]),
	.datab(!\nios2_qsys_0|E_src2_reg [6]),
	.datac(!\nios2_qsys_0|E_src2_reg [30]),
	.datad(!\nios2_qsys_0|E_iw [4]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_st_data[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_st_data[30]~6 .extended_lut = "off";
defparam \nios2_qsys_0|E_st_data[30]~6 .lut_mask = 64'h330F330F550F550F;
defparam \nios2_qsys_0|E_st_data[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N29
dffeas \nios2_qsys_0|M_st_data[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_st_data[30]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N30
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[30]~30 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datad(!\nios2_qsys_0|M_st_data [30]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[30]~30 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[30]~30 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \nios2_qsys_0|M_dc_st_data[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N31
dffeas \nios2_qsys_0|A_dc_st_data[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y33_N5
dffeas \nios2_qsys_0|A_st_data[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N4
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[30]~66 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [30]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [30]),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[30]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[30]~66 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[30]~66 .lut_mask = 64'h000F000FFF33FF33;
defparam \nios2_qsys_0|dc_data_wr_port_data[30]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N16
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[30]~34 (
	.dataa(!\nios2_qsys_0|A_dc_st_data [30]),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|M_st_data [30]),
	.datad(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datae(!\nios2_qsys_0|dc_data_wr_port_data[30]~66_combout ),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[30]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[30]~34 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[30]~34 .lut_mask = 64'h4444333F4444FF3F;
defparam \nios2_qsys_0|dc_data_wr_port_data[30]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N4
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[31]~67 (
	.dataa(!\nios2_qsys_0|A_st_data [31]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|dc_data_wr_port_data[27]~27_combout ),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[31]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[31]~67 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[31]~67 .lut_mask = 64'h0F050F050FF50FF5;
defparam \nios2_qsys_0|dc_data_wr_port_data[31]~67 .shared_arith = "off";
// synopsys translate_on

// Location: M9K_X31_Y33_N0
stratixiv_ram_block \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\nios2_qsys_0|dc_data_wr_port_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\nios2_qsys_0|dc_data_wr_port_en~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\nios2_qsys_0|dc_data_wr_port_data[31]~35_combout ,\nios2_qsys_0|dc_data_wr_port_data[30]~34_combout ,\nios2_qsys_0|dc_data_wr_port_data[29]~33_combout ,\nios2_qsys_0|dc_data_wr_port_data[28]~32_combout ,
\nios2_qsys_0|dc_data_wr_port_data[27]~31_combout ,\nios2_qsys_0|dc_data_wr_port_data[26]~30_combout ,\nios2_qsys_0|dc_data_wr_port_data[25]~29_combout ,\nios2_qsys_0|dc_data_wr_port_data[24]~28_combout ,\nios2_qsys_0|dc_data_wr_port_data[23]~26_combout ,
\nios2_qsys_0|dc_data_wr_port_data[22]~25_combout ,\nios2_qsys_0|dc_data_wr_port_data[21]~24_combout ,\nios2_qsys_0|dc_data_wr_port_data[20]~23_combout ,\nios2_qsys_0|dc_data_wr_port_data[19]~22_combout ,\nios2_qsys_0|dc_data_wr_port_data[18]~21_combout }),
	.portaaddr({\nios2_qsys_0|dc_data_wr_port_addr[8]~8_combout ,\nios2_qsys_0|dc_data_wr_port_addr[7]~7_combout ,\nios2_qsys_0|dc_data_wr_port_addr[6]~6_combout ,\nios2_qsys_0|dc_data_wr_port_addr[5]~5_combout ,\nios2_qsys_0|dc_data_wr_port_addr[4]~4_combout ,
\nios2_qsys_0|dc_data_wr_port_addr[3]~3_combout ,\nios2_qsys_0|dc_data_wr_port_addr[2]~2_combout ,\nios2_qsys_0|dc_data_wr_port_addr[1]~1_combout ,\nios2_qsys_0|dc_data_wr_port_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\nios2_qsys_0|dc_data_rd_port_addr[8]~8_combout ,\nios2_qsys_0|dc_data_rd_port_addr[7]~7_combout ,\nios2_qsys_0|dc_data_rd_port_addr[6]~6_combout ,\nios2_qsys_0|dc_data_rd_port_addr[5]~5_combout ,\nios2_qsys_0|dc_data_rd_port_addr[4]~4_combout ,
\nios2_qsys_0|dc_data_rd_port_addr[3]~3_combout ,\nios2_qsys_0|dc_data_rd_port_addr[2]~2_combout ,\nios2_qsys_0|dc_data_rd_port_addr[1]~1_combout ,\nios2_qsys_0|dc_data_rd_port_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena3";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena3";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_dc_data_module:vectadd_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_cpm1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 9;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 18;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 511;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 512;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 9;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 18;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_b_last_address = 511;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 512;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N30
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[31]~31 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [31]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[31]~31 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[31]~31 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \nios2_qsys_0|M_dc_st_data[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N31
dffeas \nios2_qsys_0|A_dc_st_data[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N34
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[31]~35 (
	.dataa(!\nios2_qsys_0|dc_data_wr_port_data[31]~67_combout ),
	.datab(!\nios2_qsys_0|A_dc_st_data [31]),
	.datac(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [31]),
	.datae(!\nios2_qsys_0|A_dc_fill_active~q ),
	.dataf(!\nios2_qsys_0|M_st_data [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[31]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[31]~35 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[31]~35 .lut_mask = 64'h2272555527775555;
defparam \nios2_qsys_0|dc_data_wr_port_data[31]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N34
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[29]~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [29]),
	.datad(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[29]~29 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[29]~29 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \nios2_qsys_0|M_dc_st_data[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N35
dffeas \nios2_qsys_0|A_dc_st_data[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N7
dffeas \nios2_qsys_0|A_st_data[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N6
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[29]~65 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [29]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[27]~27_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[29]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[29]~65 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[29]~65 .lut_mask = 64'h00F300F30FF30FF3;
defparam \nios2_qsys_0|dc_data_wr_port_data[29]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N16
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[29]~33 (
	.dataa(!\nios2_qsys_0|M_st_data [29]),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datad(!\nios2_qsys_0|A_dc_st_data [29]),
	.datae(!\nios2_qsys_0|dc_data_wr_port_data[29]~65_combout ),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[29]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[29]~33 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[29]~33 .lut_mask = 64'h00CC373700CCF7F7;
defparam \nios2_qsys_0|dc_data_wr_port_data[29]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N30
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[28]~28 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [28]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[28]~28 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[28]~28 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \nios2_qsys_0|M_dc_st_data[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N31
dffeas \nios2_qsys_0|A_dc_st_data[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N10
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[28]~64 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [28]),
	.datac(!\nios2_qsys_0|dc_data_wr_port_data[27]~27_combout ),
	.datad(!\nios2_qsys_0|d_readdata_d1 [28]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[28]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[28]~64 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[28]~64 .lut_mask = 64'h0F0F0F0F03F303F3;
defparam \nios2_qsys_0|dc_data_wr_port_data[28]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N12
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[28]~32 (
	.dataa(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datab(!\nios2_qsys_0|A_dc_st_data [28]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [28]),
	.datad(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datae(!\nios2_qsys_0|dc_data_wr_port_data[28]~64_combout ),
	.dataf(!\nios2_qsys_0|M_st_data [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[28]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[28]~32 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[28]~32 .lut_mask = 64'h22225F5522225FFF;
defparam \nios2_qsys_0|dc_data_wr_port_data[28]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N0
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[27]~27 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [27]),
	.datad(!\nios2_qsys_0|M_st_data [27]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[27]~27 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[27]~27 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \nios2_qsys_0|M_dc_st_data[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N1
dffeas \nios2_qsys_0|A_dc_st_data[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N10
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[27]~63 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [27]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|d_readdata_d1 [27]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[27]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[27]~63 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[27]~63 .lut_mask = 64'h000F000FF3F3F3F3;
defparam \nios2_qsys_0|dc_data_wr_port_data[27]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N30
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[27]~31 (
	.dataa(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datab(!\nios2_qsys_0|M_st_data [27]),
	.datac(!\nios2_qsys_0|A_dc_st_data [27]),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[27]~63_combout ),
	.datae(!\nios2_qsys_0|A_dc_fill_active~q ),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[27]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[27]~31 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[27]~31 .lut_mask = 64'h0F1100FF0FBB00FF;
defparam \nios2_qsys_0|dc_data_wr_port_data[27]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N22
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[26]~26 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [26]),
	.datad(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[26]~26 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[26]~26 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \nios2_qsys_0|M_dc_st_data[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N23
dffeas \nios2_qsys_0|A_dc_st_data[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N12
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[26]~30 (
	.dataa(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datab(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datac(!\nios2_qsys_0|M_st_data [26]),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[26]~62_combout ),
	.datae(!\nios2_qsys_0|A_dc_st_data [26]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[26]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[26]~30 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[26]~30 .lut_mask = 64'h0057AA5700DFAADF;
defparam \nios2_qsys_0|dc_data_wr_port_data[26]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N22
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[25]~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datad(!\nios2_qsys_0|M_st_data [25]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[25]~25 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[25]~25 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \nios2_qsys_0|M_dc_st_data[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N23
dffeas \nios2_qsys_0|A_dc_st_data[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N36
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[25]~29 (
	.dataa(!\nios2_qsys_0|M_st_data [25]),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|M_mem_byte_en [3]),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[25]~61_combout ),
	.datae(!\nios2_qsys_0|A_dc_st_data [25]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[25]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[25]~29 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[25]~29 .lut_mask = 64'h0037CC3700F7CCF7;
defparam \nios2_qsys_0|dc_data_wr_port_data[25]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N24
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[30]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_inst_result[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N25
dffeas \nios2_qsys_0|A_inst_result[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[30]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N19
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N16
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_mul_shift_src1_signed~0 (
	.dataa(!\nios2_qsys_0|D_iw [16]),
	.datab(!\nios2_qsys_0|D_iw [13]),
	.datac(!\nios2_qsys_0|D_iw [15]),
	.datad(!\nios2_qsys_0|D_iw [14]),
	.datae(!\nios2_qsys_0|D_ctrl_mulx~0_combout ),
	.dataf(!\nios2_qsys_0|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_mul_shift_src1_signed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_mul_shift_src1_signed~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_mul_shift_src1_signed~0 .lut_mask = 64'h0000000400000206;
defparam \nios2_qsys_0|D_ctrl_mul_shift_src1_signed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N17
dffeas \nios2_qsys_0|E_ctrl_mul_shift_src1_signed (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_mul_shift_src1_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_mul_shift_src1_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_mul_shift_src1_signed .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_mul_shift_src1_signed .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|signa_reg_block|data_out_wire[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_ctrl_mul_shift_src1_signed~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|signa_reg_block|data_out_wire [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|signa_reg_block|data_out_wire[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|signa_reg_block|data_out_wire[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data0_signed_extension_block|data_out[32]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [31]),
	.datad(gnd),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|signa_reg_block|data_out_wire [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data0_signed_extension_block|data_out[32]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data0_signed_extension_block|data_out[32]~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data0_signed_extension_block|data_out[32]~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data0_signed_extension_block|data_out[32]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N22
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_shift_rot_right~0 (
	.dataa(!\nios2_qsys_0|D_iw [12]),
	.datab(!\nios2_qsys_0|D_iw [14]),
	.datac(!\nios2_qsys_0|D_iw [13]),
	.datad(!\nios2_qsys_0|Equal169~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_shift_rot_right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_shift_rot_right~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_shift_rot_right~0 .lut_mask = 64'h0010001000100010;
defparam \nios2_qsys_0|D_ctrl_shift_rot_right~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N23
dffeas \nios2_qsys_0|E_ctrl_shift_rot_right (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_shift_rot_right~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N26
stratixiv_lcell_comb \nios2_qsys_0|Equal318~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2 [0]),
	.datad(!\nios2_qsys_0|E_src2 [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal318~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal318~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal318~0 .lut_mask = 64'hF000F00000000000;
defparam \nios2_qsys_0|Equal318~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N14
stratixiv_lcell_comb \nios2_qsys_0|E_sh_cnt_row[1]~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_src2 [4]),
	.datac(!\nios2_qsys_0|E_ctrl_shift_rot_right~q ),
	.datad(!\nios2_qsys_0|Equal318~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_sh_cnt_row[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_sh_cnt_row[1]~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_sh_cnt_row[1]~0 .lut_mask = 64'h03000300C0C3C0C3;
defparam \nios2_qsys_0|E_sh_cnt_row[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N22
stratixiv_lcell_comb \nios2_qsys_0|E_sh_cnt_col[7]~0 (
	.dataa(!\nios2_qsys_0|E_src2 [0]),
	.datab(!\nios2_qsys_0|E_ctrl_shift_rot_right~q ),
	.datac(!\nios2_qsys_0|E_src2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_sh_cnt_col[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_sh_cnt_col[7]~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_sh_cnt_col[7]~0 .lut_mask = 64'h1010101004040404;
defparam \nios2_qsys_0|E_sh_cnt_col[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N38
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_shift_rot~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_iw [13]),
	.datac(!\nios2_qsys_0|D_ctrl_mulx~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_shift_rot~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_shift_rot~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \nios2_qsys_0|D_ctrl_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N39
dffeas \nios2_qsys_0|E_ctrl_shift_rot (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_shift_rot~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_shift_rot .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N4
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[15]~0 (
	.dataa(!\nios2_qsys_0|E_sh_cnt_row[1]~0_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2 [15]),
	.datad(gnd),
	.datae(!\nios2_qsys_0|E_sh_cnt_col[7]~0_combout ),
	.dataf(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[15]~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[15]~0 .lut_mask = 64'h0F0F0F0F00005555;
defparam \nios2_qsys_0|E_src2_mul_cell[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[15]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N36
stratixiv_lcell_comb \nios2_qsys_0|E_sh_cnt_row[2]~1 (
	.dataa(!\nios2_qsys_0|E_src2 [3]),
	.datab(!\nios2_qsys_0|Equal318~0_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_ctrl_shift_rot_right~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_sh_cnt_row[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_sh_cnt_row[2]~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_sh_cnt_row[2]~1 .lut_mask = 64'h00440044AA22AA22;
defparam \nios2_qsys_0|E_sh_cnt_row[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N14
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[16]~1 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_sh_cnt_row[2]~1_combout ),
	.datad(!\nios2_qsys_0|Equal318~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[16]~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[16]~1 .lut_mask = 64'h00050005AAAFAAAF;
defparam \nios2_qsys_0|E_src2_mul_cell[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N15
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[16]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N30
stratixiv_lcell_comb \nios2_qsys_0|E_sh_cnt_col[1]~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_src2 [0]),
	.datac(!\nios2_qsys_0|E_src2 [2]),
	.datad(!\nios2_qsys_0|E_ctrl_shift_rot_right~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_sh_cnt_col[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_sh_cnt_col[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_sh_cnt_col[1]~1 .lut_mask = 64'h3000300000030003;
defparam \nios2_qsys_0|E_sh_cnt_col[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N38
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[17]~2 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_sh_cnt_row[2]~1_combout ),
	.datad(!\nios2_qsys_0|E_sh_cnt_col[1]~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[17]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[17]~2 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[17]~2 .lut_mask = 64'h00050005AAAFAAAF;
defparam \nios2_qsys_0|E_src2_mul_cell[17]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[17]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N8
stratixiv_lcell_comb \nios2_qsys_0|E_sh_cnt_col[2]~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_src2 [2]),
	.datac(!\nios2_qsys_0|E_src2 [0]),
	.datad(!\nios2_qsys_0|E_ctrl_shift_rot_right~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_sh_cnt_col[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_sh_cnt_col[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|E_sh_cnt_col[2]~2 .lut_mask = 64'h00000000C030C030;
defparam \nios2_qsys_0|E_sh_cnt_col[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N22
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[18]~3 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2 [18]),
	.datad(!\nios2_qsys_0|E_sh_cnt_row[2]~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_sh_cnt_col[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[18]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[18]~3 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[18]~3 .lut_mask = 64'h0A0A0A0A0A5F0A5F;
defparam \nios2_qsys_0|E_src2_mul_cell[18]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[18]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N0
stratixiv_lcell_comb \nios2_qsys_0|E_sh_cnt_col[3]~3 (
	.dataa(!\nios2_qsys_0|E_src2 [0]),
	.datab(!\nios2_qsys_0|E_src2 [2]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_ctrl_shift_rot_right~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_sh_cnt_col[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_sh_cnt_col[3]~3 .extended_lut = "off";
defparam \nios2_qsys_0|E_sh_cnt_col[3]~3 .lut_mask = 64'h0011001144004400;
defparam \nios2_qsys_0|E_sh_cnt_col[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N24
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[19]~4 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(!\nios2_qsys_0|E_sh_cnt_row[2]~1_combout ),
	.datac(!\nios2_qsys_0|E_src2 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_sh_cnt_col[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[19]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[19]~4 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[19]~4 .lut_mask = 64'h0A0A0A0A1B1B1B1B;
defparam \nios2_qsys_0|E_src2_mul_cell[19]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[19]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N26
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[12]~5 (
	.dataa(!\nios2_qsys_0|E_src2 [0]),
	.datab(!\nios2_qsys_0|E_src2 [2]),
	.datac(!\nios2_qsys_0|E_src2 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[12]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[12]~5 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[12]~5 .lut_mask = 64'h0000000020202020;
defparam \nios2_qsys_0|E_src2_mul_cell[12]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N26
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[20]~6 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(!\nios2_qsys_0|E_sh_cnt_row[2]~1_combout ),
	.datac(!\nios2_qsys_0|E_src2 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_mul_cell[12]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[20]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[20]~6 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[20]~6 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \nios2_qsys_0|E_src2_mul_cell[20]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[20]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N2
stratixiv_lcell_comb \nios2_qsys_0|E_sh_cnt_col[5]~4 (
	.dataa(!\nios2_qsys_0|E_src2 [0]),
	.datab(!\nios2_qsys_0|E_src2 [2]),
	.datac(!\nios2_qsys_0|E_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_sh_cnt_col[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_sh_cnt_col[5]~4 .extended_lut = "off";
defparam \nios2_qsys_0|E_sh_cnt_col[5]~4 .lut_mask = 64'h1010101004040404;
defparam \nios2_qsys_0|E_sh_cnt_col[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N28
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[21]~7 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(!\nios2_qsys_0|E_sh_cnt_row[2]~1_combout ),
	.datac(!\nios2_qsys_0|E_sh_cnt_col[5]~4_combout ),
	.datad(!\nios2_qsys_0|E_src2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[21]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[21]~7 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[21]~7 .lut_mask = 64'h01AB01AB01AB01AB;
defparam \nios2_qsys_0|E_src2_mul_cell[21]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[21]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N24
stratixiv_lcell_comb \nios2_qsys_0|E_sh_cnt_col[6]~5 (
	.dataa(!\nios2_qsys_0|E_src2 [0]),
	.datab(!\nios2_qsys_0|E_src2 [2]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_ctrl_shift_rot_right~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_sh_cnt_col[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_sh_cnt_col[6]~5 .extended_lut = "off";
defparam \nios2_qsys_0|E_sh_cnt_col[6]~5 .lut_mask = 64'h0000000022882288;
defparam \nios2_qsys_0|E_sh_cnt_col[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N30
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[22]~8 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(!\nios2_qsys_0|E_sh_cnt_row[2]~1_combout ),
	.datac(!\nios2_qsys_0|E_sh_cnt_col[6]~5_combout ),
	.datad(!\nios2_qsys_0|E_src2 [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[22]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[22]~8 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[22]~8 .lut_mask = 64'h01AB01AB01AB01AB;
defparam \nios2_qsys_0|E_src2_mul_cell[22]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[22]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N8
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[23]~9 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(!\nios2_qsys_0|E_sh_cnt_col[7]~0_combout ),
	.datac(!\nios2_qsys_0|E_src2 [23]),
	.datad(!\nios2_qsys_0|E_sh_cnt_row[2]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[23]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[23]~9 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[23]~9 .lut_mask = 64'h0A1B0A1B0A1B0A1B;
defparam \nios2_qsys_0|E_src2_mul_cell[23]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N9
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[23]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N38
stratixiv_lcell_comb \nios2_qsys_0|E_sh_cnt_row[3]~2 (
	.dataa(!\nios2_qsys_0|E_src2 [3]),
	.datab(!\nios2_qsys_0|Equal318~0_combout ),
	.datac(!\nios2_qsys_0|E_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_sh_cnt_row[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_sh_cnt_row[3]~2 .extended_lut = "off";
defparam \nios2_qsys_0|E_sh_cnt_row[3]~2 .lut_mask = 64'h0909090950505050;
defparam \nios2_qsys_0|E_sh_cnt_row[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N8
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[24]~10 (
	.dataa(!\nios2_qsys_0|E_sh_cnt_row[3]~2_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2 [24]),
	.datad(gnd),
	.datae(!\nios2_qsys_0|Equal318~0_combout ),
	.dataf(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[24]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[24]~10 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[24]~10 .lut_mask = 64'h0F0F0F0F00005555;
defparam \nios2_qsys_0|E_src2_mul_cell[24]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N9
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[24]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N34
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[25]~11 (
	.dataa(!\nios2_qsys_0|E_sh_cnt_row[3]~2_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_sh_cnt_col[1]~1_combout ),
	.datad(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[25]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[25]~11 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[25]~11 .lut_mask = 64'h00050005FF05FF05;
defparam \nios2_qsys_0|E_src2_mul_cell[25]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[25]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N28
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[26]~12 (
	.dataa(!\nios2_qsys_0|E_src2 [26]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_sh_cnt_col[2]~2_combout ),
	.datad(!\nios2_qsys_0|E_sh_cnt_row[3]~2_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[26]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[26]~12 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[26]~12 .lut_mask = 64'h55555555000F000F;
defparam \nios2_qsys_0|E_src2_mul_cell[26]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[26]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N32
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[27]~13 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_sh_cnt_col[3]~3_combout ),
	.datac(!\nios2_qsys_0|E_sh_cnt_row[3]~2_combout ),
	.datad(!\nios2_qsys_0|E_src2 [27]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[27]~13 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[27]~13 .lut_mask = 64'h00FF00FF03030303;
defparam \nios2_qsys_0|E_src2_mul_cell[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[27]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N12
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[28]~14 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(!\nios2_qsys_0|E_src2 [28]),
	.datac(!\nios2_qsys_0|E_sh_cnt_row[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_mul_cell[12]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[28]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[28]~14 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[28]~14 .lut_mask = 64'h222222222F2F2F2F;
defparam \nios2_qsys_0|E_src2_mul_cell[28]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[28]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N16
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[29]~15 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(!\nios2_qsys_0|E_src2 [29]),
	.datac(!\nios2_qsys_0|E_sh_cnt_col[5]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_sh_cnt_row[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[29]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[29]~15 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[29]~15 .lut_mask = 64'h2222222227272727;
defparam \nios2_qsys_0|E_src2_mul_cell[29]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[29]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N18
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[30]~16 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_sh_cnt_col[6]~5_combout ),
	.datad(!\nios2_qsys_0|E_src2 [30]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_sh_cnt_row[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[30]~16 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[30]~16 .lut_mask = 64'h00AA00AA05AF05AF;
defparam \nios2_qsys_0|E_src2_mul_cell[30]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N19
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell[30]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N2
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell~17 (
	.dataa(!\nios2_qsys_0|E_sh_cnt_row[3]~2_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_sh_cnt_col[7]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell~17 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell~17 .lut_mask = 64'h0505050505050505;
defparam \nios2_qsys_0|E_src2_mul_cell~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2_mul_cell~17_combout ),
	.asdata(\nios2_qsys_0|E_src2 [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N0
stratixiv_lcell_comb \nios2_qsys_0|Equal151~3 (
	.dataa(!\nios2_qsys_0|D_iw [11]),
	.datab(!\nios2_qsys_0|D_iw [12]),
	.datac(!\nios2_qsys_0|D_iw [16]),
	.datad(!\nios2_qsys_0|D_iw [13]),
	.datae(!\nios2_qsys_0|D_iw [14]),
	.dataf(!\nios2_qsys_0|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal151~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal151~3 .extended_lut = "off";
defparam \nios2_qsys_0|Equal151~3 .lut_mask = 64'h0000000000000010;
defparam \nios2_qsys_0|Equal151~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N4
stratixiv_lcell_comb \nios2_qsys_0|E_ctrl_mul_shift_src2_signed_nxt (
	.dataa(!\nios2_qsys_0|Equal169~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|Equal151~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_ctrl_mul_shift_src2_signed_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_mul_shift_src2_signed_nxt .extended_lut = "off";
defparam \nios2_qsys_0|E_ctrl_mul_shift_src2_signed_nxt .lut_mask = 64'h0055005500550055;
defparam \nios2_qsys_0|E_ctrl_mul_shift_src2_signed_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N5
dffeas \nios2_qsys_0|E_ctrl_mul_shift_src2_signed (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_ctrl_mul_shift_src2_signed_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_mul_shift_src2_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_mul_shift_src2_signed .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_mul_shift_src2_signed .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|signb_reg_block|data_out_wire[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_ctrl_mul_shift_src2_signed~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|signb_reg_block|data_out_wire [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|signb_reg_block|data_out_wire[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|signb_reg_block|data_out_wire[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data0_signed_extension_block|data_out[32]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|signb_reg_block|data_out_wire [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data0_signed_extension_block|data_out[32]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data0_signed_extension_block|data_out[32]~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data0_signed_extension_block|data_out[32]~0 .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data0_signed_extension_block|data_out[32]~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSPMULT_X28_Y33_N0
stratixiv_mac_mult \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data0_signed_extension_block|data_out[32]~0_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [31],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [30],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [29],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [28],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [27],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [26],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [25],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [24],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [23],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [22],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [21],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [20],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [19],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [18],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [17],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [16],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [15]}),
	.datab({\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data0_signed_extension_block|data_out[32]~0_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [31],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [30],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [29],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [28],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [27],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [26],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [25],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [24],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [23],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [22],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [21],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [20],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [19],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [18],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [17],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [16],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [15]}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .dataa_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .dataa_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .dataa_width = 18;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .datab_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .datab_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .datab_width = 18;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .signa_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .signa_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .signb_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .signb_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X32_Y33_N3
dffeas \nios2_qsys_0|W_wr_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N0
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[4]~4 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datab(!\nios2_qsys_0|M_alu_result [4]),
	.datac(!\nios2_qsys_0|W_wr_data [4]),
	.datad(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[4]~18_combout ),
	.dataf(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[4]~4 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[4]~4 .lut_mask = 64'h553355330F000FFF;
defparam \nios2_qsys_0|D_src1_reg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N1
dffeas \nios2_qsys_0|E_src1[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[4]~4_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X28_Y33_N1
stratixiv_mac_mult \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\nios2_qsys_0|E_src1 [14],\nios2_qsys_0|E_src1 [13],\nios2_qsys_0|E_src1 [12],\nios2_qsys_0|E_src1 [11],\nios2_qsys_0|E_src1 [10],\nios2_qsys_0|E_src1 [9],\nios2_qsys_0|E_src1 [8],\nios2_qsys_0|E_src1 [7],\nios2_qsys_0|E_src1 [6],\nios2_qsys_0|E_src1 [5],\nios2_qsys_0|E_src1 [4],\nios2_qsys_0|E_src1 [3],
\nios2_qsys_0|E_src1 [2],\nios2_qsys_0|E_src1 [1],\nios2_qsys_0|E_src1 [0],gnd,gnd,gnd}),
	.datab({\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data0_signed_extension_block|data_out[32]~0_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [31],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [30],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [29],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [28],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [27],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [26],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [25],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [24],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [23],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [22],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [21],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [20],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [19],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [18],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [17],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [16],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [15]}),
	.clk({gnd,gnd,gnd,\clk_clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,\rst_controller|r_sync_rst~clkctrl_outclk }),
	.ena({vcc,vcc,vcc,!\nios2_qsys_0|A_mem_stall~q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .dataa_clear = "0";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .dataa_clock = "0";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .dataa_width = 18;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .datab_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .datab_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .datab_width = 18;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .signa_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .signa_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .signa_internally_grounded = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .signb_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .signb_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N12
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[7]~18 (
	.dataa(!\nios2_qsys_0|Equal318~0_combout ),
	.datab(!\nios2_qsys_0|E_src2 [4]),
	.datac(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datad(!\nios2_qsys_0|E_ctrl_shift_rot_right~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[7]~18 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[7]~18 .lut_mask = 64'h0C040C0400020002;
defparam \nios2_qsys_0|E_src2_mul_cell[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N34
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[0]~19 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2 [0]),
	.datad(!\nios2_qsys_0|E_src2_mul_cell[7]~18_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Equal318~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[0]~19 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[0]~19 .lut_mask = 64'h0A0A0A0A0AFF0AFF;
defparam \nios2_qsys_0|E_src2_mul_cell[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N38
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[1]~20 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2 [1]),
	.datad(!\nios2_qsys_0|E_src2_mul_cell[7]~18_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_sh_cnt_col[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[1]~20 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[1]~20 .lut_mask = 64'h0A0A0A0A0AFF0AFF;
defparam \nios2_qsys_0|E_src2_mul_cell[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N22
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[2]~21 (
	.dataa(!\nios2_qsys_0|E_src2_mul_cell[7]~18_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2 [2]),
	.datad(!\nios2_qsys_0|E_sh_cnt_col[2]~2_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[2]~21 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[2]~21 .lut_mask = 64'h0F5F0F5F00550055;
defparam \nios2_qsys_0|E_src2_mul_cell[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N30
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[3]~22 (
	.dataa(!\nios2_qsys_0|E_src2 [3]),
	.datab(!\nios2_qsys_0|E_src2_mul_cell[7]~18_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_sh_cnt_col[3]~3_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[3]~22 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[3]~22 .lut_mask = 64'h5577557700330033;
defparam \nios2_qsys_0|E_src2_mul_cell[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N6
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[4]~23 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(!\nios2_qsys_0|Equal318~0_combout ),
	.datac(!\nios2_qsys_0|E_src2_mul_cell[12]~5_combout ),
	.datad(!\nios2_qsys_0|E_src2 [3]),
	.datae(!\nios2_qsys_0|E_ctrl_shift_rot_right~q ),
	.dataf(!\nios2_qsys_0|E_src2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[4]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[4]~23 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[4]~23 .lut_mask = 64'h0F000300AAAAAAAE;
defparam \nios2_qsys_0|E_src2_mul_cell[4]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N34
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[5]~24 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_sh_cnt_col[5]~4_combout ),
	.datad(!\nios2_qsys_0|E_src2_mul_cell[7]~18_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[5]~24 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[5]~24 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \nios2_qsys_0|E_src2_mul_cell[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N18
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[6]~25 (
	.dataa(!\nios2_qsys_0|E_sh_cnt_col[6]~5_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2_mul_cell[7]~18_combout ),
	.datad(!\nios2_qsys_0|E_src2 [6]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[6]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[6]~25 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[6]~25 .lut_mask = 64'h05FF05FF05050505;
defparam \nios2_qsys_0|E_src2_mul_cell[6]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N28
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[7]~26 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_src2_mul_cell[7]~18_combout ),
	.datac(!\nios2_qsys_0|E_src2 [7]),
	.datad(!\nios2_qsys_0|E_sh_cnt_col[7]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[7]~26 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[7]~26 .lut_mask = 64'h0F3F0F3F00330033;
defparam \nios2_qsys_0|E_src2_mul_cell[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N36
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[8]~27 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Equal318~0_combout ),
	.datad(!\nios2_qsys_0|E_sh_cnt_row[1]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[8]~27 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[8]~27 .lut_mask = 64'h00050005AAAFAAAF;
defparam \nios2_qsys_0|E_src2_mul_cell[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N20
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[9]~28 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_sh_cnt_row[1]~0_combout ),
	.datad(!\nios2_qsys_0|E_sh_cnt_col[1]~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[9]~28 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[9]~28 .lut_mask = 64'h00050005AAAFAAAF;
defparam \nios2_qsys_0|E_src2_mul_cell[9]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N32
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[10]~29 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_sh_cnt_col[2]~2_combout ),
	.datad(!\nios2_qsys_0|E_sh_cnt_row[1]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[10]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[10]~29 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[10]~29 .lut_mask = 64'h00050005AAAFAAAF;
defparam \nios2_qsys_0|E_src2_mul_cell[10]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N32
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[11]~30 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_sh_cnt_col[3]~3_combout ),
	.datad(!\nios2_qsys_0|E_sh_cnt_row[1]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[11]~30 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[11]~30 .lut_mask = 64'h00050005AAAFAAAF;
defparam \nios2_qsys_0|E_src2_mul_cell[11]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N36
stratixiv_lcell_comb \nios2_qsys_0|E_src2[12]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_iw [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[12]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|E_src2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N37
dffeas \nios2_qsys_0|E_src2[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[12]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[12]~38_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N36
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[12]~31 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2_mul_cell[12]~5_combout ),
	.datad(!\nios2_qsys_0|E_sh_cnt_row[1]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[12]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[12]~31 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[12]~31 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \nios2_qsys_0|E_src2_mul_cell[12]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N10
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[13]~32 (
	.dataa(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_sh_cnt_col[5]~4_combout ),
	.datad(!\nios2_qsys_0|E_sh_cnt_row[1]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[13]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[13]~32 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[13]~32 .lut_mask = 64'h00050005AAAFAAAF;
defparam \nios2_qsys_0|E_src2_mul_cell[13]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N16
stratixiv_lcell_comb \nios2_qsys_0|E_src2_mul_cell[14]~33 (
	.dataa(!\nios2_qsys_0|E_sh_cnt_col[6]~5_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_sh_cnt_row[1]~0_combout ),
	.datad(!\nios2_qsys_0|E_src2 [14]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2_mul_cell[14]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_mul_cell[14]~33 .extended_lut = "off";
defparam \nios2_qsys_0|E_src2_mul_cell[14]~33 .lut_mask = 64'h00FF00FF05050505;
defparam \nios2_qsys_0|E_src2_mul_cell[14]~33 .shared_arith = "off";
// synopsys translate_on

// Location: DSPMULT_X28_Y32_N0
stratixiv_mac_mult \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data0_signed_extension_block|data_out[32]~0_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [31],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [30],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [29],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [28],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [27],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [26],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [25],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [24],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [23],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [22],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [21],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [20],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [19],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [18],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [17],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [16],
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [15]}),
	.datab({\nios2_qsys_0|E_src2_mul_cell[14]~33_combout ,\nios2_qsys_0|E_src2_mul_cell[13]~32_combout ,\nios2_qsys_0|E_src2_mul_cell[12]~31_combout ,\nios2_qsys_0|E_src2_mul_cell[11]~30_combout ,\nios2_qsys_0|E_src2_mul_cell[10]~29_combout ,
\nios2_qsys_0|E_src2_mul_cell[9]~28_combout ,\nios2_qsys_0|E_src2_mul_cell[8]~27_combout ,\nios2_qsys_0|E_src2_mul_cell[7]~26_combout ,\nios2_qsys_0|E_src2_mul_cell[6]~25_combout ,\nios2_qsys_0|E_src2_mul_cell[5]~24_combout ,
\nios2_qsys_0|E_src2_mul_cell[4]~23_combout ,\nios2_qsys_0|E_src2_mul_cell[3]~22_combout ,\nios2_qsys_0|E_src2_mul_cell[2]~21_combout ,\nios2_qsys_0|E_src2_mul_cell[1]~20_combout ,\nios2_qsys_0|E_src2_mul_cell[0]~19_combout ,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk_clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,\rst_controller|r_sync_rst~clkctrl_outclk }),
	.ena({vcc,vcc,vcc,!\nios2_qsys_0|A_mem_stall~q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .dataa_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .datab_clear = "0";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .datab_clock = "0";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .signa_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .signb_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3 .signb_internally_grounded = "true";
// synopsys translate_on

// Location: DSPMULT_X28_Y32_N1
stratixiv_mac_mult \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\nios2_qsys_0|E_src1 [14],\nios2_qsys_0|E_src1 [13],\nios2_qsys_0|E_src1 [12],\nios2_qsys_0|E_src1 [11],\nios2_qsys_0|E_src1 [10],\nios2_qsys_0|E_src1 [9],\nios2_qsys_0|E_src1 [8],\nios2_qsys_0|E_src1 [7],\nios2_qsys_0|E_src1 [6],\nios2_qsys_0|E_src1 [5],\nios2_qsys_0|E_src1 [4],\nios2_qsys_0|E_src1 [3],
\nios2_qsys_0|E_src1 [2],\nios2_qsys_0|E_src1 [1],\nios2_qsys_0|E_src1 [0],gnd,gnd,gnd}),
	.datab({\nios2_qsys_0|E_src2_mul_cell[14]~33_combout ,\nios2_qsys_0|E_src2_mul_cell[13]~32_combout ,\nios2_qsys_0|E_src2_mul_cell[12]~31_combout ,\nios2_qsys_0|E_src2_mul_cell[11]~30_combout ,\nios2_qsys_0|E_src2_mul_cell[10]~29_combout ,
\nios2_qsys_0|E_src2_mul_cell[9]~28_combout ,\nios2_qsys_0|E_src2_mul_cell[8]~27_combout ,\nios2_qsys_0|E_src2_mul_cell[7]~26_combout ,\nios2_qsys_0|E_src2_mul_cell[6]~25_combout ,\nios2_qsys_0|E_src2_mul_cell[5]~24_combout ,
\nios2_qsys_0|E_src2_mul_cell[4]~23_combout ,\nios2_qsys_0|E_src2_mul_cell[3]~22_combout ,\nios2_qsys_0|E_src2_mul_cell[2]~21_combout ,\nios2_qsys_0|E_src2_mul_cell[1]~20_combout ,\nios2_qsys_0|E_src2_mul_cell[0]~19_combout ,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk_clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,\rst_controller|r_sync_rst~clkctrl_outclk }),
	.ena({vcc,vcc,vcc,!\nios2_qsys_0|A_mem_stall~q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .dataa_clear = "0";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .datab_clear = "0";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .signa_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .signa_internally_grounded = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .signb_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1 .signb_internally_grounded = "true";
// synopsys translate_on

// Location: DSPOUT_X28_Y32_N2
stratixiv_mac_out \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT35 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT34 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT33 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT32 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT31 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT30 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT29 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT28 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT27 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT26 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT25 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT24 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT23 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT22 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT21 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT20 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT19 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT18 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT17 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT16 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT15 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT14 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT13 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT12 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT11 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT10 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT9 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT8 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT7 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT6 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT5 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT4 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT3 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT2 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~DATAOUT1 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult2~dataout }),
	.datab({\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT35 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT34 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT33 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT32 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT31 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT30 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT29 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT28 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT27 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT26 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT25 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT24 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT23 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT22 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT21 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT20 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT19 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT18 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT17 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT16 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT15 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT14 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT13 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT12 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT11 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT10 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT9 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT8 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT7 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT6 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT5 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT4 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT3 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT2 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~DATAOUT1 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult4~dataout }),
	.datac({\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT35 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT34 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT33 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT32 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT31 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT30 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT29 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT28 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT27 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT26 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT25 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT24 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT23 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT22 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT21 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT20 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT19 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT18 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT17 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT16 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT15 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT14 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT13 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT11 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT10 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT9 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT8 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT7 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT6 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT5 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT3 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~DATAOUT1 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult3~dataout }),
	.datad({\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT35 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT34 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout }),
	.chainin(1'b0),
	.clk({gnd,gnd,gnd,\clk_clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,\rst_controller|r_sync_rst~clkctrl_outclk }),
	.ena({vcc,vcc,vcc,!\nios2_qsys_0|A_mem_stall~q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .dataa_width = 36;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .datab_width = 36;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .datac_width = 36;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .datad_width = 36;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .first_adder0_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .first_adder0_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .first_adder1_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .first_adder1_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .multb_signa_internally_grounded = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .multc_signb_internally_grounded = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .multd_signa_internally_grounded = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .multd_signb_internally_grounded = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .operation_mode = "36_bit_multiply";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .output_clear = "0";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .output_clock = "0";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .rotate_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .rotate_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .round_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .round_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .round_width = 15;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturate_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturate_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturate_width = 1;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .signa_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .signa_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .signb_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .signb_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N32
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[30]~43 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [30]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [62]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[30]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[30]~43 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[30]~43 .lut_mask = 64'hFF44FF4488008800;
defparam \nios2_qsys_0|A_wr_data_unfiltered[30]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N28
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[30]~44 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.datab(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datac(!\nios2_qsys_0|A_slow_inst_result [30]),
	.datad(!\nios2_qsys_0|A_inst_result [30]),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[30]~43_combout ),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[30]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[30]~44 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[30]~44 .lut_mask = 64'hAFAF050511BB11BB;
defparam \nios2_qsys_0|A_wr_data_unfiltered[30]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N4
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[29]~16 (
	.dataa(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datab(!\nios2_qsys_0|W_wr_data [29]),
	.datac(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[29]~46_combout ),
	.dataf(!\nios2_qsys_0|M_alu_result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[29]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[29]~16 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[29]~16 .lut_mask = 64'h02A207A752F257F7;
defparam \nios2_qsys_0|D_src1_reg[29]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N5
dffeas \nios2_qsys_0|E_src1[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[29]~16_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y33_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N36
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[29]~45 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [61]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[29]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[29]~45 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[29]~45 .lut_mask = 64'hF840F840F840F840;
defparam \nios2_qsys_0|A_wr_data_unfiltered[29]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N32
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[29]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_inst_result[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N33
dffeas \nios2_qsys_0|A_inst_result[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[29]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N14
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[29]~46 (
	.dataa(!\nios2_qsys_0|A_slow_inst_result [29]),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.datac(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[29]~45_combout ),
	.dataf(!\nios2_qsys_0|A_inst_result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[29]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[29]~46 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[29]~46 .lut_mask = 64'hDD031103DDCF11CF;
defparam \nios2_qsys_0|A_wr_data_unfiltered[29]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N10
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~16 (
	.dataa(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(!\nios2_qsys_0|E_src1 [28]),
	.datad(!\nios2_qsys_0|E_logic_op [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~16 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~16 .lut_mask = 64'h4005400501540154;
defparam \nios2_qsys_0|E_alu_result~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N38
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[28]~49 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_alu_result~16_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datad(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[28]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[28]~49 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[28]~49 .lut_mask = 64'h03030303030F030F;
defparam \nios2_qsys_0|D_src2_reg[28]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N36
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[28]~50 (
	.dataa(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[28]~48_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datad(!\nios2_qsys_0|M_alu_result [28]),
	.datae(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.dataf(!\nios2_qsys_0|W_wr_data [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[28]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[28]~50 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[28]~50 .lut_mask = 64'h0005010150555151;
defparam \nios2_qsys_0|D_src2_reg[28]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N28
stratixiv_lcell_comb \nios2_qsys_0|D_src2[28]~5 (
	.dataa(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datab(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\nios2_qsys_0|D_iw [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[28]~5 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[28]~5 .lut_mask = 64'h070707078F8F8F8F;
defparam \nios2_qsys_0|D_src2[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src2[28]~6 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datab(!\nios2_qsys_0|D_src2_reg[28]~49_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datad(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datae(!\nios2_qsys_0|D_src2_reg[28]~50_combout ),
	.dataf(!\nios2_qsys_0|D_src2[28]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[28]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[28]~6 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[28]~6 .lut_mask = 64'h3700FF0037FFFFFF;
defparam \nios2_qsys_0|D_src2[28]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N21
dffeas \nios2_qsys_0|E_src2[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[28]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N26
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[28] (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Add16~117_sumout ),
	.datad(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[28] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[28] .lut_mask = 64'h000F000FFFFFFFFF;
defparam \nios2_qsys_0|E_alu_result[28] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N27
dffeas \nios2_qsys_0|M_alu_result[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [28]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N0
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[28]~17 (
	.dataa(!\nios2_qsys_0|W_wr_data [28]),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[28]~48_combout ),
	.datac(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datad(!\nios2_qsys_0|M_alu_result [28]),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.dataf(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[28]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[28]~17 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[28]~17 .lut_mask = 64'h0505F5F503F303F3;
defparam \nios2_qsys_0|D_src1_reg[28]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N1
dffeas \nios2_qsys_0|E_src1[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[28]~17_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N38
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[28]~47 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [60]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[28]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[28]~47 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[28]~47 .lut_mask = 64'hF4F4F4F480808080;
defparam \nios2_qsys_0|A_wr_data_unfiltered[28]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N2
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[28]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_inst_result[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N3
dffeas \nios2_qsys_0|A_inst_result[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[28]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y34_N36
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[28]~48 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.datab(!\nios2_qsys_0|A_slow_inst_result [28]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[28]~47_combout ),
	.datad(!\nios2_qsys_0|A_inst_result [28]),
	.datae(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[28]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[28]~48 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[28]~48 .lut_mask = 64'hB1B1B1B100AA55FF;
defparam \nios2_qsys_0|A_wr_data_unfiltered[28]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N12
stratixiv_lcell_comb \nios2_qsys_0|D_src2[25]~11 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datad(!\nios2_qsys_0|D_iw [15]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[25]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[25]~11 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[25]~11 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \nios2_qsys_0|D_src2[25]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N34
stratixiv_lcell_comb \nios2_qsys_0|D_src2[25]~12 (
	.dataa(!\nios2_qsys_0|D_src2_reg[25]~55_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[25]~56_combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datad(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datae(!\nios2_qsys_0|D_src2[25]~11_combout ),
	.dataf(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[25]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[25]~12 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[25]~12 .lut_mask = 64'h777F777F0000FFFF;
defparam \nios2_qsys_0|D_src2[25]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N35
dffeas \nios2_qsys_0|E_src2[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[25]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N14
stratixiv_lcell_comb \nios2_qsys_0|Add16~109 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src1 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [26]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~109_sumout ),
	.cout(\nios2_qsys_0|Add16~110 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~109 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~109 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios2_qsys_0|Add16~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N8
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[26]~53 (
	.dataa(!\nios2_qsys_0|Add16~109_sumout ),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[26]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[26]~53 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[26]~53 .lut_mask = 64'h010101010F0F0F0F;
defparam \nios2_qsys_0|D_src2_reg[26]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N14
stratixiv_lcell_comb \nios2_qsys_0|D_src2[26]~9 (
	.dataa(!\nios2_qsys_0|D_iw [21]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datad(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[26]~9 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[26]~9 .lut_mask = 64'h500050005FFF5FFF;
defparam \nios2_qsys_0|D_src2[26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N10
stratixiv_lcell_comb \nios2_qsys_0|D_src2[26]~10 (
	.dataa(!\nios2_qsys_0|D_src2_reg[26]~53_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[26]~54_combout ),
	.datac(!\nios2_qsys_0|D_src2[26]~9_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.dataf(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[26]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[26]~10 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[26]~10 .lut_mask = 64'h777777FF0F0F0F0F;
defparam \nios2_qsys_0|D_src2[26]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N11
dffeas \nios2_qsys_0|E_src2[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[26]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N22
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[27] (
	.dataa(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datab(!\nios2_qsys_0|Add16~113_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[27] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[27] .lut_mask = 64'h11111111FFFFFFFF;
defparam \nios2_qsys_0|E_alu_result[27] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N23
dffeas \nios2_qsys_0|M_alu_result[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [27]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N26
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[27]~18 (
	.dataa(!\nios2_qsys_0|M_alu_result [27]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[27]~50_combout ),
	.datad(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datae(!\nios2_qsys_0|W_wr_data [27]),
	.dataf(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[27]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[27]~18 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[27]~18 .lut_mask = 64'h330033FF550F550F;
defparam \nios2_qsys_0|D_src1_reg[27]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N27
dffeas \nios2_qsys_0|E_src1[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[27]~18_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N20
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[31]~40 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [63]),
	.datac(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [31]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[31]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[31]~40 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[31]~40 .lut_mask = 64'hFC0CFC0CCC00CC00;
defparam \nios2_qsys_0|A_wr_data_unfiltered[31]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N22
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[31]~feeder (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[31]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[31]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_inst_result[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N23
dffeas \nios2_qsys_0|A_inst_result[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[31]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N32
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[31]~42 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datab(!\nios2_qsys_0|A_slow_inst_result [31]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[31]~40_combout ),
	.datad(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datae(!\nios2_qsys_0|A_inst_result [31]),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[31]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[31]~42 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[31]~42 .lut_mask = 64'hA0A0F5F522772277;
defparam \nios2_qsys_0|A_wr_data_unfiltered[31]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N33
dffeas \nios2_qsys_0|W_wr_data[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[31]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[31]~42 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [31]),
	.datad(!\nios2_qsys_0|W_wr_data [31]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[31]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[31]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[31]~42 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[31]~42 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \nios2_qsys_0|D_src2_reg[31]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N26
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[31]~43 (
	.dataa(!\nios2_qsys_0|D_src2_reg[31]~42_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[31]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[31]~43 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[31]~43 .lut_mask = 64'h005500550F000F00;
defparam \nios2_qsys_0|D_src2_reg[31]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[31]~107 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_alu_result [31]),
	.datad(!\nios2_qsys_0|D_src2_reg[31]~43_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[31]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[31]~107 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[31]~107 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \nios2_qsys_0|D_src2_reg[31]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N25
dffeas \nios2_qsys_0|E_src2_reg[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[31]~107_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N28
stratixiv_lcell_comb \nios2_qsys_0|E_st_data[31]~7 (
	.dataa(!\nios2_qsys_0|E_iw [3]),
	.datab(!\nios2_qsys_0|E_src2_reg [15]),
	.datac(!\nios2_qsys_0|E_src2_reg [7]),
	.datad(!\nios2_qsys_0|E_iw [4]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_st_data[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_st_data[31]~7 .extended_lut = "off";
defparam \nios2_qsys_0|E_st_data[31]~7 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \nios2_qsys_0|E_st_data[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N29
dffeas \nios2_qsys_0|M_st_data[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_st_data[31]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N5
dffeas \nios2_qsys_0|A_st_data[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N9
dffeas \nios2_qsys_0|A_dc_rd_data[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N30
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[19]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N31
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[19]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N31
dffeas \nios2_qsys_0|A_dc_rd_data[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N16
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[20]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N17
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[20]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N5
dffeas \nios2_qsys_0|A_dc_rd_data[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N28
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[21]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N29
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[21]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N2
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_data[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_data[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[22]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_data[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_rd_data[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N3
dffeas \nios2_qsys_0|A_dc_rd_data[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_rd_data[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N6
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[22]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N7
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[22]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N33
dffeas \nios2_qsys_0|A_dc_rd_data[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N14
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[23]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N15
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[23]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N33
dffeas \nios2_qsys_0|A_dc_rd_data[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N26
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[24]~feeder (
	.dataa(!\nios2_qsys_0|A_dc_rd_data [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[24]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[24]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N27
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[24]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N39
dffeas \nios2_qsys_0|A_dc_rd_data[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N32
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_rd_data [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[25]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N33
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[25]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y35_N15
dffeas \nios2_qsys_0|A_dc_rd_data[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N14
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[26]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N15
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[26]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N29
dffeas \nios2_qsys_0|A_dc_rd_data[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N30
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[27]~feeder (
	.dataa(!\nios2_qsys_0|A_dc_rd_data [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[27]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[27]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N31
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[27]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N2
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_data[28]~feeder (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_data[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[28]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_data[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_dc_rd_data[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N3
dffeas \nios2_qsys_0|A_dc_rd_data[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_rd_data[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N28
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[28]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N29
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[28]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N19
dffeas \nios2_qsys_0|A_dc_rd_data[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N8
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_rd_data [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[29]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N9
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[29]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y33_N19
dffeas \nios2_qsys_0|A_dc_rd_data[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N2
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[30]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N3
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[30]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y35_N39
dffeas \nios2_qsys_0|A_dc_rd_data[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N12
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_rd_data [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[31]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N13
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[31]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X31_Y34_N0
stratixiv_ram_block \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios2_qsys_0|A_dc_xfer_wr_active~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\nios2_qsys_0|A_dc_wb_rd_en~combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\nios2_qsys_0|A_dc_xfer_wr_data [31],\nios2_qsys_0|A_dc_xfer_wr_data [30],\nios2_qsys_0|A_dc_xfer_wr_data [29],\nios2_qsys_0|A_dc_xfer_wr_data [28],\nios2_qsys_0|A_dc_xfer_wr_data [27],\nios2_qsys_0|A_dc_xfer_wr_data [26],\nios2_qsys_0|A_dc_xfer_wr_data [25],
\nios2_qsys_0|A_dc_xfer_wr_data [24],\nios2_qsys_0|A_dc_xfer_wr_data [23],\nios2_qsys_0|A_dc_xfer_wr_data [22],\nios2_qsys_0|A_dc_xfer_wr_data [21],\nios2_qsys_0|A_dc_xfer_wr_data [20],\nios2_qsys_0|A_dc_xfer_wr_data [19],\nios2_qsys_0|A_dc_xfer_wr_data [18],\nios2_qsys_0|A_dc_xfer_wr_data [17],
\nios2_qsys_0|A_dc_xfer_wr_data [16],\nios2_qsys_0|A_dc_xfer_wr_data [15],\nios2_qsys_0|A_dc_xfer_wr_data [14],\nios2_qsys_0|A_dc_xfer_wr_data [13],\nios2_qsys_0|A_dc_xfer_wr_data [12],\nios2_qsys_0|A_dc_xfer_wr_data [11],\nios2_qsys_0|A_dc_xfer_wr_data [10],\nios2_qsys_0|A_dc_xfer_wr_data [9],
\nios2_qsys_0|A_dc_xfer_wr_data [8],\nios2_qsys_0|A_dc_xfer_wr_data [7],\nios2_qsys_0|A_dc_xfer_wr_data [6],\nios2_qsys_0|A_dc_xfer_wr_data [5],\nios2_qsys_0|A_dc_xfer_wr_data [4],\nios2_qsys_0|A_dc_xfer_wr_data [3],\nios2_qsys_0|A_dc_xfer_wr_data [2],\nios2_qsys_0|A_dc_xfer_wr_data [1],
\nios2_qsys_0|A_dc_xfer_wr_data [0]}),
	.portaaddr({\nios2_qsys_0|A_dc_xfer_wr_offset [2],\nios2_qsys_0|A_dc_xfer_wr_offset [1],\nios2_qsys_0|A_dc_xfer_wr_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\nios2_qsys_0|A_dc_wb_rd_addr_offset [2],\nios2_qsys_0|A_dc_wb_rd_addr_offset [1],\nios2_qsys_0|A_dc_wb_rd_addr_offset [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim_module:vectadd_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N6
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[31]~31 (
	.dataa(!\nios2_qsys_0|A_st_data [31]),
	.datab(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [31]),
	.datad(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[31]~31 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[31]~31 .lut_mask = 64'h0C1D0C1D3F1D3F1D;
defparam \nios2_qsys_0|d_writedata_nxt[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N20
stratixiv_lcell_comb \nios2_qsys_0|d_writedata[15]~0 (
	.dataa(!\nios2_qsys_0|A_dc_wb_wr_starting~combout ),
	.datab(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.datac(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.datad(!\nios2_qsys_0|A_dc_wb_wr_active~q ),
	.datae(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.dataf(!\nios2_qsys_0|A_dc_wr_data_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[15]~0 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata[15]~0 .lut_mask = 64'hFF75FF77FF55FF55;
defparam \nios2_qsys_0|d_writedata[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N7
dffeas \nios2_qsys_0|d_writedata[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N38
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout  = ( \nios2_qsys_0|d_writedata [31] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~12 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~12 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N36
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~11 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [31]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~11 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~11 .lut_mask = 64'h03030303F3F3F3F3;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[31]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[27]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N36
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]~feeder (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]~feeder_combout  = ( \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N37
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y40_N23
dffeas \to_hw_data|data_out[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [27]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[27] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N25
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [27]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N24
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~28 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27] & 
// \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )) # (\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [27]) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27] & \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [27]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~28 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~28 .lut_mask = 64'h0303030303FF03FF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y67_N94
stratixiv_io_ibuf \to_sw_data_export[27]~input (
	.i(to_sw_data_export[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[27]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[27]~input .bus_hold = "false";
defparam \to_sw_data_export[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N34
stratixiv_lcell_comb \to_sw_data|readdata[27]~feeder (
// Equation(s):
// \to_sw_data|readdata[27]~feeder_combout  = ( \to_sw_data_export[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data_export[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_sw_data|readdata[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_sw_data|readdata[27]~feeder .extended_lut = "off";
defparam \to_sw_data|readdata[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_sw_data|readdata[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N35
dffeas \to_sw_data|readdata[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_sw_data|readdata[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[27] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N39
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [27]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N8
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~29 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [27] & ( (((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [27])) 
// # (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout )) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [27] & ( 
// ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [27])) # (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout ) ) )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~28_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [27]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~29 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~29 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N9
dffeas \nios2_qsys_0|d_readdata_d1[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N3
dffeas \nios2_qsys_0|A_slow_inst_result[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[27]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y35_N28
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[27]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_inst_result[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N29
dffeas \nios2_qsys_0|A_inst_result[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[27]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N36
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[27]~49 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [27]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [59]),
	.datac(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[27]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[27]~49 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[27]~49 .lut_mask = 64'hA8A8A8A8C8C8C8C8;
defparam \nios2_qsys_0|A_wr_data_unfiltered[27]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N4
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[27]~50 (
	.dataa(!\nios2_qsys_0|A_slow_inst_result [27]),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.datac(!\nios2_qsys_0|A_inst_result [27]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datae(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[27]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[27]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[27]~50 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[27]~50 .lut_mask = 64'hDD0CDD3F110C113F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[27]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N8
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[26]~19 (
	.dataa(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datab(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[26]~52_combout ),
	.datad(!\nios2_qsys_0|W_wr_data [26]),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.dataf(!\nios2_qsys_0|M_alu_result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[26]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[26]~19 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[26]~19 .lut_mask = 64'h014589CD2367ABEF;
defparam \nios2_qsys_0|D_src1_reg[26]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N9
dffeas \nios2_qsys_0|E_src1[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[26]~19_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N15
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[26]~51 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [58]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[26]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[26]~51 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[26]~51 .lut_mask = 64'hF8F8F8F840404040;
defparam \nios2_qsys_0|A_wr_data_unfiltered[26]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N12
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[26]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[26]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[26]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|A_inst_result[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N13
dffeas \nios2_qsys_0|A_inst_result[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[26]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N8
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[26]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[26]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y35_N9
dffeas \nios2_qsys_0|A_slow_inst_result[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[26]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N12
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[26]~52 (
	.dataa(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[26]~51_combout ),
	.datad(!\nios2_qsys_0|A_inst_result [26]),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.dataf(!\nios2_qsys_0|A_slow_inst_result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[26]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[26]~52 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[26]~52 .lut_mask = 64'hC0F31111C0F3DDDD;
defparam \nios2_qsys_0|A_wr_data_unfiltered[26]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N14
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[23]~91 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datab(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datac(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.datad(!\nios2_qsys_0|Equal313~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[23]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[23]~91 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[23]~91 .lut_mask = 64'h0000000073007300;
defparam \nios2_qsys_0|D_src2_reg[23]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N28
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[23]~92 (
	.dataa(!\nios2_qsys_0|D_src2_reg[23]~91_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[23]~60_combout ),
	.datad(!\nios2_qsys_0|Add16~97_sumout ),
	.datae(!\nios2_qsys_0|E_alu_result~1_combout ),
	.dataf(!\nios2_qsys_0|E_alu_result~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[23]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[23]~92 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[23]~92 .lut_mask = 64'h5F5F5F7F7F7F7F7F;
defparam \nios2_qsys_0|D_src2_reg[23]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N29
dffeas \nios2_qsys_0|E_src2_reg[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[23]~92_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N11
dffeas \nios2_qsys_0|M_st_data[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[23]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|E_iw [4]),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N8
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[23]~23 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [23]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[23]~23 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[23]~23 .lut_mask = 64'h505050505F5F5F5F;
defparam \nios2_qsys_0|M_dc_st_data[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N9
dffeas \nios2_qsys_0|A_dc_st_data[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N23
dffeas \nios2_qsys_0|A_st_data[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N18
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[19]~18 (
	.dataa(!\nios2_qsys_0|A_ctrl_st~q ),
	.datab(!\nios2_qsys_0|Equal280~0_combout ),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datae(!\nios2_qsys_0|A_mem_byte_en [2]),
	.dataf(!\nios2_qsys_0|A_dc_fill_wr_data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[19]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[19]~18 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[19]~18 .lut_mask = 64'hF000F000F000F404;
defparam \nios2_qsys_0|dc_data_wr_port_data[19]~18 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y56_N63
stratixiv_io_ibuf \to_sw_data_export[23]~input (
	.i(to_sw_data_export[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[23]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[23]~input .bus_hold = "false";
defparam \to_sw_data_export[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y36_N31
dffeas \to_sw_data|readdata[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[23]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[23] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N3
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [23]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N20
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[23]~23 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [23]),
	.datab(!\nios2_qsys_0|A_st_data [23]),
	.datac(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datad(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[23]~23 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[23]~23 .lut_mask = 64'h505350535F535F53;
defparam \nios2_qsys_0|d_writedata_nxt[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N21
dffeas \nios2_qsys_0|d_writedata[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N31
dffeas \to_hw_data|data_out[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [23]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[23] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N7
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [23]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N6
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout  = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23] & ( ((\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [23])) # (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) ) # ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23] & ( 
// (\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [23]) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [23]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1 .lut_mask = 64'h0033003355775577;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N16
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout  = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & \nios2_qsys_0|d_writedata [19])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|d_writedata [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21 .lut_mask = 64'h0033003300330033;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N4
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[20]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|M_st_data[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N18
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[20]~85 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datab(!\nios2_qsys_0|Equal313~0_combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datad(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[20]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[20]~85 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[20]~85 .lut_mask = 64'h040004000C0C0C0C;
defparam \nios2_qsys_0|D_src2_reg[20]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N24
stratixiv_lcell_comb \nios2_qsys_0|E_logic_result[20]~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(!\nios2_qsys_0|E_logic_op [1]),
	.datad(!\nios2_qsys_0|E_src2 [20]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_logic_result[20]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_result[20]~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_logic_result[20]~1 .lut_mask = 64'hC00FC00F0F3C0F3C;
defparam \nios2_qsys_0|E_logic_result[20]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N16
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~24 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_logic_result[20]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~24 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~24 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_qsys_0|E_alu_result~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N26
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[20]~86 (
	.dataa(!\nios2_qsys_0|D_src2_reg[20]~85_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datac(!\nios2_qsys_0|Add16~85_sumout ),
	.datad(!\nios2_qsys_0|D_src2_reg[20]~66_combout ),
	.datae(!\nios2_qsys_0|E_alu_result~1_combout ),
	.dataf(!\nios2_qsys_0|E_alu_result~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[20]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[20]~86 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[20]~86 .lut_mask = 64'h55FF57FF77FF77FF;
defparam \nios2_qsys_0|D_src2_reg[20]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N27
dffeas \nios2_qsys_0|E_src2_reg[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[20]~86_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N5
dffeas \nios2_qsys_0|M_st_data[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[20]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|E_iw [4]),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N37
dffeas \nios2_qsys_0|A_st_data[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N38
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[20]~20 (
	.dataa(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datab(!\nios2_qsys_0|A_st_data [20]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [20]),
	.datad(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[20]~20 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[20]~20 .lut_mask = 64'h0A1B0A1B5F1B5F1B;
defparam \nios2_qsys_0|d_writedata_nxt[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N39
dffeas \nios2_qsys_0|d_writedata[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N20
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout  = ( \nios2_qsys_0|d_writedata [20] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N26
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout  = ( \nios2_qsys_0|d_writedata [21] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N16
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout  = ( \nios2_qsys_0|d_writedata [22] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|d_writedata [22]),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N6
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout  = (\nios2_qsys_0|d_writedata [23] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_writedata [23]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2 .lut_mask = 64'h000F000F000F000F;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: M9K_X31_Y38_N0
stratixiv_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\onchip_memory2_0|wren~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(!\rst_controller|r_early_rst~q ),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~2_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~9_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~13_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~17_combout ,
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~21_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout }),
	.portaaddr({\mm_interconnect_0|cmd_xbar_mux_001|src_data [47],\mm_interconnect_0|cmd_xbar_mux_001|src_data [46],\mm_interconnect_0|cmd_xbar_mux_001|src_data [45],\mm_interconnect_0|cmd_xbar_mux_001|src_data [44],\mm_interconnect_0|cmd_xbar_mux_001|src_data [43],
\mm_interconnect_0|cmd_xbar_mux_001|src_data [42],\mm_interconnect_0|cmd_xbar_mux_001|src_data [41],\mm_interconnect_0|cmd_xbar_mux_001|src_data [40],\mm_interconnect_0|cmd_xbar_mux_001|src_data [39],\mm_interconnect_0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_xbar_mux_001|src_data [34]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena2";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena2";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .clock_duty_cycle_dependence = "on";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j1n1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N16
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|q_a [23] & ( (((\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [23] & 
// \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) # (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout )) # (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|q_a [23] & ( ((\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [23] & \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) # 
// (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout ) ) )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [23]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~1_combout ),
	.datae(gnd),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2 .lut_mask = 64'h11FF11FF1FFF1FFF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N17
dffeas \nios2_qsys_0|d_readdata_d1[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N22
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[23]~59 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [23]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[19]~18_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[23]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[23]~59 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[23]~59 .lut_mask = 64'h00F300F30FF30FF3;
defparam \nios2_qsys_0|dc_data_wr_port_data[23]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N34
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[23]~26 (
	.dataa(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|M_st_data [23]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [23]),
	.datae(!\nios2_qsys_0|A_dc_st_data [23]),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[23]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[23]~26 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[23]~26 .lut_mask = 64'h0000CCCC37BF37BF;
defparam \nios2_qsys_0|dc_data_wr_port_data[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N25
dffeas \nios2_qsys_0|A_dc_rd_data[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N24
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[18]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_rd_data [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[18]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N25
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[18]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N6
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[30]~30 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [30]),
	.datab(!\nios2_qsys_0|A_st_data [30]),
	.datac(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datad(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[30]~30 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[30]~30 .lut_mask = 64'h505350535F535F53;
defparam \nios2_qsys_0|d_writedata_nxt[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N7
dffeas \nios2_qsys_0|d_writedata[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N28
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~13 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout  = ( \nios2_qsys_0|d_writedata [30] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~13 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N38
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~12 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [30]),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~12 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~12 .lut_mask = 64'h00CC33FF00CC33FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[30]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[13]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N3
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N18
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[13]~13 (
	.dataa(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datab(!\nios2_qsys_0|A_st_data [13]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [13]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[13]~13 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[13]~13 .lut_mask = 64'h01AB01AB51FB51FB;
defparam \nios2_qsys_0|d_writedata_nxt[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N19
dffeas \nios2_qsys_0|d_writedata[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N32
stratixiv_lcell_comb \to_hw_data|data_out[13]~feeder (
// Equation(s):
// \to_hw_data|data_out[13]~feeder_combout  = ( \nios2_qsys_0|d_writedata [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_hw_data|data_out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_hw_data|data_out[13]~feeder .extended_lut = "off";
defparam \to_hw_data|data_out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_hw_data|data_out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N33
dffeas \to_hw_data|data_out[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_hw_data|data_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[13] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N1
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [13]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N38
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout  = !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N39
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N0
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~53 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [13] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]) # 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [13] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [13] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [13] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13] & ( (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [13]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~53 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~53 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N20
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout  = ( \nios2_qsys_0|d_writedata [13] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|d_writedata [13]),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N10
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout  = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( \nios2_qsys_0|d_writedata [14] ) )

	.dataa(!\nios2_qsys_0|d_writedata [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N0
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout  = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( \nios2_qsys_0|d_writedata [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.dataf(!\nios2_qsys_0|d_writedata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: M9K_X31_Y37_N0
stratixiv_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\onchip_memory2_0|wren~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(!\rst_controller|r_early_rst~q ),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~3_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~8_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~12_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout ,
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~20_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~24_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout }),
	.portaaddr({\mm_interconnect_0|cmd_xbar_mux_001|src_data [47],\mm_interconnect_0|cmd_xbar_mux_001|src_data [46],\mm_interconnect_0|cmd_xbar_mux_001|src_data [45],\mm_interconnect_0|cmd_xbar_mux_001|src_data [44],\mm_interconnect_0|cmd_xbar_mux_001|src_data [43],
\mm_interconnect_0|cmd_xbar_mux_001|src_data [42],\mm_interconnect_0|cmd_xbar_mux_001|src_data [41],\mm_interconnect_0|cmd_xbar_mux_001|src_data [40],\mm_interconnect_0|cmd_xbar_mux_001|src_data [39],\mm_interconnect_0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_xbar_mux_001|src_data [33]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena2";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena2";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .clock_duty_cycle_dependence = "on";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j1n1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N1
stratixiv_io_ibuf \to_sw_data_export[13]~input (
	.i(to_sw_data_export[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[13]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[13]~input .bus_hold = "false";
defparam \to_sw_data_export[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y37_N9
dffeas \to_sw_data|readdata[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[13]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[13] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y37_N35
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [13]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N24
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout ) # 
// (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [13] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) # (\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [13])) ) ) # ( 
// !\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [13] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~53_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [13]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [13]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~15 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~15 .lut_mask = 64'hABABABABABFFABFF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N25
dffeas \nios2_qsys_0|d_readdata_d1[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N16
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[13]~49 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [13]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[14]~9_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[13]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[13]~49 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[13]~49 .lut_mask = 64'h00F300F30FF30FF3;
defparam \nios2_qsys_0|dc_data_wr_port_data[13]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N26
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[13]~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [13]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[13]~13 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[13]~13 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \nios2_qsys_0|M_dc_st_data[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N27
dffeas \nios2_qsys_0|A_dc_st_data[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N32
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[13]~15 (
	.dataa(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datab(!\nios2_qsys_0|M_st_data [13]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [13]),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[13]~49_combout ),
	.datae(!\nios2_qsys_0|A_dc_st_data [13]),
	.dataf(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[13]~15 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[13]~15 .lut_mask = 64'h001BFF1B00FF00FF;
defparam \nios2_qsys_0|dc_data_wr_port_data[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N18
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[14]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N19
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[14]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y38_N35
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N30
stratixiv_lcell_comb \to_hw_data|data_out[14]~feeder (
// Equation(s):
// \to_hw_data|data_out[14]~feeder_combout  = ( \nios2_qsys_0|d_writedata [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_hw_data|data_out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_hw_data|data_out[14]~feeder .extended_lut = "off";
defparam \to_hw_data|data_out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_hw_data|data_out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N31
dffeas \to_hw_data|data_out[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_hw_data|data_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[14] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y38_N15
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [14]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N38
stratixiv_lcell_comb \jtag_uart_0|woverflow~0 (
// Equation(s):
// \jtag_uart_0|woverflow~0_combout  = ( !\nios2_qsys_0|d_address_offset_field [0] & ( (\jtag_uart_0|av_waitrequest~0_combout  & (\nios2_qsys_0|d_write~q  & \mm_interconnect_0|addr_router_001|Equal6~1_combout )) ) )

	.dataa(!\jtag_uart_0|av_waitrequest~0_combout ),
	.datab(!\nios2_qsys_0|d_write~q ),
	.datac(!\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_offset_field [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|woverflow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|woverflow~0 .extended_lut = "off";
defparam \jtag_uart_0|woverflow~0 .lut_mask = 64'h0101010100000000;
defparam \jtag_uart_0|woverflow~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N36
stratixiv_lcell_comb \jtag_uart_0|woverflow~1 (
// Equation(s):
// \jtag_uart_0|woverflow~1_combout  = ( \jtag_uart_0|woverflow~0_combout  & ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) ) # ( !\jtag_uart_0|woverflow~0_combout  & ( \jtag_uart_0|woverflow~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(!\jtag_uart_0|woverflow~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|woverflow~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|woverflow~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|woverflow~1 .extended_lut = "off";
defparam \jtag_uart_0|woverflow~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \jtag_uart_0|woverflow~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N37
dffeas \jtag_uart_0|woverflow (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|woverflow~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|woverflow .is_wysiwyg = "true";
defparam \jtag_uart_0|woverflow .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y38_N13
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|woverflow~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N12
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~56 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~56_combout  = ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]) # ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )))) # 
// (\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [14] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]) # 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )))) ) ) ) # ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]) # ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )))) # 
// (\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [14] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]) # 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )))) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]) # ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )))) # 
// (\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [14] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]) # 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )))) ) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [14]),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~56 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~56 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~56 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X81_Y38_N1
stratixiv_io_ibuf \to_sw_data_export[14]~input (
	.i(to_sw_data_export[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[14]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[14]~input .bus_hold = "false";
defparam \to_sw_data_export[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y36_N1
dffeas \to_sw_data|readdata[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[14]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[14] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y36_N17
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [14]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N22
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [14] & ( ((!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~56_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a 
// [14] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ))) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [14] & ( 
// (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~56_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [14] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [14]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~56_combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~10 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~10 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N23
dffeas \nios2_qsys_0|d_readdata_d1[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N14
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[14]~50 (
	.dataa(!\nios2_qsys_0|A_st_data [14]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_readdata_d1 [14]),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[14]~9_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[14]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[14]~50 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[14]~50 .lut_mask = 64'h00FF00FF0F550F55;
defparam \nios2_qsys_0|dc_data_wr_port_data[14]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N20
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[14]~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [14]),
	.datad(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[14]~14 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[14]~14 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \nios2_qsys_0|M_dc_st_data[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N21
dffeas \nios2_qsys_0|A_dc_st_data[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N18
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[14]~16 (
	.dataa(!\nios2_qsys_0|M_st_data [14]),
	.datab(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datac(!\nios2_qsys_0|dc_data_wr_port_data[14]~50_combout ),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [14]),
	.dataf(!\nios2_qsys_0|A_dc_st_data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[14]~16 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[14]~16 .lut_mask = 64'h010F0D0FF10FFD0F;
defparam \nios2_qsys_0|dc_data_wr_port_data[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N0
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[15]~15 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_st_data [15]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [15]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[15]~15 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[15]~15 .lut_mask = 64'h00FF00FF33333333;
defparam \nios2_qsys_0|M_dc_st_data[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N1
dffeas \nios2_qsys_0|A_dc_st_data[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[15]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[15]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N7
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[15]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y37_N35
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N18
stratixiv_lcell_comb \jtag_uart_0|rvalid~0 (
// Equation(s):
// \jtag_uart_0|rvalid~0_combout  = (!\jtag_uart_0|fifo_rd~1_combout  & ((\jtag_uart_0|rvalid~q ))) # (\jtag_uart_0|fifo_rd~1_combout  & (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))

	.dataa(!\jtag_uart_0|fifo_rd~1_combout ),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(gnd),
	.datad(!\jtag_uart_0|rvalid~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|rvalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|rvalid~0 .extended_lut = "off";
defparam \jtag_uart_0|rvalid~0 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \jtag_uart_0|rvalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y37_N19
dffeas \jtag_uart_0|rvalid (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|rvalid .is_wysiwyg = "true";
defparam \jtag_uart_0|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y37_N13
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|rvalid~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y38_N3
dffeas \to_hw_data|data_out[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [15]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[15] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y37_N15
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [15]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y37_N12
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~59 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~59_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [15] & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]) # 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )))) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [15] & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [15] & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15] & ( 
// !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [15] & ( (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~59 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~59 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~59 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N63
stratixiv_io_ibuf \to_sw_data_export[15]~input (
	.i(to_sw_data_export[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[15]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[15]~input .bus_hold = "false";
defparam \to_sw_data_export[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y35_N27
dffeas \to_sw_data|readdata[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[15]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[15] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y35_N9
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [15]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N14
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [15] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~59_combout ) # 
// (((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [15])) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) ) ) # ( 
// !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [15] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~59_combout ) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [15])) 
// ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~59_combout ),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3 .lut_mask = 64'hAAAFAAAFBBBFBBBF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N15
dffeas \nios2_qsys_0|d_readdata_d1[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N28
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[15]~51 (
	.dataa(!\nios2_qsys_0|A_st_data [15]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|dc_data_wr_port_data[14]~9_combout ),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[15]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[15]~51 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[15]~51 .lut_mask = 64'h0F050F050FF50FF5;
defparam \nios2_qsys_0|dc_data_wr_port_data[15]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N18
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[15]~17 (
	.dataa(!\nios2_qsys_0|A_dc_st_data [15]),
	.datab(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[15]~51_combout ),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [15]),
	.dataf(!\nios2_qsys_0|M_st_data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[15]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[15]~17 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[15]~17 .lut_mask = 64'h500F50CF503F50FF;
defparam \nios2_qsys_0|dc_data_wr_port_data[15]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N21
dffeas \nios2_qsys_0|A_st_data[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N20
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[16]~52 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[19]~18_combout ),
	.datae(!\nios2_qsys_0|A_st_data [16]),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[16]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[16]~52 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[16]~52 .lut_mask = 64'h00CC00FF33CC33FF;
defparam \nios2_qsys_0|dc_data_wr_port_data[16]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N2
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[16]~16 (
	.dataa(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [16]),
	.datad(!\nios2_qsys_0|M_st_data [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[16]~16 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[16]~16 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \nios2_qsys_0|M_dc_st_data[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N3
dffeas \nios2_qsys_0|A_dc_st_data[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N30
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[16]~19 (
	.dataa(!\nios2_qsys_0|dc_data_wr_port_data[16]~52_combout ),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|A_dc_st_data [16]),
	.datad(!\nios2_qsys_0|M_st_data [16]),
	.datae(!\nios2_qsys_0|M_mem_byte_en [2]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[16]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[16]~19 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[16]~19 .lut_mask = 64'h1919195D5D5D195D;
defparam \nios2_qsys_0|dc_data_wr_port_data[16]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N26
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[17]~17 (
	.dataa(!\nios2_qsys_0|M_st_data [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[17]~17 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[17]~17 .lut_mask = 64'h00550055FF55FF55;
defparam \nios2_qsys_0|M_dc_st_data[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N27
dffeas \nios2_qsys_0|A_dc_st_data[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y38_N3
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|Add1~5_sumout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y38_N5
dffeas \to_hw_data|data_out[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [17]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[17] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y38_N7
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [17]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N16
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[17]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[17]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[17]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y31_N33
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y38_N6
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~44 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [17] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17] & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17])))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [17] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17] & ( 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]))) ) ) ) # ( 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [17] & ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [17] 
// & ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17] & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]) ) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [17]),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~44 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~44 .lut_mask = 64'hFCFCA8A8FC00A800;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~44 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N94
stratixiv_io_ibuf \to_sw_data_export[17]~input (
	.i(to_sw_data_export[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[17]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[17]~input .bus_hold = "false";
defparam \to_sw_data_export[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y39_N29
dffeas \to_sw_data|readdata[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[17]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[17] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y39_N6
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[17]~feeder (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[17]~feeder_combout  = ( \to_sw_data|readdata [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data|readdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[17]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y39_N7
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y38_N14
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~36 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [17] & ( ((!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a 
// [17] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ))) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [17] & ( 
// (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [17] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) ) )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [17]),
	.datac(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~44_combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~36 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~36 .lut_mask = 64'hF0F3F0F3F5F7F5F7;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y38_N15
dffeas \nios2_qsys_0|d_readdata_d1[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~36_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N14
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[17]~53 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [17]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|d_readdata_d1 [17]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[19]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[17]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[17]~53 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[17]~53 .lut_mask = 64'h000F000FF3F3F3F3;
defparam \nios2_qsys_0|dc_data_wr_port_data[17]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N34
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[17]~20 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [17]),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|A_dc_st_data [17]),
	.datad(!\nios2_qsys_0|M_st_data [17]),
	.datae(!\nios2_qsys_0|M_mem_byte_en [2]),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[17]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[17]~20 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[17]~20 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \nios2_qsys_0|dc_data_wr_port_data[17]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M9K_X31_Y35_N0
stratixiv_ram_block \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios2_qsys_0|dc_data_wr_port_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\nios2_qsys_0|dc_data_wr_port_en~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\nios2_qsys_0|dc_data_wr_port_data[17]~20_combout ,\nios2_qsys_0|dc_data_wr_port_data[16]~19_combout ,\nios2_qsys_0|dc_data_wr_port_data[15]~17_combout ,\nios2_qsys_0|dc_data_wr_port_data[14]~16_combout ,\nios2_qsys_0|dc_data_wr_port_data[13]~15_combout ,
\nios2_qsys_0|dc_data_wr_port_data[12]~14_combout ,\nios2_qsys_0|dc_data_wr_port_data[11]~13_combout ,\nios2_qsys_0|dc_data_wr_port_data[10]~12_combout ,\nios2_qsys_0|dc_data_wr_port_data[9]~11_combout ,\nios2_qsys_0|dc_data_wr_port_data[8]~10_combout ,
\nios2_qsys_0|dc_data_wr_port_data[7]~8_combout ,\nios2_qsys_0|dc_data_wr_port_data[6]~7_combout ,\nios2_qsys_0|dc_data_wr_port_data[5]~6_combout ,\nios2_qsys_0|dc_data_wr_port_data[4]~5_combout ,\nios2_qsys_0|dc_data_wr_port_data[3]~4_combout ,
\nios2_qsys_0|dc_data_wr_port_data[2]~3_combout ,\nios2_qsys_0|dc_data_wr_port_data[1]~2_combout ,\nios2_qsys_0|dc_data_wr_port_data[0]~1_combout }),
	.portaaddr({\nios2_qsys_0|dc_data_wr_port_addr[8]~8_combout ,\nios2_qsys_0|dc_data_wr_port_addr[7]~7_combout ,\nios2_qsys_0|dc_data_wr_port_addr[6]~6_combout ,\nios2_qsys_0|dc_data_wr_port_addr[5]~5_combout ,\nios2_qsys_0|dc_data_wr_port_addr[4]~4_combout ,
\nios2_qsys_0|dc_data_wr_port_addr[3]~3_combout ,\nios2_qsys_0|dc_data_wr_port_addr[2]~2_combout ,\nios2_qsys_0|dc_data_wr_port_addr[1]~1_combout ,\nios2_qsys_0|dc_data_wr_port_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\nios2_qsys_0|dc_data_rd_port_addr[8]~8_combout ,\nios2_qsys_0|dc_data_rd_port_addr[7]~7_combout ,\nios2_qsys_0|dc_data_rd_port_addr[6]~6_combout ,\nios2_qsys_0|dc_data_rd_port_addr[5]~5_combout ,\nios2_qsys_0|dc_data_rd_port_addr[4]~4_combout ,
\nios2_qsys_0|dc_data_rd_port_addr[3]~3_combout ,\nios2_qsys_0|dc_data_rd_port_addr[2]~2_combout ,\nios2_qsys_0|dc_data_rd_port_addr[1]~1_combout ,\nios2_qsys_0|dc_data_rd_port_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena3";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena3";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_dc_data_module:vectadd_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_cpm1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X25_Y34_N7
dffeas \nios2_qsys_0|A_dc_rd_data[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N0
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_rd_data [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[17]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N1
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[17]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N30
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[12]~12 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [12]),
	.datab(!\nios2_qsys_0|A_st_data [12]),
	.datac(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datad(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[12]~12 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[12]~12 .lut_mask = 64'h505350535F535F53;
defparam \nios2_qsys_0|d_writedata_nxt[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N31
dffeas \nios2_qsys_0|d_writedata[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y36_N34
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout  = ( \nios2_qsys_0|d_writedata [12] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|d_writedata [12]),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N23
dffeas \to_hw_data|data_out[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [12]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[12] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N19
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [12]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N17
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N30
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[12]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[12]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[12]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N39
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N16
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~50 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12] & ( 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [12]) # 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12] 
// & ( (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ((!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [12]) # (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12] & ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [12]) # (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12] & ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [12]) # 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [12]),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~50 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~50 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N6
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~20 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout  = ( \mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout  & ( (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & 
// (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [12]))) # (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & 
// (((\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [12])) # (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [12]))) ) ) # ( 
// !\mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout  )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [12]),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~20 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~20 .lut_mask = 64'hFFFFFFFF03570357;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N7
dffeas \nios2_qsys_0|d_readdata_d1[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N28
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[12]~48 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [12]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [12]),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[14]~9_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[12]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[12]~48 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[12]~48 .lut_mask = 64'h00FF00FF0F330F33;
defparam \nios2_qsys_0|dc_data_wr_port_data[12]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N32
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[12]~14 (
	.dataa(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datab(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datac(!\nios2_qsys_0|M_st_data [12]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [12]),
	.datae(!\nios2_qsys_0|A_dc_st_data [12]),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[12]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[12]~14 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[12]~14 .lut_mask = 64'h0000AAAA57DF57DF;
defparam \nios2_qsys_0|dc_data_wr_port_data[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N19
dffeas \nios2_qsys_0|A_dc_rd_data[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N24
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_rd_data [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[16]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N25
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[16]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N4
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[29]~29 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [29]),
	.datab(!\nios2_qsys_0|A_st_data [29]),
	.datac(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datad(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[29]~29 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[29]~29 .lut_mask = 64'h505350535F535F53;
defparam \nios2_qsys_0|d_writedata_nxt[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N5
dffeas \nios2_qsys_0|d_writedata[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N4
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout  = ( \nios2_qsys_0|d_writedata [29] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N6
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~38 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout  = ( \onchip_memory2_0|the_altsyncram|auto_generated|q_a [25] & ( (((\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [25] & 
// \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) # (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout )) # (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ) ) ) # ( 
// !\onchip_memory2_0|the_altsyncram|auto_generated|q_a [25] & ( ((\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [25] & \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) # 
// (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout ) ) )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [25]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~37_combout ),
	.datae(gnd),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~38 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~38 .lut_mask = 64'h11FF11FF1FFF1FFF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N7
dffeas \nios2_qsys_0|d_readdata_d1[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~38_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N13
dffeas \nios2_qsys_0|A_slow_inst_result[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[25]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N2
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[25]~53 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [57]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[25]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[25]~53 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[25]~53 .lut_mask = 64'hFF50FF50A000A000;
defparam \nios2_qsys_0|A_wr_data_unfiltered[25]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N14
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[25]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_inst_result[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N15
dffeas \nios2_qsys_0|A_inst_result[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[25]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N38
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[25]~54 (
	.dataa(!\nios2_qsys_0|A_slow_inst_result [25]),
	.datab(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[25]~53_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.datae(!\nios2_qsys_0|A_inst_result [25]),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[25]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[25]~54 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[25]~54 .lut_mask = 64'hF055F0550033FF33;
defparam \nios2_qsys_0|A_wr_data_unfiltered[25]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[25]~20 (
	.dataa(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.datac(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[25]~54_combout ),
	.datae(!\nios2_qsys_0|M_alu_result [25]),
	.dataf(!\nios2_qsys_0|W_wr_data [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[25]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[25]~20 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[25]~20 .lut_mask = 64'h20252A2F70757A7F;
defparam \nios2_qsys_0|D_src1_reg[25]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N25
dffeas \nios2_qsys_0|E_src1[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[25]~20_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N10
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[22]~59 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22]),
	.datac(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datad(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[22]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[22]~59 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[22]~59 .lut_mask = 64'hCCFCCCFCC000C000;
defparam \nios2_qsys_0|A_wr_data_unfiltered[22]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N36
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[22]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[22]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[22]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[22]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[22]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[22]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[22]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N0
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout  = ( \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N1
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N12
stratixiv_lcell_comb \jtag_uart_0|Add1~25 (
// Equation(s):
// \jtag_uart_0|Add1~25_sumout  = SUM(( VCC ) + ( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) + ( \jtag_uart_0|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datag(gnd),
	.cin(\jtag_uart_0|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jtag_uart_0|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|Add1~25 .extended_lut = "off";
defparam \jtag_uart_0|Add1~25 .lut_mask = 64'h000000FF0000FFFF;
defparam \jtag_uart_0|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y38_N13
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|Add1~25_sumout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N1
dffeas \to_hw_data|data_out[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [22]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[22] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y38_N3
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [22]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N2
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~57 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~57_combout  = ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [22] & ( \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22] & (((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22] & (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) ) ) ) # ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [22] 
// & ( !\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22] & (((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22] & (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [22] 
// & ( !\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22] & (((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22] & (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) ) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22]),
	.datab(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [22]),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~57 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~57 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~57 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N1
stratixiv_io_ibuf \to_sw_data_export[22]~input (
	.i(to_sw_data_export[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[22]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[22]~input .bus_hold = "false";
defparam \to_sw_data_export[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y39_N24
stratixiv_lcell_comb \to_sw_data|readdata[22]~feeder (
// Equation(s):
// \to_sw_data|readdata[22]~feeder_combout  = ( \to_sw_data_export[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data_export[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_sw_data|readdata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_sw_data|readdata[22]~feeder .extended_lut = "off";
defparam \to_sw_data|readdata[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_sw_data|readdata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y39_N25
dffeas \to_sw_data|readdata[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_sw_data|readdata[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[22] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y36_N15
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [22]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N10
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [22] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~57_combout ) # 
// (((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [22])) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) ) ) # ( 
// !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [22] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~57_combout ) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [22])) 
// ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [22]),
	.datac(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~57_combout ),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~11 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~11 .lut_mask = 64'hF1F1F1F1F1FFF1FF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N11
dffeas \nios2_qsys_0|d_readdata_d1[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N37
dffeas \nios2_qsys_0|A_slow_inst_result[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[22]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y35_N4
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[22]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_inst_result[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N5
dffeas \nios2_qsys_0|A_inst_result[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[22]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N28
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[22]~60 (
	.dataa(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[22]~59_combout ),
	.datad(!\nios2_qsys_0|A_slow_inst_result [22]),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.dataf(!\nios2_qsys_0|A_inst_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[22]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[22]~60 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[22]~60 .lut_mask = 64'hC0C011DDF3F311DD;
defparam \nios2_qsys_0|A_wr_data_unfiltered[22]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N18
stratixiv_lcell_comb \nios2_qsys_0|Add16~37 (
	.dataa(!\nios2_qsys_0|E_src1 [8]),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [8]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~37_sumout ),
	.cout(\nios2_qsys_0|Add16~38 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~37 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~37 .lut_mask = 64'h0000CC3300005555;
defparam \nios2_qsys_0|Add16~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N20
stratixiv_lcell_comb \nios2_qsys_0|Add16~41 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src2 [9]),
	.datad(!\nios2_qsys_0|E_src1 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~41_sumout ),
	.cout(\nios2_qsys_0|Add16~42 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~41 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~41 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios2_qsys_0|Add16~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N22
stratixiv_lcell_comb \nios2_qsys_0|Add16~45 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src2 [10]),
	.datad(!\nios2_qsys_0|E_src1 [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~45_sumout ),
	.cout(\nios2_qsys_0|Add16~46 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~45 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~45 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios2_qsys_0|Add16~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N24
stratixiv_lcell_comb \nios2_qsys_0|Add16~49 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src1 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [11]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~49_sumout ),
	.cout(\nios2_qsys_0|Add16~50 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~49 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~49 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios2_qsys_0|Add16~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N26
stratixiv_lcell_comb \nios2_qsys_0|Add16~53 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_src1 [12]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [12]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~53_sumout ),
	.cout(\nios2_qsys_0|Add16~54 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~53 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~53 .lut_mask = 64'h0000CC33000000FF;
defparam \nios2_qsys_0|Add16~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N21
dffeas \nios2_qsys_0|D_pc_plus_one[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc_plus_one [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc_plus_one[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc_plus_one[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N18
stratixiv_lcell_comb \nios2_qsys_0|Add3~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|F_pc [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add3~37_sumout ),
	.cout(\nios2_qsys_0|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add3~37 .extended_lut = "off";
defparam \nios2_qsys_0|Add3~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nios2_qsys_0|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N18
stratixiv_lcell_comb \nios2_qsys_0|Add0~37 (
	.dataa(!\nios2_qsys_0|Add3~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add0~37_sumout ),
	.cout(\nios2_qsys_0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add0~37 .extended_lut = "off";
defparam \nios2_qsys_0|Add0~37 .lut_mask = 64'h0000FF0000005555;
defparam \nios2_qsys_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N20
stratixiv_lcell_comb \nios2_qsys_0|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add0~41 .extended_lut = "off";
defparam \nios2_qsys_0|Add0~41 .lut_mask = 64'h0000FFFF00000000;
defparam \nios2_qsys_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N21
dffeas \nios2_qsys_0|D_br_taken_waddr_partial[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_br_taken_waddr_partial [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_br_taken_waddr_partial[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_br_taken_waddr_partial[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N2
stratixiv_lcell_comb \nios2_qsys_0|Add1~1 (
	.dataa(!\nios2_qsys_0|D_iw [18]),
	.datab(!\nios2_qsys_0|D_pc_plus_one [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_br_taken_waddr_partial [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add1~1 .extended_lut = "off";
defparam \nios2_qsys_0|Add1~1 .lut_mask = 64'h6666666699999999;
defparam \nios2_qsys_0|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N3
dffeas \nios2_qsys_0|E_extra_pc[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add1~1_combout ),
	.asdata(\nios2_qsys_0|D_pc_plus_one [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|D_br_pred_not_taken~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_extra_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_extra_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N20
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~6 (
	.dataa(!\nios2_qsys_0|E_logic_op [0]),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datad(!\nios2_qsys_0|E_src1 [12]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~6 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~6 .lut_mask = 64'h0803080303060306;
defparam \nios2_qsys_0|E_alu_result~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N0
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[12] (
	.dataa(!\nios2_qsys_0|E_ctrl_retaddr~q ),
	.datab(!\nios2_qsys_0|Add16~53_sumout ),
	.datac(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datad(!\nios2_qsys_0|E_extra_pc [10]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[12] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[12] .lut_mask = 64'h03570357FFFFFFFF;
defparam \nios2_qsys_0|E_alu_result[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N1
dffeas \nios2_qsys_0|M_alu_result[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [12]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y34_N33
dffeas \nios2_qsys_0|W_wr_data[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[12]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[12]~37 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[12]~37_combout ),
	.datab(!\nios2_qsys_0|M_alu_result [12]),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datad(!\nios2_qsys_0|W_wr_data [12]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[12]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[12]~37 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[12]~37 .lut_mask = 64'h00FF00FF35353535;
defparam \nios2_qsys_0|D_src2_reg[12]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N22
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[12]~38 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datad(!\nios2_qsys_0|E_alu_result [12]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[12]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[12]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[12]~38 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[12]~38 .lut_mask = 64'h048C048C26AE26AE;
defparam \nios2_qsys_0|D_src2_reg[12]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N23
dffeas \nios2_qsys_0|E_src2_reg[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[12]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N32
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[28]~101 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datab(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datad(!\nios2_qsys_0|Equal313~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[28]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[28]~101 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[28]~101 .lut_mask = 64'h040004000F000F00;
defparam \nios2_qsys_0|D_src2_reg[28]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N32
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[28]~102 (
	.dataa(!\nios2_qsys_0|D_src2_reg[28]~50_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[28]~101_combout ),
	.datad(!\nios2_qsys_0|E_alu_result~16_combout ),
	.datae(!\nios2_qsys_0|E_alu_result~1_combout ),
	.dataf(!\nios2_qsys_0|Add16~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[28]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[28]~102 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[28]~102 .lut_mask = 64'h5F7F5F7F5F7F7F7F;
defparam \nios2_qsys_0|D_src2_reg[28]~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N33
dffeas \nios2_qsys_0|E_src2_reg[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[28]~102_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N28
stratixiv_lcell_comb \nios2_qsys_0|E_st_data[28]~4 (
	.dataa(!\nios2_qsys_0|E_src2_reg [4]),
	.datab(!\nios2_qsys_0|E_src2_reg [12]),
	.datac(!\nios2_qsys_0|E_iw [4]),
	.datad(!\nios2_qsys_0|E_src2_reg [28]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_st_data[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_st_data[28]~4 .extended_lut = "off";
defparam \nios2_qsys_0|E_st_data[28]~4 .lut_mask = 64'h505F505F303F303F;
defparam \nios2_qsys_0|E_st_data[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N29
dffeas \nios2_qsys_0|M_st_data[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_st_data[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y36_N11
dffeas \nios2_qsys_0|A_st_data[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [28]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N8
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[28]~28 (
	.dataa(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datab(!\nios2_qsys_0|A_st_data [28]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [28]),
	.datad(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[28]~28 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[28]~28 .lut_mask = 64'h0F110F110FBB0FBB;
defparam \nios2_qsys_0|d_writedata_nxt[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N9
dffeas \nios2_qsys_0|d_writedata[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N34
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~15 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout  = ( \nios2_qsys_0|d_writedata [28] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~15 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~15 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N32
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~14 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [28]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~14 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~14 .lut_mask = 64'h303F303F303F303F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[28]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N7
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[11]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N29
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N19
dffeas \to_hw_data|data_out[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [11]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[11] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N3
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [11]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N2
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~25 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout  = ( \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ( ((\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [11])) # (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ( 
// (\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [11]) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [11]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~25 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~25 .lut_mask = 64'h000F000F555F555F;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X81_Y39_N94
stratixiv_io_ibuf \to_sw_data_export[11]~input (
	.i(to_sw_data_export[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[11]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[11]~input .bus_hold = "false";
defparam \to_sw_data_export[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N30
stratixiv_lcell_comb \to_sw_data|readdata[11]~feeder (
// Equation(s):
// \to_sw_data|readdata[11]~feeder_combout  = ( \to_sw_data_export[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data_export[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_sw_data|readdata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_sw_data|readdata[11]~feeder .extended_lut = "off";
defparam \to_sw_data|readdata[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_sw_data|readdata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N31
dffeas \to_sw_data|readdata[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_sw_data|readdata[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[11] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N15
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [11]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N4
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~26 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [11] & ( (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [11] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) 
// # (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout )) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [11] & ( 
// ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [11] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) # (\mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout ) ) )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~25_combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [11]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~26 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~26 .lut_mask = 64'h333F333F777F777F;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N5
dffeas \nios2_qsys_0|d_readdata_d1[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N16
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[11]~47 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [11]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [11]),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[14]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[11]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[11]~47 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[11]~47 .lut_mask = 64'h000F000FFF33FF33;
defparam \nios2_qsys_0|dc_data_wr_port_data[11]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N6
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[11]~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [11]),
	.datad(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[11]~11 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[11]~11 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \nios2_qsys_0|M_dc_st_data[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N7
dffeas \nios2_qsys_0|A_dc_st_data[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N12
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[11]~13 (
	.dataa(!\nios2_qsys_0|M_st_data [11]),
	.datab(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datac(!\nios2_qsys_0|dc_data_wr_port_data[11]~47_combout ),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [11]),
	.dataf(!\nios2_qsys_0|A_dc_st_data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[11]~13 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[11]~13 .lut_mask = 64'h010F0D0FF10FFD0F;
defparam \nios2_qsys_0|dc_data_wr_port_data[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N23
dffeas \nios2_qsys_0|A_dc_rd_data[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N18
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[13]~feeder (
	.dataa(!\nios2_qsys_0|A_dc_rd_data [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[13]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N19
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[13]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N32
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[10]~10 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [10]),
	.datab(!\nios2_qsys_0|A_st_data [10]),
	.datac(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datad(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[10]~10 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[10]~10 .lut_mask = 64'h505350535F535F53;
defparam \nios2_qsys_0|d_writedata_nxt[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y37_N33
dffeas \nios2_qsys_0|d_writedata[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N35
dffeas \to_hw_data|data_out[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [10]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[10] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y37_N3
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [10]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[10]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[10]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[10]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y37_N31
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N10
stratixiv_lcell_comb \jtag_uart_0|ac~0 (
// Equation(s):
// \jtag_uart_0|ac~0_combout  = ( \jtag_uart_0|ac~q  & ( \jtag_uart_0|ien_AE~0_combout  & ( (!\nios2_qsys_0|d_writedata [10]) # ((\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q ) # 
// (\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q )) ) ) ) # ( !\jtag_uart_0|ac~q  & ( \jtag_uart_0|ien_AE~0_combout  & ( (\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q ) # 
// (\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ) ) ) ) # ( \jtag_uart_0|ac~q  & ( !\jtag_uart_0|ien_AE~0_combout  ) ) # ( !\jtag_uart_0|ac~q  & ( !\jtag_uart_0|ien_AE~0_combout  & ( 
// (\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q ) # (\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ) ) ) )

	.dataa(!\nios2_qsys_0|d_writedata [10]),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(gnd),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q ),
	.datae(!\jtag_uart_0|ac~q ),
	.dataf(!\jtag_uart_0|ien_AE~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|ac~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|ac~0 .extended_lut = "off";
defparam \jtag_uart_0|ac~0 .lut_mask = 64'h33FFFFFF33FFBBFF;
defparam \jtag_uart_0|ac~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y37_N11
dffeas \jtag_uart_0|ac (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|ac~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|ac .is_wysiwyg = "true";
defparam \jtag_uart_0|ac .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y37_N29
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|ac~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N28
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~41 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10] & ( \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [10] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10])))) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10] & ( \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] 
// & ( (!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [10] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10]))) ) ) ) # ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10] & ( !\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10]))) ) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10] & ( 
// !\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [10]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10]),
	.datae(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~41 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~41 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N32
stratixiv_io_ibuf \to_sw_data_export[10]~input (
	.i(to_sw_data_export[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[10]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[10]~input .bus_hold = "false";
defparam \to_sw_data_export[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y37_N9
dffeas \to_sw_data|readdata[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[10]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[10] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y37_N7
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [10]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N38
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~31 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [10] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout ) # 
// (((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [10])) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) ) ) # ( 
// !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [10] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout ) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [10])) 
// ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~41_combout ),
	.datab(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~31 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~31 .lut_mask = 64'hAABBAABBAFBFAFBF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y37_N39
dffeas \nios2_qsys_0|d_readdata_d1[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N34
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[10]~46 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [10]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [10]),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[14]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[10]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[10]~46 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[10]~46 .lut_mask = 64'h000F000FFF33FF33;
defparam \nios2_qsys_0|dc_data_wr_port_data[10]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N0
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[10]~12 (
	.dataa(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datab(!\nios2_qsys_0|A_dc_st_data [10]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [10]),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[10]~46_combout ),
	.datae(!\nios2_qsys_0|A_dc_fill_active~q ),
	.dataf(!\nios2_qsys_0|M_st_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[10]~12 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[10]~12 .lut_mask = 64'h330A00FF335F00FF;
defparam \nios2_qsys_0|dc_data_wr_port_data[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N32
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_data[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[12]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_data[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_rd_data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N33
dffeas \nios2_qsys_0|A_dc_rd_data[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_rd_data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N20
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_rd_data [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[12]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N21
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[12]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N30
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[22]~22 (
	.dataa(!\nios2_qsys_0|A_st_data [22]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [22]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[22]~22 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[22]~22 .lut_mask = 64'h3305330533F533F5;
defparam \nios2_qsys_0|d_writedata_nxt[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N31
dffeas \nios2_qsys_0|d_writedata[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N30
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~9 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout  = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( \nios2_qsys_0|d_writedata [22] ) )

	.dataa(!\nios2_qsys_0|d_writedata [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~9 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~9 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N28
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [22]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~8 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~8 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N38
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~21 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout  = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( \nios2_qsys_0|d_writedata [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_writedata [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~21 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~21 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N36
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~20 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [23]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~20 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~20 .lut_mask = 64'h05050505F5F5F5F5;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N36
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_data[34] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_data [34] = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [0] ) # ( !\mm_interconnect_0|cmd_xbar_mux|saved_grant [0] & ( (\nios2_qsys_0|d_byteenable [2] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [1]) ) )

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_byteenable [2]),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[34] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[34] .lut_mask = 64'h03030303FFFFFFFF;
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N37
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N18
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|byteenable [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M9K_X31_Y39_N0
stratixiv_ram_block \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(!\rst_controller|r_early_rst~q ),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[23]~20_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[22]~8_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~3_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~6_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~7_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[18]~30_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[17]~18_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[16]~5_combout ,gnd,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~23_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[5]~25_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[1]~1_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[7]~7_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[5]~5_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[4]~4_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[2]~2_combout ,
\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[2]~1_combout ,\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .init_file = "vectadd_nios2_qsys_0_ociram_default_contents.mif";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_86j1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 512'h17B80A24E1019CCEE02E2E1A89A26A38922C779ECCC82659999E6E5BB596A88609106E3A089D9983159080B0D75BB7800C84F3E08CC45F1A0CCAB592BD26205C;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h1F416EE6A3E49A21429455AB90E2917AC24801CA6F97C8F558F150AA926AE458E874A26D89C9C8D0D808347B601894240313C88A2A2F0C8F097509342C4E7E88DB4F335860C44D32B5072CC5D178D49173B2D2C7F7487578770A1407A2A660A8C6126BB4DAE144B0F1AEAA549D134467303DD60A2F16C30AD63015BC320C1CC7C2C573109E0742B2C907A212908C22670605C6201B98B03015851E664372ECB2D44F2287005460ECEC652CBB1F2AD6194D164D03A8922AA1384900BC58859CA2D6A8BDF0E66E2580E4E451456AD4350DD4E262F12068934D0496086529D81CF50B0C9526038944D2D00AA24B07F070D992CE062F5FC5E0C1D43A8F652204E9E5;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'hA0457E765F221FCA73A8D0D21C47949D2F11E370BEBC2997576BD2A369E48867315683D43394A2A75702D3E6903B61883137050CC5E2488828165B06538EC249A104186D3E846E931BC91E1025A64741F3E0B46EA97BAF5560D450A9C6642BBCCD8341D880F0C619024242D468A42E3A55115563374050DEEC378808A7709B50D420363E5B24E2F049220D0DB84D881152296A7E1F8791E3D582F43074051F4444624884AED31D0793E736C08132445D28D7C6D4701C4C6507BD926B6043EC20D807295DAD22884908E4730C4F64A061647E14298C1AC4B6FAC070873FBB946070B3B4047257A608AB43FAE120EE621D0544E08AC05CE61E268DEA3289DD0A4E;
// synopsys translate_on

// Location: FF_X30_Y38_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[21]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N7
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N4
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~54 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~54_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [21] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21] & ( 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21])))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [21] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21] & ( 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]))) ) ) ) # ( 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [21] & ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [21] 
// & ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21] & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [21]),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~54 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~54 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~54 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N94
stratixiv_io_ibuf \to_sw_data_export[21]~input (
	.i(to_sw_data_export[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[21]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[21]~input .bus_hold = "false";
defparam \to_sw_data_export[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y38_N13
dffeas \to_sw_data|readdata[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[21]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[21] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N15
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [21]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N34
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~16 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [21] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~54_combout ) # (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a 
// [21] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [21] & ( 
// (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~54_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [21] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~54_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [21]),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~16 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~16 .lut_mask = 64'hAABBAABBAFBFAFBF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y38_N35
dffeas \nios2_qsys_0|d_readdata_d1[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N21
dffeas \nios2_qsys_0|A_slow_inst_result[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[21]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N12
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[21]~61 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [53]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[21]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[21]~61 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[21]~61 .lut_mask = 64'hFF88FF8822002200;
defparam \nios2_qsys_0|A_wr_data_unfiltered[21]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N10
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[21]~feeder (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[21]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_inst_result[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N11
dffeas \nios2_qsys_0|A_inst_result[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[21]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N36
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[21]~62 (
	.dataa(!\nios2_qsys_0|A_slow_inst_result [21]),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[21]~61_combout ),
	.datac(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datad(!\nios2_qsys_0|A_inst_result [21]),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[21]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[21]~62 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[21]~62 .lut_mask = 64'hCCCC555500FF0F0F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[21]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N30
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[22]~89 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datab(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datad(!\nios2_qsys_0|Equal313~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[22]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[22]~89 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[22]~89 .lut_mask = 64'h040004000F000F00;
defparam \nios2_qsys_0|D_src2_reg[22]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N29
dffeas \nios2_qsys_0|W_wr_data[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[22]~60_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N12
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[22]~62 (
	.dataa(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[22]~60_combout ),
	.datae(!\nios2_qsys_0|M_alu_result [22]),
	.dataf(!\nios2_qsys_0|W_wr_data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[22]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[22]~62 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[22]~62 .lut_mask = 64'h0001040550515455;
defparam \nios2_qsys_0|D_src2_reg[22]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N8
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[22]~90 (
	.dataa(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datab(!\nios2_qsys_0|Add16~93_sumout ),
	.datac(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[22]~89_combout ),
	.datae(!\nios2_qsys_0|D_src2_reg[22]~62_combout ),
	.dataf(!\nios2_qsys_0|E_alu_result~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[22]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[22]~90 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[22]~90 .lut_mask = 64'h01FFFFFF55FFFFFF;
defparam \nios2_qsys_0|D_src2_reg[22]~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N9
dffeas \nios2_qsys_0|E_src2_reg[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[22]~90_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y36_N21
dffeas \nios2_qsys_0|M_st_data[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[22]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|E_iw [4]),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y36_N29
dffeas \nios2_qsys_0|A_st_data[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N28
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[22]~58 (
	.dataa(!\nios2_qsys_0|A_st_data [22]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|dc_data_wr_port_data[19]~18_combout ),
	.datad(!\nios2_qsys_0|d_readdata_d1 [22]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[22]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[22]~58 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[22]~58 .lut_mask = 64'h0F0F0F0F05F505F5;
defparam \nios2_qsys_0|dc_data_wr_port_data[22]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N22
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[22]~22 (
	.dataa(!\nios2_qsys_0|M_st_data [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[22]~22 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[22]~22 .lut_mask = 64'h00550055FF55FF55;
defparam \nios2_qsys_0|M_dc_st_data[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N23
dffeas \nios2_qsys_0|A_dc_st_data[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N12
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[22]~25 (
	.dataa(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datab(!\nios2_qsys_0|dc_data_wr_port_data[22]~58_combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [22]),
	.datad(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datae(!\nios2_qsys_0|A_dc_st_data [22]),
	.dataf(!\nios2_qsys_0|M_st_data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[22]~25 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[22]~25 .lut_mask = 64'h13119B9913339BBB;
defparam \nios2_qsys_0|dc_data_wr_port_data[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N20
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[21]~21 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_st_data [21]),
	.datac(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[21]~21 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[21]~21 .lut_mask = 64'h03030303F3F3F3F3;
defparam \nios2_qsys_0|M_dc_st_data[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N21
dffeas \nios2_qsys_0|A_dc_st_data[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N24
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[21]~57 (
	.dataa(!\nios2_qsys_0|A_st_data [21]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_readdata_d1 [21]),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[19]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[21]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[21]~57 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[21]~57 .lut_mask = 64'h000F000FFF55FF55;
defparam \nios2_qsys_0|dc_data_wr_port_data[21]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N6
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[21]~24 (
	.dataa(!\nios2_qsys_0|A_dc_st_data [21]),
	.datab(!\nios2_qsys_0|M_st_data [21]),
	.datac(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[21]~57_combout ),
	.datae(!\nios2_qsys_0|A_dc_fill_active~q ),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[21]~24 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[21]~24 .lut_mask = 64'h550300FF55F300FF;
defparam \nios2_qsys_0|dc_data_wr_port_data[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N1
stratixiv_io_ibuf \to_sw_data_export[20]~input (
	.i(to_sw_data_export[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[20]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[20]~input .bus_hold = "false";
defparam \to_sw_data_export[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y38_N37
dffeas \to_sw_data|readdata[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[20]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[20] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N39
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [20]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N8
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[20]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[20]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N9
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[20]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N31
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y38_N9
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|Add1~17_sumout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N23
dffeas \to_hw_data|data_out[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [20]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[20] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N29
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [20]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N28
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~51 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [20] & ( \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ( 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20] & (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20])))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [20] & ( \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ( 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20] & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]))) ) ) ) # ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [20] & ( !\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]))) ) 
// ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [20] & ( !\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [20]),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~51 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~51 .lut_mask = 64'hFAFAFA00C8C8C800;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N16
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~21 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout  = ( \mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout  & ( (!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [20] & 
// (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [20]))) # (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [20] & 
// (((\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [20])) # (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ))) ) ) # ( 
// !\mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout  )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [20]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [20]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~21 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~21 .lut_mask = 64'hFFFFFFFF03570357;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y38_N17
dffeas \nios2_qsys_0|d_readdata_d1[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N36
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[20]~56 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [20]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [20]),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[19]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[20]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[20]~56 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[20]~56 .lut_mask = 64'h000F000FFF33FF33;
defparam \nios2_qsys_0|dc_data_wr_port_data[20]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N6
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[20]~20 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [20]),
	.datab(!\nios2_qsys_0|M_st_data [20]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[20]~20 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[20]~20 .lut_mask = 64'h5533553355335533;
defparam \nios2_qsys_0|M_dc_st_data[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N7
dffeas \nios2_qsys_0|A_dc_st_data[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N28
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[20]~23 (
	.dataa(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [20]),
	.datad(!\nios2_qsys_0|M_st_data [20]),
	.datae(!\nios2_qsys_0|dc_data_wr_port_data[20]~56_combout ),
	.dataf(!\nios2_qsys_0|A_dc_st_data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[20]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[20]~23 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[20]~23 .lut_mask = 64'h00003B7FCCCC3B7F;
defparam \nios2_qsys_0|dc_data_wr_port_data[20]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N8
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[19]~19 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [19]),
	.datac(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[19]~19 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[19]~19 .lut_mask = 64'h303030303F3F3F3F;
defparam \nios2_qsys_0|M_dc_st_data[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N9
dffeas \nios2_qsys_0|A_dc_st_data[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N36
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[19]~55 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [19]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [19]),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[19]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[19]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[19]~55 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[19]~55 .lut_mask = 64'h000F000FFF33FF33;
defparam \nios2_qsys_0|dc_data_wr_port_data[19]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N4
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[19]~22 (
	.dataa(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [19]),
	.datac(!\nios2_qsys_0|A_dc_st_data [19]),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[19]~55_combout ),
	.datae(!\nios2_qsys_0|A_dc_fill_active~q ),
	.dataf(!\nios2_qsys_0|M_st_data [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[19]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[19]~22 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[19]~22 .lut_mask = 64'h0F2200FF0F7700FF;
defparam \nios2_qsys_0|dc_data_wr_port_data[19]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N22
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[23]~feeder (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[23]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_inst_result[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N23
dffeas \nios2_qsys_0|A_inst_result[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[23]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N38
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[23]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[23]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y35_N39
dffeas \nios2_qsys_0|A_slow_inst_result[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[23]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N6
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[23]~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datad(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [55]),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[23]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[23]~57 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[23]~57 .lut_mask = 64'hFFFFF00000F00000;
defparam \nios2_qsys_0|A_wr_data_unfiltered[23]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N0
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[23]~58 (
	.dataa(!\nios2_qsys_0|A_inst_result [23]),
	.datab(!\nios2_qsys_0|A_slow_inst_result [23]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[23]~57_combout ),
	.datae(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[23]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[23]~58 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[23]~58 .lut_mask = 64'hF505F50530303F3F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[23]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N1
dffeas \nios2_qsys_0|W_wr_data[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[23]~58_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[23]~22 (
	.dataa(!\nios2_qsys_0|W_wr_data [23]),
	.datab(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [23]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[23]~58_combout ),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.dataf(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[23]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[23]~22 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[23]~22 .lut_mask = 64'h0303CFCF44774477;
defparam \nios2_qsys_0|D_src1_reg[23]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N21
dffeas \nios2_qsys_0|E_src1[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[23]~22_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N30
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[12]~36 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [44]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[12]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[12]~36 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[12]~36 .lut_mask = 64'hF480F480F480F480;
defparam \nios2_qsys_0|A_wr_data_unfiltered[12]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y36_N2
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[12]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[12]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|A_slow_inst_result[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y36_N8
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld16_data[12]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|d_readdata_d1 [28]),
	.datae(!\nios2_qsys_0|d_readdata_d1 [12]),
	.dataf(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld16_data[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld16_data[12]~4 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld16_data[12]~4 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \nios2_qsys_0|A_slow_ld16_data[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N35
dffeas \nios2_qsys_0|A_ld_align_byte1_fill (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_ld8~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ld_align_byte1_fill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ld_align_byte1_fill .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ld_align_byte1_fill .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y36_N3
dffeas \nios2_qsys_0|A_slow_inst_result[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[12]~feeder_combout ),
	.asdata(\nios2_qsys_0|A_slow_ld16_data[12]~4_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte1_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N0
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[12]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_inst_result[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N1
dffeas \nios2_qsys_0|A_inst_result[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[12]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y34_N14
stratixiv_lcell_comb \nios2_qsys_0|A_data_ram_ld16_data[12]~4 (
	.dataa(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_inst_result [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_inst_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_data_ram_ld16_data[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_data_ram_ld16_data[12]~4 .extended_lut = "off";
defparam \nios2_qsys_0|A_data_ram_ld16_data[12]~4 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios2_qsys_0|A_data_ram_ld16_data[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y34_N32
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[12]~37 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[11]~1_combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[12]~36_combout ),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datad(!\nios2_qsys_0|A_slow_inst_result [12]),
	.datae(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.dataf(!\nios2_qsys_0|A_data_ram_ld16_data[12]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[12]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[12]~37 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[12]~37 .lut_mask = 64'h80D085D58ADA8FDF;
defparam \nios2_qsys_0|A_wr_data_unfiltered[12]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N32
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[12]~12 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[12]~37_combout ),
	.datab(!\nios2_qsys_0|W_wr_data [12]),
	.datac(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datad(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.dataf(!\nios2_qsys_0|M_alu_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[12]~12 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[12]~12 .lut_mask = 64'h0305F30503F5F3F5;
defparam \nios2_qsys_0|D_src1_reg[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N33
dffeas \nios2_qsys_0|E_src1[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[12]~12_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N28
stratixiv_lcell_comb \nios2_qsys_0|Add16~57 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src2 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [13]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~57_sumout ),
	.cout(\nios2_qsys_0|Add16~58 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~57 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~57 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_qsys_0|Add16~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N30
stratixiv_lcell_comb \nios2_qsys_0|Add16~61 (
	.dataa(!\nios2_qsys_0|E_src2 [14]),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [14]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~61_sumout ),
	.cout(\nios2_qsys_0|Add16~62 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~61 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~61 .lut_mask = 64'h0000FF0000006666;
defparam \nios2_qsys_0|Add16~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N32
stratixiv_lcell_comb \nios2_qsys_0|Add16~65 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_src1 [15]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [15]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~65_sumout ),
	.cout(\nios2_qsys_0|Add16~66 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~65 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~65 .lut_mask = 64'h0000CC33000000FF;
defparam \nios2_qsys_0|Add16~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N34
stratixiv_lcell_comb \nios2_qsys_0|Add16~69 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_src2 [16]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [16]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~69_sumout ),
	.cout(\nios2_qsys_0|Add16~70 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~69 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~69 .lut_mask = 64'h0000FF00000033CC;
defparam \nios2_qsys_0|Add16~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N36
stratixiv_lcell_comb \nios2_qsys_0|Add16~73 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src1 [17]),
	.datad(!\nios2_qsys_0|E_src2 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~73_sumout ),
	.cout(\nios2_qsys_0|Add16~74 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~73 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~73 .lut_mask = 64'h0000F0F0000033CC;
defparam \nios2_qsys_0|Add16~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N8
stratixiv_lcell_comb \nios2_qsys_0|E_logic_result[17]~4 (
	.dataa(!\nios2_qsys_0|E_logic_op [0]),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_src1 [17]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_logic_result[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_result[17]~4 .extended_lut = "off";
defparam \nios2_qsys_0|E_logic_result[17]~4 .lut_mask = 64'h8833883333663366;
defparam \nios2_qsys_0|E_logic_result[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N32
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[17]~71 (
	.dataa(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datab(!\nios2_qsys_0|Add16~73_sumout ),
	.datac(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_logic_result[17]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[17]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[17]~71 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[17]~71 .lut_mask = 64'h110011001F001F00;
defparam \nios2_qsys_0|D_src2_reg[17]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N4
stratixiv_lcell_comb \nios2_qsys_0|D_src2[17]~27 (
	.dataa(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datab(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|D_iw [7]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[17]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[17]~27 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[17]~27 .lut_mask = 64'h0077007788FF88FF;
defparam \nios2_qsys_0|D_src2[17]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src2[17]~33 (
	.dataa(!\nios2_qsys_0|D_src2_reg[17]~71_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datac(!\nios2_qsys_0|D_src2[17]~27_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[17]~72_combout ),
	.datae(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datag(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[17]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[17]~33 .extended_lut = "on";
defparam \nios2_qsys_0|D_src2[17]~33 .lut_mask = 64'h50F00F0F5CFC0F0F;
defparam \nios2_qsys_0|D_src2[17]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N21
dffeas \nios2_qsys_0|E_src2[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[17]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N38
stratixiv_lcell_comb \nios2_qsys_0|Add16~77 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src2 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [18]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~77_sumout ),
	.cout(\nios2_qsys_0|Add16~78 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~77 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~77 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_qsys_0|Add16~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N0
stratixiv_lcell_comb \nios2_qsys_0|Add16~81 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src1 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [19]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~81_sumout ),
	.cout(\nios2_qsys_0|Add16~82 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~81 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~81 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios2_qsys_0|Add16~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N36
stratixiv_lcell_comb \nios2_qsys_0|E_logic_result[19]~2 (
	.dataa(!\nios2_qsys_0|E_logic_op [1]),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(!\nios2_qsys_0|E_src1 [19]),
	.datad(!\nios2_qsys_0|E_src2 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_logic_result[19]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_result[19]~2 .extended_lut = "off";
defparam \nios2_qsys_0|E_logic_result[19]~2 .lut_mask = 64'h8556855685568556;
defparam \nios2_qsys_0|E_logic_result[19]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N30
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~25 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datac(!\nios2_qsys_0|E_logic_result[19]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~25 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~25 .lut_mask = 64'h0303030303030303;
defparam \nios2_qsys_0|E_alu_result~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N21
dffeas \nios2_qsys_0|W_wr_data[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[19]~66_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N24
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[19] (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_alu_result~25_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[19] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[19] .lut_mask = 64'h3333333333FF33FF;
defparam \nios2_qsys_0|E_alu_result[19] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N25
dffeas \nios2_qsys_0|M_alu_result[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [19]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N10
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[19]~67 (
	.dataa(!\nios2_qsys_0|W_wr_data [19]),
	.datab(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[19]~66_combout ),
	.datae(!\nios2_qsys_0|M_alu_result [19]),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[19]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[19]~67 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[19]~67 .lut_mask = 64'h1010131310131013;
defparam \nios2_qsys_0|D_src2_reg[19]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N26
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[19]~68 (
	.dataa(!\nios2_qsys_0|Add16~81_sumout ),
	.datab(!\nios2_qsys_0|E_alu_result~25_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datad(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[19]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[19]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[19]~68 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[19]~68 .lut_mask = 64'hFCF8FCF800000000;
defparam \nios2_qsys_0|D_src2_reg[19]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N22
stratixiv_lcell_comb \nios2_qsys_0|D_src2[19]~23 (
	.dataa(!\nios2_qsys_0|D_iw [21]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datad(!\nios2_qsys_0|D_iw [9]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[19]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[19]~23 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[19]~23 .lut_mask = 64'h505F505F00FF00FF;
defparam \nios2_qsys_0|D_src2[19]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N14
stratixiv_lcell_comb \nios2_qsys_0|D_src2[19]~24 (
	.dataa(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[19]~68_combout ),
	.datac(!\nios2_qsys_0|D_src2[19]~23_combout ),
	.datad(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[19]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[19]~24 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[19]~24 .lut_mask = 64'hCC0FCC0FDD0FDD0F;
defparam \nios2_qsys_0|D_src2[19]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N15
dffeas \nios2_qsys_0|E_src2[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[19]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N2
stratixiv_lcell_comb \nios2_qsys_0|Add16~85 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src1 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [20]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~85_sumout ),
	.cout(\nios2_qsys_0|Add16~86 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~85 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~85 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios2_qsys_0|Add16~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N4
stratixiv_lcell_comb \nios2_qsys_0|Add16~89 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src1 [21]),
	.datad(!\nios2_qsys_0|E_src2 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~89_sumout ),
	.cout(\nios2_qsys_0|Add16~90 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~89 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~89 .lut_mask = 64'h0000F0F0000033CC;
defparam \nios2_qsys_0|Add16~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[22]~61 (
	.dataa(!\nios2_qsys_0|E_alu_result~22_combout ),
	.datab(!\nios2_qsys_0|Add16~93_sumout ),
	.datac(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[22]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[22]~61 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[22]~61 .lut_mask = 64'h0000000057575757;
defparam \nios2_qsys_0|D_src2_reg[22]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N18
stratixiv_lcell_comb \nios2_qsys_0|D_src2[22]~17 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_iw [21]),
	.datac(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datad(gnd),
	.datae(!\nios2_qsys_0|D_iw [12]),
	.dataf(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[22]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[22]~17 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[22]~17 .lut_mask = 64'h30303F3F0000FFFF;
defparam \nios2_qsys_0|D_src2[22]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|D_src2[22]~18 (
	.dataa(!\nios2_qsys_0|D_src2_reg[22]~61_combout ),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datac(!\nios2_qsys_0|D_src2_reg[22]~62_combout ),
	.datad(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datae(!\nios2_qsys_0|D_src2[22]~17_combout ),
	.dataf(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[22]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[22]~18 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[22]~18 .lut_mask = 64'h5F005FFF7F007FFF;
defparam \nios2_qsys_0|D_src2[22]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N1
dffeas \nios2_qsys_0|E_src2[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[22]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N20
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~22 (
	.dataa(!\nios2_qsys_0|E_logic_op [1]),
	.datab(!\nios2_qsys_0|E_src1 [22]),
	.datac(!\nios2_qsys_0|E_src2 [22]),
	.datad(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~22 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~22 .lut_mask = 64'h0095009500160016;
defparam \nios2_qsys_0|E_alu_result~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N26
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[22] (
	.dataa(!\nios2_qsys_0|E_alu_result~22_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Add16~93_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[22] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[22] .lut_mask = 64'h555555555F5F5F5F;
defparam \nios2_qsys_0|E_alu_result[22] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N27
dffeas \nios2_qsys_0|M_alu_result[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [22]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N36
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[22]~23 (
	.dataa(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datab(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [22]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.datae(!\nios2_qsys_0|W_wr_data [22]),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[22]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[22]~23 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[22]~23 .lut_mask = 64'h028A46CE139B57DF;
defparam \nios2_qsys_0|D_src1_reg[22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N37
dffeas \nios2_qsys_0|E_src1[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[22]~23_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [22]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N0
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[20]~63 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [52]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[20]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[20]~63 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[20]~63 .lut_mask = 64'hF8F8F8F820202020;
defparam \nios2_qsys_0|A_wr_data_unfiltered[20]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N22
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[20]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[20]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y35_N23
dffeas \nios2_qsys_0|A_slow_inst_result[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[20]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N38
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[20]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_inst_result[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N39
dffeas \nios2_qsys_0|A_inst_result[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[20]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N36
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[20]~64 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[20]~63_combout ),
	.datab(!\nios2_qsys_0|A_slow_inst_result [20]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datad(!\nios2_qsys_0|A_inst_result [20]),
	.datae(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[20]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[20]~64 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[20]~64 .lut_mask = 64'hA0AFA0AF30303F3F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[20]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y32_N37
dffeas \nios2_qsys_0|W_wr_data[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[20]~64_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N6
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[20]~66 (
	.dataa(!\nios2_qsys_0|M_alu_result [20]),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datac(!\nios2_qsys_0|W_wr_data [20]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[20]~64_combout ),
	.datae(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.dataf(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[20]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[20]~66 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[20]~66 .lut_mask = 64'h000000000F0F4477;
defparam \nios2_qsys_0|D_src2_reg[20]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N10
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[20]~65 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|Add16~85_sumout ),
	.datac(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datad(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[20]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[20]~65 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[20]~65 .lut_mask = 64'h000300030F0F0F0F;
defparam \nios2_qsys_0|D_src2_reg[20]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src2[20]~21 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datac(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datad(!\nios2_qsys_0|D_iw [10]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[20]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[20]~21 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[20]~21 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \nios2_qsys_0|D_src2[20]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N28
stratixiv_lcell_comb \nios2_qsys_0|D_src2[20]~22 (
	.dataa(!\nios2_qsys_0|D_src2_reg[20]~66_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[20]~65_combout ),
	.datac(!\nios2_qsys_0|D_src2[20]~21_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datae(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.dataf(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[20]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[20]~22 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[20]~22 .lut_mask = 64'h77770F0F77FF0F0F;
defparam \nios2_qsys_0|D_src2[20]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N29
dffeas \nios2_qsys_0|E_src2[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[20]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N8
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[20] (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|Add16~85_sumout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[20] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[20] .lut_mask = 64'h00330033FFFFFFFF;
defparam \nios2_qsys_0|E_alu_result[20] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N9
dffeas \nios2_qsys_0|M_alu_result[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [20]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[20]~25 (
	.dataa(!\nios2_qsys_0|M_alu_result [20]),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[20]~64_combout ),
	.datac(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datae(!\nios2_qsys_0|W_wr_data [20]),
	.dataf(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[20]~25 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[20]~25 .lut_mask = 64'h00F00FFF53535353;
defparam \nios2_qsys_0|D_src1_reg[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N21
dffeas \nios2_qsys_0|E_src1[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[20]~25_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [20]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N34
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[11]~38 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [43]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[11]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[11]~38 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[11]~38 .lut_mask = 64'hFF44FF4488008800;
defparam \nios2_qsys_0|A_wr_data_unfiltered[11]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y35_N12
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[11]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_inst_result[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N13
dffeas \nios2_qsys_0|A_inst_result[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[11]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y35_N30
stratixiv_lcell_comb \nios2_qsys_0|A_data_ram_ld16_data[11]~5 (
	.dataa(!\nios2_qsys_0|A_inst_result [27]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datad(!\nios2_qsys_0|A_inst_result [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_data_ram_ld16_data[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_data_ram_ld16_data[11]~5 .extended_lut = "off";
defparam \nios2_qsys_0|A_data_ram_ld16_data[11]~5 .lut_mask = 64'h05F505F505F505F5;
defparam \nios2_qsys_0|A_data_ram_ld16_data[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y36_N30
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[11]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[11]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|A_slow_inst_result[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N10
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld16_data[11]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_readdata_d1 [11]),
	.datad(!\nios2_qsys_0|d_readdata_d1 [27]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld16_data[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld16_data[11]~5 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld16_data[11]~5 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \nios2_qsys_0|A_slow_ld16_data[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y36_N31
dffeas \nios2_qsys_0|A_slow_inst_result[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[11]~feeder_combout ),
	.asdata(\nios2_qsys_0|A_slow_ld16_data[11]~5_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte1_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N6
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[11]~39 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[11]~38_combout ),
	.datab(!\nios2_qsys_0|A_data_ram_ld16_data[11]~5_combout ),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[11]~1_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datae(!\nios2_qsys_0|A_slow_inst_result [11]),
	.dataf(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[11]~39 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[11]~39 .lut_mask = 64'hA030AF30A03FAF3F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y33_N37
dffeas \nios2_qsys_0|W_wr_data[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[21]~62_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[21]~64 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datab(!\nios2_qsys_0|W_wr_data [21]),
	.datac(!\nios2_qsys_0|M_alu_result [21]),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datae(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[21]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[21]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[21]~64 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[21]~64 .lut_mask = 64'h0000272200002777;
defparam \nios2_qsys_0|D_src2_reg[21]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src2[21]~19 (
	.dataa(!\nios2_qsys_0|D_iw [21]),
	.datab(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[21]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[21]~19 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[21]~19 .lut_mask = 64'h4400440077FF77FF;
defparam \nios2_qsys_0|D_src2[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N2
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[21]~63 (
	.dataa(!\nios2_qsys_0|Add16~89_sumout ),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[21]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[21]~63 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[21]~63 .lut_mask = 64'h0011001100FF00FF;
defparam \nios2_qsys_0|D_src2_reg[21]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N6
stratixiv_lcell_comb \nios2_qsys_0|D_src2[21]~20 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datab(!\nios2_qsys_0|D_src2_reg[21]~64_combout ),
	.datac(!\nios2_qsys_0|D_src2[21]~19_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datae(!\nios2_qsys_0|D_src2_reg[21]~63_combout ),
	.dataf(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[21]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[21]~20 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[21]~20 .lut_mask = 64'h3377FFFF0F0F0F0F;
defparam \nios2_qsys_0|D_src2[21]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N7
dffeas \nios2_qsys_0|E_src2[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[21]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N38
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~23 (
	.dataa(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_src1 [21]),
	.datae(!\nios2_qsys_0|E_src2 [21]),
	.dataf(!\nios2_qsys_0|E_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~23 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~23 .lut_mask = 64'h4411111100111144;
defparam \nios2_qsys_0|E_alu_result~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N0
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[21] (
	.dataa(!\nios2_qsys_0|Add16~89_sumout ),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[21] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[21] .lut_mask = 64'h11111111FFFFFFFF;
defparam \nios2_qsys_0|E_alu_result[21] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N1
dffeas \nios2_qsys_0|M_alu_result[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [21]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[21]~24 (
	.dataa(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datab(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [21]),
	.datad(!\nios2_qsys_0|W_wr_data [21]),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[21]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[21]~24 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[21]~24 .lut_mask = 64'h02468ACE13579BDF;
defparam \nios2_qsys_0|D_src1_reg[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y33_N25
dffeas \nios2_qsys_0|E_src1[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[21]~24_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N10
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[21]~87 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datab(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datae(!\nios2_qsys_0|Equal313~0_combout ),
	.dataf(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[21]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[21]~87 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[21]~87 .lut_mask = 64'h0044000000FF0000;
defparam \nios2_qsys_0|D_src2_reg[21]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N30
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[21]~88 (
	.dataa(!\nios2_qsys_0|Add16~89_sumout ),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[21]~87_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[21]~64_combout ),
	.datae(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.dataf(!\nios2_qsys_0|E_alu_result~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[21]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[21]~88 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[21]~88 .lut_mask = 64'h0FFF1FFF0FFFFFFF;
defparam \nios2_qsys_0|D_src2_reg[21]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N31
dffeas \nios2_qsys_0|E_src2_reg[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[21]~88_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N23
dffeas \nios2_qsys_0|M_st_data[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[21]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|E_iw [4]),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N25
dffeas \nios2_qsys_0|A_st_data[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [21]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N26
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[21]~21 (
	.dataa(!\nios2_qsys_0|A_st_data [21]),
	.datab(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [21]),
	.datad(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[21]~21 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[21]~21 .lut_mask = 64'h0C1D0C1D3F1D3F1D;
defparam \nios2_qsys_0|d_writedata_nxt[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N27
dffeas \nios2_qsys_0|d_writedata[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N38
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout  = (\nios2_qsys_0|d_writedata [21] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_writedata [21]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~5 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~5 .lut_mask = 64'h000F000F000F000F;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N2
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[21]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[21]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N36
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~3 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [21]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~3 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~3 .lut_mask = 64'h505050505F5F5F5F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[20]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N30
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout  = (\nios2_qsys_0|d_writedata [20] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_writedata [20]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~7 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~7 .lut_mask = 64'h000F000F000F000F;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N28
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~6 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~6 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~6 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[20]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N19
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[18]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y38_N7
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N8
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~42 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [18] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18] & ( 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18])))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [18] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18] & ( 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]))) ) ) ) # ( 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [18] & ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [18] 
// & ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18] & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [18]),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~42 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~42 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~42 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N1
stratixiv_io_ibuf \to_sw_data_export[18]~input (
	.i(to_sw_data_export[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[18]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[18]~input .bus_hold = "false";
defparam \to_sw_data_export[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N4
stratixiv_lcell_comb \to_sw_data|readdata[18]~feeder (
// Equation(s):
// \to_sw_data|readdata[18]~feeder_combout  = ( \to_sw_data_export[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data_export[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_sw_data|readdata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_sw_data|readdata[18]~feeder .extended_lut = "off";
defparam \to_sw_data|readdata[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_sw_data|readdata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N5
dffeas \to_sw_data|readdata[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_sw_data|readdata[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[18] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y38_N11
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [18]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N16
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~32 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [18] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout ) # (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a 
// [18] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [18] & ( 
// (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [18] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [18]),
	.datab(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~42_combout ),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~32 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~32 .lut_mask = 64'hCDCDCDCDCDFFCDFF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N17
dffeas \nios2_qsys_0|d_readdata_d1[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N12
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[18]~54 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [18]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [18]),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[19]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[18]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[18]~54 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[18]~54 .lut_mask = 64'h000F000FFF33FF33;
defparam \nios2_qsys_0|dc_data_wr_port_data[18]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[18]~18 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [18]),
	.datac(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[18]~18 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[18]~18 .lut_mask = 64'h303030303F3F3F3F;
defparam \nios2_qsys_0|M_dc_st_data[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N1
dffeas \nios2_qsys_0|A_dc_st_data[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N26
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[18]~21 (
	.dataa(!\nios2_qsys_0|dc_data_wr_port_data[18]~54_combout ),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [18]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|A_dc_st_data [18]),
	.datae(!\nios2_qsys_0|M_mem_byte_en [2]),
	.dataf(!\nios2_qsys_0|M_st_data [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[18]~21 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[18]~21 .lut_mask = 64'h15B505A515B555F5;
defparam \nios2_qsys_0|dc_data_wr_port_data[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N2
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[24]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_inst_result[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N24
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[24] (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datad(!\nios2_qsys_0|E_alu_result~20_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[24] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[24] .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \nios2_qsys_0|E_alu_result[24] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N25
dffeas \nios2_qsys_0|M_alu_result[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [24]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y35_N3
dffeas \nios2_qsys_0|A_inst_result[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[24]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N0
stratixiv_lcell_comb \nios2_qsys_0|A_data_ram_ld16_data[8]~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_inst_result [8]),
	.datac(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_inst_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_data_ram_ld16_data[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_data_ram_ld16_data[8]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_data_ram_ld16_data[8]~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \nios2_qsys_0|A_data_ram_ld16_data[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N2
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[8]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[8]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N12
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld16_data[8]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datad(!\nios2_qsys_0|d_readdata_d1 [24]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld16_data[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld16_data[8]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld16_data[8]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \nios2_qsys_0|A_slow_ld16_data[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N3
dffeas \nios2_qsys_0|A_slow_inst_result[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[8]~feeder_combout ),
	.asdata(\nios2_qsys_0|A_slow_ld16_data[8]~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte1_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N22
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[8]~0 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[8]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[8]~0 .lut_mask = 64'hF4F4F4F480808080;
defparam \nios2_qsys_0|A_wr_data_unfiltered[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N4
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[8]~3 (
	.dataa(!\nios2_qsys_0|A_data_ram_ld16_data[8]~0_combout ),
	.datab(!\nios2_qsys_0|A_slow_inst_result [8]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[11]~1_combout ),
	.datad(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[8]~3 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[8]~3 .lut_mask = 64'hF3F3505F0303505F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N38
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[27]~99 (
	.dataa(!\nios2_qsys_0|Equal313~0_combout ),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datae(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.dataf(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[27]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[27]~99 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[27]~99 .lut_mask = 64'h0022000022222222;
defparam \nios2_qsys_0|D_src2_reg[27]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N32
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[27]~100 (
	.dataa(!\nios2_qsys_0|D_src2_reg[27]~99_combout ),
	.datab(!\nios2_qsys_0|E_alu_result~17_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[27]~52_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datae(!\nios2_qsys_0|Add16~113_sumout ),
	.dataf(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[27]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[27]~100 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[27]~100 .lut_mask = 64'h5F7F5F7F5F7F5FFF;
defparam \nios2_qsys_0|D_src2_reg[27]~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N33
dffeas \nios2_qsys_0|E_src2_reg[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[27]~100_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N2
stratixiv_lcell_comb \nios2_qsys_0|E_st_data[27]~3 (
	.dataa(!\nios2_qsys_0|E_src2_reg [3]),
	.datab(!\nios2_qsys_0|E_iw [4]),
	.datac(!\nios2_qsys_0|E_src2_reg [11]),
	.datad(!\nios2_qsys_0|E_iw [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2_reg [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_st_data[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_st_data[27]~3 .extended_lut = "off";
defparam \nios2_qsys_0|E_st_data[27]~3 .lut_mask = 64'h440C440C773F773F;
defparam \nios2_qsys_0|E_st_data[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N3
dffeas \nios2_qsys_0|M_st_data[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_st_data[27]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N11
dffeas \nios2_qsys_0|A_st_data[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N8
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[27]~27 (
	.dataa(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datab(!\nios2_qsys_0|A_st_data [27]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [27]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[27]~27 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[27]~27 .lut_mask = 64'h01AB01AB51FB51FB;
defparam \nios2_qsys_0|d_writedata_nxt[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N9
dffeas \nios2_qsys_0|d_writedata[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N20
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~16 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout  = ( \nios2_qsys_0|d_writedata [27] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~16 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N10
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~15 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~15 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~15 .lut_mask = 64'h00550055FF55FF55;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[27]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[26]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [26]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [28]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [26]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36 .lut_mask = 64'h05F505F533333333;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N16
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13 .lut_mask = 64'h3030303030103010;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14 .lut_mask = 64'h0000000000A8AAAA;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y40_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N30
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[24]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[24]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N32
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~10 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout  = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( \nios2_qsys_0|d_writedata [24] ) )

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_writedata [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~10 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~10 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~9 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~9 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~9 .lut_mask = 64'h00550055FF55FF55;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[24]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[28]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N20
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout  = ( \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N21
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y40_N25
dffeas \to_hw_data|data_out[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [28]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[28] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y38_N25
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [28]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N24
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~22 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [28] & ( \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ( 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28]) # (\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [28] & ( 
// \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28] ) ) ) # ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [28] & ( 
// !\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ( \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [28]),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~22 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~22 .lut_mask = 64'h000033330F0F3F3F;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N34
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~23 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout  = ( \mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout  ) # ( !\mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout  & ( 
// (!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [28] & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )))) # 
// (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [28] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) # 
// (\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [28]))) ) )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [28]),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [28]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~23 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~23 .lut_mask = 64'h05370537FFFFFFFF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N35
dffeas \nios2_qsys_0|d_readdata_d1[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y36_N14
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[4]~3 (
	.dataa(!\nios2_qsys_0|d_readdata_d1 [4]),
	.datab(!\nios2_qsys_0|d_readdata_d1 [28]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [12]),
	.datad(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datae(!\nios2_qsys_0|A_ld_align_sh8~q ),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[4]~3 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[4]~3 .lut_mask = 64'h55000F3355FF0F33;
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y36_N15
dffeas \nios2_qsys_0|A_slow_inst_result[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N36
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[4]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[4]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|A_inst_result[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N37
dffeas \nios2_qsys_0|A_inst_result[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[4]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y34_N10
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[4]~16 (
	.dataa(!\nios2_qsys_0|A_slow_inst_result [4]),
	.datab(!\nios2_qsys_0|A_data_ram_ld16_data[12]~4_combout ),
	.datac(!\nios2_qsys_0|A_inst_result [4]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[7]~5_combout ),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[7]~4_combout ),
	.dataf(!\nios2_qsys_0|A_inst_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[4]~16 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[4]~16 .lut_mask = 64'h550F3300550F33FF;
defparam \nios2_qsys_0|A_wr_data_unfiltered[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N32
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[4]~17 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[7]~7_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [4]),
	.datad(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[4]~17 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[4]~17 .lut_mask = 64'h000C000C006E006E;
defparam \nios2_qsys_0|A_wr_data_unfiltered[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N2
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[4]~18 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[4]~16_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[4]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[4]~18 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[4]~18 .lut_mask = 64'h00CC00CCFFFFFFFF;
defparam \nios2_qsys_0|A_wr_data_unfiltered[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N4
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[19]~83 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datab(!\nios2_qsys_0|Equal313~0_combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datad(gnd),
	.datae(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.dataf(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[19]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[19]~83 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[19]~83 .lut_mask = 64'h040400000C0C0C0C;
defparam \nios2_qsys_0|D_src2_reg[19]~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N28
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[19]~84 (
	.dataa(!\nios2_qsys_0|D_src2_reg[19]~83_combout ),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(!\nios2_qsys_0|Add16~81_sumout ),
	.datad(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datae(!\nios2_qsys_0|E_alu_result~25_combout ),
	.dataf(!\nios2_qsys_0|D_src2_reg[19]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[19]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[19]~84 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[19]~84 .lut_mask = 64'h555755FFFFFFFFFF;
defparam \nios2_qsys_0|D_src2_reg[19]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N29
dffeas \nios2_qsys_0|E_src2_reg[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[19]~84_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y34_N11
dffeas \nios2_qsys_0|M_st_data[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[19]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|E_iw [4]),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y34_N37
dffeas \nios2_qsys_0|A_st_data[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N38
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[19]~19 (
	.dataa(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datab(!\nios2_qsys_0|A_st_data [19]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [19]),
	.datad(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[19]~19 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[19]~19 .lut_mask = 64'h0F110F110FBB0FBB;
defparam \nios2_qsys_0|d_writedata_nxt[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N39
dffeas \nios2_qsys_0|d_writedata[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N12
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout  = ( \nios2_qsys_0|d_writedata [19] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~8 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~8 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [19]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~7 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~7 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[19]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[7]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N14
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~20 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout  = (\nios2_qsys_0|d_writedata [7] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [1])

	.dataa(!\nios2_qsys_0|d_writedata [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~20 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~20 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N15
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N8
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [7]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19 .lut_mask = 64'h03030303F3F3F3F3;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[6]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N16
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~24 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout  = (\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & \nios2_qsys_0|d_writedata [6])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datac(!\nios2_qsys_0|d_writedata [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~24 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~24 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N28
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~23 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [6]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~23 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~23 .lut_mask = 64'h05050505F5F5F5F5;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N3
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N0
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~52 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [5] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5] & ( 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [5] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5] & 
// ( (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [5] & ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [5] & 
// ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5] & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [5]),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~52 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~52 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N28
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout  = ( \nios2_qsys_0|d_writedata [7] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|d_writedata [7]),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: M9K_X31_Y36_N0
stratixiv_ram_block \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\onchip_memory2_0|wren~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(!\rst_controller|r_early_rst~q ),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~1_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~11_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~15_combout ,
\mm_interconnect_0|cmd_xbar_mux_001|src_payload~19_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~23_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~27_combout ,\mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout }),
	.portaaddr({\mm_interconnect_0|cmd_xbar_mux_001|src_data [47],\mm_interconnect_0|cmd_xbar_mux_001|src_data [46],\mm_interconnect_0|cmd_xbar_mux_001|src_data [45],\mm_interconnect_0|cmd_xbar_mux_001|src_data [44],\mm_interconnect_0|cmd_xbar_mux_001|src_data [43],
\mm_interconnect_0|cmd_xbar_mux_001|src_data [42],\mm_interconnect_0|cmd_xbar_mux_001|src_data [41],\mm_interconnect_0|cmd_xbar_mux_001|src_data [40],\mm_interconnect_0|cmd_xbar_mux_001|src_data [39],\mm_interconnect_0|cmd_xbar_mux_001|src_data [38]}),
	.portabyteenamasks({\mm_interconnect_0|cmd_xbar_mux_001|src_data [32]}),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file = "vectadd_onchip_memory2_0.hex";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_j1n1:auto_generated|ALTSYNCRAM";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N32
stratixiv_io_ibuf \to_sw_data_export[5]~input (
	.i(to_sw_data_export[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[5]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[5]~input .bus_hold = "false";
defparam \to_sw_data_export[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y34_N23
dffeas \to_sw_data|readdata[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[5]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[5] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y34_N25
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [5]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N8
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~14 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [5] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout ) # (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [5] 
// & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [5] & ( 
// (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [5] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~52_combout ),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~14 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~14 .lut_mask = 64'hABABABABABFFABFF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y38_N9
dffeas \nios2_qsys_0|d_readdata_d1[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N36
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[5]~41 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|dc_data_wr_port_data[0]~0_combout ),
	.datad(!\nios2_qsys_0|A_st_data [5]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[5]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[5]~41 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[5]~41 .lut_mask = 64'h0C0F0C0F3C3F3C3F;
defparam \nios2_qsys_0|dc_data_wr_port_data[5]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N26
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[5]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [5]),
	.datad(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[5]~5 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[5]~5 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \nios2_qsys_0|M_dc_st_data[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N27
dffeas \nios2_qsys_0|A_dc_st_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N28
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[5]~6 (
	.dataa(!\nios2_qsys_0|dc_data_wr_port_data[5]~41_combout ),
	.datab(!\nios2_qsys_0|A_dc_st_data [5]),
	.datac(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(!\nios2_qsys_0|M_st_data [5]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[5]~6 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[5]~6 .lut_mask = 64'h2255275572557755;
defparam \nios2_qsys_0|dc_data_wr_port_data[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N33
dffeas \nios2_qsys_0|A_dc_rd_data[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N0
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[11]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_rd_data [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[11]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N1
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[11]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N30
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[7]~7 (
	.dataa(!\nios2_qsys_0|A_st_data [7]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [7]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[7]~7 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[7]~7 .lut_mask = 64'h3305330533F533F5;
defparam \nios2_qsys_0|d_writedata_nxt[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N31
dffeas \nios2_qsys_0|d_writedata[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X21_Y38_N0
stratixiv_ram_block \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\jtag_uart_0|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\jtag_uart_0|fifo_wr~q ),
	.ena1(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.ena2(vcc),
	.ena3(\jtag_uart_0|r_val~0_combout ),
	.clr0(\rst_controller|r_sync_rst~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\nios2_qsys_0|d_writedata [7],\nios2_qsys_0|d_writedata [6],\nios2_qsys_0|d_writedata [5],\nios2_qsys_0|d_writedata [4],\nios2_qsys_0|d_writedata [3],\nios2_qsys_0|d_writedata [2],
\nios2_qsys_0|d_writedata [1],\nios2_qsys_0|d_writedata [0]}),
	.portaaddr({\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_input_clock_enable = "ena2";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena3";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena3";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_output_clock_enable = "ena1";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clock_duty_cycle_dependence = "on";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "vectadd_jtag_uart_0:jtag_uart_0|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_e691:auto_generated|a_dpfifo_lc91:dpfifo|dpram_i091:FIFOram|altsyncram_mcs1:altsyncram1|ALTSYNCRAM";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 6;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 36;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 63;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 64;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 6;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "clear0";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "clock1";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 36;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 63;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 64;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N18
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~14 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~14 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N19
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N38
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~13 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(gnd),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [8]),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [5]),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~13 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~13 .lut_mask = 64'h0011445500000000;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N39
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y40_N0
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y40_N1
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y40_N9
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N5
dffeas \to_hw_data|data_out[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [4]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[4] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N21
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [4]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N20
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~49 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [4] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4] & (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4])))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [4] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]))) ) ) ) # ( 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [4] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [4] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [4]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~49 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~49 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~49 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N32
stratixiv_io_ibuf \to_sw_data_export[4]~input (
	.i(to_sw_data_export[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[4]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[4]~input .bus_hold = "false";
defparam \to_sw_data_export[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y39_N31
dffeas \to_sw_data|readdata[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[4]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[4] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N27
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [4]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N30
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~19 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout ) # 
// (((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [4])) # (\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [4])) ) ) # ( 
// !\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout ) # ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a 
// [4])) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~49_combout ),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [4]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~19 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~19 .lut_mask = 64'hAAAFAAAFBBBFBBBF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N31
dffeas \nios2_qsys_0|d_readdata_d1[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N18
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[4]~40 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [4]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[0]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[4]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[4]~40 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[4]~40 .lut_mask = 64'h00F300F30FF30FF3;
defparam \nios2_qsys_0|dc_data_wr_port_data[4]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N28
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[4]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[4]~4 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[4]~4 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \nios2_qsys_0|M_dc_st_data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N29
dffeas \nios2_qsys_0|A_dc_st_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N24
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[4]~5 (
	.dataa(!\nios2_qsys_0|dc_data_wr_port_data[4]~40_combout ),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|A_dc_st_data [4]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [4]),
	.datae(!\nios2_qsys_0|M_st_data [4]),
	.dataf(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[4]~5 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[4]~5 .lut_mask = 64'h195D195D19195D5D;
defparam \nios2_qsys_0|dc_data_wr_port_data[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N37
dffeas \nios2_qsys_0|A_dc_rd_data[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N10
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_rd_data [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[8]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N11
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[8]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N26
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[6]~6 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [6]),
	.datab(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datac(!\nios2_qsys_0|M_st_data [6]),
	.datad(!\nios2_qsys_0|A_st_data [6]),
	.datae(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[6]~6 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[6]~6 .lut_mask = 64'h4747447747474477;
defparam \nios2_qsys_0|d_writedata_nxt[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N27
dffeas \nios2_qsys_0|d_writedata[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N4
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout  = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( \nios2_qsys_0|d_writedata [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_writedata [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y40_N10
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y40_N11
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y38_N19
dffeas \to_hw_data|data_out[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [3]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[3] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N3
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [3]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N2
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~47 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout  = ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [3] & ( \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3])))) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3])))) ) ) ) # ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [3] & ( !\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3])))) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3])))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [3] & ( !\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3])))) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) # 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3])))) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.datab(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [3]),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~47 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~47 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N14
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~24 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout  = ( \mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout  & ( (!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & 
// (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & (\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [3]))) # (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & 
// (((\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [3])) # (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]))) ) ) # ( 
// !\mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout  )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [3]),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~24 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~24 .lut_mask = 64'hFFFFFFFF03570357;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N15
dffeas \nios2_qsys_0|d_readdata_d1[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N36
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[3]~39 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [3]),
	.datac(!\nios2_qsys_0|dc_data_wr_port_data[0]~0_combout ),
	.datad(!\nios2_qsys_0|d_readdata_d1 [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[3]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[3]~39 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[3]~39 .lut_mask = 64'h0F0F0F0F03F303F3;
defparam \nios2_qsys_0|dc_data_wr_port_data[3]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N12
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[3]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [3]),
	.datad(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[3]~3 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[3]~3 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \nios2_qsys_0|M_dc_st_data[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N13
dffeas \nios2_qsys_0|A_dc_st_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N28
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[3]~4 (
	.dataa(!\nios2_qsys_0|dc_data_wr_port_data[3]~39_combout ),
	.datab(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [3]),
	.datae(!\nios2_qsys_0|M_st_data [3]),
	.dataf(!\nios2_qsys_0|A_dc_st_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[3]~4 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[3]~4 .lut_mask = 64'h05451555A5E5B5F5;
defparam \nios2_qsys_0|dc_data_wr_port_data[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N35
dffeas \nios2_qsys_0|A_dc_rd_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N6
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[7]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N7
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[7]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N4
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[5]~5 (
	.dataa(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datab(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datac(!\nios2_qsys_0|M_st_data [5]),
	.datad(!\nios2_qsys_0|A_st_data [5]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[5]~5 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[5]~5 .lut_mask = 64'h04150415AEBFAEBF;
defparam \nios2_qsys_0|d_writedata_nxt[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N5
dffeas \nios2_qsys_0|d_writedata[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N14
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~12 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~5_combout ),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [4]),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .lut_mask = 64'h2222722227227722;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N15
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y40_N25
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y40_N35
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\~GND~combout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~q ),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0 .lut_mask = 64'h0000FF000404FF04;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_go~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2 .lut_mask = 64'h2222222277777777;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~2_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N7
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y37_N1
dffeas \to_hw_data|data_out[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [2]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[2] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N5
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [2]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N4
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~40 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [2] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2] & (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]) # 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [2] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [2] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [2] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) ) )

	.dataa(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.datab(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]),
	.datac(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [2]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~40 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~40 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~40 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N94
stratixiv_io_ibuf \to_sw_data_export[2]~input (
	.i(to_sw_data_export[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[2]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[2]~input .bus_hold = "false";
defparam \to_sw_data_export[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y39_N12
stratixiv_lcell_comb \to_sw_data|readdata[2]~feeder (
// Equation(s):
// \to_sw_data|readdata[2]~feeder_combout  = ( \to_sw_data_export[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data_export[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_sw_data|readdata[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_sw_data|readdata[2]~feeder .extended_lut = "off";
defparam \to_sw_data|readdata[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_sw_data|readdata[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y39_N13
dffeas \to_sw_data|readdata[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_sw_data|readdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[2] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N25
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [2]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N16
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~30 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [2] & ( ((!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [2] 
// & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ))) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [2] & ( 
// (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [2] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~40_combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~30 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~30 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N17
dffeas \nios2_qsys_0|d_readdata_d1[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N22
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[2]~38 (
	.dataa(!\nios2_qsys_0|dc_data_wr_port_data[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(!\nios2_qsys_0|A_st_data [2]),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[2]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[2]~38 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[2]~38 .lut_mask = 64'h5500555555AA55FF;
defparam \nios2_qsys_0|dc_data_wr_port_data[2]~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N26
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[2]~3 (
	.dataa(!\nios2_qsys_0|A_dc_st_data [2]),
	.datab(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [2]),
	.datad(!\nios2_qsys_0|dc_data_wr_port_data[2]~38_combout ),
	.datae(!\nios2_qsys_0|M_st_data [2]),
	.dataf(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[2]~3 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[2]~3 .lut_mask = 64'h550C553F00FF00FF;
defparam \nios2_qsys_0|dc_data_wr_port_data[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N25
dffeas \nios2_qsys_0|A_dc_rd_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N12
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_rd_data [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[6]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N13
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[6]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N16
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[4]~4 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [4]),
	.datab(!\nios2_qsys_0|A_st_data [4]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[4]~4 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[4]~4 .lut_mask = 64'h5503550355F355F3;
defparam \nios2_qsys_0|d_writedata_nxt[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N17
dffeas \nios2_qsys_0|d_writedata[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N8
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~10 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [2]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .lut_mask = 64'h0145014500000000;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N9
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N10
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~9 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [1]),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [4]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .lut_mask = 64'h0415041500000000;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N11
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N2
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~8 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~5_combout ),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [0]),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .lut_mask = 64'h2222722227227722;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N3
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N0
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~5_combout ),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~q ),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .lut_mask = 64'h2222722222727272;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N1
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N10
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~1 (
	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q ),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .lut_mask = 64'h5500550055005555;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N26
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~0 (
	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .lut_mask = 64'h300030F0200020A0;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N3
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N32
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~2 (
	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~2 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~2 .lut_mask = 64'h0C0C0C0C44444444;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N20
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~3 (
	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [1]),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout ),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout ),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid~q ),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .lut_mask = 64'h1100DD00F1F0FDF0;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N21
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y40_N12
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q ),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~0 .lut_mask = 64'h0050005000500050;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N6
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [0]),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 64'h0000FFFF0004FBFF;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N7
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N34
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~5 (
	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~5 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~5 .lut_mask = 64'h0000000044404440;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N12
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5]~5_combout ),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [3]),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .lut_mask = 64'h2222722222727272;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N13
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y40_N5
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y40_N33
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N20
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~3 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~3_combout  = ( \mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre [1] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1] & ( 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # (\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre [1] & ( 
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] ) ) ) # ( \mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre [1] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1] & ( \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre [1]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~3 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~3 .lut_mask = 64'h000033330F0F3F3F;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N19
dffeas \to_hw_data|data_out[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [1]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[1] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N7
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [1]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N32
stratixiv_io_ibuf \to_sw_data_export[1]~input (
	.i(to_sw_data_export[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[1]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[1]~input .bus_hold = "false";
defparam \to_sw_data_export[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y36_N11
dffeas \to_sw_data|readdata[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[1]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[1] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N39
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [1]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N2
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3 .lut_mask = 64'h2727272727272727;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~3_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N15
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N38
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~2 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~2_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [1] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1] & ( 
// (!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ((!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [1])))) ) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [1] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1] & ( 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ((!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [1]))) ) ) ) # ( 
// \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [1] & ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1] & ( (!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [1]))) ) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [1] & ( 
// !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]) # (!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [1]) ) ) )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [1]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datae(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [1]),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~2 .lut_mask = 64'hFCFCA8A8FC00A800;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
stratixiv_io_ibuf \to_sw_sig_export[1]~input (
	.i(to_sw_sig_export[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_sig_export[1]~input_o ));
// synopsys translate_off
defparam \to_sw_sig_export[1]~input .bus_hold = "false";
defparam \to_sw_sig_export[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y34_N20
stratixiv_lcell_comb \to_sw_sig|readdata[1]~feeder (
// Equation(s):
// \to_sw_sig|readdata[1]~feeder_combout  = ( \to_sw_sig_export[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_sig_export[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_sw_sig|readdata[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_sw_sig|readdata[1]~feeder .extended_lut = "off";
defparam \to_sw_sig|readdata[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_sw_sig|readdata[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y34_N21
dffeas \to_sw_sig|readdata[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_sw_sig|readdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_sig|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_sig|readdata[1] .is_wysiwyg = "true";
defparam \to_sw_sig|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y34_N24
stratixiv_lcell_comb \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[1]~feeder (
// Equation(s):
// \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[1]~feeder_combout  = ( \to_sw_sig|readdata [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_sig|readdata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[1]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y34_N25
dffeas \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N12
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_data[1] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_data [1] = ( \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre [1] & ( \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( (((!\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~2_combout ) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [1])) # (\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0])) # (\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~3_combout ) ) ) ) # ( 
// !\mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre [1] & ( \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( ((!\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~2_combout ) # (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [1])) # 
// (\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~3_combout ) ) ) ) # ( \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre [1] & ( !\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( 
// ((!\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~2_combout ) # (\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0])) # (\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~3_combout ) ) ) ) # ( 
// !\mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre [1] & ( !\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~2_combout ) # (\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~3_combout ) 
// ) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~3_combout ),
	.datab(!\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]),
	.datad(!\mm_interconnect_0|rsp_xbar_mux_001|src_data[1]~2_combout ),
	.datae(!\mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre [1]),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[1] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[1] .lut_mask = 64'hFF55FF77FF5FFF7F;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N13
dffeas \nios2_qsys_0|d_readdata_d1[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_data [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N3
dffeas \nios2_qsys_0|A_st_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N2
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[1]~37 (
	.dataa(!\nios2_qsys_0|dc_data_wr_port_data[0]~0_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|d_readdata_d1 [1]),
	.datae(!\nios2_qsys_0|A_st_data [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[1]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[1]~37 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[1]~37 .lut_mask = 64'h505A555F505A555F;
defparam \nios2_qsys_0|dc_data_wr_port_data[1]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N4
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[1]~2 (
	.dataa(!\nios2_qsys_0|A_dc_st_data [1]),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|dc_data_wr_port_data[1]~37_combout ),
	.datad(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datae(!\nios2_qsys_0|M_st_data [1]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[1]~2 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[1]~2 .lut_mask = 64'h4343434F4F434F4F;
defparam \nios2_qsys_0|dc_data_wr_port_data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N1
dffeas \nios2_qsys_0|A_dc_rd_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N22
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_rd_data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[4]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N23
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[4]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N38
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[3]~3 (
	.dataa(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datab(!\nios2_qsys_0|A_st_data [3]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [3]),
	.datad(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[3]~3 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[3]~3 .lut_mask = 64'h0F110F110FBB0FBB;
defparam \nios2_qsys_0|d_writedata_nxt[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N39
dffeas \nios2_qsys_0|d_writedata[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y40_N28
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~7 (
	.dataa(gnd),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|count [9]),
	.datac(gnd),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [10]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rdata [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .lut_mask = 64'h00330033CCFFCCFF;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y40_N29
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y40_N29
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [9]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N36
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N37
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|write_stalled~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y40_N15
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y40_N13
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read1~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N12
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read2~q ),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N0
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 (
	.dataa(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|read_req~q ),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|always2~0_combout ),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .lut_mask = 64'h3333FFFF3332FFFA;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y40_N1
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N30
stratixiv_lcell_comb \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 (
	.dataa(gnd),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .extended_lut = "off";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .lut_mask = 64'hCCCC0000CCCC0000;
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N32
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( 
// (!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) ) )

	.dataa(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h8800880000000000;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N16
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  & ( 
// (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (\jtag_uart_0|r_val~0_combout  & 
// !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(!\jtag_uart_0|r_val~0_combout ),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 64'h0000000003000300;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N26
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( (\jtag_uart_0|fifo_wr~q ) # 
// (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) # ( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  & ( 
// ((\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ) # (\jtag_uart_0|fifo_wr~q )) # (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) ) )

	.dataa(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(!\jtag_uart_0|fifo_wr~q ),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 64'h5FFF5FFF5F5F5F5F;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y38_N27
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y40_N6
stratixiv_lcell_comb \jtag_uart_0|r_val~0 (
// Equation(s):
// \jtag_uart_0|r_val~0_combout  = (\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout  & \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )

	.dataa(gnd),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout ),
	.datac(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|r_val~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|r_val~0 .extended_lut = "off";
defparam \jtag_uart_0|r_val~0 .lut_mask = 64'h0303030303030303;
defparam \jtag_uart_0|r_val~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N18
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = ( \jtag_uart_0|fifo_wr~q  & ( !\jtag_uart_0|r_val~0_combout  ) ) # ( !\jtag_uart_0|fifo_wr~q  & ( \jtag_uart_0|r_val~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jtag_uart_0|r_val~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|fifo_wr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N21
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y38_N23
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N34
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\jtag_uart_0|fifo_wr~q  & \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]))) ) )

	.dataa(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(!\jtag_uart_0|fifo_wr~q ),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000000000010001;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y38_N36
stratixiv_lcell_comb \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( !\jtag_uart_0|r_val~0_combout  ) ) ) # ( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\jtag_uart_0|r_val~0_combout  & 
// \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))) ) ) ) # ( \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & ( 
// !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  & ( !\jtag_uart_0|r_val~0_combout  ) ) )

	.dataa(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\jtag_uart_0|r_val~0_combout ),
	.datad(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h0000F0F00010F0F0;
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y38_N37
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N16
stratixiv_lcell_comb \jtag_uart_0|fifo_wr~0 (
// Equation(s):
// \jtag_uart_0|fifo_wr~0_combout  = ( \jtag_uart_0|woverflow~0_combout  & ( !\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  ) )

	.dataa(gnd),
	.datab(!\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|woverflow~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jtag_uart_0|fifo_wr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jtag_uart_0|fifo_wr~0 .extended_lut = "off";
defparam \jtag_uart_0|fifo_wr~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \jtag_uart_0|fifo_wr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N17
dffeas \jtag_uart_0|fifo_wr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|fifo_wr .is_wysiwyg = "true";
defparam \jtag_uart_0|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y38_N27
dffeas \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y38_N7
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|Add1~13_sumout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y38_N36
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[19]~feeder (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[19]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N37
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[19]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y38_N1
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y38_N35
dffeas \to_hw_data|data_out[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [19]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[19] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y38_N3
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [19]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y38_N2
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~48 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [19] & ( \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19] & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [19] & ( \mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ( 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19] & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) ) ) # ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [19] & ( !\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]))) ) 
// ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [19] & ( !\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & ( (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]) # 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [19]),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~48 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~48 .lut_mask = 64'hFCFCA8A8FC00A800;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~48 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N94
stratixiv_io_ibuf \to_sw_data_export[19]~input (
	.i(to_sw_data_export[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[19]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[19]~input .bus_hold = "false";
defparam \to_sw_data_export[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y38_N33
dffeas \to_sw_data|readdata[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[19]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[19] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y38_N27
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [19]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y38_N10
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~27 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout ) # 
// (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [19] & \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) # (\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [19])) ) ) # ( 
// !\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [19] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [19]),
	.datab(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~48_combout ),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [19]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~27 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~27 .lut_mask = 64'hCCDDCCDDCFDFCFDF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y38_N11
dffeas \nios2_qsys_0|d_readdata_d1[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N5
dffeas \nios2_qsys_0|A_slow_inst_result[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[19]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N2
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[19]~65 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[19]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[19]~65 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[19]~65 .lut_mask = 64'hFF0AFF0AA000A000;
defparam \nios2_qsys_0|A_wr_data_unfiltered[19]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N6
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[19]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_inst_result[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N7
dffeas \nios2_qsys_0|A_inst_result[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[19]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N20
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[19]~66 (
	.dataa(!\nios2_qsys_0|A_slow_inst_result [19]),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[19]~65_combout ),
	.datad(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.dataf(!\nios2_qsys_0|A_inst_result [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[19]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[19]~66 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[19]~66 .lut_mask = 64'hD1D10033D1D1CCFF;
defparam \nios2_qsys_0|A_wr_data_unfiltered[19]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N0
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[19]~26 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[19]~66_combout ),
	.datab(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datac(!\nios2_qsys_0|W_wr_data [19]),
	.datad(!\nios2_qsys_0|M_alu_result [19]),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.dataf(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[19]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[19]~26 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[19]~26 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \nios2_qsys_0|D_src1_reg[19]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N1
dffeas \nios2_qsys_0|E_src1[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[19]~26_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [19]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N24
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[10]~32 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [42]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[10]~32 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[10]~32 .lut_mask = 64'hF8F8F8F840404040;
defparam \nios2_qsys_0|A_wr_data_unfiltered[10]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y36_N26
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[10]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[10]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|A_slow_inst_result[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N22
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld16_data[10]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_readdata_d1 [10]),
	.datad(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld16_data[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld16_data[10]~2 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld16_data[10]~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \nios2_qsys_0|A_slow_ld16_data[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y36_N27
dffeas \nios2_qsys_0|A_slow_inst_result[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[10]~feeder_combout ),
	.asdata(\nios2_qsys_0|A_slow_ld16_data[10]~2_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte1_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N16
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[10]~33 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[11]~1_combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[10]~32_combout ),
	.datac(!\nios2_qsys_0|A_slow_inst_result [10]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datae(!\nios2_qsys_0|A_data_ram_ld16_data[10]~6_combout ),
	.dataf(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[10]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[10]~33 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[10]~33 .lut_mask = 64'h8D008DAA8D558DFF;
defparam \nios2_qsys_0|A_wr_data_unfiltered[10]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N17
dffeas \nios2_qsys_0|W_wr_data[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[10]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[10]~10 (
	.dataa(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datab(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [10]),
	.datad(!\nios2_qsys_0|W_wr_data [10]),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[10]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[10]~10 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[10]~10 .lut_mask = 64'h04268CAE15379DBF;
defparam \nios2_qsys_0|D_src1_reg[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N21
dffeas \nios2_qsys_0|E_src1[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[10]~10_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N34
stratixiv_lcell_comb \nios2_qsys_0|dc_data_rd_port_addr[8]~8 (
	.dataa(!\nios2_qsys_0|M_alu_result [10]),
	.datab(!\nios2_qsys_0|A_dc_xfer_rd_addr_active~q ),
	.datac(!\nios2_qsys_0|A_mem_stall~q ),
	.datad(!\nios2_qsys_0|A_mem_baddr [10]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_rd_port_addr[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_rd_port_addr[8]~8 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_rd_port_addr[8]~8 .lut_mask = 64'h04070407F4F7F4F7;
defparam \nios2_qsys_0|dc_data_rd_port_addr[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N10
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_data[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[2]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_data[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_rd_data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N11
dffeas \nios2_qsys_0|A_dc_rd_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_rd_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N8
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[2]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N9
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[2]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N32
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[26]~26 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [26]),
	.datab(!\nios2_qsys_0|A_st_data [26]),
	.datac(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datad(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[26]~26 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[26]~26 .lut_mask = 64'h505350535F535F53;
defparam \nios2_qsys_0|d_writedata_nxt[26]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N33
dffeas \nios2_qsys_0|d_writedata[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N18
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout  = ( \nios2_qsys_0|d_writedata [26] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N30
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[29] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [29] = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29] & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [29] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout 
// )) # (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) ) ) # ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29] & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [29] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [29]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[29] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[29] .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[29] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N31
dffeas \nios2_qsys_0|i_readdata_d1[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [29]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N28
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[30] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [30] = ( \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [30] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [30] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(gnd),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [30]),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [30]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[30] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[30] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[30] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N29
dffeas \nios2_qsys_0|i_readdata_d1[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [30]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N30
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[31] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [31] = ( \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [31] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [31] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [31]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[31] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[31] .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[31] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N31
dffeas \nios2_qsys_0|i_readdata_d1[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [31]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X38_Y37_N0
stratixiv_ram_block \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\nios2_qsys_0|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\nios2_qsys_0|i_readdatavalid_d1~q ),
	.ena1(!\nios2_qsys_0|F_stall~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\nios2_qsys_0|i_readdata_d1 [31],\nios2_qsys_0|i_readdata_d1 [30],\nios2_qsys_0|i_readdata_d1 [29],\nios2_qsys_0|i_readdata_d1 [28],\nios2_qsys_0|i_readdata_d1 [10],\nios2_qsys_0|i_readdata_d1 [9],\nios2_qsys_0|i_readdata_d1 [8],\nios2_qsys_0|i_readdata_d1 [7],\nios2_qsys_0|i_readdata_d1 [6]}),
	.portaaddr({\nios2_qsys_0|ic_fill_line [6],\nios2_qsys_0|ic_fill_line [5],\nios2_qsys_0|ic_fill_line [4],\nios2_qsys_0|ic_fill_line [3],\nios2_qsys_0|ic_fill_line [2],\nios2_qsys_0|ic_fill_line [1],\nios2_qsys_0|ic_fill_line [0],\nios2_qsys_0|ic_fill_dp_offset [2],\nios2_qsys_0|ic_fill_dp_offset [1],
\nios2_qsys_0|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~3_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~7_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~5_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~11_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~15_combout ,
\nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~13_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~9_combout ,\nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~1_combout ,\nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout ,\nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .clk1_input_clock_enable = "ena3";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_ic_data_module:vectadd_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_4jn1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 10;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 9;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 1023;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 1024;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 10;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 9;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_last_address = 1023;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 1024;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X36_Y31_N15
dffeas \nios2_qsys_0|D_iw[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N14
stratixiv_lcell_comb \nios2_qsys_0|rf_a_rd_port_addr[4]~4 (
	.dataa(!\nios2_qsys_0|D_data_depend~2_combout ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|A_mem_stall~q ),
	.datad(!\nios2_qsys_0|D_issue~q ),
	.datae(!\nios2_qsys_0|D_iw [31]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|rf_a_rd_port_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|rf_a_rd_port_addr[4]~4 .extended_lut = "off";
defparam \nios2_qsys_0|rf_a_rd_port_addr[4]~4 .lut_mask = 64'h00000F2FF0D0FFFF;
defparam \nios2_qsys_0|rf_a_rd_port_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N35
dffeas \nios2_qsys_0|W_wr_data[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[17]~70_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N34
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[17] (
	.dataa(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datab(!\nios2_qsys_0|Add16~73_sumout ),
	.datac(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_logic_result[17]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[17] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[17] .lut_mask = 64'h111111111F1F1F1F;
defparam \nios2_qsys_0|E_alu_result[17] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N35
dffeas \nios2_qsys_0|M_alu_result[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [17]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N4
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[17]~28 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datab(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[17]~70_combout ),
	.datad(!\nios2_qsys_0|W_wr_data [17]),
	.datae(!\nios2_qsys_0|M_alu_result [17]),
	.dataf(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[17]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[17]~28 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[17]~28 .lut_mask = 64'h447744770303CFCF;
defparam \nios2_qsys_0|D_src1_reg[17]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N5
dffeas \nios2_qsys_0|E_src1[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[17]~28_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N14
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[18]~67 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [50]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[18]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[18]~67 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[18]~67 .lut_mask = 64'hFF88FF8822002200;
defparam \nios2_qsys_0|A_wr_data_unfiltered[18]~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N6
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[18]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[18]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y35_N7
dffeas \nios2_qsys_0|A_slow_inst_result[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[18]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N28
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[18]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_inst_result[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N29
dffeas \nios2_qsys_0|A_inst_result[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[18]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N10
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[18]~68 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[18]~67_combout ),
	.datac(!\nios2_qsys_0|A_slow_inst_result [18]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.datae(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.dataf(!\nios2_qsys_0|A_inst_result [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[18]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[18]~68 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[18]~68 .lut_mask = 64'h880A885FDD0ADD5F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[18]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y32_N11
dffeas \nios2_qsys_0|W_wr_data[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[18]~68_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N28
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[18]~27 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[18]~68_combout ),
	.datab(!\nios2_qsys_0|M_alu_result [18]),
	.datac(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datad(!\nios2_qsys_0|W_wr_data [18]),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.dataf(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[18]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[18]~27 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[18]~27 .lut_mask = 64'h0303F3F305F505F5;
defparam \nios2_qsys_0|D_src1_reg[18]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N29
dffeas \nios2_qsys_0|E_src1[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[18]~27_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N38
stratixiv_lcell_comb \nios2_qsys_0|E_logic_result[18]~3 (
	.dataa(!\nios2_qsys_0|E_logic_op [1]),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_src2 [18]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_logic_result[18]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_result[18]~3 .extended_lut = "off";
defparam \nios2_qsys_0|E_logic_result[18]~3 .lut_mask = 64'h8855885555665566;
defparam \nios2_qsys_0|E_logic_result[18]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N28
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~26 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_logic_result[18]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~26 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~26 .lut_mask = 64'h0033003300330033;
defparam \nios2_qsys_0|E_alu_result~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N8
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[18] (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Add16~77_sumout ),
	.datad(!\nios2_qsys_0|E_alu_result~26_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[18] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[18] .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \nios2_qsys_0|E_alu_result[18] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N9
dffeas \nios2_qsys_0|M_alu_result[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [18]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N34
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[18]~70 (
	.dataa(!\nios2_qsys_0|M_alu_result [18]),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datac(!\nios2_qsys_0|W_wr_data [18]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[18]~68_combout ),
	.datae(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.dataf(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[18]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[18]~70 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[18]~70 .lut_mask = 64'h000000001D1D0C3F;
defparam \nios2_qsys_0|D_src2_reg[18]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N22
stratixiv_lcell_comb \nios2_qsys_0|D_src2[18]~25 (
	.dataa(!\nios2_qsys_0|D_iw [21]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datad(!\nios2_qsys_0|D_iw [8]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[18]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[18]~25 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[18]~25 .lut_mask = 64'h505F505F00FF00FF;
defparam \nios2_qsys_0|D_src2[18]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N10
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[18]~69 (
	.dataa(!\nios2_qsys_0|Add16~77_sumout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_alu_result~26_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[18]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[18]~69 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[18]~69 .lut_mask = 64'h000F000F005F005F;
defparam \nios2_qsys_0|D_src2_reg[18]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N38
stratixiv_lcell_comb \nios2_qsys_0|D_src2[18]~26 (
	.dataa(!\nios2_qsys_0|D_src2_reg[18]~70_combout ),
	.datab(!\nios2_qsys_0|D_src2[18]~25_combout ),
	.datac(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datae(!\nios2_qsys_0|D_src2_reg[18]~69_combout ),
	.dataf(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[18]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[18]~26 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[18]~26 .lut_mask = 64'h5353F3F353F3F3F3;
defparam \nios2_qsys_0|D_src2[18]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N39
dffeas \nios2_qsys_0|E_src2[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[18]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N2
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[18]~81 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datab(!\nios2_qsys_0|Equal313~0_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datae(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.dataf(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[18]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[18]~81 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[18]~81 .lut_mask = 64'h0044000000CC00CC;
defparam \nios2_qsys_0|D_src2_reg[18]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[18]~82 (
	.dataa(!\nios2_qsys_0|Add16~77_sumout ),
	.datab(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datac(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[18]~70_combout ),
	.datae(!\nios2_qsys_0|E_alu_result~26_combout ),
	.dataf(!\nios2_qsys_0|D_src2_reg[18]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[18]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[18]~82 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[18]~82 .lut_mask = 64'h01FF33FFFFFFFFFF;
defparam \nios2_qsys_0|D_src2_reg[18]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N25
dffeas \nios2_qsys_0|E_src2_reg[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[18]~82_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N3
dffeas \nios2_qsys_0|M_st_data[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[18]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|E_iw [4]),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N13
dffeas \nios2_qsys_0|A_st_data[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [18]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N14
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[18]~18 (
	.dataa(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datab(!\nios2_qsys_0|A_st_data [18]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [18]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[18]~18 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[18]~18 .lut_mask = 64'h01AB01AB51FB51FB;
defparam \nios2_qsys_0|d_writedata_nxt[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N15
dffeas \nios2_qsys_0|d_writedata[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N26
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout  = ( \nios2_qsys_0|d_writedata [18] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N32
stratixiv_io_ibuf \to_sw_data_export[16]~input (
	.i(to_sw_data_export[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[16]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[16]~input .bus_hold = "false";
defparam \to_sw_data_export[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y38_N17
dffeas \to_sw_data|readdata[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[16]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[16] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y38_N18
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[16]~feeder (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[16]~feeder_combout  = ( \to_sw_data|readdata [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\to_sw_data|readdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[16]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y38_N19
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y38_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y38_N31
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y38_N1
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\jtag_uart_0|Add1~1_sumout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y38_N23
dffeas \to_hw_data|data_out[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [16]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[16] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y38_N29
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [16]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y38_N28
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~46 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [16] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]) # 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [16] & ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [16] & ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [16] & ( 
// !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.datae(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [16]),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~46 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~46 .lut_mask = 64'hFCFCA8A8FC00A800;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y38_N38
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~39 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout  = ( \mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout  & ( (!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & (\onchip_memory2_0|the_altsyncram|auto_generated|q_a 
// [16] & ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )))) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & (((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [16] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout )) # (\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [16]))) ) ) # ( !\mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout  )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [16]),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [16]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~39 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~39 .lut_mask = 64'hFFFFFFFF05370537;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y38_N39
dffeas \nios2_qsys_0|d_readdata_d1[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~39_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N31
dffeas \nios2_qsys_0|A_slow_inst_result[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[16]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N24
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[16]~71 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[16]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[16]~71 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[16]~71 .lut_mask = 64'hF2F2F2F280808080;
defparam \nios2_qsys_0|A_wr_data_unfiltered[16]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N24
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[16]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_inst_result[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N25
dffeas \nios2_qsys_0|A_inst_result[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[16]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N18
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[16]~72 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datab(!\nios2_qsys_0|A_slow_inst_result [16]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[16]~71_combout ),
	.datae(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.dataf(!\nios2_qsys_0|A_inst_result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[16]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[16]~72 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[16]~72 .lut_mask = 64'hA202A707F252F757;
defparam \nios2_qsys_0|A_wr_data_unfiltered[16]~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y32_N19
dffeas \nios2_qsys_0|W_wr_data[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[16]~72_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N38
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[16]~74 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[16]~72_combout ),
	.datab(!\nios2_qsys_0|M_alu_result [16]),
	.datac(!\nios2_qsys_0|W_wr_data [16]),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datae(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[16]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[16]~74 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[16]~74 .lut_mask = 64'h00000F3300000F55;
defparam \nios2_qsys_0|D_src2_reg[16]~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N6
stratixiv_lcell_comb \nios2_qsys_0|D_src2[16]~28 (
	.dataa(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datad(!\nios2_qsys_0|D_iw [6]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[16]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[16]~28 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[16]~28 .lut_mask = 64'h005F005FA0FFA0FF;
defparam \nios2_qsys_0|D_src2[16]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N14
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[16]~73 (
	.dataa(!\nios2_qsys_0|E_logic_result[16]~5_combout ),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datad(!\nios2_qsys_0|Add16~69_sumout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[16]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[16]~73 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[16]~73 .lut_mask = 64'h0030003050705070;
defparam \nios2_qsys_0|D_src2_reg[16]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src2[16]~29 (
	.dataa(!\nios2_qsys_0|D_src2_reg[16]~74_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datac(!\nios2_qsys_0|D_src2[16]~28_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[16]~73_combout ),
	.datae(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datag(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[16]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[16]~29 .extended_lut = "on";
defparam \nios2_qsys_0|D_src2[16]~29 .lut_mask = 64'h50F00F0F5CFC0F0F;
defparam \nios2_qsys_0|D_src2[16]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N25
dffeas \nios2_qsys_0|E_src2[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[16]~29_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N4
stratixiv_lcell_comb \nios2_qsys_0|E_logic_result[16]~5 (
	.dataa(!\nios2_qsys_0|E_logic_op [0]),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_src1 [16]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_logic_result[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_result[16]~5 .extended_lut = "off";
defparam \nios2_qsys_0|E_logic_result[16]~5 .lut_mask = 64'h8833883333663366;
defparam \nios2_qsys_0|E_logic_result[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N12
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[16] (
	.dataa(!\nios2_qsys_0|E_logic_result[16]~5_combout ),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|Add16~69_sumout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[16] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[16] .lut_mask = 64'h0033003355775577;
defparam \nios2_qsys_0|E_alu_result[16] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N13
dffeas \nios2_qsys_0|M_alu_result[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [16]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[16]~29 (
	.dataa(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datab(!\nios2_qsys_0|M_alu_result [16]),
	.datac(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[16]~72_combout ),
	.dataf(!\nios2_qsys_0|W_wr_data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[16]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[16]~29 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[16]~29 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \nios2_qsys_0|D_src1_reg[16]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N25
dffeas \nios2_qsys_0|E_src1[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[16]~29_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y32_N37
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N14
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[1]~26 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datab(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [1]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[7]~7_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[1]~26 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[1]~26 .lut_mask = 64'h0300030013221322;
defparam \nios2_qsys_0|A_wr_data_unfiltered[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N28
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[17]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_inst_result[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N29
dffeas \nios2_qsys_0|A_inst_result[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[17]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y36_N4
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[1]~6 (
	.dataa(!\nios2_qsys_0|d_readdata_d1 [1]),
	.datab(!\nios2_qsys_0|d_readdata_d1 [25]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [9]),
	.datad(!\nios2_qsys_0|d_readdata_d1 [17]),
	.datae(!\nios2_qsys_0|A_ld_align_sh8~q ),
	.dataf(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[1]~6 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[1]~6 .lut_mask = 64'h55550F0F00FF3333;
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y36_N5
dffeas \nios2_qsys_0|A_slow_inst_result[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[1]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N30
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[1]~feeder (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[1]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_inst_result[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N31
dffeas \nios2_qsys_0|A_inst_result[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[1]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N32
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[1]~25 (
	.dataa(!\nios2_qsys_0|A_inst_result [17]),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[7]~5_combout ),
	.datac(!\nios2_qsys_0|A_slow_inst_result [1]),
	.datad(!\nios2_qsys_0|A_data_ram_ld16_data[9]~7_combout ),
	.datae(!\nios2_qsys_0|A_inst_result [1]),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[7]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[1]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[1]~25 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[1]~25 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \nios2_qsys_0|A_wr_data_unfiltered[1]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N14
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[1]~27 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[1]~26_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[1]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[1]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[1]~27 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[1]~27 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \nios2_qsys_0|A_wr_data_unfiltered[1]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N10
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[9]~31 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datac(!\nios2_qsys_0|W_wr_data [9]),
	.datad(!\nios2_qsys_0|M_alu_result [9]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[9]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[9]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[9]~31 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[9]~31 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \nios2_qsys_0|D_src2_reg[9]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N4
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[9]~32 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datac(!\nios2_qsys_0|E_alu_result [9]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[9]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[9]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[9]~32 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[9]~32 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \nios2_qsys_0|D_src2_reg[9]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N3
dffeas \nios2_qsys_0|E_src2[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[9]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[9]~32_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N34
stratixiv_lcell_comb \nios2_qsys_0|dc_data_rd_port_addr[7]~7 (
	.dataa(!\nios2_qsys_0|M_alu_result [9]),
	.datab(!\nios2_qsys_0|Add16~41_sumout ),
	.datac(!\nios2_qsys_0|A_mem_stall~q ),
	.datad(!\nios2_qsys_0|A_mem_baddr [9]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_xfer_rd_addr_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_rd_port_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_rd_port_addr[7]~7 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_rd_port_addr[7]~7 .lut_mask = 64'h35353535303F303F;
defparam \nios2_qsys_0|dc_data_rd_port_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N8
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[5]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_inst_result[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N9
dffeas \nios2_qsys_0|A_inst_result[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[5]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y34_N26
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[5]~2 (
	.dataa(!\nios2_qsys_0|d_readdata_d1 [13]),
	.datab(!\nios2_qsys_0|d_readdata_d1 [5]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [29]),
	.datad(!\nios2_qsys_0|d_readdata_d1 [21]),
	.datae(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.dataf(!\nios2_qsys_0|A_ld_align_sh8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[5]~2 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[5]~2 .lut_mask = 64'h333300FF55550F0F;
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y34_N27
dffeas \nios2_qsys_0|A_slow_inst_result[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[5]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N34
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[13]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_inst_result[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N35
dffeas \nios2_qsys_0|A_inst_result[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[13]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y34_N28
stratixiv_lcell_comb \nios2_qsys_0|A_data_ram_ld16_data[13]~3 (
	.dataa(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_inst_result [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_inst_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_data_ram_ld16_data[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_data_ram_ld16_data[13]~3 .extended_lut = "off";
defparam \nios2_qsys_0|A_data_ram_ld16_data[13]~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_qsys_0|A_data_ram_ld16_data[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y34_N20
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[5]~13 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[7]~5_combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[7]~4_combout ),
	.datac(!\nios2_qsys_0|A_inst_result [5]),
	.datad(!\nios2_qsys_0|A_slow_inst_result [5]),
	.datae(!\nios2_qsys_0|A_inst_result [21]),
	.dataf(!\nios2_qsys_0|A_data_ram_ld16_data[13]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[5]~13 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[5]~13 .lut_mask = 64'h048C159D26AE37BF;
defparam \nios2_qsys_0|A_wr_data_unfiltered[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N18
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[5]~14 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datab(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [5]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[7]~7_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[5]~14 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[5]~14 .lut_mask = 64'h0300030013221322;
defparam \nios2_qsys_0|A_wr_data_unfiltered[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N36
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[5]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[5]~13_combout ),
	.datad(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[5]~15 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[5]~15 .lut_mask = 64'h0F000F00FFFFFFFF;
defparam \nios2_qsys_0|A_wr_data_unfiltered[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N37
dffeas \nios2_qsys_0|W_wr_data[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[5]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N28
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[5]~3 (
	.dataa(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datab(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [5]),
	.datad(!\nios2_qsys_0|W_wr_data [5]),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[5]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[5]~3 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[5]~3 .lut_mask = 64'h02468ACE13579BDF;
defparam \nios2_qsys_0|D_src1_reg[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N29
dffeas \nios2_qsys_0|E_src1[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[5]~3_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N0
stratixiv_lcell_comb \nios2_qsys_0|Add16~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\nios2_qsys_0|Add16~2_cout ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~2 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~2 .lut_mask = 64'h0000000000003333;
defparam \nios2_qsys_0|Add16~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N2
stratixiv_lcell_comb \nios2_qsys_0|Add16~5 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_src1 [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [0]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~5_sumout ),
	.cout(\nios2_qsys_0|Add16~6 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~5 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~5 .lut_mask = 64'h0000CC33000000FF;
defparam \nios2_qsys_0|Add16~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N4
stratixiv_lcell_comb \nios2_qsys_0|Add16~9 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src2 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [1]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~9_sumout ),
	.cout(\nios2_qsys_0|Add16~10 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~9 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~9 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_qsys_0|Add16~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N6
stratixiv_lcell_comb \nios2_qsys_0|Add16~13 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src2 [2]),
	.datad(!\nios2_qsys_0|E_src1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~13_sumout ),
	.cout(\nios2_qsys_0|Add16~14 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~13 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~13 .lut_mask = 64'h0000C3C3000000FF;
defparam \nios2_qsys_0|Add16~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N8
stratixiv_lcell_comb \nios2_qsys_0|Add16~17 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_src1 [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [3]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~17_sumout ),
	.cout(\nios2_qsys_0|Add16~18 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~17 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~17 .lut_mask = 64'h0000CC33000000FF;
defparam \nios2_qsys_0|Add16~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N10
stratixiv_lcell_comb \nios2_qsys_0|Add16~21 (
	.dataa(!\nios2_qsys_0|E_src2 [4]),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [4]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~21_sumout ),
	.cout(\nios2_qsys_0|Add16~22 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~21 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~21 .lut_mask = 64'h0000FF0000006666;
defparam \nios2_qsys_0|Add16~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N12
stratixiv_lcell_comb \nios2_qsys_0|Add16~25 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src2 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [5]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~25_sumout ),
	.cout(\nios2_qsys_0|Add16~26 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~25 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~25 .lut_mask = 64'h0000FF0000003C3C;
defparam \nios2_qsys_0|Add16~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N14
stratixiv_lcell_comb \nios2_qsys_0|Add16~29 (
	.dataa(!\nios2_qsys_0|E_src2 [6]),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_src1 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~29_sumout ),
	.cout(\nios2_qsys_0|Add16~30 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~29 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~29 .lut_mask = 64'h00009999000000FF;
defparam \nios2_qsys_0|Add16~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y32_N16
stratixiv_lcell_comb \nios2_qsys_0|Add16~33 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_src1 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [7]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~33_sumout ),
	.cout(\nios2_qsys_0|Add16~34 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~33 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~33 .lut_mask = 64'h0000CC3300000F0F;
defparam \nios2_qsys_0|Add16~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N6
stratixiv_lcell_comb \nios2_qsys_0|dc_data_rd_port_addr[6]~6 (
	.dataa(!\nios2_qsys_0|A_mem_stall~q ),
	.datab(!\nios2_qsys_0|Add16~37_sumout ),
	.datac(!\nios2_qsys_0|A_dc_xfer_rd_addr_active~q ),
	.datad(!\nios2_qsys_0|A_mem_baddr [8]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_rd_port_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_rd_port_addr[6]~6 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_rd_port_addr[6]~6 .lut_mask = 64'h2227222772777277;
defparam \nios2_qsys_0|dc_data_rd_port_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N35
dffeas \nios2_qsys_0|A_dc_rd_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N4
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[1]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N5
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[1]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N30
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[15]~15 (
	.dataa(!\nios2_qsys_0|A_st_data [15]),
	.datab(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datac(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [15]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[15]~15 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[15]~15 .lut_mask = 64'h01F101F10DFD0DFD;
defparam \nios2_qsys_0|d_writedata_nxt[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N31
dffeas \nios2_qsys_0|d_writedata[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N10
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~22 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout  = ( \nios2_qsys_0|d_writedata [15] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~22 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~22 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N8
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~21 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~21 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~21 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[15]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y38_N15
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[25]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N34
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout  = ( \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N35
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N10
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[25] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [25] = ( \onchip_memory2_0|the_altsyncram|auto_generated|q_a [25] & ( ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25] & \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout )) # 
// (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|q_a [25] & ( (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25] & 
// \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [25]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[25] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[25] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[25] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N11
dffeas \nios2_qsys_0|i_readdata_d1[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [25]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N26
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[26] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [26] = ( \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26] & \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout )) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [26]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26] & 
// \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [26]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [26]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[26] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[26] .lut_mask = 64'h0505050505FF05FF;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[26] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y37_N27
dffeas \nios2_qsys_0|i_readdata_d1[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [26]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N26
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[27] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [27] = ( \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27] & \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout )) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [27]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27] & 
// \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [27]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [27]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[27] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[27] .lut_mask = 64'h0303030303FF03FF;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[27] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N27
dffeas \nios2_qsys_0|i_readdata_d1[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [27]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[27] .power_up = "low";
// synopsys translate_on

// Location: M9K_X38_Y33_N0
stratixiv_ram_block \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios2_qsys_0|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\nios2_qsys_0|i_readdatavalid_d1~q ),
	.ena1(!\nios2_qsys_0|F_stall~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\nios2_qsys_0|i_readdata_d1 [27],\nios2_qsys_0|i_readdata_d1 [26],\nios2_qsys_0|i_readdata_d1 [25],\nios2_qsys_0|i_readdata_d1 [24],\nios2_qsys_0|i_readdata_d1 [23],\nios2_qsys_0|i_readdata_d1 [22],\nios2_qsys_0|i_readdata_d1 [4],\nios2_qsys_0|i_readdata_d1 [3],\nios2_qsys_0|i_readdata_d1 [0]}),
	.portaaddr({\nios2_qsys_0|ic_fill_line [6],\nios2_qsys_0|ic_fill_line [5],\nios2_qsys_0|ic_fill_line [4],\nios2_qsys_0|ic_fill_line [3],\nios2_qsys_0|ic_fill_line [2],\nios2_qsys_0|ic_fill_line [1],\nios2_qsys_0|ic_fill_line [0],\nios2_qsys_0|ic_fill_dp_offset [2],\nios2_qsys_0|ic_fill_dp_offset [1],
\nios2_qsys_0|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~3_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~7_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~5_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~11_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~15_combout ,
\nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~13_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~9_combout ,\nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~1_combout ,\nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout ,\nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena3";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_ic_data_module:vectadd_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_4jn1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X36_Y31_N3
dffeas \nios2_qsys_0|D_iw[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N2
stratixiv_lcell_comb \nios2_qsys_0|rf_b_rd_port_addr[3]~3 (
	.dataa(!\nios2_qsys_0|D_data_depend~2_combout ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|A_mem_stall~q ),
	.datad(!\nios2_qsys_0|D_issue~q ),
	.datae(!\nios2_qsys_0|D_iw [25]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|rf_b_rd_port_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|rf_b_rd_port_addr[3]~3 .extended_lut = "off";
defparam \nios2_qsys_0|rf_b_rd_port_addr[3]~3 .lut_mask = 64'h00000F2FF0D0FFFF;
defparam \nios2_qsys_0|rf_b_rd_port_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N10
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[7]~9 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(!\nios2_qsys_0|E_alu_result [7]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[7]~9 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[7]~9 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \nios2_qsys_0|D_src2_reg[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N23
dffeas \nios2_qsys_0|W_wr_data[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N20
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[7]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_inst_result[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N21
dffeas \nios2_qsys_0|A_inst_result[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[7]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N36
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[7]~0 (
	.dataa(!\nios2_qsys_0|A_ld_align_sh8~q ),
	.datab(!\nios2_qsys_0|d_readdata_d1 [31]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [7]),
	.datad(!\nios2_qsys_0|d_readdata_d1 [23]),
	.datae(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[7]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[7]~0 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N37
dffeas \nios2_qsys_0|A_slow_inst_result[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[7]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N24
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[15]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[15]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \nios2_qsys_0|A_inst_result[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N25
dffeas \nios2_qsys_0|A_inst_result[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[15]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N26
stratixiv_lcell_comb \nios2_qsys_0|A_data_ram_ld16_data[15]~1 (
	.dataa(!\nios2_qsys_0|A_inst_result [15]),
	.datab(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datac(!\nios2_qsys_0|A_inst_result [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_data_ram_ld16_data[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_data_ram_ld16_data[15]~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_data_ram_ld16_data[15]~1 .lut_mask = 64'h4747474747474747;
defparam \nios2_qsys_0|A_data_ram_ld16_data[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N20
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[7]~6 (
	.dataa(!\nios2_qsys_0|A_inst_result [7]),
	.datab(!\nios2_qsys_0|A_slow_inst_result [7]),
	.datac(!\nios2_qsys_0|A_inst_result [23]),
	.datad(!\nios2_qsys_0|A_data_ram_ld16_data[15]~1_combout ),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[7]~5_combout ),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[7]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~6 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~6 .lut_mask = 64'h3333555500FF0F0F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N14
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[7]~8 (
	.dataa(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [7]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[7]~8_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[7]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[7]~8 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[7]~8 .lut_mask = 64'hF3C0F3C0D1C0D1C0;
defparam \nios2_qsys_0|D_src2_reg[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[7]~10 (
	.dataa(!\nios2_qsys_0|D_src2_reg[7]~9_combout ),
	.datab(!\nios2_qsys_0|W_wr_data [7]),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[7]~10 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[7]~10 .lut_mask = 64'h557F557F55755575;
defparam \nios2_qsys_0|D_src2_reg[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N5
dffeas \nios2_qsys_0|E_src2[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[7]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[7]~10_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N20
stratixiv_lcell_comb \nios2_qsys_0|dc_data_rd_port_addr[5]~5 (
	.dataa(!\nios2_qsys_0|Add16~33_sumout ),
	.datab(!\nios2_qsys_0|M_alu_result [7]),
	.datac(!\nios2_qsys_0|A_dc_xfer_rd_addr_active~q ),
	.datad(!\nios2_qsys_0|A_mem_baddr [7]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_stall~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_rd_port_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_rd_port_addr[5]~5 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_rd_port_addr[5]~5 .lut_mask = 64'h55555555303F303F;
defparam \nios2_qsys_0|dc_data_rd_port_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N28
stratixiv_lcell_comb \nios2_qsys_0|M_data_ram_ld_align_sign_bit_16_hi~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Equal185~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_data_ram_ld_align_sign_bit_16_hi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_data_ram_ld_align_sign_bit_16_hi~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_data_ram_ld_align_sign_bit_16_hi~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \nios2_qsys_0|M_data_ram_ld_align_sign_bit_16_hi~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N29
dffeas \nios2_qsys_0|M_data_ram_ld_align_sign_bit_16_hi (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_data_ram_ld_align_sign_bit_16_hi~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_data_ram_ld_align_sign_bit_16_hi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_data_ram_ld_align_sign_bit_16_hi .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_data_ram_ld_align_sign_bit_16_hi .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N10
stratixiv_lcell_comb \nios2_qsys_0|M_data_ram_ld_align_sign_bit~0 (
	.dataa(!\nios2_qsys_0|M_alu_result [1]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [15]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [31]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [23]),
	.datae(!\nios2_qsys_0|M_data_ram_ld_align_sign_bit_16_hi~q ),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_data_ram_ld_align_sign_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_data_ram_ld_align_sign_bit~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_data_ram_ld_align_sign_bit~0 .lut_mask = 64'h00552727AAFF2727;
defparam \nios2_qsys_0|M_data_ram_ld_align_sign_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N11
dffeas \nios2_qsys_0|A_data_ram_ld_align_sign_bit (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_data_ram_ld_align_sign_bit~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_data_ram_ld_align_sign_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_data_ram_ld_align_sign_bit .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_data_ram_ld_align_sign_bit .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N6
stratixiv_lcell_comb \nios2_qsys_0|A_data_ram_ld_align_fill_bit (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_ctrl_ld_signed~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_data_ram_ld_align_sign_bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_data_ram_ld_align_fill_bit .extended_lut = "off";
defparam \nios2_qsys_0|A_data_ram_ld_align_fill_bit .lut_mask = 64'h0000000000FF00FF;
defparam \nios2_qsys_0|A_data_ram_ld_align_fill_bit .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y36_N28
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[15]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[15]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[15]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|A_slow_inst_result[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N26
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld16_data[15]~6 (
	.dataa(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|d_readdata_d1 [15]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld16_data[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld16_data[15]~6 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld16_data[15]~6 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \nios2_qsys_0|A_slow_ld16_data[15]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y36_N29
dffeas \nios2_qsys_0|A_slow_inst_result[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[15]~feeder_combout ),
	.asdata(\nios2_qsys_0|A_slow_ld16_data[15]~6_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte1_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N20
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[15]~73 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [47]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[15]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[15]~73 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[15]~73 .lut_mask = 64'hF4F4F4F480808080;
defparam \nios2_qsys_0|A_wr_data_unfiltered[15]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N4
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[15]~74 (
	.dataa(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datab(!\nios2_qsys_0|A_slow_inst_result [15]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[11]~1_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[15]~73_combout ),
	.datae(!\nios2_qsys_0|A_data_ram_ld16_data[15]~1_combout ),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[15]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[15]~74 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[15]~74 .lut_mask = 64'hF303F3030505F5F5;
defparam \nios2_qsys_0|A_wr_data_unfiltered[15]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y33_N5
dffeas \nios2_qsys_0|W_wr_data[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[15]~74_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N26
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[15]~75 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datac(!\nios2_qsys_0|W_wr_data [15]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[15]~74_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[15]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[15]~75 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[15]~75 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \nios2_qsys_0|D_src2_reg[15]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N2
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[15]~76 (
	.dataa(!\nios2_qsys_0|E_alu_result [15]),
	.datab(!\nios2_qsys_0|D_src2_reg[15]~75_combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[15]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[15]~76 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[15]~76 .lut_mask = 64'h553355330F000F00;
defparam \nios2_qsys_0|D_src2_reg[15]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N21
dffeas \nios2_qsys_0|E_src2[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[15]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[15]~76_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N20
stratixiv_lcell_comb \nios2_qsys_0|E_logic_result[15]~6 (
	.dataa(!\nios2_qsys_0|E_src2 [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_logic_op [0]),
	.datae(!\nios2_qsys_0|E_logic_op [1]),
	.dataf(!\nios2_qsys_0|E_src1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_logic_result[15]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_result[15]~6 .extended_lut = "off";
defparam \nios2_qsys_0|E_logic_result[15]~6 .lut_mask = 64'hAA0055550055FFAA;
defparam \nios2_qsys_0|E_logic_result[15]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N0
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[15] (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datac(!\nios2_qsys_0|E_logic_result[15]~6_combout ),
	.datad(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[15] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[15] .lut_mask = 64'h0303030303FF03FF;
defparam \nios2_qsys_0|E_alu_result[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N1
dffeas \nios2_qsys_0|M_alu_result[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [15]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N32
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[15]~30 (
	.dataa(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datab(!\nios2_qsys_0|M_alu_result [15]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[15]~74_combout ),
	.datad(!\nios2_qsys_0|W_wr_data [15]),
	.datae(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[15]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[15]~30 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[15]~30 .lut_mask = 64'h00552727AAFF2727;
defparam \nios2_qsys_0|D_src1_reg[15]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N33
dffeas \nios2_qsys_0|E_src1[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[15]~30_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src1 [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N16
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[6]~11 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datab(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [6]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[7]~7_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[6]~11 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[6]~11 .lut_mask = 64'h0300030013221322;
defparam \nios2_qsys_0|A_wr_data_unfiltered[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y35_N20
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[6]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_inst_result[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N21
dffeas \nios2_qsys_0|A_inst_result[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[6]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y34_N16
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[6]~1 (
	.dataa(!\nios2_qsys_0|d_readdata_d1 [30]),
	.datab(!\nios2_qsys_0|d_readdata_d1 [6]),
	.datac(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datad(!\nios2_qsys_0|d_readdata_d1 [22]),
	.datae(!\nios2_qsys_0|d_readdata_d1 [14]),
	.dataf(!\nios2_qsys_0|A_ld_align_sh8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[6]~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[6]~1 .lut_mask = 64'h303F303F0505F5F5;
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y34_N17
dffeas \nios2_qsys_0|A_slow_inst_result[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[6]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y34_N2
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[6]~10 (
	.dataa(!\nios2_qsys_0|A_inst_result [6]),
	.datab(!\nios2_qsys_0|A_slow_inst_result [6]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[7]~4_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[7]~5_combout ),
	.datae(!\nios2_qsys_0|A_inst_result [22]),
	.dataf(!\nios2_qsys_0|A_data_ram_ld16_data[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[6]~10 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[6]~10 .lut_mask = 64'h3050305F3F503F5F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N14
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[6]~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[6]~11_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[6]~10_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[6]~12 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[6]~12 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N15
dffeas \nios2_qsys_0|W_wr_data[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[6]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N4
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[6]~2 (
	.dataa(!\nios2_qsys_0|W_wr_data [6]),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[6]~12_combout ),
	.datac(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datad(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datae(!\nios2_qsys_0|M_alu_result [6]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[6]~2 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[6]~2 .lut_mask = 64'h050305F3F503F5F3;
defparam \nios2_qsys_0|D_src1_reg[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N5
dffeas \nios2_qsys_0|E_src1[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[6]~2_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N20
stratixiv_lcell_comb \nios2_qsys_0|dc_data_rd_port_addr[4]~4 (
	.dataa(!\nios2_qsys_0|A_dc_xfer_rd_addr_active~q ),
	.datab(!\nios2_qsys_0|M_alu_result [6]),
	.datac(!\nios2_qsys_0|Add16~29_sumout ),
	.datad(!\nios2_qsys_0|A_mem_baddr [6]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_stall~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_rd_port_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_rd_port_addr[4]~4 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_rd_port_addr[4]~4 .lut_mask = 64'h0F0F0F0F22772277;
defparam \nios2_qsys_0|dc_data_rd_port_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N26
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[14]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_inst_result[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N27
dffeas \nios2_qsys_0|A_inst_result[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[14]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N18
stratixiv_lcell_comb \nios2_qsys_0|A_data_ram_ld16_data[14]~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_inst_result [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.dataf(!\nios2_qsys_0|A_inst_result [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_data_ram_ld16_data[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_data_ram_ld16_data[14]~2 .extended_lut = "off";
defparam \nios2_qsys_0|A_data_ram_ld16_data[14]~2 .lut_mask = 64'h333300003333FFFF;
defparam \nios2_qsys_0|A_data_ram_ld16_data[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N2
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld16_data[14]~7 (
	.dataa(!\nios2_qsys_0|d_readdata_d1 [30]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datad(gnd),
	.datae(!\nios2_qsys_0|d_readdata_d1 [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld16_data[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld16_data[14]~7 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld16_data[14]~7 .lut_mask = 64'h0505F5F50505F5F5;
defparam \nios2_qsys_0|A_slow_ld16_data[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N3
dffeas \nios2_qsys_0|A_slow_inst_result[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.asdata(\nios2_qsys_0|A_slow_ld16_data[14]~7_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte1_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N26
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[14]~75 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14]),
	.datad(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [46]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[14]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[14]~75 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[14]~75 .lut_mask = 64'hF3F0F3F0C000C000;
defparam \nios2_qsys_0|A_wr_data_unfiltered[14]~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N28
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[14]~76 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[11]~1_combout ),
	.datab(!\nios2_qsys_0|A_data_ram_ld16_data[14]~2_combout ),
	.datac(!\nios2_qsys_0|A_slow_inst_result [14]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[14]~75_combout ),
	.datae(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[14]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[14]~76 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[14]~76 .lut_mask = 64'hAF05AF0522227777;
defparam \nios2_qsys_0|A_wr_data_unfiltered[14]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y33_N29
dffeas \nios2_qsys_0|W_wr_data[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[14]~76_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N28
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[14]~31 (
	.dataa(!\nios2_qsys_0|M_alu_result [14]),
	.datab(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datac(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[14]~76_combout ),
	.datae(!\nios2_qsys_0|W_wr_data [14]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[14]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[14]~31 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[14]~31 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \nios2_qsys_0|D_src1_reg[14]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N29
dffeas \nios2_qsys_0|E_src1[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[14]~31_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N6
stratixiv_lcell_comb \nios2_qsys_0|E_logic_result[14]~11 (
	.dataa(!\nios2_qsys_0|E_logic_op [0]),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(!\nios2_qsys_0|E_src2 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_logic_result[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_result[14]~11 .extended_lut = "off";
defparam \nios2_qsys_0|E_logic_result[14]~11 .lut_mask = 64'h8383838336363636;
defparam \nios2_qsys_0|E_logic_result[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N32
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[14] (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datac(!\nios2_qsys_0|Add16~61_sumout ),
	.datad(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_logic_result[14]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[14] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[14] .lut_mask = 64'h000F000F333F333F;
defparam \nios2_qsys_0|E_alu_result[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N26
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[14]~77 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[14]~76_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datad(!\nios2_qsys_0|M_alu_result [14]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|W_wr_data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[14]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[14]~77 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[14]~77 .lut_mask = 64'h01510151ABFBABFB;
defparam \nios2_qsys_0|D_src2_reg[14]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N36
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[14]~78 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datac(!\nios2_qsys_0|E_alu_result [14]),
	.datad(!\nios2_qsys_0|D_src2_reg[14]~77_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[14]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[14]~78 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[14]~78 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \nios2_qsys_0|D_src2_reg[14]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N37
dffeas \nios2_qsys_0|E_src2_reg[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[14]~78_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y33_N23
dffeas \nios2_qsys_0|M_st_data[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[14]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|Equal0~0_combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y36_N15
dffeas \nios2_qsys_0|A_st_data[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N12
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[14]~14 (
	.dataa(!\nios2_qsys_0|A_st_data [14]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [14]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[14]~14 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[14]~14 .lut_mask = 64'h3305330533F533F5;
defparam \nios2_qsys_0|d_writedata_nxt[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N13
dffeas \nios2_qsys_0|d_writedata[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N14
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~25 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout  = ( \nios2_qsys_0|d_writedata [14] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~25 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~25 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N15
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~24 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~24 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~24 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[14]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[14]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y42_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [14]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(gnd),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54 .lut_mask = 64'h20202A2A20202A2A;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [16]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [15]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|DRsize.010~q ),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~54_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55 .extended_lut = "on";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55 .lut_mask = 64'h1B0A1B0A1B5F1B5F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y41_N15
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N14
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[13]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N15
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N0
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [13]),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [15]),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49 .lut_mask = 64'h2200775522AA77FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y41_N37
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N24
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [14]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [12]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50 .lut_mask = 64'h058D058D27AF27AF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y41_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N15
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [14]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12 .lut_mask = 64'h02570257AAFFAAFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N26
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [13]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [11]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51 .lut_mask = 64'h052705278DAF8DAF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N24
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[10]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N18
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [10]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [12]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N19
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y40_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N16
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [9]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [11]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [10]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [8]),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [8]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46 .lut_mask = 64'h1111BBBB11BB11BB;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[7]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N30
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [9]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [7]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45 .lut_mask = 64'h0355CF550355CF55;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[3]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N26
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [5]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17 .lut_mask = 64'h058D058D27AF27AF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y40_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N24
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [6]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [4]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26 .lut_mask = 64'h058D058D27AF27AF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y41_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N8
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [5]),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [7]),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41 .lut_mask = 64'h000A555FA0AAF5FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N9
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y40_N19
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y40_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N30
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [6]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42 .lut_mask = 64'h5555555500FF00FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N36
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [8]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~42_combout ),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [7]),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_cdr~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43 .lut_mask = 64'h03A303A30303F3F3;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N37
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y42_N15
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N28
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~11 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout  = ( \nios2_qsys_0|d_writedata [4] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~11 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~11 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N38
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [4]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10 .lut_mask = 64'h00550055AAFFAAFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N38
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~6 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~4_combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~6 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~6 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N34
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~2 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout  = ( \nios2_qsys_0|d_writedata [3] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~2 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [3]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4 .lut_mask = 64'h11BB11BB11BB11BB;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N7
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[17]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N30
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[17]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N16
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [19]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [17]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [17]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38 .lut_mask = 64'h335533550F550F55;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N24
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[15]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[15]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y42_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y39_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [15]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [17]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y40_N9
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[13]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[13]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N36
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~27 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout  = ( \nios2_qsys_0|d_writedata [13] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~27 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~27 .lut_mask = 64'h000000000F0F0F0F;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N37
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y38_N38
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~26 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [13]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~26 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~26 .lut_mask = 64'h03F303F303F303F3;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[13]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N26
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~11 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~17_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~11 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~11 .lut_mask = 64'h40004F0040FF4FFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y42_N32
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_rd_d1~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~10 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~10 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N12
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~28 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout  = (\nios2_qsys_0|d_writedata [12] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [1])

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_writedata [12]),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~28 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~28 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N14
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~27 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [12]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~27 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~27 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[12]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[24]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N37
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N38
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[24] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [24] = ( \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24])) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [24]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24]) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datab(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24]),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [24]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[24] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[24] .lut_mask = 64'h11111F1F11111F1F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[24] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N39
dffeas \nios2_qsys_0|i_readdata_d1[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [24]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N1
dffeas \nios2_qsys_0|D_iw[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N0
stratixiv_lcell_comb \nios2_qsys_0|rf_b_rd_port_addr[2]~2 (
	.dataa(!\nios2_qsys_0|D_data_depend~2_combout ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|D_issue~q ),
	.datad(!\nios2_qsys_0|A_mem_stall~q ),
	.datae(!\nios2_qsys_0|D_iw [24]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|rf_b_rd_port_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|rf_b_rd_port_addr[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|rf_b_rd_port_addr[2]~2 .lut_mask = 64'h000002FFFD00FFFF;
defparam \nios2_qsys_0|rf_b_rd_port_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N10
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[4]~18 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[4]~18 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[4]~18 .lut_mask = 64'h000A000AAA0AAA0A;
defparam \nios2_qsys_0|D_src2_reg[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N26
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[4]~17 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datab(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datac(!\nios2_qsys_0|M_alu_result [4]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[4]~16_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[4]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[4]~17 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[4]~17 .lut_mask = 64'hF5B1F5B1A0A0A0A0;
defparam \nios2_qsys_0|D_src2_reg[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N28
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[4]~19 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~18_combout ),
	.datac(!\nios2_qsys_0|W_wr_data [4]),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~17_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[4]~19 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[4]~19 .lut_mask = 64'h333333337F3B7F3B;
defparam \nios2_qsys_0|D_src2_reg[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N21
dffeas \nios2_qsys_0|E_src2[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[4]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[4]~19_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N4
stratixiv_lcell_comb \nios2_qsys_0|Add3~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_pc [2]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add3~9_sumout ),
	.cout(\nios2_qsys_0|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add3~9 .extended_lut = "off";
defparam \nios2_qsys_0|Add3~9 .lut_mask = 64'h0000FF0000000000;
defparam \nios2_qsys_0|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N2
stratixiv_lcell_comb \nios2_qsys_0|Add3~5 (
	.dataa(!\nios2_qsys_0|F_pc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add3~5_sumout ),
	.cout(\nios2_qsys_0|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add3~5 .extended_lut = "off";
defparam \nios2_qsys_0|Add3~5 .lut_mask = 64'h0000FFFF00005555;
defparam \nios2_qsys_0|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|Add3~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_pc [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add3~1_sumout ),
	.cout(\nios2_qsys_0|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add3~1 .extended_lut = "off";
defparam \nios2_qsys_0|Add3~1 .lut_mask = 64'h0000000000003333;
defparam \nios2_qsys_0|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add0~1_sumout ),
	.cout(\nios2_qsys_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add0~1 .extended_lut = "off";
defparam \nios2_qsys_0|Add0~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \nios2_qsys_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N2
stratixiv_lcell_comb \nios2_qsys_0|Add0~5 (
	.dataa(!\nios2_qsys_0|Add3~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add0~5_sumout ),
	.cout(\nios2_qsys_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add0~5 .extended_lut = "off";
defparam \nios2_qsys_0|Add0~5 .lut_mask = 64'h0000FF0000005555;
defparam \nios2_qsys_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N4
stratixiv_lcell_comb \nios2_qsys_0|Add0~9 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add3~9_sumout ),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add0~9_sumout ),
	.cout(\nios2_qsys_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add0~9 .extended_lut = "off";
defparam \nios2_qsys_0|Add0~9 .lut_mask = 64'h0000FF0000003333;
defparam \nios2_qsys_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N5
dffeas \nios2_qsys_0|D_br_taken_waddr_partial[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_br_taken_waddr_partial [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_br_taken_waddr_partial[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_br_taken_waddr_partial[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N24
stratixiv_lcell_comb \nios2_qsys_0|E_extra_pc[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_br_taken_waddr_partial [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_extra_pc[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[2]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_extra_pc[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|E_extra_pc[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N5
dffeas \nios2_qsys_0|D_pc_plus_one[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc_plus_one [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc_plus_one[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc_plus_one[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N25
dffeas \nios2_qsys_0|E_extra_pc[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_extra_pc[2]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_pc_plus_one [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|D_br_pred_not_taken~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_extra_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_extra_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N38
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~0 (
	.dataa(!\nios2_qsys_0|E_logic_op [0]),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(!\nios2_qsys_0|E_src1 [4]),
	.datad(!\nios2_qsys_0|E_src2 [4]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~0 .lut_mask = 64'h0000000083368336;
defparam \nios2_qsys_0|E_alu_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N10
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[4] (
	.dataa(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datab(!\nios2_qsys_0|E_ctrl_retaddr~q ),
	.datac(!\nios2_qsys_0|Add16~21_sumout ),
	.datad(!\nios2_qsys_0|E_extra_pc [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[4] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[4] .lut_mask = 64'h05370537FFFFFFFF;
defparam \nios2_qsys_0|E_alu_result[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N11
dffeas \nios2_qsys_0|M_alu_result[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [4]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N22
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_addr[2]~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datad(!\nios2_qsys_0|M_alu_result [4]),
	.datae(!\nios2_qsys_0|A_mem_baddr [4]),
	.dataf(!\nios2_qsys_0|A_dc_fill_dp_offset [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_addr[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_addr[2]~2 .lut_mask = 64'h00C00CCC33F33FFF;
defparam \nios2_qsys_0|dc_data_wr_port_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N9
dffeas \nios2_qsys_0|A_dc_rd_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y34_N22
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_wr_data[0]~feeder (
	.dataa(!\nios2_qsys_0|A_dc_rd_data [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_wr_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[0]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_dc_xfer_wr_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y34_N23
dffeas \nios2_qsys_0|A_dc_xfer_wr_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_wr_data[0]~feeder_combout ),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_dc_xfer_rd_data_offset_match~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_data[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N12
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[25]~25 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [25]),
	.datab(!\nios2_qsys_0|A_st_data [25]),
	.datac(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datad(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[25]~25 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[25]~25 .lut_mask = 64'h505350535F535F53;
defparam \nios2_qsys_0|d_writedata_nxt[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N13
dffeas \nios2_qsys_0|d_writedata[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N26
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout  = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & \nios2_qsys_0|d_writedata [25])

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|d_writedata [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N26
stratixiv_lcell_comb \to_hw_data|data_out[24]~feeder (
// Equation(s):
// \to_hw_data|data_out[24]~feeder_combout  = ( \nios2_qsys_0|d_writedata [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\to_hw_data|data_out[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \to_hw_data|data_out[24]~feeder .extended_lut = "off";
defparam \to_hw_data|data_out[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \to_hw_data|data_out[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N27
dffeas \to_hw_data|data_out[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\to_hw_data|data_out[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[24] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y39_N5
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [24]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N4
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~7 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~7_combout  = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24] & ( ((\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [24])) # (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) ) # ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24] & ( 
// (\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [24]) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [24]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~7 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~7 .lut_mask = 64'h0033003355775577;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N24
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_payload~8 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout  = ( \mm_interconnect_0|rsp_xbar_mux_001|src_payload~7_combout  ) # ( !\mm_interconnect_0|rsp_xbar_mux_001|src_payload~7_combout  & ( (!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre 
// [24] & (((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [24])))) # (\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [24] & 
// (((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [24])) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [24]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [24]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_mux_001|src_payload~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~8 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~8 .lut_mask = 64'h111F111FFFFFFFFF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N25
dffeas \nios2_qsys_0|d_readdata_d1[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N15
dffeas \nios2_qsys_0|A_slow_inst_result[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[24]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N34
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[24]~55 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datac(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [56]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[24]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[24]~55 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[24]~55 .lut_mask = 64'hFFC0FFC00C000C00;
defparam \nios2_qsys_0|A_wr_data_unfiltered[24]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N8
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[24]~56 (
	.dataa(!\nios2_qsys_0|A_slow_inst_result [24]),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[24]~55_combout ),
	.datac(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datad(!\nios2_qsys_0|A_inst_result [24]),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[24]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[24]~56 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[24]~56 .lut_mask = 64'hCCCC555500FF0F0F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[24]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y33_N9
dffeas \nios2_qsys_0|W_wr_data[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[24]~56_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[24]~21 (
	.dataa(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datab(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datac(!\nios2_qsys_0|W_wr_data [24]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[24]~56_combout ),
	.datae(!\nios2_qsys_0|M_alu_result [24]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[24]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[24]~21 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[24]~21 .lut_mask = 64'h041526378C9DAEBF;
defparam \nios2_qsys_0|D_src1_reg[24]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y33_N1
dffeas \nios2_qsys_0|E_src1[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[24]~21_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N2
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[24]~57 (
	.dataa(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datab(!\nios2_qsys_0|Add16~101_sumout ),
	.datac(!\nios2_qsys_0|E_alu_result~20_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[24]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[24]~57 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[24]~57 .lut_mask = 64'h001F001F001F001F;
defparam \nios2_qsys_0|D_src2_reg[24]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y33_N32
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[24]~58 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datac(!\nios2_qsys_0|W_wr_data [24]),
	.datad(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datae(!\nios2_qsys_0|M_alu_result [24]),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[24]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[24]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[24]~58 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[24]~58 .lut_mask = 64'h000A004E001B005F;
defparam \nios2_qsys_0|D_src2_reg[24]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N16
stratixiv_lcell_comb \nios2_qsys_0|D_src2[24]~13 (
	.dataa(!\nios2_qsys_0|D_ctrl_hi_imm16~q ),
	.datab(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\nios2_qsys_0|D_iw [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[24]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[24]~13 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[24]~13 .lut_mask = 64'h070707078F8F8F8F;
defparam \nios2_qsys_0|D_src2[24]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N36
stratixiv_lcell_comb \nios2_qsys_0|D_src2[24]~14 (
	.dataa(!\nios2_qsys_0|D_src2_reg[0]~44_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[24]~57_combout ),
	.datac(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datad(!\nios2_qsys_0|D_src2_reg[24]~58_combout ),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.dataf(!\nios2_qsys_0|D_src2[24]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[24]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[24]~14 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[24]~14 .lut_mask = 64'h30F070F03FFF7FFF;
defparam \nios2_qsys_0|D_src2[24]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N37
dffeas \nios2_qsys_0|E_src2[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[24]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[26]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N6
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~20 (
	.dataa(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(!\nios2_qsys_0|E_logic_op [0]),
	.datad(!\nios2_qsys_0|E_src2 [24]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~20 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~20 .lut_mask = 64'h4011401111141114;
defparam \nios2_qsys_0|E_alu_result~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N28
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[24]~93 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datab(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.datac(!\nios2_qsys_0|Equal313~0_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[24]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[24]~93 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[24]~93 .lut_mask = 64'h0040004000F000F0;
defparam \nios2_qsys_0|D_src2_reg[24]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N8
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[24]~94 (
	.dataa(!\nios2_qsys_0|E_alu_result~20_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[24]~58_combout ),
	.datac(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[24]~93_combout ),
	.datae(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.dataf(!\nios2_qsys_0|Add16~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[24]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[24]~94 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[24]~94 .lut_mask = 64'h33FF77FF33FF7FFF;
defparam \nios2_qsys_0|D_src2_reg[24]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N9
dffeas \nios2_qsys_0|E_src2_reg[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[24]~94_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N16
stratixiv_lcell_comb \nios2_qsys_0|E_st_data[24]~0 (
	.dataa(!\nios2_qsys_0|E_src2_reg [0]),
	.datab(!\nios2_qsys_0|E_src2_reg [8]),
	.datac(!\nios2_qsys_0|E_iw [4]),
	.datad(!\nios2_qsys_0|E_src2_reg [24]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_st_data[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_st_data[24]~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_st_data[24]~0 .lut_mask = 64'h505F505F303F303F;
defparam \nios2_qsys_0|E_st_data[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N17
dffeas \nios2_qsys_0|M_st_data[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_st_data[24]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N29
dffeas \nios2_qsys_0|A_st_data[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [24]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N30
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[24]~24 (
	.dataa(!\nios2_qsys_0|A_st_data [24]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [24]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[24]~24 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[24]~24 .lut_mask = 64'h3305330533F533F5;
defparam \nios2_qsys_0|d_writedata_nxt[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N31
dffeas \nios2_qsys_0|d_writedata[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N24
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout  = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & \nios2_qsys_0|d_writedata [24])

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|d_writedata [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N32
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[28] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [28] = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28] & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [28] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout 
// )) # (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) ) ) # ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28] & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [28] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(gnd),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [28]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[28] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[28] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[28] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N33
dffeas \nios2_qsys_0|i_readdata_d1[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [28]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N37
dffeas \nios2_qsys_0|D_iw[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N36
stratixiv_lcell_comb \nios2_qsys_0|rf_a_rd_port_addr[3]~3 (
	.dataa(!\nios2_qsys_0|D_issue~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|D_data_depend~2_combout ),
	.datad(!\nios2_qsys_0|A_mem_stall~q ),
	.datae(!\nios2_qsys_0|D_iw [30]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|rf_a_rd_port_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|rf_a_rd_port_addr[3]~3 .extended_lut = "off";
defparam \nios2_qsys_0|rf_a_rd_port_addr[3]~3 .lut_mask = 64'h000010FFEF00FFFF;
defparam \nios2_qsys_0|rf_a_rd_port_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N12
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[3]~5 (
	.dataa(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datab(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [3]),
	.datad(!\nios2_qsys_0|W_wr_data [3]),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[3]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[3]~5 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[3]~5 .lut_mask = 64'h02468ACE13579BDF;
defparam \nios2_qsys_0|D_src1_reg[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N13
dffeas \nios2_qsys_0|E_src1[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[3]~5_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N3
dffeas \nios2_qsys_0|D_br_taken_waddr_partial[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_br_taken_waddr_partial [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_br_taken_waddr_partial[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_br_taken_waddr_partial[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N2
stratixiv_lcell_comb \nios2_qsys_0|E_extra_pc[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_br_taken_waddr_partial [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_extra_pc[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[1]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_extra_pc[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|E_extra_pc[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N3
dffeas \nios2_qsys_0|D_pc_plus_one[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc_plus_one [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc_plus_one[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc_plus_one[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N3
dffeas \nios2_qsys_0|E_extra_pc[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_extra_pc[1]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_pc_plus_one [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|D_br_pred_not_taken~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_extra_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_extra_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N8
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~11 (
	.dataa(!\nios2_qsys_0|E_logic_op [1]),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datad(!\nios2_qsys_0|E_src1 [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~11 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~11 .lut_mask = 64'h0805080505060506;
defparam \nios2_qsys_0|E_alu_result~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N24
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[3] (
	.dataa(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datab(!\nios2_qsys_0|Add16~17_sumout ),
	.datac(!\nios2_qsys_0|E_extra_pc [1]),
	.datad(!\nios2_qsys_0|E_alu_result~11_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_retaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[3] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[3] .lut_mask = 64'h11FF11FF1FFF1FFF;
defparam \nios2_qsys_0|E_alu_result[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N25
dffeas \nios2_qsys_0|M_alu_result[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [3]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N26
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_addr[1]~1 (
	.dataa(!\nios2_qsys_0|A_dc_fill_dp_offset [1]),
	.datab(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datac(!\nios2_qsys_0|M_alu_result [3]),
	.datad(!\nios2_qsys_0|A_mem_baddr [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_addr[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_addr[1]~1 .lut_mask = 64'h0C3F0C3F55555555;
defparam \nios2_qsys_0|dc_data_wr_port_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N26
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[10]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|A_inst_result[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N27
dffeas \nios2_qsys_0|A_inst_result[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[10]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N4
stratixiv_lcell_comb \nios2_qsys_0|A_data_ram_ld16_data[10]~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datad(!\nios2_qsys_0|A_inst_result [10]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_inst_result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_data_ram_ld16_data[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_data_ram_ld16_data[10]~6 .extended_lut = "off";
defparam \nios2_qsys_0|A_data_ram_ld16_data[10]~6 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \nios2_qsys_0|A_data_ram_ld16_data[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N30
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[2]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|A_inst_result[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N31
dffeas \nios2_qsys_0|A_inst_result[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[2]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N14
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[2]~5 (
	.dataa(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datab(!\nios2_qsys_0|d_readdata_d1 [10]),
	.datac(!\nios2_qsys_0|A_ld_align_sh8~q ),
	.datad(!\nios2_qsys_0|d_readdata_d1 [26]),
	.datae(!\nios2_qsys_0|d_readdata_d1 [2]),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[2]~5 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[2]~5 .lut_mask = 64'h0207A2A75257F2F7;
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N15
dffeas \nios2_qsys_0|A_slow_inst_result[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N0
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[2]~22 (
	.dataa(!\nios2_qsys_0|A_data_ram_ld16_data[10]~6_combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[7]~5_combout ),
	.datac(!\nios2_qsys_0|A_inst_result [18]),
	.datad(!\nios2_qsys_0|A_inst_result [2]),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[7]~4_combout ),
	.dataf(!\nios2_qsys_0|A_slow_inst_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[2]~22 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[2]~22 .lut_mask = 64'h00334747CCFF4747;
defparam \nios2_qsys_0|A_wr_data_unfiltered[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N12
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[2]~23 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datab(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [2]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[7]~7_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[2]~23 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[2]~23 .lut_mask = 64'h0300030013221322;
defparam \nios2_qsys_0|A_wr_data_unfiltered[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N16
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[2]~24 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[2]~22_combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[2]~23_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[2]~24 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[2]~24 .lut_mask = 64'h7777777733333333;
defparam \nios2_qsys_0|A_wr_data_unfiltered[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N17
dffeas \nios2_qsys_0|W_wr_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[2]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N18
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[2]~23 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[2]~22_combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[2]~23_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [2]),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[2]~23 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[2]~23 .lut_mask = 64'hF088F088F0CCF0CC;
defparam \nios2_qsys_0|D_src2_reg[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[2]~24 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(!\nios2_qsys_0|E_alu_result [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[2]~24 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[2]~24 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \nios2_qsys_0|D_src2_reg[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N10
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[2]~25 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datab(!\nios2_qsys_0|W_wr_data [2]),
	.datac(!\nios2_qsys_0|D_src2_reg[2]~23_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[2]~24_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[2]~25 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[2]~25 .lut_mask = 64'h00FF00FF72FF72FF;
defparam \nios2_qsys_0|D_src2_reg[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N11
dffeas \nios2_qsys_0|E_src2_reg[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[2]~25_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N27
dffeas \nios2_qsys_0|M_st_data[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src2_reg [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N34
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[2]~2 (
	.dataa(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datab(!\nios2_qsys_0|M_st_data [2]),
	.datac(!\nios2_qsys_0|A_st_data [2]),
	.datad(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[2]~2 .lut_mask = 64'h00270027FF27FF27;
defparam \nios2_qsys_0|d_writedata_nxt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N35
dffeas \nios2_qsys_0|d_writedata[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N30
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~4 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout  = ( \nios2_qsys_0|d_writedata [2] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~4 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~4 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N30
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~5 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [5]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~4_combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~5 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~5 .lut_mask = 64'h0F550F553F553F55;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N14
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [2]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~0_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N19
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y35_N13
dffeas \to_hw_data|data_out[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [0]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_data|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_data|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_data|data_out[0] .is_wysiwyg = "true";
defparam \to_hw_data|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y35_N3
dffeas \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_data|data_out [0]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y67_N32
stratixiv_io_ibuf \to_sw_data_export[0]~input (
	.i(to_sw_data_export[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_data_export[0]~input_o ));
// synopsys translate_off
defparam \to_sw_data_export[0]~input .bus_hold = "false";
defparam \to_sw_data_export[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y36_N27
dffeas \to_sw_data|readdata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data_export[0]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_data|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_data|readdata[0] .is_wysiwyg = "true";
defparam \to_sw_data|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N17
dffeas \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_data|readdata [0]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N16
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~0 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~0_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [0] & ( \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & (!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [0] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]) # 
// (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout )))) ) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [0] & ( \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [0] & ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( 
// \mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [0] & ( !\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & 
// ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ))) ) ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [0] & ( 
// !\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]) # (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator|av_readdata_pre [0]),
	.datae(!\mm_interconnect_0|to_sw_data_s1_translator|av_readdata_pre [0]),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~0 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N21
dffeas \mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_hw_sig|data_out [0]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y40_N0
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout  = \jtag_uart_0|ien_AF~q 

	.dataa(gnd),
	.datab(!\jtag_uart_0|ien_AF~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y40_N1
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(\jtag_uart_0|the_vectadd_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\jtag_uart_0|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N20
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~1 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~1_combout  = ( \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0] & ( ((\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre [0])) # (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]) ) ) # ( !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0] & ( 
// (\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre [0]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|to_hw_sig_s1_translator|av_readdata_pre [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~1 .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N1
stratixiv_io_ibuf \to_sw_sig_export[0]~input (
	.i(to_sw_sig_export[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\to_sw_sig_export[0]~input_o ));
// synopsys translate_off
defparam \to_sw_sig_export[0]~input .bus_hold = "false";
defparam \to_sw_sig_export[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y36_N7
dffeas \to_sw_sig|readdata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_sig_export[0]~input_o ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\to_hw_data|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_sw_sig|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \to_sw_sig|readdata[0] .is_wysiwyg = "true";
defparam \to_sw_sig|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y36_N19
dffeas \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\to_sw_sig|readdata [0]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N24
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|src_data[0] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|src_data [0] = ( \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre [0] & ( \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( ((!\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~0_combout ) # 
// ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]) # (\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~1_combout ))) # (\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// !\mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre [0] & ( \mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~0_combout ) # ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]) # 
// (\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~1_combout )) ) ) ) # ( \mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre [0] & ( !\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( 
// ((!\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~0_combout ) # (\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~1_combout )) # (\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( 
// !\mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre [0] & ( !\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( (!\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~0_combout ) # (\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~1_combout ) 
// ) ) )

	.dataa(!\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~0_combout ),
	.datac(!\mm_interconnect_0|rsp_xbar_mux_001|src_data[0]~1_combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]),
	.datae(!\mm_interconnect_0|to_sw_sig_s1_translator|av_readdata_pre [0]),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|src_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[0] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[0] .lut_mask = 64'hCFCFDFDFCFFFDFFF;
defparam \mm_interconnect_0|rsp_xbar_mux_001|src_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N25
dffeas \nios2_qsys_0|d_readdata_d1[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux_001|src_data [0]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdata_d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdata_d1[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdata_d1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N26
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[0]~36 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_st_data [0]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [0]),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_data_wr_port_data[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[0]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[0]~36 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[0]~36 .lut_mask = 64'h000F000FFF33FF33;
defparam \nios2_qsys_0|dc_data_wr_port_data[0]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N38
stratixiv_lcell_comb \nios2_qsys_0|M_dc_st_data[0]~0 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_st_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_st_data[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_st_data[0]~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \nios2_qsys_0|M_dc_st_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N39
dffeas \nios2_qsys_0|A_dc_st_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_st_data[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_st_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_st_data[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_st_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N20
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_data[0]~1 (
	.dataa(!\nios2_qsys_0|dc_data_wr_port_data[0]~36_combout ),
	.datab(!\nios2_qsys_0|M_mem_byte_en [0]),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [0]),
	.datae(!\nios2_qsys_0|M_st_data [0]),
	.dataf(!\nios2_qsys_0|A_dc_st_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_data[0]~1 .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_data[0]~1 .lut_mask = 64'h05451555A5E5B5F5;
defparam \nios2_qsys_0|dc_data_wr_port_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y34_N4
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[3]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[3]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|A_inst_result[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y34_N5
dffeas \nios2_qsys_0|A_inst_result[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[3]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y36_N38
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[3]~4 (
	.dataa(!\nios2_qsys_0|d_readdata_d1 [3]),
	.datab(!\nios2_qsys_0|A_ld_align_sh8~q ),
	.datac(!\nios2_qsys_0|d_readdata_d1 [19]),
	.datad(!\nios2_qsys_0|d_readdata_d1 [27]),
	.datae(!\nios2_qsys_0|d_readdata_d1 [11]),
	.dataf(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[3]~4 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[3]~4 .lut_mask = 64'h444477770C3F0C3F;
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y36_N39
dffeas \nios2_qsys_0|A_slow_inst_result[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y36_N22
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[3]~19 (
	.dataa(!\nios2_qsys_0|A_inst_result [3]),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[7]~4_combout ),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[7]~5_combout ),
	.datad(!\nios2_qsys_0|A_slow_inst_result [3]),
	.datae(!\nios2_qsys_0|A_inst_result [19]),
	.dataf(!\nios2_qsys_0|A_data_ram_ld16_data[11]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[3]~19 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[3]~19 .lut_mask = 64'h04C407C734F437F7;
defparam \nios2_qsys_0|A_wr_data_unfiltered[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[3]~20 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datab(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [35]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[7]~7_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[3]~20 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[3]~20 .lut_mask = 64'h0102010233023302;
defparam \nios2_qsys_0|A_wr_data_unfiltered[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N30
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[3]~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[3]~19_combout ),
	.datad(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[3]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[3]~21 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[3]~21 .lut_mask = 64'h0F000F00FFFFFFFF;
defparam \nios2_qsys_0|A_wr_data_unfiltered[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N31
dffeas \nios2_qsys_0|W_wr_data[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[3]~21_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N8
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[3]~21 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datad(!\nios2_qsys_0|E_alu_result [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[3]~21 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[3]~21 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \nios2_qsys_0|D_src2_reg[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[3]~20 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datab(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datac(!\nios2_qsys_0|M_alu_result [3]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[3]~19_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[3]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[3]~20 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[3]~20 .lut_mask = 64'hF5B1F5B1A0A0A0A0;
defparam \nios2_qsys_0|D_src2_reg[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N4
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[3]~22 (
	.dataa(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datab(!\nios2_qsys_0|W_wr_data [3]),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[3]~21_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[3]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[3]~22 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[3]~22 .lut_mask = 64'h15FF15FF10FF10FF;
defparam \nios2_qsys_0|D_src2_reg[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N5
dffeas \nios2_qsys_0|E_src2_reg[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N20
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[11]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|M_st_data[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N21
dffeas \nios2_qsys_0|M_st_data[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[11]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|Equal0~0_combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y37_N17
dffeas \nios2_qsys_0|A_st_data[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N18
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[11]~11 (
	.dataa(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datab(!\nios2_qsys_0|A_st_data [11]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [11]),
	.datad(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[11]~11 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[11]~11 .lut_mask = 64'h0F110F110FBB0FBB;
defparam \nios2_qsys_0|d_writedata_nxt[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N19
dffeas \nios2_qsys_0|d_writedata[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N16
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~29 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout  = ( \nios2_qsys_0|d_writedata [11] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|d_writedata [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~29 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~29 .lut_mask = 64'h0000555500005555;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~28 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [11]),
	.datad(gnd),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~28 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~28 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[11]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~2_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13 .lut_mask = 64'h5700570057FF57FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N7
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N36
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~30 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout  = (\nios2_qsys_0|d_writedata [10] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [1])

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_writedata [10]),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~30 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~30 .lut_mask = 64'h0303030303030303;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N37
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N38
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~29 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [10]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~29 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~29 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[10]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N36
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [12]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14 .lut_mask = 64'h02570257AAFFAAFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N37
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N32
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~32 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout  = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( \nios2_qsys_0|d_writedata [9] ) )

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_writedata [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~32 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~32 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y35_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~31 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [9]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~31 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~31 .lut_mask = 64'h05050505F5F5F5F5;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[9]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N0
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[8]~18 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [11]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datag(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[8]~18 .extended_lut = "on";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[8]~18 .lut_mask = 64'h05350F0FC5050F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[8]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N10
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~23 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout  = ( \nios2_qsys_0|d_writedata [8] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|d_writedata [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~23 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~23 .lut_mask = 64'h0000555500005555;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y37_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N30
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~22 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~22 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~22 .lut_mask = 64'h05050505AFAFAFAF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[8]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[31]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [31]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [31]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [33]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28 .lut_mask = 64'h0C3F0C3F44774477;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y39_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~25_sumout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N38
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_data[44] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_data [44] = ( \nios2_qsys_0|d_address_line_field [3] & ( ((\nios2_qsys_0|ic_fill_line [3] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [0])) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]) ) ) # ( 
// !\nios2_qsys_0|d_address_line_field [3] & ( (\nios2_qsys_0|ic_fill_line [3] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [0]) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|ic_fill_line [3]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_line_field [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[44] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[44] .lut_mask = 64'h000F000F555F555F;
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 64'h03030303CFCFCFCF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y38_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[22]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [24]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [22]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y40_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y40_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N16
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [23]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [25]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [23]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40 .lut_mask = 64'h55330F3355330F33;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N10
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y35_N37
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller|r_sync_rst~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y35_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N0
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24]),
	.datad(gnd),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~q ),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0 .lut_mask = 64'h0000F3F33333F3F3;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N24
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [34]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetlatch~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27 .lut_mask = 64'h0505050535353535;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[33] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y42_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N32
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[30]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [33]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[30]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[30]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[30]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N24
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [30]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(gnd),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30 .lut_mask = 64'h30303F3F30303F3F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~29_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~31_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~30_combout ),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [31]),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32 .lut_mask = 64'h0030A0B00F3FAFBF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N37
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N16
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[28]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[28]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y42_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [30]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [28]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34 .lut_mask = 64'h038B038B47CF47CF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N7
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N22
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y39_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~13_sumout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N30
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_data[41] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_data [41] = ( \nios2_qsys_0|d_address_line_field [0] & ( ((\nios2_qsys_0|ic_fill_line [0] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [0])) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]) ) ) # ( 
// !\nios2_qsys_0|d_address_line_field [0] & ( (\nios2_qsys_0|ic_fill_line [0] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [0]) ) )

	.dataa(!\nios2_qsys_0|ic_fill_line [0]),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_line_field [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[41] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[41] .lut_mask = 64'h0505050537373737;
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[41] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N28
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [5]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[23]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N13
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [23]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N14
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[23] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [23] = ( \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( \onchip_memory2_0|the_altsyncram|auto_generated|q_a [23] ) ) # ( !\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|q_a [23] & ( (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]) ) ) ) # ( 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|q_a [23] & ( (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]) ) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( !\onchip_memory2_0|the_altsyncram|auto_generated|q_a [23] & ( 
// (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]) ) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [23]),
	.datae(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[23] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[23] .lut_mask = 64'h005500550055FFFF;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[23] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N15
dffeas \nios2_qsys_0|i_readdata_d1[23] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [23]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[23] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N31
dffeas \nios2_qsys_0|D_iw[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y31_N30
stratixiv_lcell_comb \nios2_qsys_0|rf_a_rd_port_addr[0]~0 (
	.dataa(!\nios2_qsys_0|D_issue~q ),
	.datab(!\nios2_qsys_0|A_mem_stall~q ),
	.datac(!\nios2_qsys_0|M_pipe_flush~q ),
	.datad(!\nios2_qsys_0|D_data_depend~2_combout ),
	.datae(!\nios2_qsys_0|D_iw [27]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|rf_a_rd_port_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|rf_a_rd_port_addr[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|rf_a_rd_port_addr[0]~0 .lut_mask = 64'h00003733C8CCFFFF;
defparam \nios2_qsys_0|rf_a_rd_port_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N15
dffeas \nios2_qsys_0|W_wr_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[1]~27_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N4
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[1]~7 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datab(!\nios2_qsys_0|M_alu_result [1]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[1]~27_combout ),
	.datad(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datae(!\nios2_qsys_0|W_wr_data [1]),
	.dataf(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[1]~7 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[1]~7 .lut_mask = 64'h55335533000FFF0F;
defparam \nios2_qsys_0|D_src1_reg[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N5
dffeas \nios2_qsys_0|E_src1[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[1]~7_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N16
stratixiv_lcell_comb \nios2_qsys_0|E_logic_result[1]~0 (
	.dataa(!\nios2_qsys_0|E_src1 [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_logic_op [1]),
	.datad(!\nios2_qsys_0|E_src2 [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_logic_result[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_result[1]~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_logic_result[1]~0 .lut_mask = 64'hA50FA50F055A055A;
defparam \nios2_qsys_0|E_logic_result[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N18
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[1] (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datad(!\nios2_qsys_0|E_logic_result[1]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[1] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[1] .lut_mask = 64'h000F000F333F333F;
defparam \nios2_qsys_0|E_alu_result[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N19
dffeas \nios2_qsys_0|M_alu_result[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y35_N17
dffeas \nios2_qsys_0|A_mem_baddr[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y35_N13
dffeas \nios2_qsys_0|A_ctrl_ld16 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_ld16~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ctrl_ld16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ctrl_ld16 .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ctrl_ld16 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N35
dffeas \nios2_qsys_0|A_mem_baddr[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N12
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld_data_sign_bit~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_ctrl_ld16~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_baddr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld_data_sign_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld_data_sign_bit~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld_data_sign_bit~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \nios2_qsys_0|A_slow_ld_data_sign_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N2
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld_data_fill_bit~0 (
	.dataa(!\nios2_qsys_0|A_mem_baddr [1]),
	.datab(!\nios2_qsys_0|d_readdata_d1 [23]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [15]),
	.datad(!\nios2_qsys_0|d_readdata_d1 [31]),
	.datae(!\nios2_qsys_0|A_slow_ld_data_sign_bit~0_combout ),
	.dataf(!\nios2_qsys_0|A_ctrl_ld_signed~q ),
	.datag(!\nios2_qsys_0|d_readdata_d1 [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld_data_fill_bit~0 .extended_lut = "on";
defparam \nios2_qsys_0|A_slow_ld_data_fill_bit~0 .lut_mask = 64'h000000001B1B0A5F;
defparam \nios2_qsys_0|A_slow_ld_data_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y35_N28
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[17]~feeder (
	.dataa(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[17]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_slow_inst_result[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y35_N29
dffeas \nios2_qsys_0|A_slow_inst_result[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[17]~feeder_combout ),
	.asdata(\nios2_qsys_0|d_readdata_d1 [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte2_byte3_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N14
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[17]~69 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17]),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[17]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[17]~69 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[17]~69 .lut_mask = 64'hAAEEAAEE88008800;
defparam \nios2_qsys_0|A_wr_data_unfiltered[17]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N34
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[17]~70 (
	.dataa(!\nios2_qsys_0|A_slow_inst_result [17]),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[29]~41_combout ),
	.datac(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[17]~69_combout ),
	.dataf(!\nios2_qsys_0|A_inst_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[17]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[17]~70 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[17]~70 .lut_mask = 64'hDD031103DDCF11CF;
defparam \nios2_qsys_0|A_wr_data_unfiltered[17]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N38
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[17]~72 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[17]~70_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datad(!\nios2_qsys_0|M_alu_result [17]),
	.datae(!\nios2_qsys_0|W_wr_data [17]),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[17]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[17]~72 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[17]~72 .lut_mask = 64'h00030C0F01010D0D;
defparam \nios2_qsys_0|D_src2_reg[17]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N10
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[17]~80 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[17]~72_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datae(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.dataf(!\nios2_qsys_0|E_alu_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[17]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[17]~80 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[17]~80 .lut_mask = 64'h0F0F00CCCFCF00CC;
defparam \nios2_qsys_0|D_src2_reg[17]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N11
dffeas \nios2_qsys_0|E_src2_reg[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[17]~80_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y34_N25
dffeas \nios2_qsys_0|M_st_data[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[17]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|E_iw [4]),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y34_N15
dffeas \nios2_qsys_0|A_st_data[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N12
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[17]~17 (
	.dataa(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datab(!\nios2_qsys_0|A_st_data [17]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [17]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[17]~17 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[17]~17 .lut_mask = 64'h01AB01AB51FB51FB;
defparam \nios2_qsys_0|d_writedata_nxt[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N13
dffeas \nios2_qsys_0|d_writedata[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N2
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout  = ( \nios2_qsys_0|d_writedata [17] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|d_writedata [17]),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29 .lut_mask = 64'h000000000000FFFF;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N8
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[22] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [22] = ( \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [22] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [22] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(gnd),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [22]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [22]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[22] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[22] .lut_mask = 64'h0303030303FF03FF;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[22] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N9
dffeas \nios2_qsys_0|i_readdata_d1[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [22]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N36
stratixiv_lcell_comb \nios2_qsys_0|A_regnum_b_cmp_F~0 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datac(!\nios2_qsys_0|A_wr_dst_reg_from_M~q ),
	.datad(!\nios2_qsys_0|A_dst_regnum_from_M [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dst_regnum_from_M [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_regnum_b_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_regnum_b_cmp_F~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_regnum_b_cmp_F~0 .lut_mask = 64'h0802080204010401;
defparam \nios2_qsys_0|A_regnum_b_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N18
stratixiv_lcell_comb \nios2_qsys_0|A_regnum_b_cmp_F~1 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dst_regnum_from_M [3]),
	.datad(!\nios2_qsys_0|A_dst_regnum_from_M [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_regnum_b_cmp_F~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_regnum_b_cmp_F~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_regnum_b_cmp_F~1 .lut_mask = 64'hA050A0500A050A05;
defparam \nios2_qsys_0|A_regnum_b_cmp_F~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N6
stratixiv_lcell_comb \nios2_qsys_0|A_regnum_b_cmp_F (
	.dataa(!\nios2_qsys_0|A_regnum_b_cmp_F~0_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dst_regnum_from_M [4]),
	.datad(!\nios2_qsys_0|A_regnum_b_cmp_F~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_regnum_b_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_regnum_b_cmp_F .extended_lut = "off";
defparam \nios2_qsys_0|A_regnum_b_cmp_F .lut_mask = 64'h0050005000050005;
defparam \nios2_qsys_0|A_regnum_b_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N7
dffeas \nios2_qsys_0|W_regnum_b_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_regnum_b_cmp_F~combout ),
	.asdata(\nios2_qsys_0|A_regnum_b_cmp_D~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|F_stall~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N4
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[4]~4 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_regnum_b_cmp_D~q ),
	.datac(!\nios2_qsys_0|W_regnum_b_cmp_D~q ),
	.datad(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_regnum_b_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[4]~4 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[4]~4 .lut_mask = 64'h0C000C00CC00CC00;
defparam \nios2_qsys_0|D_src2_reg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N8
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[13]~35 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datab(!\nios2_qsys_0|W_wr_data [13]),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[13]~35_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[13]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[13]~35 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[13]~35 .lut_mask = 64'h2227222772777277;
defparam \nios2_qsys_0|D_src2_reg[13]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[13]~36 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datab(!\nios2_qsys_0|E_alu_result [13]),
	.datac(!\nios2_qsys_0|D_src2_reg[13]~35_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[13]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[13]~36 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[13]~36 .lut_mask = 64'h2727272700AA00AA;
defparam \nios2_qsys_0|D_src2_reg[13]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N39
dffeas \nios2_qsys_0|E_src2[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[13]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[13]~36_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N26
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~5 (
	.dataa(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datab(!\nios2_qsys_0|E_src1 [13]),
	.datac(!\nios2_qsys_0|E_src2 [13]),
	.datad(!\nios2_qsys_0|E_logic_op [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~5 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~5 .lut_mask = 64'h4001400115141514;
defparam \nios2_qsys_0|E_alu_result~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N20
stratixiv_lcell_comb \nios2_qsys_0|Add3~41 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_pc [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add3~41_sumout ),
	.cout(\nios2_qsys_0|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add3~41 .extended_lut = "off";
defparam \nios2_qsys_0|Add3~41 .lut_mask = 64'h0000FFFF00003333;
defparam \nios2_qsys_0|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N22
stratixiv_lcell_comb \nios2_qsys_0|Add3~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_pc [11]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add3~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add3~45 .extended_lut = "off";
defparam \nios2_qsys_0|Add3~45 .lut_mask = 64'h0000FF0000000000;
defparam \nios2_qsys_0|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N23
dffeas \nios2_qsys_0|D_pc_plus_one[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc_plus_one [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc_plus_one[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc_plus_one[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N0
stratixiv_lcell_comb \nios2_qsys_0|Add1~0 (
	.dataa(!\nios2_qsys_0|D_iw [18]),
	.datab(!\nios2_qsys_0|D_pc_plus_one [10]),
	.datac(!\nios2_qsys_0|D_iw [19]),
	.datad(!\nios2_qsys_0|D_pc_plus_one [11]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_br_taken_waddr_partial [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add1~0 .extended_lut = "off";
defparam \nios2_qsys_0|Add1~0 .lut_mask = 64'h1EE11EE178877887;
defparam \nios2_qsys_0|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N1
dffeas \nios2_qsys_0|E_extra_pc[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add1~0_combout ),
	.asdata(\nios2_qsys_0|D_pc_plus_one [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|D_br_pred_not_taken~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_extra_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_extra_pc[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N24
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[13] (
	.dataa(!\nios2_qsys_0|Add16~57_sumout ),
	.datab(!\nios2_qsys_0|E_ctrl_retaddr~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_alu_result~5_combout ),
	.datae(!\nios2_qsys_0|E_extra_pc [11]),
	.dataf(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[13] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[13] .lut_mask = 64'h00FF33FF55FF77FF;
defparam \nios2_qsys_0|E_alu_result[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N25
dffeas \nios2_qsys_0|M_alu_result[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [13]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N29
dffeas \nios2_qsys_0|A_mem_baddr[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N18
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_rd_port_addr[0]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Add16~25_sumout ),
	.datad(!\nios2_qsys_0|A_mem_stall~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_rd_port_addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_rd_port_addr[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_rd_port_addr[0]~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \nios2_qsys_0|dc_tag_rd_port_addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N16
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_rd_port_addr[1]~1 (
	.dataa(!\nios2_qsys_0|A_mem_stall~q ),
	.datab(!\nios2_qsys_0|M_alu_result [6]),
	.datac(!\nios2_qsys_0|Add16~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_rd_port_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_rd_port_addr[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_rd_port_addr[1]~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \nios2_qsys_0|dc_tag_rd_port_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N16
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_rd_port_addr[2]~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_mem_stall~q ),
	.datac(!\nios2_qsys_0|Add16~33_sumout ),
	.datad(!\nios2_qsys_0|M_alu_result [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_rd_port_addr[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_rd_port_addr[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_rd_port_addr[2]~2 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \nios2_qsys_0|dc_tag_rd_port_addr[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N18
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_rd_port_addr[3]~3 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_mem_stall~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|Add16~37_sumout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_rd_port_addr[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_rd_port_addr[3]~3 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_rd_port_addr[3]~3 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \nios2_qsys_0|dc_tag_rd_port_addr[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y35_N18
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_rd_port_addr[4]~4 (
	.dataa(!\nios2_qsys_0|A_mem_stall~q ),
	.datab(!\nios2_qsys_0|Add16~41_sumout ),
	.datac(!\nios2_qsys_0|M_alu_result [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_rd_port_addr[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_rd_port_addr[4]~4 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_rd_port_addr[4]~4 .lut_mask = 64'h2727272727272727;
defparam \nios2_qsys_0|dc_tag_rd_port_addr[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N6
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_rd_port_addr[5]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_alu_result [10]),
	.datad(!\nios2_qsys_0|Add16~45_sumout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_stall~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_rd_port_addr[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_rd_port_addr[5]~5 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_rd_port_addr[5]~5 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \nios2_qsys_0|dc_tag_rd_port_addr[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N27
dffeas \nios2_qsys_0|A_mem_baddr[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N26
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_wr_port_data[1]~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_alu_result [12]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_mem_baddr [12]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_tag_wr_port_addr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_wr_port_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_wr_port_data[1]~0 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_wr_port_data[1]~0 .lut_mask = 64'h00FF00FF33333333;
defparam \nios2_qsys_0|dc_tag_wr_port_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N28
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_wr_port_data[2]~1 (
	.dataa(!\nios2_qsys_0|dc_tag_wr_port_addr~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_mem_baddr [13]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_wr_port_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_wr_port_data[2]~1 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_wr_port_data[2]~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \nios2_qsys_0|dc_tag_wr_port_data[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N26
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_wr_port_data[3]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_tag_dcache_management_wr_en~0_combout ),
	.datae(!\nios2_qsys_0|A_dc_fill_starting_d1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_wr_port_data[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_wr_port_data[3]~2 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_wr_port_data[3]~2 .lut_mask = 64'hFF00FFFFFF00FFFF;
defparam \nios2_qsys_0|dc_tag_wr_port_data[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N20
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_wr_port_data[4]~4 (
	.dataa(!\nios2_qsys_0|A_dc_fill_starting_d1~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_valid_st_writes_mem~q ),
	.datad(!\nios2_qsys_0|A_dc_tag_dcache_management_wr_en~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_wr_port_data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_wr_port_data[4]~4 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_wr_port_data[4]~4 .lut_mask = 64'hAF05AF05AF05AF05;
defparam \nios2_qsys_0|dc_tag_wr_port_data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M9K_X38_Y36_N0
stratixiv_ram_block \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios2_qsys_0|dc_tag_wr_port_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\nios2_qsys_0|dc_tag_wr_port_data[4]~4_combout ,\nios2_qsys_0|dc_tag_wr_port_data[3]~2_combout ,\nios2_qsys_0|dc_tag_wr_port_data[2]~1_combout ,
\nios2_qsys_0|dc_tag_wr_port_data[1]~0_combout ,\nios2_qsys_0|dc_tag_wr_port_data[0]~3_combout }),
	.portaaddr({\nios2_qsys_0|dc_tag_wr_port_addr[5]~6_combout ,\nios2_qsys_0|dc_tag_wr_port_addr[4]~5_combout ,\nios2_qsys_0|dc_tag_wr_port_addr[3]~4_combout ,\nios2_qsys_0|dc_tag_wr_port_addr[2]~3_combout ,\nios2_qsys_0|dc_tag_wr_port_addr[1]~2_combout ,
\nios2_qsys_0|dc_tag_wr_port_addr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\nios2_qsys_0|dc_tag_rd_port_addr[5]~5_combout ,\nios2_qsys_0|dc_tag_rd_port_addr[4]~4_combout ,\nios2_qsys_0|dc_tag_rd_port_addr[3]~3_combout ,\nios2_qsys_0|dc_tag_rd_port_addr[2]~2_combout ,\nios2_qsys_0|dc_tag_rd_port_addr[1]~1_combout ,
\nios2_qsys_0|dc_tag_rd_port_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .init_file = "vectadd_nios2_qsys_0_dc_tag_ram.mif";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag_module:vectadd_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_kvq1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 5;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 5;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 256'h00000001500000000600000001400000001A00000001800000001A00000000C0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000900000000400000001600000000F00000001500000001B00000001800000001D00000000500000000800000001900000000100000000D00000000400000001200000000400000000F00000001300000000300000001900000000A00000000800000001B00000000700000001E00000001800000001900000000800000001E00000001600000001E00000000900000000600000000300000001900000000A00000001500000000300000000D00000000300000001800000001F00000001F00000001A00000001100000000E00000001F00000000800000001E00000000A00000000B00000000800000000E00000000200000001F00000001C00000000E;
// synopsys translate_on

// Location: FF_X35_Y36_N35
dffeas \nios2_qsys_0|A_dc_actual_tag[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_actual_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_actual_tag[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_actual_tag[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N27
dffeas \nios2_qsys_0|A_dc_wb_tag[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_dc_actual_tag [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_tag [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_tag[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_tag[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N4
stratixiv_lcell_comb \nios2_qsys_0|d_address_tag_field_nxt[2]~1 (
	.dataa(!\nios2_qsys_0|A_dc_wb_wr_want_dmaster~combout ),
	.datab(!\nios2_qsys_0|M_alu_result [13]),
	.datac(!\nios2_qsys_0|A_mem_baddr [13]),
	.datad(!\nios2_qsys_0|A_dc_wb_tag [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_tag_field_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_tag_field_nxt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_tag_field_nxt[2]~1 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_tag_field_nxt[2]~1 .lut_mask = 64'h05AF05AF11BB11BB;
defparam \nios2_qsys_0|d_address_tag_field_nxt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N5
dffeas \nios2_qsys_0|d_address_tag_field[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_address_tag_field_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_address_tag_field [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_address_tag_field[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_address_tag_field[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N26
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|Equal1~0 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|Equal1~0_combout  = ( !\nios2_qsys_0|d_address_tag_field [1] & ( (\nios2_qsys_0|d_address_tag_field [0] & \nios2_qsys_0|d_address_tag_field [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_address_tag_field [0]),
	.datad(!\nios2_qsys_0|d_address_tag_field [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_tag_field [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|Equal1~0 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|Equal1~0 .lut_mask = 64'h000F000F00000000;
defparam \mm_interconnect_0|addr_router_001|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N32
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout  = ( !\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout  & ( \mm_interconnect_0|addr_router_001|Equal1~0_combout  & ( !\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout  ) ) ) # ( 
// \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout  & ( !\mm_interconnect_0|addr_router_001|Equal1~0_combout  & ( (!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout  & ((!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout ) # 
// (!\mm_interconnect_0|addr_router_001|Equal6~1_combout  $ (!\mm_interconnect_0|addr_router_001|src_channel[1]~0_combout )))) ) ) ) # ( !\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout  & ( !\mm_interconnect_0|addr_router_001|Equal1~0_combout  & 
// ( (!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout  & ((!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout ) # (!\mm_interconnect_0|addr_router_001|Equal6~1_combout  $ (!\mm_interconnect_0|addr_router_001|src_channel[1]~0_combout )))) 
// ) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~6_combout ),
	.datab(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~5_combout ),
	.datac(!\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.datad(!\mm_interconnect_0|addr_router_001|src_channel[1]~0_combout ),
	.datae(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~7_combout ),
	.dataf(!\mm_interconnect_0|addr_router_001|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0 .lut_mask = 64'h8CC88CC8CCCC0000;
defparam \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N36
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout  = ( \mm_interconnect_0|addr_router_001|Equal5~0_combout  & ( \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout  & ( (!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout  & 
// (!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout  & ((!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0_combout ) # (\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))) ) ) ) 
// # ( !\mm_interconnect_0|addr_router_001|Equal5~0_combout  & ( \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout  & ( (!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout  & !\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout ) ) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~4_combout ),
	.datac(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~2_combout ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datae(!\mm_interconnect_0|addr_router_001|Equal5~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1 .lut_mask = 64'h00000000C0C080C0;
defparam \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N32
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wb_update_av_writedata (
	.dataa(!\nios2_qsys_0|A_dc_wb_wr_starting~combout ),
	.datab(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.datac(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.datad(!\nios2_qsys_0|A_dc_wb_wr_active~q ),
	.datae(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.dataf(!\nios2_qsys_0|A_dc_wr_data_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_update_av_writedata .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wb_update_av_writedata .lut_mask = 64'hAA8AAA88AAAAAAAA;
defparam \nios2_qsys_0|A_dc_wb_update_av_writedata .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N6
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[9]~9 (
	.dataa(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datab(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datac(!\nios2_qsys_0|A_st_data [9]),
	.datad(!\nios2_qsys_0|M_st_data [9]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[9]~9 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[9]~9 .lut_mask = 64'h01450145ABEFABEF;
defparam \nios2_qsys_0|d_writedata_nxt[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N7
dffeas \nios2_qsys_0|d_writedata[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N38
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout  = (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & \nios2_qsys_0|d_writedata [9])

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|d_writedata [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28 .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y37_N4
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[10] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [10] = ( \onchip_memory2_0|the_altsyncram|auto_generated|q_a [10] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10] & ( (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) # 
// (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|q_a [10] & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10] & ( 
// \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  ) ) ) # ( \onchip_memory2_0|the_altsyncram|auto_generated|q_a [10] & ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10] & ( 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [10]),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[10] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[10] .lut_mask = 64'h0000333300FF33FF;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y37_N5
dffeas \nios2_qsys_0|i_readdata_d1[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [10]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N7
dffeas \nios2_qsys_0|D_iw[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N8
stratixiv_lcell_comb \nios2_qsys_0|E_src2[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[0]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_src2[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N9
dffeas \nios2_qsys_0|E_src2[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[0]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[0]~30_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N10
stratixiv_lcell_comb \nios2_qsys_0|E_logic_result[0]~10 (
	.dataa(!\nios2_qsys_0|E_logic_op [1]),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_src2 [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_logic_result[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_result[0]~10 .extended_lut = "off";
defparam \nios2_qsys_0|E_logic_result[0]~10 .lut_mask = 64'h8855885555665566;
defparam \nios2_qsys_0|E_logic_result[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N26
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[0]~13 (
	.dataa(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_logic_result[0]~10_combout ),
	.datad(!\nios2_qsys_0|Add16~5_sumout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[0]~13 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[0]~13 .lut_mask = 64'h005500550F5F0F5F;
defparam \nios2_qsys_0|E_alu_result[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y30_N4
stratixiv_lcell_comb \nios2_qsys_0|Equal350~1 (
	.dataa(!\nios2_qsys_0|E_logic_result[20]~1_combout ),
	.datab(!\nios2_qsys_0|E_logic_result[18]~3_combout ),
	.datac(!\nios2_qsys_0|E_logic_result[15]~6_combout ),
	.datad(!\nios2_qsys_0|E_logic_result[19]~2_combout ),
	.datae(!\nios2_qsys_0|E_logic_result[16]~5_combout ),
	.dataf(!\nios2_qsys_0|E_logic_result[17]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~1 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~1 .lut_mask = 64'h8000000000000000;
defparam \nios2_qsys_0|Equal350~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N2
stratixiv_lcell_comb \nios2_qsys_0|Equal350~0 (
	.dataa(!\nios2_qsys_0|E_logic_op [0]),
	.datab(!\nios2_qsys_0|E_src2 [0]),
	.datac(!\nios2_qsys_0|E_logic_op [1]),
	.datad(!\nios2_qsys_0|E_src1 [14]),
	.datae(!\nios2_qsys_0|E_src2 [14]),
	.dataf(!\nios2_qsys_0|E_src1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~0 .lut_mask = 64'h5C70702441E0E0A1;
defparam \nios2_qsys_0|Equal350~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N28
stratixiv_lcell_comb \nios2_qsys_0|Equal350~9 (
	.dataa(!\nios2_qsys_0|E_logic_op [1]),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(!\nios2_qsys_0|E_src2 [21]),
	.datad(!\nios2_qsys_0|E_src2 [22]),
	.datae(!\nios2_qsys_0|E_src1 [22]),
	.dataf(!\nios2_qsys_0|E_src1 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~9 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~9 .lut_mask = 64'h722A2A1821A8A889;
defparam \nios2_qsys_0|Equal350~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N28
stratixiv_lcell_comb \nios2_qsys_0|Equal350~11 (
	.dataa(!\nios2_qsys_0|E_src2 [26]),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(!\nios2_qsys_0|E_logic_op [1]),
	.datad(!\nios2_qsys_0|E_src1 [26]),
	.datae(!\nios2_qsys_0|E_src2 [25]),
	.dataf(!\nios2_qsys_0|E_src1 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~11 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~11 .lut_mask = 64'h3A2170E070E042C1;
defparam \nios2_qsys_0|Equal350~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N22
stratixiv_lcell_comb \nios2_qsys_0|Equal350~12 (
	.dataa(!\nios2_qsys_0|E_src2 [28]),
	.datab(!\nios2_qsys_0|E_src1 [28]),
	.datac(!\nios2_qsys_0|E_src1 [27]),
	.datad(!\nios2_qsys_0|E_src2 [27]),
	.datae(!\nios2_qsys_0|E_logic_op [1]),
	.dataf(!\nios2_qsys_0|E_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~12 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~12 .lut_mask = 64'h07778000EEE09009;
defparam \nios2_qsys_0|Equal350~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N32
stratixiv_lcell_comb \nios2_qsys_0|Equal350~13 (
	.dataa(!\nios2_qsys_0|Equal350~11_combout ),
	.datab(!\nios2_qsys_0|E_logic_result[31]~7_combout ),
	.datac(!\nios2_qsys_0|Equal350~12_combout ),
	.datad(!\nios2_qsys_0|E_logic_result[1]~0_combout ),
	.datae(!\nios2_qsys_0|E_logic_result[30]~8_combout ),
	.dataf(!\nios2_qsys_0|E_logic_result[29]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~13 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~13 .lut_mask = 64'h0400000000000000;
defparam \nios2_qsys_0|Equal350~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N14
stratixiv_lcell_comb \nios2_qsys_0|Equal350~5 (
	.dataa(!\nios2_qsys_0|E_src1 [8]),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(!\nios2_qsys_0|E_src2 [8]),
	.datad(!\nios2_qsys_0|E_src1 [9]),
	.datae(!\nios2_qsys_0|E_logic_op [1]),
	.dataf(!\nios2_qsys_0|E_src2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~5 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~5 .lut_mask = 64'h327EA1007E4C0021;
defparam \nios2_qsys_0|Equal350~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N2
stratixiv_lcell_comb \nios2_qsys_0|Equal350~4 (
	.dataa(!\nios2_qsys_0|E_src1 [7]),
	.datab(!\nios2_qsys_0|E_src2 [6]),
	.datac(!\nios2_qsys_0|E_logic_op [1]),
	.datad(!\nios2_qsys_0|E_logic_op [0]),
	.datae(!\nios2_qsys_0|E_src1 [6]),
	.dataf(!\nios2_qsys_0|E_src2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~4 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~4 .lut_mask = 64'h18F850C230A4F081;
defparam \nios2_qsys_0|Equal350~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N24
stratixiv_lcell_comb \nios2_qsys_0|Equal350~6 (
	.dataa(!\nios2_qsys_0|E_src2 [12]),
	.datab(!\nios2_qsys_0|E_src1 [12]),
	.datac(!\nios2_qsys_0|E_src1 [13]),
	.datad(!\nios2_qsys_0|E_src2 [13]),
	.datae(!\nios2_qsys_0|E_logic_op [0]),
	.dataf(!\nios2_qsys_0|E_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~6 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~6 .lut_mask = 64'h0777EEE080009009;
defparam \nios2_qsys_0|Equal350~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N28
stratixiv_lcell_comb \nios2_qsys_0|Equal350~7 (
	.dataa(!\nios2_qsys_0|E_src1 [10]),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(!\nios2_qsys_0|E_src1 [11]),
	.datad(!\nios2_qsys_0|E_logic_op [0]),
	.datae(!\nios2_qsys_0|E_src2 [10]),
	.dataf(!\nios2_qsys_0|E_src2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~7 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~7 .lut_mask = 64'h24EC0C9844C2CC81;
defparam \nios2_qsys_0|Equal350~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N34
stratixiv_lcell_comb \nios2_qsys_0|Equal350~2 (
	.dataa(!\nios2_qsys_0|E_src2 [3]),
	.datab(!\nios2_qsys_0|E_src1 [2]),
	.datac(!\nios2_qsys_0|E_src2 [2]),
	.datad(!\nios2_qsys_0|E_logic_op [0]),
	.datae(!\nios2_qsys_0|E_src1 [3]),
	.dataf(!\nios2_qsys_0|E_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~2 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~2 .lut_mask = 64'h15FC3FA880820041;
defparam \nios2_qsys_0|Equal350~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N38
stratixiv_lcell_comb \nios2_qsys_0|Equal350~3 (
	.dataa(!\nios2_qsys_0|E_src2 [5]),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(!\nios2_qsys_0|E_src2 [4]),
	.datad(!\nios2_qsys_0|E_src1 [4]),
	.datae(!\nios2_qsys_0|E_logic_op [0]),
	.dataf(!\nios2_qsys_0|E_src1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~3 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~3 .lut_mask = 64'h2444ECC20CCC9881;
defparam \nios2_qsys_0|Equal350~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N14
stratixiv_lcell_comb \nios2_qsys_0|Equal350~8 (
	.dataa(!\nios2_qsys_0|Equal350~5_combout ),
	.datab(!\nios2_qsys_0|Equal350~4_combout ),
	.datac(!\nios2_qsys_0|Equal350~6_combout ),
	.datad(!\nios2_qsys_0|Equal350~7_combout ),
	.datae(!\nios2_qsys_0|Equal350~2_combout ),
	.dataf(!\nios2_qsys_0|Equal350~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~8 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~8 .lut_mask = 64'h0000000000000001;
defparam \nios2_qsys_0|Equal350~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N32
stratixiv_lcell_comb \nios2_qsys_0|Equal350~10 (
	.dataa(!\nios2_qsys_0|E_src2 [24]),
	.datab(!\nios2_qsys_0|E_src1 [24]),
	.datac(!\nios2_qsys_0|E_logic_op [1]),
	.datad(!\nios2_qsys_0|E_src2 [23]),
	.datae(!\nios2_qsys_0|E_src1 [23]),
	.dataf(!\nios2_qsys_0|E_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~10 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~10 .lut_mask = 64'h08707070E9E0E009;
defparam \nios2_qsys_0|Equal350~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N36
stratixiv_lcell_comb \nios2_qsys_0|Equal350~14 (
	.dataa(!\nios2_qsys_0|Equal350~1_combout ),
	.datab(!\nios2_qsys_0|Equal350~0_combout ),
	.datac(!\nios2_qsys_0|Equal350~9_combout ),
	.datad(!\nios2_qsys_0|Equal350~13_combout ),
	.datae(!\nios2_qsys_0|Equal350~8_combout ),
	.dataf(!\nios2_qsys_0|Equal350~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal350~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal350~14 .extended_lut = "off";
defparam \nios2_qsys_0|Equal350~14 .lut_mask = 64'h0000000000000001;
defparam \nios2_qsys_0|Equal350~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N33
dffeas \nios2_qsys_0|E_compare_op[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_compare_op[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N8
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[0] (
	.dataa(!\nios2_qsys_0|E_alu_result[0]~13_combout ),
	.datab(!\nios2_qsys_0|Add16~133_sumout ),
	.datac(!\nios2_qsys_0|E_compare_op [1]),
	.datad(!\nios2_qsys_0|Equal350~14_combout ),
	.datae(!\nios2_qsys_0|E_ctrl_cmp~q ),
	.dataf(!\nios2_qsys_0|E_compare_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[0] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[0] .lut_mask = 64'h555557F75555DFD5;
defparam \nios2_qsys_0|E_alu_result[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N9
dffeas \nios2_qsys_0|M_alu_result[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [0]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[0]~8 (
	.dataa(!\nios2_qsys_0|W_wr_data [0]),
	.datab(!\nios2_qsys_0|M_alu_result [0]),
	.datac(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[0]~29_combout ),
	.dataf(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[0]~8 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[0]~8 .lut_mask = 64'h03F303F350505F5F;
defparam \nios2_qsys_0|D_src1_reg[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N21
dffeas \nios2_qsys_0|E_src1[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[0]~8_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N16
stratixiv_lcell_comb \nios2_qsys_0|E_mem_byte_en[1]~1 (
	.dataa(!\nios2_qsys_0|Add16~9_sumout ),
	.datab(!\nios2_qsys_0|E_iw [4]),
	.datac(!\nios2_qsys_0|E_iw [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_mem_byte_en[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_mem_byte_en[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_mem_byte_en[1]~1 .lut_mask = 64'h3B3B3B3BBBBBBBBB;
defparam \nios2_qsys_0|E_mem_byte_en[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N17
dffeas \nios2_qsys_0|M_mem_byte_en[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_mem_byte_en [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_mem_byte_en[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_mem_byte_en[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N7
dffeas \nios2_qsys_0|A_mem_byte_en[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_mem_byte_en [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_byte_en [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_byte_en[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_byte_en[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N20
stratixiv_lcell_comb \nios2_qsys_0|d_byteenable_nxt[1]~3 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_mem_byte_en [1]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|d_byteenable_nxt[0]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_mem_byte_en [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_byteenable_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_byteenable_nxt[1]~3 .extended_lut = "off";
defparam \nios2_qsys_0|d_byteenable_nxt[1]~3 .lut_mask = 64'hFF03FF03FFF3FFF3;
defparam \nios2_qsys_0|d_byteenable_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N21
dffeas \nios2_qsys_0|d_byteenable[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_byteenable_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_byteenable[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N26
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[33] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [33] = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]) # (\nios2_qsys_0|d_byteenable [1]) ) ) # ( !\mm_interconnect_0|cmd_xbar_mux_001|saved_grant 
// [1] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] ) )

	.dataa(!\nios2_qsys_0|d_byteenable [1]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[33] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[33] .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[33] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N30
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[9] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [9] = ( \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9])) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [9]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9]) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [9]),
	.datab(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[9] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[9] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y38_N31
dffeas \nios2_qsys_0|i_readdata_d1[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [9]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N5
dffeas \nios2_qsys_0|D_iw[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N6
stratixiv_lcell_comb \nios2_qsys_0|E_src2[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[1]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_src2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N7
dffeas \nios2_qsys_0|E_src2[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[1]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[1]~28_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N18
stratixiv_lcell_comb \nios2_qsys_0|E_mem_byte_en[2]~2 (
	.dataa(!\nios2_qsys_0|Add16~9_sumout ),
	.datab(!\nios2_qsys_0|E_iw [4]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_iw [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_mem_byte_en[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_mem_byte_en[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|E_mem_byte_en[2]~2 .lut_mask = 64'h7777777733773377;
defparam \nios2_qsys_0|E_mem_byte_en[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y35_N19
dffeas \nios2_qsys_0|M_mem_byte_en[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_mem_byte_en [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_mem_byte_en[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_mem_byte_en[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N19
dffeas \nios2_qsys_0|A_mem_byte_en[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_mem_byte_en [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_byte_en [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_byte_en[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_byte_en[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N10
stratixiv_lcell_comb \nios2_qsys_0|d_byteenable_nxt[2]~2 (
	.dataa(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datab(!\nios2_qsys_0|d_byteenable_nxt[0]~0_combout ),
	.datac(!\nios2_qsys_0|A_mem_byte_en [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_mem_byte_en [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_byteenable_nxt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_byteenable_nxt[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|d_byteenable_nxt[2]~2 .lut_mask = 64'hCDCDCDCDEFEFEFEF;
defparam \nios2_qsys_0|d_byteenable_nxt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N11
dffeas \nios2_qsys_0|d_byteenable[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_byteenable_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_byteenable[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N38
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[34] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [34] = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]) # (\nios2_qsys_0|d_byteenable [2]) ) ) # ( !\mm_interconnect_0|cmd_xbar_mux_001|saved_grant 
// [1] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] ) )

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_byteenable [2]),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[34] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[34] .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[34] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N32
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[21] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [21] = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21] & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [21] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout 
// )) # (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) ) ) # ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21] & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [21] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(gnd),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [21]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[21] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[21] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[21] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y38_N33
dffeas \nios2_qsys_0|i_readdata_d1[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [21]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X38_Y34_N0
stratixiv_ram_block \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\nios2_qsys_0|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\nios2_qsys_0|i_readdatavalid_d1~q ),
	.ena1(!\nios2_qsys_0|F_stall~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\nios2_qsys_0|i_readdata_d1 [21],\nios2_qsys_0|i_readdata_d1 [20],\nios2_qsys_0|i_readdata_d1 [19],\nios2_qsys_0|i_readdata_d1 [18],\nios2_qsys_0|i_readdata_d1 [17]}),
	.portaaddr({\nios2_qsys_0|ic_fill_line [6],\nios2_qsys_0|ic_fill_line [5],\nios2_qsys_0|ic_fill_line [4],\nios2_qsys_0|ic_fill_line [3],\nios2_qsys_0|ic_fill_line [2],\nios2_qsys_0|ic_fill_line [1],\nios2_qsys_0|ic_fill_line [0],\nios2_qsys_0|ic_fill_dp_offset [2],\nios2_qsys_0|ic_fill_dp_offset [1],
\nios2_qsys_0|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~3_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~7_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~5_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~11_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~15_combout ,
\nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~13_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~9_combout ,\nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~1_combout ,\nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout ,\nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .clk1_input_clock_enable = "ena3";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_ic_data_module:vectadd_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_4jn1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 10;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 9;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 1023;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 1024;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 10;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 9;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_last_address = 1023;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 1024;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N28
stratixiv_lcell_comb \nios2_qsys_0|F_iw[21]~15 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[21]~15 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[21]~15 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \nios2_qsys_0|F_iw[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N29
dffeas \nios2_qsys_0|D_iw[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[21]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N36
stratixiv_lcell_comb \nios2_qsys_0|D_dst_regnum[4]~1 (
	.dataa(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datab(!\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~q ),
	.datac(!\nios2_qsys_0|D_iw [26]),
	.datad(!\nios2_qsys_0|D_iw [21]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_dst_regnum[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_dst_regnum[4]~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_dst_regnum[4]~1 .lut_mask = 64'h37BF37BFFFFFFFFF;
defparam \nios2_qsys_0|D_dst_regnum[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N37
dffeas \nios2_qsys_0|E_dst_regnum[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_dst_regnum[4]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_dst_regnum[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N21
dffeas \nios2_qsys_0|M_dst_regnum[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_dst_regnum [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_dst_regnum[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N35
dffeas \nios2_qsys_0|A_dst_regnum_from_M[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_dst_regnum [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dst_regnum_from_M [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dst_regnum_from_M[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dst_regnum_from_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N0
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[10]~33 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datab(!\nios2_qsys_0|W_wr_data [10]),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datad(!\nios2_qsys_0|M_alu_result [10]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[10]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[10]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[10]~33 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[10]~33 .lut_mask = 64'h2272227227772777;
defparam \nios2_qsys_0|D_src2_reg[10]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N22
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[10]~34 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[10]~33_combout ),
	.datad(!\nios2_qsys_0|E_alu_result [10]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[10]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[10]~34 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[10]~34 .lut_mask = 64'h03CF03CF44444444;
defparam \nios2_qsys_0|D_src2_reg[10]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N33
dffeas \nios2_qsys_0|E_src2[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[10]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[10]~34_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N36
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~8 (
	.dataa(!\nios2_qsys_0|E_logic_op [0]),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(!\nios2_qsys_0|E_src2 [10]),
	.datad(!\nios2_qsys_0|E_src1 [10]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~8 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~8 .lut_mask = 64'h0000000083368336;
defparam \nios2_qsys_0|E_alu_result~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N8
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[10] (
	.dataa(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datab(!\nios2_qsys_0|E_ctrl_retaddr~q ),
	.datac(!\nios2_qsys_0|E_alu_result~8_combout ),
	.datad(!\nios2_qsys_0|E_extra_pc [8]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[10] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[10] .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \nios2_qsys_0|E_alu_result[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N9
dffeas \nios2_qsys_0|M_alu_result[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [10]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N30
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_wr_port_addr[5]~6 (
	.dataa(!\nios2_qsys_0|dc_tag_wr_port_addr~0_combout ),
	.datab(!\nios2_qsys_0|M_alu_result [10]),
	.datac(!\nios2_qsys_0|A_mem_baddr [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_wr_port_addr[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_wr_port_addr[5]~6 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_wr_port_addr[5]~6 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \nios2_qsys_0|dc_tag_wr_port_addr[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N3
dffeas \nios2_qsys_0|A_dc_actual_tag[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_actual_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_actual_tag[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_actual_tag[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N17
dffeas \nios2_qsys_0|A_dc_wb_tag[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_dc_actual_tag [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_tag[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_tag[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N24
stratixiv_lcell_comb \nios2_qsys_0|d_address_tag_field_nxt[0]~3 (
	.dataa(!\nios2_qsys_0|A_mem_baddr [11]),
	.datab(!\nios2_qsys_0|d_address_tag_field_nxt~0_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [11]),
	.datad(!\nios2_qsys_0|A_dc_wb_tag [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_wb_wr_want_dmaster~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_tag_field_nxt[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_tag_field_nxt[0]~3 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_tag_field_nxt[0]~3 .lut_mask = 64'h00FF00FF47474747;
defparam \nios2_qsys_0|d_address_tag_field_nxt[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N25
dffeas \nios2_qsys_0|d_address_tag_field[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_address_tag_field_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_address_tag_field [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_address_tag_field[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_address_tag_field[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N32
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[47] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [47] = ( \nios2_qsys_0|ic_fill_line [6] & ( ((\nios2_qsys_0|d_address_tag_field [0] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1])) # (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]) ) ) # ( 
// !\nios2_qsys_0|ic_fill_line [6] & ( (\nios2_qsys_0|d_address_tag_field [0] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]) ) )

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_address_tag_field [0]),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_line [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [47]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[47] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[47] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[47] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N18
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[20] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [20] = ( \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [20] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [20] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [20]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[20] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[20] .lut_mask = 64'h0505050505FF05FF;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[20] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y38_N19
dffeas \nios2_qsys_0|i_readdata_d1[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [20]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N12
stratixiv_lcell_comb \nios2_qsys_0|F_iw[18]~14 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [18]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[18]~14 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[18]~14 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \nios2_qsys_0|F_iw[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N13
dffeas \nios2_qsys_0|D_iw[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[18]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N38
stratixiv_lcell_comb \nios2_qsys_0|D_dst_regnum[1]~0 (
	.dataa(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datab(!\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~q ),
	.datac(!\nios2_qsys_0|D_iw [18]),
	.datad(!\nios2_qsys_0|D_iw [23]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_dst_regnum[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_dst_regnum[1]~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_dst_regnum[1]~0 .lut_mask = 64'h084C084CFFFFFFFF;
defparam \nios2_qsys_0|D_dst_regnum[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N39
dffeas \nios2_qsys_0|E_dst_regnum[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_dst_regnum[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_dst_regnum[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N3
dffeas \nios2_qsys_0|M_dst_regnum[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_dst_regnum [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_dst_regnum[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N1
dffeas \nios2_qsys_0|A_dst_regnum_from_M[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_dst_regnum [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dst_regnum_from_M [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dst_regnum_from_M[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dst_regnum_from_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N5
dffeas \nios2_qsys_0|W_wr_data[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[8]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N8
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[8]~5 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datac(!\nios2_qsys_0|W_wr_data [8]),
	.datad(!\nios2_qsys_0|M_alu_result [8]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[8]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[8]~5 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[8]~5 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \nios2_qsys_0|D_src2_reg[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N26
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[8]~6 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datad(!\nios2_qsys_0|E_alu_result [8]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[8]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[8]~6 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[8]~6 .lut_mask = 64'h04C404C434F434F4;
defparam \nios2_qsys_0|D_src2_reg[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N27
dffeas \nios2_qsys_0|E_src2_reg[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[8]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N1
dffeas \nios2_qsys_0|M_st_data[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[8]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|Equal0~0_combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y36_N25
dffeas \nios2_qsys_0|A_st_data[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_st_data [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_data[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N26
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[8]~8 (
	.dataa(!\nios2_qsys_0|A_st_data [8]),
	.datab(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [8]),
	.datad(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[8]~8 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[8]~8 .lut_mask = 64'h0F110F110FDD0FDD;
defparam \nios2_qsys_0|d_writedata_nxt[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y36_N27
dffeas \nios2_qsys_0|d_writedata[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y37_N28
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout  = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( \nios2_qsys_0|d_writedata [8] ) )

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_writedata [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N16
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[8] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [8] = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8] & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [8] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) ) ) # ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8] & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [8] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[8] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[8] .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N17
dffeas \nios2_qsys_0|i_readdata_d1[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [8]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N23
dffeas \nios2_qsys_0|D_iw[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N6
stratixiv_lcell_comb \nios2_qsys_0|E_src2[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_iw [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[3]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|E_src2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N7
dffeas \nios2_qsys_0|E_src2[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[3]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[3]~22_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N20
stratixiv_lcell_comb \nios2_qsys_0|Equal349~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src2 [3]),
	.datad(!\nios2_qsys_0|Equal318~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal349~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal349~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal349~0 .lut_mask = 64'h00F000F000000000;
defparam \nios2_qsys_0|Equal349~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N21
dffeas \nios2_qsys_0|M_shift_rot_by_zero (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Equal349~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_shift_rot_by_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_shift_rot_by_zero .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_shift_rot_by_zero .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N28
stratixiv_lcell_comb \nios2_qsys_0|A_mul_cell_result_sel~10 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_mem_stall~q ),
	.datac(!\nios2_qsys_0|M_ctrl_mulx~q ),
	.datad(!\nios2_qsys_0|M_ctrl_shift_right~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_shift_rot_by_zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_mul_cell_result_sel~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_mul_cell_result_sel~10 .extended_lut = "off";
defparam \nios2_qsys_0|A_mul_cell_result_sel~10 .lut_mask = 64'h0CCC0CCC0C0C0C0C;
defparam \nios2_qsys_0|A_mul_cell_result_sel~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N22
stratixiv_lcell_comb \nios2_qsys_0|A_mul_cell_result_sel~11 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_mem_stall~q ),
	.datac(!\nios2_qsys_0|M_ctrl_rot~q ),
	.datad(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mul_cell_result_sel~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_mul_cell_result_sel~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_mul_cell_result_sel~11 .extended_lut = "off";
defparam \nios2_qsys_0|A_mul_cell_result_sel~11 .lut_mask = 64'h00330033F3F3F3F3;
defparam \nios2_qsys_0|A_mul_cell_result_sel~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y32_N23
dffeas \nios2_qsys_0|A_mul_cell_result_sel.01 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_mul_cell_result_sel~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mul_cell_result_sel.01 .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mul_cell_result_sel.01 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N20
stratixiv_lcell_comb \nios2_qsys_0|A_mul_cell_result_sel~12 (
	.dataa(!\nios2_qsys_0|M_ctrl_rot~q ),
	.datab(!\nios2_qsys_0|A_mem_stall~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_mul_cell_result_sel.00~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mul_cell_result_sel~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_mul_cell_result_sel~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_mul_cell_result_sel~12 .extended_lut = "off";
defparam \nios2_qsys_0|A_mul_cell_result_sel~12 .lut_mask = 64'h44774477FFFFFFFF;
defparam \nios2_qsys_0|A_mul_cell_result_sel~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y32_N21
dffeas \nios2_qsys_0|A_mul_cell_result_sel.00 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_mul_cell_result_sel~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mul_cell_result_sel.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mul_cell_result_sel.00 .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mul_cell_result_sel.00 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y32_N30
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[7]~7 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datae(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.dataf(!\nios2_qsys_0|A_mul_cell_result_sel.00~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~7 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~7 .lut_mask = 64'h000000003300FFFF;
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N6
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[0]~7 (
	.dataa(!\nios2_qsys_0|d_readdata_d1 [16]),
	.datab(!\nios2_qsys_0|d_readdata_d1 [8]),
	.datac(!\nios2_qsys_0|d_readdata_d1 [0]),
	.datad(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datae(!\nios2_qsys_0|d_readdata_d1 [24]),
	.dataf(!\nios2_qsys_0|A_ld_align_sh8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[0]~7 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[0]~7 .lut_mask = 64'h0F550F55330033FF;
defparam \nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N7
dffeas \nios2_qsys_0|A_slow_inst_result[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_ld_byte0_data_aligned_nxt[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N0
stratixiv_lcell_comb \nios2_qsys_0|M_inst_result~0 (
	.dataa(!\nios2_qsys_0|M_alu_result [0]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_ctrl_mem~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_inst_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_inst_result~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_inst_result~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \nios2_qsys_0|M_inst_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N10
stratixiv_lcell_comb \nios2_qsys_0|E_op_wrctl (
	.dataa(!\nios2_qsys_0|E_iw [14]),
	.datab(!\nios2_qsys_0|E_op_rdctl~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_op_wrctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_op_wrctl .extended_lut = "off";
defparam \nios2_qsys_0|E_op_wrctl .lut_mask = 64'h1111111111111111;
defparam \nios2_qsys_0|E_op_wrctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y35_N11
dffeas \nios2_qsys_0|M_ctrl_wrctl_inst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N13
dffeas \nios2_qsys_0|E_iw[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N15
dffeas \nios2_qsys_0|M_iw[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N5
dffeas \nios2_qsys_0|E_iw[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N29
dffeas \nios2_qsys_0|M_iw[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N17
dffeas \nios2_qsys_0|E_iw[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N31
dffeas \nios2_qsys_0|M_iw[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N28
stratixiv_lcell_comb \nios2_qsys_0|M_wrctl_estatus (
	.dataa(!\nios2_qsys_0|M_ctrl_wrctl_inst~q ),
	.datab(!\nios2_qsys_0|M_iw [6]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_iw [8]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_iw [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_wrctl_estatus~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_wrctl_estatus .extended_lut = "off";
defparam \nios2_qsys_0|M_wrctl_estatus .lut_mask = 64'h1100110000000000;
defparam \nios2_qsys_0|M_wrctl_estatus .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N16
stratixiv_lcell_comb \nios2_qsys_0|M_ctrl_exception~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_exception~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_ctrl_exception~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_exception~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_ctrl_exception~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|M_ctrl_exception~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y35_N17
dffeas \nios2_qsys_0|M_ctrl_exception (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_ctrl_exception~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_exception .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N6
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_break~0 (
	.dataa(!\nios2_qsys_0|D_iw [12]),
	.datab(!\nios2_qsys_0|D_iw [13]),
	.datac(!\nios2_qsys_0|Equal169~0_combout ),
	.datad(!\nios2_qsys_0|D_iw [16]),
	.datae(!\nios2_qsys_0|D_iw [15]),
	.dataf(!\nios2_qsys_0|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_break~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_break~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_break~0 .lut_mask = 64'h0000000200000000;
defparam \nios2_qsys_0|D_ctrl_break~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N7
dffeas \nios2_qsys_0|E_ctrl_break (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_break~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_break .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N39
dffeas \nios2_qsys_0|M_ctrl_break (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_ctrl_break~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_break .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N14
stratixiv_lcell_comb \nios2_qsys_0|A_status_reg_pie_inst_nxt~0 (
	.dataa(!\nios2_qsys_0|M_alu_result [0]),
	.datab(!\nios2_qsys_0|A_status_reg_pie~q ),
	.datac(!\nios2_qsys_0|M_iw [8]),
	.datad(!\nios2_qsys_0|M_ctrl_wrctl_inst~q ),
	.datae(!\nios2_qsys_0|M_iw [6]),
	.dataf(!\nios2_qsys_0|M_iw [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_status_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_status_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_status_reg_pie_inst_nxt~0 .lut_mask = 64'h3353333333333333;
defparam \nios2_qsys_0|A_status_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y35_N5
dffeas \nios2_qsys_0|M_iw[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [14]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N30
stratixiv_lcell_comb \nios2_qsys_0|M_wrctl_bstatus (
	.dataa(!\nios2_qsys_0|M_ctrl_wrctl_inst~q ),
	.datab(!\nios2_qsys_0|M_iw [6]),
	.datac(!\nios2_qsys_0|M_iw [8]),
	.datad(!\nios2_qsys_0|M_iw [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_wrctl_bstatus~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_wrctl_bstatus .extended_lut = "off";
defparam \nios2_qsys_0|M_wrctl_bstatus .lut_mask = 64'h0040004000400040;
defparam \nios2_qsys_0|M_wrctl_bstatus .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N2
stratixiv_lcell_comb \nios2_qsys_0|A_bstatus_reg_pie_inst_nxt~0 (
	.dataa(!\nios2_qsys_0|M_alu_result [0]),
	.datab(!\nios2_qsys_0|M_wrctl_bstatus~combout ),
	.datac(!\nios2_qsys_0|A_status_reg_pie~q ),
	.datad(!\nios2_qsys_0|A_bstatus_reg_pie~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_ctrl_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_bstatus_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_bstatus_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_bstatus_reg_pie_inst_nxt~0 .lut_mask = 64'h11DD11DD0F0F0F0F;
defparam \nios2_qsys_0|A_bstatus_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N18
stratixiv_lcell_comb \nios2_qsys_0|always104~0 (
	.dataa(!\nios2_qsys_0|M_valid_from_E~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_stall~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|always104~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|always104~0 .extended_lut = "off";
defparam \nios2_qsys_0|always104~0 .lut_mask = 64'h5555555500000000;
defparam \nios2_qsys_0|always104~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y35_N3
dffeas \nios2_qsys_0|A_bstatus_reg_pie (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_bstatus_reg_pie_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|always104~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_bstatus_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_bstatus_reg_pie .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_bstatus_reg_pie .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N4
stratixiv_lcell_comb \nios2_qsys_0|A_status_reg_pie_inst_nxt~1 (
	.dataa(!\nios2_qsys_0|A_status_reg_pie_inst_nxt~0_combout ),
	.datab(!\nios2_qsys_0|M_op_eret~1_combout ),
	.datac(!\nios2_qsys_0|A_estatus_reg_pie~q ),
	.datad(!\nios2_qsys_0|M_iw [14]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_bstatus_reg_pie~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_status_reg_pie_inst_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_status_reg_pie_inst_nxt~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_status_reg_pie_inst_nxt~1 .lut_mask = 64'h4744474447774777;
defparam \nios2_qsys_0|A_status_reg_pie_inst_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N10
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_crst~0 (
	.dataa(!\nios2_qsys_0|D_iw [14]),
	.datab(!\nios2_qsys_0|D_iw [13]),
	.datac(!\nios2_qsys_0|D_ctrl_mulx~0_combout ),
	.datad(!\nios2_qsys_0|D_iw [15]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_crst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_crst~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_crst~0 .lut_mask = 64'h0000000000010001;
defparam \nios2_qsys_0|D_ctrl_crst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N11
dffeas \nios2_qsys_0|E_ctrl_crst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_crst~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_crst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_crst .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_crst .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N25
dffeas \nios2_qsys_0|M_ctrl_crst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_ctrl_crst~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_crst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_crst .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_crst .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N26
stratixiv_lcell_comb \nios2_qsys_0|A_status_reg_pie_inst_nxt~2 (
	.dataa(!\nios2_qsys_0|M_ctrl_break~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_ctrl_exception~q ),
	.datad(!\nios2_qsys_0|A_status_reg_pie_inst_nxt~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_ctrl_crst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_status_reg_pie_inst_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_status_reg_pie_inst_nxt~2 .extended_lut = "off";
defparam \nios2_qsys_0|A_status_reg_pie_inst_nxt~2 .lut_mask = 64'h00A000A000000000;
defparam \nios2_qsys_0|A_status_reg_pie_inst_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y35_N27
dffeas \nios2_qsys_0|A_status_reg_pie (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_status_reg_pie_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|always104~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_status_reg_pie .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N32
stratixiv_lcell_comb \nios2_qsys_0|A_estatus_reg_pie_inst_nxt~0 (
	.dataa(!\nios2_qsys_0|M_wrctl_estatus~combout ),
	.datab(!\nios2_qsys_0|M_ctrl_exception~q ),
	.datac(!\nios2_qsys_0|M_alu_result [0]),
	.datad(!\nios2_qsys_0|A_status_reg_pie~q ),
	.datae(!\nios2_qsys_0|A_estatus_reg_pie~q ),
	.dataf(!\nios2_qsys_0|M_ctrl_crst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_estatus_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_estatus_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_estatus_reg_pie_inst_nxt~0 .lut_mask = 64'h04378CBF00000000;
defparam \nios2_qsys_0|A_estatus_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y35_N33
dffeas \nios2_qsys_0|A_estatus_reg_pie (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_estatus_reg_pie_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|always104~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_estatus_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_estatus_reg_pie .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_estatus_reg_pie .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N38
stratixiv_lcell_comb \nios2_qsys_0|D_control_reg_rddata_muxed[0]~0 (
	.dataa(!\nios2_qsys_0|A_estatus_reg_pie~q ),
	.datab(!\nios2_qsys_0|D_iw [8]),
	.datac(!\nios2_qsys_0|A_bstatus_reg_pie~q ),
	.datad(!\nios2_qsys_0|D_iw [6]),
	.datae(!\nios2_qsys_0|A_status_reg_pie~q ),
	.dataf(!\nios2_qsys_0|D_iw [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_control_reg_rddata_muxed[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_control_reg_rddata_muxed[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_control_reg_rddata_muxed[0]~0 .lut_mask = 64'h0044CC440C000C00;
defparam \nios2_qsys_0|D_control_reg_rddata_muxed[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y35_N39
dffeas \nios2_qsys_0|E_control_reg_rddata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_control_reg_rddata_muxed[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_control_reg_rddata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_control_reg_rddata[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_control_reg_rddata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N37
dffeas \nios2_qsys_0|M_control_reg_rddata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_control_reg_rddata [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_control_reg_rddata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_control_reg_rddata[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_control_reg_rddata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y35_N1
dffeas \nios2_qsys_0|A_inst_result[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_inst_result~0_combout ),
	.asdata(\nios2_qsys_0|M_control_reg_rddata [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N10
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[0]~28 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[7]~5_combout ),
	.datab(!\nios2_qsys_0|A_data_ram_ld16_data[8]~0_combout ),
	.datac(!\nios2_qsys_0|A_slow_inst_result [0]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[7]~4_combout ),
	.datae(!\nios2_qsys_0|A_inst_result [0]),
	.dataf(!\nios2_qsys_0|A_inst_result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[0]~28 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[0]~28 .lut_mask = 64'h0A225F220A775F77;
defparam \nios2_qsys_0|A_wr_data_unfiltered[0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N8
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[0]~29 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[7]~7_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [32]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [0]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[0]~28_combout ),
	.datae(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.dataf(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[0]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[0]~29 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[0]~29 .lut_mask = 64'h00FF00FF1B1B2A2A;
defparam \nios2_qsys_0|A_wr_data_unfiltered[0]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N7
dffeas \nios2_qsys_0|W_wr_data[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[11]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N34
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[11]~39 (
	.dataa(!\nios2_qsys_0|M_alu_result [11]),
	.datab(!\nios2_qsys_0|W_wr_data [11]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[11]~39_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[11]~39 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[11]~39 .lut_mask = 64'h33333333550F550F;
defparam \nios2_qsys_0|D_src2_reg[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N22
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[11]~40 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datac(!\nios2_qsys_0|D_src2_reg[11]~39_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[11]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[11]~40 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[11]~40 .lut_mask = 64'h05220522AF22AF22;
defparam \nios2_qsys_0|D_src2_reg[11]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N35
dffeas \nios2_qsys_0|E_src2[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[11]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[11]~40_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N19
dffeas \nios2_qsys_0|D_br_taken_waddr_partial[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_br_taken_waddr_partial [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_br_taken_waddr_partial[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_br_taken_waddr_partial[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N28
stratixiv_lcell_comb \nios2_qsys_0|E_extra_pc[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_br_taken_waddr_partial [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_extra_pc[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[9]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_extra_pc[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_extra_pc[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N19
dffeas \nios2_qsys_0|D_pc_plus_one[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc_plus_one [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc_plus_one[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc_plus_one[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N29
dffeas \nios2_qsys_0|E_extra_pc[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_extra_pc[9]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_pc_plus_one [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|D_br_pred_not_taken~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_extra_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_extra_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N10
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~7 (
	.dataa(!\nios2_qsys_0|E_logic_op [0]),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datad(!\nios2_qsys_0|E_src1 [11]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~7 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~7 .lut_mask = 64'h0803080303060306;
defparam \nios2_qsys_0|E_alu_result~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N16
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[11] (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|Add16~49_sumout ),
	.datac(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datad(!\nios2_qsys_0|E_extra_pc [9]),
	.datae(!\nios2_qsys_0|E_ctrl_retaddr~q ),
	.dataf(!\nios2_qsys_0|E_alu_result~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[11] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[11] .lut_mask = 64'h030303FFFFFFFFFF;
defparam \nios2_qsys_0|E_alu_result[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N17
dffeas \nios2_qsys_0|M_alu_result[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [11]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y35_N22
stratixiv_lcell_comb \nios2_qsys_0|M_dc_hit~0 (
	.dataa(!\nios2_qsys_0|M_alu_result [11]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b [3]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_hit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_hit~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_hit~0 .lut_mask = 64'h2121212121212121;
defparam \nios2_qsys_0|M_dc_hit~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N32
stratixiv_lcell_comb \nios2_qsys_0|M_dc_hit (
	.dataa(!\nios2_qsys_0|M_dc_hit~0_combout ),
	.datab(!\nios2_qsys_0|M_alu_result [12]),
	.datac(!\nios2_qsys_0|M_alu_result [13]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_hit~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_hit .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_hit .lut_mask = 64'h4010401004010401;
defparam \nios2_qsys_0|M_dc_hit .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N33
dffeas \nios2_qsys_0|A_dc_hit (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_hit~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_hit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_hit .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_hit .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N12
stratixiv_lcell_comb \nios2_qsys_0|E_ctrl_dc_addr_inv~0 (
	.dataa(!\nios2_qsys_0|E_iw [5]),
	.datab(!\nios2_qsys_0|E_iw [4]),
	.datac(!\nios2_qsys_0|E_iw [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_ctrl_dc_addr_inv~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_dc_addr_inv~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_ctrl_dc_addr_inv~0 .lut_mask = 64'h0202020200000000;
defparam \nios2_qsys_0|E_ctrl_dc_addr_inv~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N13
dffeas \nios2_qsys_0|M_ctrl_dc_addr_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_ctrl_dc_addr_inv~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_dc_addr_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_dc_addr_inv .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_dc_addr_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N1
dffeas \nios2_qsys_0|A_ctrl_dc_addr_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_dc_addr_inv~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ctrl_dc_addr_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ctrl_dc_addr_inv .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ctrl_dc_addr_inv .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N14
stratixiv_lcell_comb \nios2_qsys_0|E_ctrl_dc_index_inv~0 (
	.dataa(!\nios2_qsys_0|E_iw [5]),
	.datab(!\nios2_qsys_0|E_iw [4]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_iw [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_ctrl_dc_index_inv~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_dc_index_inv~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_ctrl_dc_index_inv~0 .lut_mask = 64'h0011001100000000;
defparam \nios2_qsys_0|E_ctrl_dc_index_inv~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N15
dffeas \nios2_qsys_0|M_ctrl_dc_index_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_ctrl_dc_index_inv~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_dc_index_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_dc_index_inv .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_dc_index_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N31
dffeas \nios2_qsys_0|A_ctrl_dc_index_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_dc_index_inv~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ctrl_dc_index_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ctrl_dc_index_inv .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ctrl_dc_index_inv .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N0
stratixiv_lcell_comb \nios2_qsys_0|A_dc_tag_dcache_management_wr_en~0 (
	.dataa(!\nios2_qsys_0|A_valid~q ),
	.datab(!\nios2_qsys_0|A_dc_hit~q ),
	.datac(!\nios2_qsys_0|A_en_d1~q ),
	.datad(!\nios2_qsys_0|A_ctrl_dc_addr_inv~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_ctrl_dc_index_inv~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_tag_dcache_management_wr_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_tag_dcache_management_wr_en~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_tag_dcache_management_wr_en~0 .lut_mask = 64'h0001000105050505;
defparam \nios2_qsys_0|A_dc_tag_dcache_management_wr_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y36_N22
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_wr_port_addr~0 (
	.dataa(!\nios2_qsys_0|A_dc_fill_starting_d1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_tag_dcache_management_wr_en~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_wr_port_addr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_wr_port_addr~0 .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_wr_port_addr~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \nios2_qsys_0|dc_tag_wr_port_addr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N26
stratixiv_lcell_comb \nios2_qsys_0|dc_tag_wr_port_en (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|dc_data_wr_port_en~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|dc_tag_wr_port_addr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_tag_wr_port_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_tag_wr_port_en .extended_lut = "off";
defparam \nios2_qsys_0|dc_tag_wr_port_en .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \nios2_qsys_0|dc_tag_wr_port_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N9
dffeas \nios2_qsys_0|A_dc_actual_tag[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_actual_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_actual_tag[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_actual_tag[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N7
dffeas \nios2_qsys_0|A_dc_wb_tag[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_dc_actual_tag [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_tag[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_tag[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N4
stratixiv_lcell_comb \nios2_qsys_0|d_address_tag_field_nxt[1]~2 (
	.dataa(!\nios2_qsys_0|A_dc_wb_wr_want_dmaster~combout ),
	.datab(!\nios2_qsys_0|A_dc_wb_tag [1]),
	.datac(!\nios2_qsys_0|M_alu_result [12]),
	.datad(!\nios2_qsys_0|A_mem_baddr [12]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_tag_field_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_tag_field_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_tag_field_nxt[1]~2 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_tag_field_nxt[1]~2 .lut_mask = 64'h2277227727272727;
defparam \nios2_qsys_0|d_address_tag_field_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N5
dffeas \nios2_qsys_0|d_address_tag_field[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_address_tag_field_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_address_tag_field [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_address_tag_field[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_address_tag_field[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N0
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|Equal3~0 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|Equal3~0_combout  = ( \nios2_qsys_0|d_address_tag_field [2] & ( !\nios2_qsys_0|d_address_line_field [3] & ( (!\nios2_qsys_0|d_address_line_field [5] & (!\nios2_qsys_0|d_address_line_field [4] & 
// (\nios2_qsys_0|d_address_tag_field [1] & !\nios2_qsys_0|d_address_tag_field [0]))) ) ) )

	.dataa(!\nios2_qsys_0|d_address_line_field [5]),
	.datab(!\nios2_qsys_0|d_address_line_field [4]),
	.datac(!\nios2_qsys_0|d_address_tag_field [1]),
	.datad(!\nios2_qsys_0|d_address_tag_field [0]),
	.datae(!\nios2_qsys_0|d_address_tag_field [2]),
	.dataf(!\nios2_qsys_0|d_address_line_field [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|Equal3~0 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|Equal3~0 .lut_mask = 64'h0000080000000000;
defparam \mm_interconnect_0|addr_router_001|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N21
dffeas \mm_interconnect_0|limiter_001|last_channel[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|addr_router_001|Equal5~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|limiter_001|save_dest_id~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter_001|last_channel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|last_channel[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter_001|last_channel[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N32
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|cmd_src_valid[3]~1 (
// Equation(s):
// \mm_interconnect_0|limiter_001|cmd_src_valid[3]~1_combout  = ( !\mm_interconnect_0|limiter_001|last_channel [3] & ( (!\nios2_qsys_0|d_write~q  & \mm_interconnect_0|limiter_001|has_pending_responses~q ) ) )

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_write~q ),
	.datac(!\mm_interconnect_0|limiter_001|has_pending_responses~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|limiter_001|last_channel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|cmd_src_valid[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[3]~1 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[3]~1 .lut_mask = 64'h0C0C0C0C00000000;
defparam \mm_interconnect_0|limiter_001|cmd_src_valid[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N4
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  = ( \nios2_qsys_0|d_address_line_field [0] & ( !\mm_interconnect_0|limiter_001|cmd_src_valid[3]~1_combout  & ( (\nios2_qsys_0|d_address_offset_field [2] 
// & (\mm_interconnect_0|addr_router_001|Equal3~0_combout  & (!\nios2_qsys_0|d_address_line_field [2] & !\nios2_qsys_0|d_address_line_field [1]))) ) ) )

	.dataa(!\nios2_qsys_0|d_address_offset_field [2]),
	.datab(!\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.datac(!\nios2_qsys_0|d_address_line_field [2]),
	.datad(!\nios2_qsys_0|d_address_line_field [1]),
	.datae(!\nios2_qsys_0|d_address_line_field [0]),
	.dataf(!\mm_interconnect_0|limiter_001|cmd_src_valid[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .lut_mask = 64'h0000100000000000;
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N28
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout  = (\nios2_qsys_0|d_read~q  & \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout )

	.dataa(!\nios2_qsys_0|d_read~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1 .lut_mask = 64'h0505050505050505;
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N6
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] ) ) # ( !\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout  & (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// ((\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])))) # (\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout  & 
// (((!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])) # (\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0_combout 
// ))) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout ),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h05CD05CD00FF00FF;
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N7
dffeas \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N4
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ( 
// (!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & (((\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout  & 
// \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0_combout )) # (\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))) ) ) # ( 
// !\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & ( \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout ),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00FF00FF04CC04CC;
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N5
dffeas \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y37_N9
dffeas \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N8
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = ( \nios2_qsys_0|d_write~q  & ( (!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ) ) ) # ( !\nios2_qsys_0|d_write~q  & ( (\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ) ) )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 64'h00550055AAFFAAFF;
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N22
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]) # 
// (\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N35
dffeas \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N34
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout  = ( \mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & 
// \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q )) # (\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ) ) ) # ( 
// !\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1 .lut_mask = 64'h0505050505FF05FF;
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y35_N17
dffeas \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N16
stratixiv_lcell_comb \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = (!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\nios2_qsys_0|d_write~q )) # 
// (\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q )))

	.dataa(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_write~q ),
	.datad(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N10
stratixiv_lcell_comb \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]) # 
// (\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0])

	.dataa(!\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N33
dffeas \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y36_N21
dffeas \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y36_N20
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = ( \nios2_qsys_0|d_write~q  & ( (!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ) ) ) # ( !\nios2_qsys_0|d_write~q  & ( (\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N24
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = ( \mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0] ) # ( !\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg 
// [0] & ( !\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N9
dffeas \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y36_N1
dffeas \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y36_N0
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q  ) ) # ( !\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( \nios2_qsys_0|d_write~q  ) )

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_write~q ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 64'h3333333300FF00FF;
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y36_N38
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout  = (!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]) # 
// (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N29
dffeas \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N8
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout  = ( \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q  & ( 
// ((\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q )) # (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]) ) ) # ( 
// !\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q  & ( (\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2 .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N4
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout  = ( !\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & ( (!\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0] & 
// (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & !\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0])) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0 .lut_mask = 64'hC000C00000000000;
defparam \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N6
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux_001|WideOr1 (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout  = ( !\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout  & ( (!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout  & (\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout  & 
// !\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0])) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~0_combout ),
	.datad(!\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux_001|WideOr1 .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux_001|WideOr1 .lut_mask = 64'h0A000A0000000000;
defparam \mm_interconnect_0|rsp_xbar_mux_001|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N28
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout  = ( !\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout  & ( 
// !\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout  & ( (!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  & 
// (!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout  & ((!\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0]) # 
// (!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q )))) ) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.datab(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout ),
	.datac(!\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.datae(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~2_combout ),
	.dataf(!\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3 .lut_mask = 64'h8880000000000000;
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N29
dffeas \nios2_qsys_0|d_readdatavalid_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_readdatavalid_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_readdatavalid_d1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_readdatavalid_d1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N2
stratixiv_lcell_comb \nios2_qsys_0|dc_data_wr_port_en (
	.dataa(!\nios2_qsys_0|d_readdatavalid_d1~q ),
	.datab(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datac(!\nios2_qsys_0|A_dc_valid_st_bypass_hit_wr_en~combout ),
	.datad(!\nios2_qsys_0|dc_data_wr_port_en~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|dc_data_wr_port_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|dc_data_wr_port_en .extended_lut = "off";
defparam \nios2_qsys_0|dc_data_wr_port_en .lut_mask = 64'h1FDF1FDF1FDF1FDF;
defparam \nios2_qsys_0|dc_data_wr_port_en .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N18
stratixiv_lcell_comb \nios2_qsys_0|A_inst_result[9]~feeder (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_data|the_altsyncram|auto_generated|q_b [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_inst_result[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[9]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_inst_result[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|A_inst_result[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y35_N19
dffeas \nios2_qsys_0|A_inst_result[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_inst_result[9]~feeder_combout ),
	.asdata(\nios2_qsys_0|M_alu_result [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_ctrl_rdctl_inst~q ),
	.sload(!\nios2_qsys_0|M_ctrl_mem~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_inst_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_inst_result[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_inst_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N12
stratixiv_lcell_comb \nios2_qsys_0|A_data_ram_ld16_data[9]~7 (
	.dataa(!\nios2_qsys_0|A_inst_result [9]),
	.datab(!\nios2_qsys_0|A_inst_result [25]),
	.datac(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_data_ram_ld16_data[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_data_ram_ld16_data[9]~7 .extended_lut = "off";
defparam \nios2_qsys_0|A_data_ram_ld16_data[9]~7 .lut_mask = 64'h5353535353535353;
defparam \nios2_qsys_0|A_data_ram_ld16_data[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N26
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[9]~30 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [41]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[9]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[9]~30 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[9]~30 .lut_mask = 64'hFF44FF4488008800;
defparam \nios2_qsys_0|A_wr_data_unfiltered[9]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y36_N0
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[9]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[9]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|A_slow_inst_result[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y38_N4
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld16_data[9]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.datad(!\nios2_qsys_0|d_readdata_d1 [25]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld16_data[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld16_data[9]~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld16_data[9]~1 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \nios2_qsys_0|A_slow_ld16_data[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y36_N1
dffeas \nios2_qsys_0|A_slow_inst_result[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[9]~feeder_combout ),
	.asdata(\nios2_qsys_0|A_slow_ld16_data[9]~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte1_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N16
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[9]~31 (
	.dataa(!\nios2_qsys_0|A_data_ram_ld16_data[9]~7_combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[9]~30_combout ),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[11]~1_combout ),
	.datad(!\nios2_qsys_0|A_slow_inst_result [9]),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.dataf(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[9]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[9]~31 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[9]~31 .lut_mask = 64'hC0CF5050C0CF5F5F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[9]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N17
dffeas \nios2_qsys_0|W_wr_data[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[9]~9 (
	.dataa(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datab(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [9]),
	.datad(!\nios2_qsys_0|W_wr_data [9]),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[9]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[9]~9 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[9]~9 .lut_mask = 64'h02468ACE13579BDF;
defparam \nios2_qsys_0|D_src1_reg[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N25
dffeas \nios2_qsys_0|E_src1[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[9]~9_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N2
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~9 (
	.dataa(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(!\nios2_qsys_0|E_src1 [9]),
	.datad(!\nios2_qsys_0|E_logic_op [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~9 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~9 .lut_mask = 64'h4005400501540154;
defparam \nios2_qsys_0|E_alu_result~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N6
stratixiv_lcell_comb \nios2_qsys_0|E_extra_pc[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_br_taken_waddr_partial [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_extra_pc[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[7]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_extra_pc[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_extra_pc[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N15
dffeas \nios2_qsys_0|D_pc_plus_one[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc_plus_one [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc_plus_one[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc_plus_one[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N7
dffeas \nios2_qsys_0|E_extra_pc[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_extra_pc[7]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_pc_plus_one [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|D_br_pred_not_taken~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_extra_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_extra_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N38
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[9] (
	.dataa(!\nios2_qsys_0|E_ctrl_retaddr~q ),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(!\nios2_qsys_0|E_alu_result~9_combout ),
	.datad(!\nios2_qsys_0|Add16~41_sumout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_extra_pc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[9] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[9] .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \nios2_qsys_0|E_alu_result[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N39
dffeas \nios2_qsys_0|M_alu_result[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [9]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N11
dffeas \nios2_qsys_0|A_dc_wb_line[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_mem_baddr [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_line [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_line[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_line[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N8
stratixiv_lcell_comb \nios2_qsys_0|d_address_line_field_nxt[4]~4 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_address_tag_field_nxt~0_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [9]),
	.datad(!\nios2_qsys_0|A_dc_wb_line [4]),
	.datae(!\nios2_qsys_0|A_dc_wb_wr_want_dmaster~combout ),
	.dataf(!\nios2_qsys_0|A_mem_baddr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_line_field_nxt[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_line_field_nxt[4]~4 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_line_field_nxt[4]~4 .lut_mask = 64'h00FF030300FFCFCF;
defparam \nios2_qsys_0|d_address_line_field_nxt[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N9
dffeas \nios2_qsys_0|d_address_line_field[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_address_line_field_nxt[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_address_line_field [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_address_line_field[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_address_line_field[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N36
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[45] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [45] = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & ( ((\nios2_qsys_0|d_address_line_field [4] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1])) # (\nios2_qsys_0|ic_fill_line [4]) ) ) # ( 
// !\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & ( (\nios2_qsys_0|d_address_line_field [4] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]) ) )

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_address_line_field [4]),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(!\nios2_qsys_0|ic_fill_line [4]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[45] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[45] .lut_mask = 64'h0303030303FF03FF;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[45] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y38_N8
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[19] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [19] = ( \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [19] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [19] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [19]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[19] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[19] .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[19] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y38_N9
dffeas \nios2_qsys_0|i_readdata_d1[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [19]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N11
dffeas \nios2_qsys_0|D_iw[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N32
stratixiv_lcell_comb \nios2_qsys_0|D_dst_regnum[0]~2 (
	.dataa(!\nios2_qsys_0|D_iw [22]),
	.datab(!\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~q ),
	.datac(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datad(!\nios2_qsys_0|D_iw [17]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_dst_regnum[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_dst_regnum[0]~2 .extended_lut = "off";
defparam \nios2_qsys_0|D_dst_regnum[0]~2 .lut_mask = 64'h37F737F7FFFFFFFF;
defparam \nios2_qsys_0|D_dst_regnum[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N4
stratixiv_lcell_comb \nios2_qsys_0|Equal311~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_dst_regnum[2]~3_combout ),
	.datac(!\nios2_qsys_0|D_dst_regnum[1]~0_combout ),
	.datad(!\nios2_qsys_0|D_dst_regnum[3]~4_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_dst_regnum[4]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal311~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal311~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal311~0 .lut_mask = 64'hC000C00000000000;
defparam \nios2_qsys_0|Equal311~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N8
stratixiv_lcell_comb \nios2_qsys_0|F_ctrl_ignore_dst (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw[1]~9_combout ),
	.datac(!\nios2_qsys_0|F_iw[0]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_iw[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ctrl_ignore_dst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ctrl_ignore_dst .extended_lut = "off";
defparam \nios2_qsys_0|F_ctrl_ignore_dst .lut_mask = 64'h0C0C0C0C3C3C3C3C;
defparam \nios2_qsys_0|F_ctrl_ignore_dst .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N9
dffeas \nios2_qsys_0|D_ctrl_ignore_dst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ctrl_ignore_dst~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_ctrl_ignore_dst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_ignore_dst .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_ctrl_ignore_dst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N6
stratixiv_lcell_comb \nios2_qsys_0|D_wr_dst_reg (
	.dataa(!\nios2_qsys_0|D_dst_regnum[0]~2_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_valid~combout ),
	.datad(!\nios2_qsys_0|Equal311~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_ignore_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_wr_dst_reg .extended_lut = "off";
defparam \nios2_qsys_0|D_wr_dst_reg .lut_mask = 64'h0F050F0500000000;
defparam \nios2_qsys_0|D_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N7
dffeas \nios2_qsys_0|E_wr_dst_reg_from_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_wr_dst_reg_from_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_wr_dst_reg_from_D .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_wr_dst_reg_from_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N32
stratixiv_lcell_comb \nios2_qsys_0|E_wr_dst_reg~0 (
	.dataa(!\nios2_qsys_0|E_hbreak_req~1_combout ),
	.datab(!\nios2_qsys_0|hbreak_req~0_combout ),
	.datac(!\nios2_qsys_0|M_pipe_flush~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_wr_dst_reg_from_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_wr_dst_reg~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_wr_dst_reg~0 .lut_mask = 64'h000000000D0D0D0D;
defparam \nios2_qsys_0|E_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N33
dffeas \nios2_qsys_0|M_wr_dst_reg_from_E (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_wr_dst_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_wr_dst_reg_from_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_wr_dst_reg_from_E .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_wr_dst_reg_from_E .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N23
dffeas \nios2_qsys_0|A_wr_dst_reg_from_M (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_wr_dst_reg_from_E~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_wr_dst_reg_from_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_dst_reg_from_M .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_wr_dst_reg_from_M .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[8]~0 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[8]~3_combout ),
	.datac(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datad(!\nios2_qsys_0|M_alu_result [8]),
	.datae(!\nios2_qsys_0|W_wr_data [8]),
	.dataf(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[8]~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[8]~0 .lut_mask = 64'h50505F5F03F303F3;
defparam \nios2_qsys_0|D_src1_reg[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N21
dffeas \nios2_qsys_0|E_src1[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[8]~0_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N0
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~10 (
	.dataa(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(!\nios2_qsys_0|E_src1 [8]),
	.datad(!\nios2_qsys_0|E_logic_op [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~10 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~10 .lut_mask = 64'h4005400501540154;
defparam \nios2_qsys_0|E_alu_result~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N4
stratixiv_lcell_comb \nios2_qsys_0|E_extra_pc[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_br_taken_waddr_partial [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_extra_pc[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[6]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_extra_pc[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_extra_pc[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N13
dffeas \nios2_qsys_0|D_pc_plus_one[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc_plus_one [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc_plus_one[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc_plus_one[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N5
dffeas \nios2_qsys_0|E_extra_pc[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_extra_pc[6]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_pc_plus_one [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|D_br_pred_not_taken~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_extra_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_extra_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N36
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[8] (
	.dataa(!\nios2_qsys_0|E_ctrl_retaddr~q ),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(!\nios2_qsys_0|E_alu_result~10_combout ),
	.datad(!\nios2_qsys_0|E_extra_pc [6]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[8] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[8] .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \nios2_qsys_0|E_alu_result[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N37
dffeas \nios2_qsys_0|M_alu_result[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [8]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y35_N7
dffeas \nios2_qsys_0|A_mem_baddr[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N13
dffeas \nios2_qsys_0|A_dc_wb_line[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_mem_baddr [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_line[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_line[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N14
stratixiv_lcell_comb \nios2_qsys_0|d_address_line_field_nxt[3]~5 (
	.dataa(!\nios2_qsys_0|A_dc_wb_line [3]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_address_tag_field_nxt~0_combout ),
	.datad(!\nios2_qsys_0|A_dc_wb_wr_want_dmaster~combout ),
	.datae(!\nios2_qsys_0|M_alu_result [8]),
	.dataf(!\nios2_qsys_0|A_mem_baddr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_line_field_nxt[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_line_field_nxt[3]~5 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_line_field_nxt[3]~5 .lut_mask = 64'h5500550F55F055FF;
defparam \nios2_qsys_0|d_address_line_field_nxt[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N15
dffeas \nios2_qsys_0|d_address_line_field[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_address_line_field_nxt[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_address_line_field [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_address_line_field[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_address_line_field[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N24
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[44] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [44] = ( \nios2_qsys_0|d_address_line_field [3] & ( ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & \nios2_qsys_0|ic_fill_line [3])) # (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]) ) ) # ( 
// !\nios2_qsys_0|d_address_line_field [3] & ( (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & \nios2_qsys_0|ic_fill_line [3]) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(!\nios2_qsys_0|ic_fill_line [3]),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_line_field [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[44] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[44] .lut_mask = 64'h111111111F1F1F1F;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[44] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y38_N18
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[18] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [18] = ( \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [18] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [18] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [18]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[18] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[18] .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[18] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y38_N19
dffeas \nios2_qsys_0|i_readdata_d1[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [18]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N30
stratixiv_lcell_comb \nios2_qsys_0|F_iw[19]~13 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[19]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[19]~13 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[19]~13 .lut_mask = 64'h33333333FFFFFFFF;
defparam \nios2_qsys_0|F_iw[19]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N31
dffeas \nios2_qsys_0|D_iw[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[19]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N2
stratixiv_lcell_comb \nios2_qsys_0|D_dst_regnum[2]~3 (
	.dataa(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datab(!\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~q ),
	.datac(!\nios2_qsys_0|D_iw [19]),
	.datad(!\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_dst_regnum[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_dst_regnum[2]~3 .extended_lut = "off";
defparam \nios2_qsys_0|D_dst_regnum[2]~3 .lut_mask = 64'h3BFF3BFF7FFF7FFF;
defparam \nios2_qsys_0|D_dst_regnum[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N3
dffeas \nios2_qsys_0|E_dst_regnum[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_dst_regnum[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_dst_regnum[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N14
stratixiv_lcell_comb \nios2_qsys_0|E_regnum_b_cmp_F~0 (
	.dataa(!\nios2_qsys_0|E_dst_regnum [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_dst_regnum [0]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_regnum_b_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_regnum_b_cmp_F~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_regnum_b_cmp_F~0 .lut_mask = 64'hA00AA00A50055005;
defparam \nios2_qsys_0|E_regnum_b_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N12
stratixiv_lcell_comb \nios2_qsys_0|E_regnum_b_cmp_F~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_dst_regnum [3]),
	.datac(!\nios2_qsys_0|E_dst_regnum [4]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_regnum_b_cmp_F~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_regnum_b_cmp_F~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_regnum_b_cmp_F~1 .lut_mask = 64'hC030C0300C030C03;
defparam \nios2_qsys_0|E_regnum_b_cmp_F~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N20
stratixiv_lcell_comb \nios2_qsys_0|E_regnum_b_cmp_F (
	.dataa(!\nios2_qsys_0|E_dst_regnum [2]),
	.datab(!\nios2_qsys_0|E_regnum_b_cmp_F~0_combout ),
	.datac(!\nios2_qsys_0|E_regnum_b_cmp_F~1_combout ),
	.datad(gnd),
	.datae(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.dataf(!\nios2_qsys_0|E_wr_dst_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_regnum_b_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_regnum_b_cmp_F .extended_lut = "off";
defparam \nios2_qsys_0|E_regnum_b_cmp_F .lut_mask = 64'h0000000002020101;
defparam \nios2_qsys_0|E_regnum_b_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N21
dffeas \nios2_qsys_0|M_regnum_b_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_regnum_b_cmp_F~combout ),
	.asdata(\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|F_stall~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N36
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[4]~3 (
	.dataa(!\nios2_qsys_0|A_regnum_b_cmp_D~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_regnum_b_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[4]~3 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[4]~3 .lut_mask = 64'h50505050F0F0F0F0;
defparam \nios2_qsys_0|D_src2_reg[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N22
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[5]~15 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[5]~15 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[5]~15 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \nios2_qsys_0|D_src2_reg[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N24
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[5]~14 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[5]~13_combout ),
	.datab(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datac(!\nios2_qsys_0|M_alu_result [5]),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[5]~14 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[5]~14 .lut_mask = 64'hF0BBF0BBF000F000;
defparam \nios2_qsys_0|D_src2_reg[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N38
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[5]~16 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datab(!\nios2_qsys_0|W_wr_data [5]),
	.datac(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[5]~15_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[5]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[5]~16 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[5]~16 .lut_mask = 64'h07FF07FF02FF02FF;
defparam \nios2_qsys_0|D_src2_reg[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N9
dffeas \nios2_qsys_0|E_src2[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[5]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[5]~16_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N36
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~2 (
	.dataa(!\nios2_qsys_0|E_src1 [5]),
	.datab(!\nios2_qsys_0|E_logic_op [0]),
	.datac(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datad(!\nios2_qsys_0|E_src2 [5]),
	.datae(!\nios2_qsys_0|E_logic_op [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~2 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~2 .lut_mask = 64'h0801050E0801050E;
defparam \nios2_qsys_0|E_alu_result~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N32
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[5] (
	.dataa(!\nios2_qsys_0|E_extra_pc [3]),
	.datab(!\nios2_qsys_0|Add16~25_sumout ),
	.datac(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datad(!\nios2_qsys_0|E_alu_result~2_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_retaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[5] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[5] .lut_mask = 64'h03FF03FF57FF57FF;
defparam \nios2_qsys_0|E_alu_result[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N33
dffeas \nios2_qsys_0|M_alu_result[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [5]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N29
dffeas \nios2_qsys_0|A_mem_baddr[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N29
dffeas \nios2_qsys_0|A_dc_wb_line[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_mem_baddr [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_line[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_line[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|d_address_line_field_nxt[0]~0 (
	.dataa(!\nios2_qsys_0|A_dc_wb_line [0]),
	.datab(!\nios2_qsys_0|M_alu_result [5]),
	.datac(!\nios2_qsys_0|A_dc_wb_wr_want_dmaster~combout ),
	.datad(!\nios2_qsys_0|A_mem_baddr [5]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_tag_field_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_line_field_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_line_field_nxt[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_line_field_nxt[0]~0 .lut_mask = 64'h505F505F53535353;
defparam \nios2_qsys_0|d_address_line_field_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N1
dffeas \nios2_qsys_0|d_address_line_field[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_address_line_field_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_address_line_field [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_address_line_field[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_address_line_field[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N28
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|Equal6~0 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|Equal6~0_combout  = ( !\nios2_qsys_0|d_address_offset_field [1] & ( (!\nios2_qsys_0|d_address_line_field [0] & (!\nios2_qsys_0|d_address_offset_field [2] & \nios2_qsys_0|d_address_line_field [1])) ) )

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_address_line_field [0]),
	.datac(!\nios2_qsys_0|d_address_offset_field [2]),
	.datad(!\nios2_qsys_0|d_address_line_field [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_offset_field [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|Equal6~0 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|Equal6~0 .lut_mask = 64'h00C000C000000000;
defparam \mm_interconnect_0|addr_router_001|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N26
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|Equal6~1 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|Equal6~1_combout  = ( \mm_interconnect_0|addr_router_001|Equal3~0_combout  & ( (\mm_interconnect_0|addr_router_001|Equal6~0_combout  & !\nios2_qsys_0|d_address_line_field [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|addr_router_001|Equal6~0_combout ),
	.datad(!\nios2_qsys_0|d_address_line_field [2]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|Equal6~1 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|Equal6~1 .lut_mask = 64'h000000000F000F00;
defparam \mm_interconnect_0|addr_router_001|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N24
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|src_data[75]~2 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|src_data[75]~2_combout  = ( \mm_interconnect_0|addr_router_001|always1~1_combout  & ( (\mm_interconnect_0|addr_router_001|Equal5~0_combout  & !\mm_interconnect_0|addr_router_001|Equal6~1_combout ) ) ) # ( 
// !\mm_interconnect_0|addr_router_001|always1~1_combout  & ( (!\mm_interconnect_0|addr_router_001|Equal6~1_combout  & (((!\mm_interconnect_0|addr_router_001|Equal1~0_combout  & !\mm_interconnect_0|addr_router_001|Equal3~1_combout )) # 
// (\mm_interconnect_0|addr_router_001|Equal5~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|addr_router_001|Equal5~0_combout ),
	.datab(!\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.datac(!\mm_interconnect_0|addr_router_001|Equal1~0_combout ),
	.datad(!\mm_interconnect_0|addr_router_001|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|addr_router_001|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|src_data[75]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|src_data[75]~2 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|src_data[75]~2 .lut_mask = 64'hC444C44444444444;
defparam \mm_interconnect_0|addr_router_001|src_data[75]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N25
dffeas \mm_interconnect_0|limiter_001|last_dest_id[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|addr_router_001|src_data[75]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|limiter_001|save_dest_id~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter_001|last_dest_id [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|last_dest_id[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter_001|last_dest_id[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N12
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|Equal0~1 (
// Equation(s):
// \mm_interconnect_0|limiter_001|Equal0~1_combout  = ( \mm_interconnect_0|addr_router_001|Equal3~1_combout  & ( \mm_interconnect_0|addr_router_001|always1~1_combout  & ( !\mm_interconnect_0|limiter_001|last_dest_id [1] $ 
// (((!\mm_interconnect_0|addr_router_001|Equal5~0_combout ) # (\mm_interconnect_0|addr_router_001|Equal6~1_combout ))) ) ) ) # ( !\mm_interconnect_0|addr_router_001|Equal3~1_combout  & ( \mm_interconnect_0|addr_router_001|always1~1_combout  & ( 
// !\mm_interconnect_0|limiter_001|last_dest_id [1] $ (((!\mm_interconnect_0|addr_router_001|Equal5~0_combout ) # (\mm_interconnect_0|addr_router_001|Equal6~1_combout ))) ) ) ) # ( \mm_interconnect_0|addr_router_001|Equal3~1_combout  & ( 
// !\mm_interconnect_0|addr_router_001|always1~1_combout  & ( !\mm_interconnect_0|limiter_001|last_dest_id [1] $ (((!\mm_interconnect_0|addr_router_001|Equal5~0_combout ) # (\mm_interconnect_0|addr_router_001|Equal6~1_combout ))) ) ) ) # ( 
// !\mm_interconnect_0|addr_router_001|Equal3~1_combout  & ( !\mm_interconnect_0|addr_router_001|always1~1_combout  & ( !\mm_interconnect_0|limiter_001|last_dest_id [1] $ ((((!\mm_interconnect_0|addr_router_001|Equal5~0_combout  & 
// \mm_interconnect_0|addr_router_001|Equal1~0_combout )) # (\mm_interconnect_0|addr_router_001|Equal6~1_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|addr_router_001|Equal5~0_combout ),
	.datab(!\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.datac(!\mm_interconnect_0|limiter_001|last_dest_id [1]),
	.datad(!\mm_interconnect_0|addr_router_001|Equal1~0_combout ),
	.datae(!\mm_interconnect_0|addr_router_001|Equal3~1_combout ),
	.dataf(!\mm_interconnect_0|addr_router_001|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|Equal0~1 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|Equal0~1 .lut_mask = 64'hC34B4B4B4B4B4B4B;
defparam \mm_interconnect_0|limiter_001|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N8
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|src_data[76]~0 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|src_data[76]~0_combout  = ( !\mm_interconnect_0|addr_router_001|Equal5~0_combout  & ( (!\mm_interconnect_0|addr_router_001|Equal6~1_combout  & (((\mm_interconnect_0|addr_router_001|Equal3~1_combout ) # 
// (\mm_interconnect_0|addr_router_001|always1~2_combout )) # (\mm_interconnect_0|addr_router_001|always1~1_combout ))) ) )

	.dataa(!\mm_interconnect_0|addr_router_001|always1~1_combout ),
	.datab(!\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.datac(!\mm_interconnect_0|addr_router_001|always1~2_combout ),
	.datad(!\mm_interconnect_0|addr_router_001|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|addr_router_001|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|src_data[76]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|src_data[76]~0 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|src_data[76]~0 .lut_mask = 64'h4CCC4CCC00000000;
defparam \mm_interconnect_0|addr_router_001|src_data[76]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N9
dffeas \mm_interconnect_0|limiter_001|last_dest_id[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|addr_router_001|src_data[76]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|limiter_001|save_dest_id~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter_001|last_dest_id [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|last_dest_id[2] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter_001|last_dest_id[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N16
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout  = ( \mm_interconnect_0|addr_router_001|src_data[76]~0_combout  & ( \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( 
// (!\mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout ) # ((!\mm_interconnect_0|limiter_001|Equal0~0_combout  & (!\mm_interconnect_0|limiter_001|Equal0~1_combout  & \mm_interconnect_0|limiter_001|last_dest_id [2]))) ) ) ) # ( 
// !\mm_interconnect_0|addr_router_001|src_data[76]~0_combout  & ( \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( (!\mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout ) # ((!\mm_interconnect_0|limiter_001|Equal0~0_combout  & 
// (!\mm_interconnect_0|limiter_001|Equal0~1_combout  & !\mm_interconnect_0|limiter_001|last_dest_id [2]))) ) ) )

	.dataa(!\mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout ),
	.datab(!\mm_interconnect_0|limiter_001|Equal0~0_combout ),
	.datac(!\mm_interconnect_0|limiter_001|Equal0~1_combout ),
	.datad(!\mm_interconnect_0|limiter_001|last_dest_id [2]),
	.datae(!\mm_interconnect_0|addr_router_001|src_data[76]~0_combout ),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0 .lut_mask = 64'h00000000EAAAAAEA;
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N30
stratixiv_lcell_comb \nios2_qsys_0|av_addr_accepted (
	.dataa(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|av_addr_accepted~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|av_addr_accepted .extended_lut = "off";
defparam \nios2_qsys_0|av_addr_accepted .lut_mask = 64'h5500550005000500;
defparam \nios2_qsys_0|av_addr_accepted .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N34
stratixiv_lcell_comb \nios2_qsys_0|d_address_offset_field[1]~0 (
	.dataa(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_wb_wr_starting~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_offset_field[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_offset_field[1]~0 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_offset_field[1]~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \nios2_qsys_0|d_address_offset_field[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N6
stratixiv_lcell_comb \nios2_qsys_0|Add13~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_address_offset_field [1]),
	.datac(!\nios2_qsys_0|d_address_offset_field [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Add13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add13~1 .extended_lut = "off";
defparam \nios2_qsys_0|Add13~1 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \nios2_qsys_0|Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N2
stratixiv_lcell_comb \nios2_qsys_0|d_address_offset_field_nxt[1]~1 (
	.dataa(!\nios2_qsys_0|av_addr_accepted~combout ),
	.datab(!\nios2_qsys_0|d_address_offset_field[1]~0_combout ),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|A_mem_baddr [3]),
	.datae(!\nios2_qsys_0|M_alu_result [3]),
	.dataf(!\nios2_qsys_0|Add13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_offset_field_nxt[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_offset_field_nxt[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_offset_field_nxt[1]~1 .lut_mask = 64'h0002202255577577;
defparam \nios2_qsys_0|d_address_offset_field_nxt[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N36
stratixiv_lcell_comb \nios2_qsys_0|d_address_offset_field[1]~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_wb_wr_active~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|d_address_offset_field[1]~0_combout ),
	.dataf(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_offset_field[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_offset_field[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_offset_field[1]~1 .lut_mask = 64'h000033330000FFFF;
defparam \nios2_qsys_0|d_address_offset_field[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N22
stratixiv_lcell_comb \nios2_qsys_0|d_address_offset_field[1]~2 (
	.dataa(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.datab(!\nios2_qsys_0|d_address_offset_field[1]~1_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout ),
	.datae(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_offset_field[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_offset_field[1]~2 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_offset_field[1]~2 .lut_mask = 64'hDDCCDDCCCCCCDDCC;
defparam \nios2_qsys_0|d_address_offset_field[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N3
dffeas \nios2_qsys_0|d_address_offset_field[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_address_offset_field_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_address_offset_field[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_address_offset_field [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_address_offset_field[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_address_offset_field[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N24
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_data[39] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_data [39] = ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( ((\nios2_qsys_0|ic_fill_ap_offset [1] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [0])) # (\nios2_qsys_0|d_address_offset_field [1]) ) ) # ( 
// !\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & ( (\nios2_qsys_0|ic_fill_ap_offset [1] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [0]) ) )

	.dataa(!\nios2_qsys_0|ic_fill_ap_offset [1]),
	.datab(!\nios2_qsys_0|d_address_offset_field [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[39] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[39] .lut_mask = 64'h0055005533773377;
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N30
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 64'h05050505F5F5F5F5;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_addr[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~3 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~2_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~3 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~3 .lut_mask = 64'h5700570057FF57FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [3]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [1]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10 .lut_mask = 64'h0F330F3355555555;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N7
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N14
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N15
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [2]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [4]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [2]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11 .lut_mask = 64'h03F3535303F35353;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~8_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[6]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y41_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N0
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N32
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout  = ( \nios2_qsys_0|d_writedata [0] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~0 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N22
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [0]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N10
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[19]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N10
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [21]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [19]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23 .lut_mask = 64'h0C550C553F553F55;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N19
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [20]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [20]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [22]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22 .lut_mask = 64'h0C3F0C3F44774477;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N8
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N9
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N16
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16 .lut_mask = 64'h2222222222222222;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N18
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~16_combout ),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8 .lut_mask = 64'h0033A0330F33AF33;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N19
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N32
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[18]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[18] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N2
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [18]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [20]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39 .lut_mask = 64'h503350335F335F33;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y40_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N26
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y40_N7
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y40_N22
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~21 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [16]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [18]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~21 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~21 .lut_mask = 64'h503350335F335F33;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y40_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y42_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y39_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33_wirecell_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N36
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [10]),
	.datag(gnd),
	.cin(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33 .lut_mask = 64'h0000FF000000FFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N2
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33_sumout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [17]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0 .lut_mask = 64'h1111111150115011;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N0
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~33_sumout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 64'h0055005511111111;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N6
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~q ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_wr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0 .lut_mask = 64'h1000100010FF10FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|ociram_wr_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[4]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N23
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N8
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[4] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [4] = ( \onchip_memory2_0|the_altsyncram|auto_generated|q_a [4] & ( ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4])) # 
// (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|q_a [4] & ( (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [4]),
	.datae(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[4] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[4] .lut_mask = 64'h000F333F000F333F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N9
dffeas \nios2_qsys_0|i_readdata_d1[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [4]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N28
stratixiv_lcell_comb \nios2_qsys_0|D_regnum_b_cmp_F~0 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datad(!\nios2_qsys_0|D_dst_regnum[2]~3_combout ),
	.datae(!\nios2_qsys_0|D_dst_regnum[3]~4_combout ),
	.dataf(!\nios2_qsys_0|D_dst_regnum[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_regnum_b_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_regnum_b_cmp_F~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_regnum_b_cmp_F~0 .lut_mask = 64'h8020080240100401;
defparam \nios2_qsys_0|D_regnum_b_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N22
stratixiv_lcell_comb \nios2_qsys_0|D_regnum_b_cmp_F (
	.dataa(!\nios2_qsys_0|D_regnum_b_cmp_F~0_combout ),
	.datab(!\nios2_qsys_0|D_wr_dst_reg~combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datae(!\nios2_qsys_0|D_dst_regnum[4]~1_combout ),
	.dataf(!\nios2_qsys_0|D_dst_regnum[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_regnum_b_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_regnum_b_cmp_F .extended_lut = "off";
defparam \nios2_qsys_0|D_regnum_b_cmp_F .lut_mask = 64'h1000001001000001;
defparam \nios2_qsys_0|D_regnum_b_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N23
dffeas \nios2_qsys_0|E_regnum_b_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_regnum_b_cmp_F~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_stall~combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N12
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[2]~7 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datad(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Equal313~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[2]~7 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[2]~7 .lut_mask = 64'hC000C00000000000;
defparam \nios2_qsys_0|D_src2_reg[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[1]~26 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[1]~26_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [1]),
	.datad(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[1]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[1]~26 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[1]~26 .lut_mask = 64'hE2E2E2E2C0E2C0E2;
defparam \nios2_qsys_0|D_src2_reg[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N12
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[1]~27 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[1]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[1]~27 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[1]~27 .lut_mask = 64'h11001100DD00DD00;
defparam \nios2_qsys_0|D_src2_reg[1]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N4
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[1]~28 (
	.dataa(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datab(!\nios2_qsys_0|W_wr_data [1]),
	.datac(!\nios2_qsys_0|D_src2_reg[1]~26_combout ),
	.datad(!\nios2_qsys_0|D_src2_reg[1]~27_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[1]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[1]~28 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[1]~28 .lut_mask = 64'h11FF11FF50FF50FF;
defparam \nios2_qsys_0|D_src2_reg[1]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N5
dffeas \nios2_qsys_0|E_src2_reg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[1]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N5
dffeas \nios2_qsys_0|M_st_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_src2_reg [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N32
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[1]~1 (
	.dataa(!\nios2_qsys_0|M_st_data [1]),
	.datab(!\nios2_qsys_0|A_st_data [1]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[1]~1 .lut_mask = 64'h00530053FF53FF53;
defparam \nios2_qsys_0|d_writedata_nxt[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N33
dffeas \nios2_qsys_0|d_writedata[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N4
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_payload~3 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout  = ( \nios2_qsys_0|d_writedata [1] & ( \mm_interconnect_0|cmd_xbar_mux|saved_grant [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~3 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~3 .lut_mask = 64'h0000000000FF00FF;
defparam \mm_interconnect_0|cmd_xbar_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N2
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|debugaccess~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 64'h0000000000550055;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N10
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [1]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0 .lut_mask = 64'h00BB00BB0BBB0BBB;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N18
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|Mux37~0_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [35]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_error~q ),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15 .lut_mask = 64'h0000555533333333;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N19
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[34] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y42_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N16
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [34]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a .lut_mask = 64'hFFFFFFFFFF00FF00;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~1_sumout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N22
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~5_sumout ),
	.cout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~5 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y39_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~5_sumout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y39_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|Add0~9_sumout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y39_N20
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~7 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonAReg [4]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [32]),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~7 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~7 .lut_mask = 64'h00300F3F50305F3F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y39_N21
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N0
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [29]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [31]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33 .lut_mask = 64'h220F220F770F770F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y40_N3
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N18
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[27]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N19
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[27]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y40_N16
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[27]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y40_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[27] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(gnd),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y40_N8
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [27]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [29]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35 .lut_mask = 64'h4703470347CF47CF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y40_N9
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y42_N0
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y42_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y39_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[25]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y39_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[25]~feeder_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[19]~0_combout ),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_b~combout ),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y40_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N12
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [25]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [27]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37 .lut_mask = 64'h407340734C7F4C7F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y40_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[24] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N10
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [26]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [24]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [24]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25 .lut_mask = 64'h11DD1D1D11DD1D1D;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N11
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y40_N19
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y41_N8
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [25]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0 .lut_mask = 64'h00BB00BB0BBB0BBB;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y41_N9
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N34
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|monitor_ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N35
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y42_N31
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y42_N32
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y42_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N0
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .lut_mask = 64'h02070207DF8FDF8F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N28
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1 .lut_mask = 64'h0000000008080808;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N28
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 64'h00AA00AA10BA10BA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N30
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 64'h000F000F000F000F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y41_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y41_N2
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 64'hFFFF000000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N10
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1 .lut_mask = 64'h0000000000AA00AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N32
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1_combout ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .lut_mask = 64'h0000FFFF0004F3F7;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N33
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y42_N17
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y41_N4
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|ir_out [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datae(gnd),
	.dataf(!\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = 64'h312031203B7F3B7F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y41_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N36
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N0
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 64'h0033003300330033;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N28
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4 .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N16
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1 .lut_mask = 64'h1111111111FF11FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N24
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5 .lut_mask = 64'hCF3FCF3FCF3FCF3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N26
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0 .lut_mask = 64'h8F7F8F7F8F7F8F7F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N30
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2 .lut_mask = 64'h8F7F8F7F0FFF0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N14
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3 .lut_mask = 64'h8F0F7FFF0F0FFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N38
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0 .lut_mask = 64'h0000000000010001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N14
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .lut_mask = 64'hBB30BB30B060B060;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N8
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N14
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0000000010101010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N16
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N18
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N4
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N12
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 64'h0100010000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N2
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N16
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .lut_mask = 64'h500050000FA00FA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N32
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0_combout ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 64'h00FF00FF0C0C5555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N18
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 64'h0303030333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N33
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N6
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N12
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 64'h1010101087878787;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N38
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0_combout ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 64'h55555555CC000F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N39
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N36
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .lut_mask = 64'hB8C8B8C844C844C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N24
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N10
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N11
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y41_N0
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y41_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y41_N26
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y41_N27
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N32
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 64'h0000000022222222;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N8
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(!\altera_internal_jtag~TDIUTAP ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 64'h03F303F303F303F3;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N36
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N32
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N37
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N30
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N28
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 64'h00FF00FF00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N34
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 64'h7777777777777777;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y41_N35
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N34
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 64'h005D005D207D207D;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N36
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 64'hF000F00000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y40_N1
dffeas \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0 (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|td_shift [0]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0 .is_wysiwyg = "true";
defparam \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N4
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0 .lut_mask = 64'h0000BF000100FE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N18
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1 .lut_mask = 64'h111111111F111F11;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N8
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2 .lut_mask = 64'h0000F7001100EE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N9
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N34
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4 .lut_mask = 64'hF0B00000F0F00000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N35
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N2
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3 .lut_mask = 64'h50A050A050A050A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N3
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N18
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5 .lut_mask = 64'h00F000F050A050A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y41_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N22
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0 .lut_mask = 64'hA005A00550555055;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N16
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3 .lut_mask = 64'h5040504000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N20
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datag(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .extended_lut = "on";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 64'h45000F0F00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y41_N24
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2 .lut_mask = 64'h0357035703FF03FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N21
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y41_N20
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .lut_mask = 64'hA0A0A0A033333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N16
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 64'h35FF05FF00FF00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N14
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .lut_mask = 64'h555F444F55554444;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N15
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N38
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1 .lut_mask = 64'h404F404F00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N39
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N0
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|tdo~reg0_q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 64'h000F505F303F505F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y41_N4
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 64'hFFF33333C8C00000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y41_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
stratixiv_clkena \altera_internal_jtag~TCKUTAPclkctrl (
	.inclk(\altera_internal_jtag~TCKUTAP ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X29_Y40_N13
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[21] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~1_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N22
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [23]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|vectadd_nios2_qsys_0_jtag_debug_module_phy|virtual_state_sdr~0_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|MonDReg [21]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_break|break_readreg [21]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12 .lut_mask = 64'h1D1D11DD1D1D11DD;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y40_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~13_combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[29]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y40_N36
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_tck|sr [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y40_N37
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N23
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N22
stratixiv_lcell_comb \rst_controller_001|merged_reset~0 (
// Equation(s):
// \rst_controller_001|merged_reset~0_combout  = ( \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest~q  & ( \reset_reset_n~input_o  ) ) # ( 
// \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest~q  & ( !\reset_reset_n~input_o  ) ) # ( !\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest~q  & ( 
// !\reset_reset_n~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|resetrequest~q ),
	.dataf(!\reset_reset_n~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller_001|merged_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller_001|merged_reset~0 .extended_lut = "off";
defparam \rst_controller_001|merged_reset~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \rst_controller_001|merged_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G8
stratixiv_clkena \rst_controller_001|merged_reset~0clkctrl (
	.inclk(\rst_controller_001|merged_reset~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_controller_001|merged_reset~0clkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \rst_controller_001|merged_reset~0clkctrl .clock_type = "global clock";
defparam \rst_controller_001|merged_reset~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X1_Y31_N27
dffeas \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller_001|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y31_N25
dffeas \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(!\rst_controller_001|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X1_Y31_N2
stratixiv_lcell_comb \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = ( \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y31_N3
dffeas \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller_001|merged_reset~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
stratixiv_clkena \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl (
	.inclk(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .clock_type = "global clock";
defparam \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X23_Y35_N3
dffeas \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X22_Y36_N8
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout  = ( !\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( (\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q  & 
// (\mm_interconnect_0|addr_router_001|Equal3~1_combout  & \mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0_combout )) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|waitrequest_reset_override~q ),
	.datac(!\mm_interconnect_0|addr_router_001|Equal3~1_combout ),
	.datad(!\mm_interconnect_0|to_hw_sig_s1_translator|av_waitrequest_generated~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0 .lut_mask = 64'h0003000300000000;
defparam \mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N10
stratixiv_lcell_comb \nios2_qsys_0|av_wr_data_transfer~0 (
	.dataa(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.datad(!\nios2_qsys_0|d_write~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|av_wr_data_transfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|av_wr_data_transfer~0 .extended_lut = "off";
defparam \nios2_qsys_0|av_wr_data_transfer~0 .lut_mask = 64'h000F000F00050005;
defparam \nios2_qsys_0|av_wr_data_transfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N8
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wr_data_cnt_nxt[0]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_wb_wr_starting~combout ),
	.datad(!\nios2_qsys_0|A_dc_wr_data_cnt [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|av_wr_data_transfer~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wr_data_cnt_nxt[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wr_data_cnt_nxt[0]~3 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wr_data_cnt_nxt[0]~3 .lut_mask = 64'h0F0F0F0FFF00FF00;
defparam \nios2_qsys_0|A_dc_wr_data_cnt_nxt[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N18
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wr_data_cnt[0]~0 (
	.dataa(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.datab(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.datac(!\nios2_qsys_0|d_write~q ),
	.datad(!\nios2_qsys_0|A_dc_wb_wr_starting~combout ),
	.datae(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.dataf(!\nios2_qsys_0|A_dc_wb_wr_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wr_data_cnt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wr_data_cnt[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wr_data_cnt[0]~0 .lut_mask = 64'hFFFFFFFF00FF0BFF;
defparam \nios2_qsys_0|A_dc_wr_data_cnt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y37_N9
dffeas \nios2_qsys_0|A_dc_wr_data_cnt[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_wr_data_cnt_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_wr_data_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wr_data_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wr_data_cnt[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wr_data_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N14
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wr_data_cnt_nxt[1]~2 (
	.dataa(!\nios2_qsys_0|A_dc_wr_data_cnt [0]),
	.datab(!\nios2_qsys_0|av_wr_data_transfer~0_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_wr_data_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wr_data_cnt_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wr_data_cnt_nxt[1]~2 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wr_data_cnt_nxt[1]~2 .lut_mask = 64'h1122112211221122;
defparam \nios2_qsys_0|A_dc_wr_data_cnt_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y37_N15
dffeas \nios2_qsys_0|A_dc_wr_data_cnt[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_wr_data_cnt_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_wr_data_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wr_data_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wr_data_cnt[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wr_data_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N12
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wr_data_cnt_nxt[2]~1 (
	.dataa(!\nios2_qsys_0|A_dc_wr_data_cnt [0]),
	.datab(!\nios2_qsys_0|av_wr_data_transfer~0_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_wr_data_cnt [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_wr_data_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wr_data_cnt_nxt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wr_data_cnt_nxt[2]~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wr_data_cnt_nxt[2]~1 .lut_mask = 64'h0033003311221122;
defparam \nios2_qsys_0|A_dc_wr_data_cnt_nxt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y37_N13
dffeas \nios2_qsys_0|A_dc_wr_data_cnt[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_wr_data_cnt_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_wr_data_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wr_data_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wr_data_cnt[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wr_data_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N28
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wr_data_cnt_nxt[3]~0 (
	.dataa(!\nios2_qsys_0|A_dc_wr_data_cnt [0]),
	.datab(!\nios2_qsys_0|A_dc_wr_data_cnt [1]),
	.datac(!\nios2_qsys_0|A_dc_wr_data_cnt [2]),
	.datad(!\nios2_qsys_0|av_wr_data_transfer~0_combout ),
	.datae(!\nios2_qsys_0|A_dc_wr_data_cnt [3]),
	.dataf(!\nios2_qsys_0|A_dc_wb_wr_starting~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wr_data_cnt_nxt[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wr_data_cnt_nxt[3]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wr_data_cnt_nxt[3]~0 .lut_mask = 64'hFF01FFFE000100FE;
defparam \nios2_qsys_0|A_dc_wr_data_cnt_nxt[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y37_N29
dffeas \nios2_qsys_0|A_dc_wr_data_cnt[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_wr_data_cnt_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_wr_data_cnt[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wr_data_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wr_data_cnt[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wr_data_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N6
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wb_wr_active_nxt~0 (
	.dataa(!\nios2_qsys_0|A_dc_wr_data_cnt [3]),
	.datab(!\nios2_qsys_0|av_wr_data_transfer~0_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_wb_wr_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_wb_wr_starting~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wb_wr_active_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_wr_active_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wb_wr_active_nxt~0 .lut_mask = 64'h00EE00EEFFEEFFEE;
defparam \nios2_qsys_0|A_dc_wb_wr_active_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y37_N7
dffeas \nios2_qsys_0|A_dc_wb_wr_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_wb_wr_active_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_wr_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_wr_active .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_wr_active .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N2
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wb_wr_want_dmaster (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_wb_wr_active~q ),
	.datad(!\nios2_qsys_0|A_dc_wb_wr_starting~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wb_wr_want_dmaster~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_wr_want_dmaster .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wb_wr_want_dmaster .lut_mask = 64'hF000F000F000F000;
defparam \nios2_qsys_0|A_dc_wb_wr_want_dmaster .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N4
stratixiv_lcell_comb \nios2_qsys_0|d_address_line_field_nxt[1]~1 (
	.dataa(!\nios2_qsys_0|A_mem_baddr [6]),
	.datab(!\nios2_qsys_0|M_alu_result [6]),
	.datac(!\nios2_qsys_0|A_dc_wb_line [1]),
	.datad(!\nios2_qsys_0|A_dc_wb_wr_want_dmaster~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_tag_field_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_line_field_nxt[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_line_field_nxt[1]~1 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_line_field_nxt[1]~1 .lut_mask = 64'h0F550F550F330F33;
defparam \nios2_qsys_0|d_address_line_field_nxt[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N5
dffeas \nios2_qsys_0|d_address_line_field[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_address_line_field_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_address_line_field [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_address_line_field[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_address_line_field[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N24
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_data[42] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_data [42] = ( \nios2_qsys_0|d_address_line_field [1] & ( ((\mm_interconnect_0|cmd_xbar_mux|saved_grant [0] & \nios2_qsys_0|ic_fill_line [1])) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]) ) ) # ( 
// !\nios2_qsys_0|d_address_line_field [1] & ( (\mm_interconnect_0|cmd_xbar_mux|saved_grant [0] & \nios2_qsys_0|ic_fill_line [1]) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|ic_fill_line [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_line_field [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[42] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[42] .lut_mask = 64'h0033003355775577;
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[42] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y39_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N38
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [6]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0 .lut_mask = 64'h2020202000000000;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N22
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [4]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [3]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [1]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1 .lut_mask = 64'h0000000080008000;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N18
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~1_combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2 .lut_mask = 64'h0F000F000F000F00;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y41_N32
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|writedata [3]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 64'h00FF00FF33333333;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y41_N33
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N0
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|Equal0~2_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_reg_readdata~0_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1 .lut_mask = 64'h2727272727272727;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N1
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata~1_combout ),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|vectadd_nios2_qsys_0_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N1
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|readdata [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N8
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[3] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [3] = ( \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3] & \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout )) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3] & 
// \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [3]),
	.datab(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[3] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[3] .lut_mask = 64'h11111F1F11111F1F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N9
dffeas \nios2_qsys_0|i_readdata_d1[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [3]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N29
dffeas \nios2_qsys_0|D_iw[26] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[26] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N10
stratixiv_lcell_comb \nios2_qsys_0|Equal313~0 (
	.dataa(!\nios2_qsys_0|D_iw [26]),
	.datab(!\nios2_qsys_0|D_iw [22]),
	.datac(!\nios2_qsys_0|D_iw [25]),
	.datad(!\nios2_qsys_0|D_iw [23]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal313~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal313~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal313~0 .lut_mask = 64'h8000800000000000;
defparam \nios2_qsys_0|Equal313~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N26
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[4]~1 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Equal313~0_combout ),
	.datad(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[4]~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[4]~1 .lut_mask = 64'hAF0FAF0F0F0F0F0F;
defparam \nios2_qsys_0|D_src2_reg[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N16
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[0]~29 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datab(!\nios2_qsys_0|M_alu_result [0]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[0]~29_combout ),
	.datad(!\nios2_qsys_0|W_wr_data [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[0]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[0]~29 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[0]~29 .lut_mask = 64'h11BB11BB05AF05AF;
defparam \nios2_qsys_0|D_src2_reg[0]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N32
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[0]~30 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[0]~29_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[0]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[0]~30 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[0]~30 .lut_mask = 64'h024602468ACE8ACE;
defparam \nios2_qsys_0|D_src2_reg[0]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N33
dffeas \nios2_qsys_0|E_src2_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[0]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N0
stratixiv_lcell_comb \nios2_qsys_0|M_st_data[16]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_src2_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_st_data[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[16]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_st_data[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|M_st_data[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y32_N34
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[16]~79 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datad(!\nios2_qsys_0|E_alu_result [16]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[16]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[16]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[16]~79 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[16]~79 .lut_mask = 64'h048C048CAEAEAEAE;
defparam \nios2_qsys_0|D_src2_reg[16]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y32_N35
dffeas \nios2_qsys_0|E_src2_reg[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2_reg[16]~79_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2_reg[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y34_N1
dffeas \nios2_qsys_0|M_st_data[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_st_data[16]~feeder_combout ),
	.asdata(\nios2_qsys_0|E_src2_reg [16]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|E_iw [4]),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_st_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_st_data[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_st_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y38_N24
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[16]~16 (
	.dataa(!\nios2_qsys_0|M_st_data [16]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [16]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(gnd),
	.datae(!\nios2_qsys_0|A_st_data [16]),
	.dataf(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[16]~16 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[16]~16 .lut_mask = 64'h3333333350505F5F;
defparam \nios2_qsys_0|d_writedata_nxt[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y38_N25
dffeas \nios2_qsys_0|d_writedata[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y38_N20
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout  = ( \nios2_qsys_0|d_writedata [16] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31 .lut_mask = 64'h0000000055555555;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y38_N12
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[17] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [17] = ( \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [17] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [17] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(gnd),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [17]),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [17]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[17] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[17] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[17] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y38_N13
dffeas \nios2_qsys_0|i_readdata_d1[17] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [17]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[17] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N34
stratixiv_lcell_comb \nios2_qsys_0|F_iw[20]~16 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[20]~16 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[20]~16 .lut_mask = 64'h33333333FFFFFFFF;
defparam \nios2_qsys_0|F_iw[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N35
dffeas \nios2_qsys_0|D_iw[20] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[20]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[20] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N0
stratixiv_lcell_comb \nios2_qsys_0|D_dst_regnum[3]~4 (
	.dataa(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datab(!\nios2_qsys_0|D_ctrl_implicit_dst_retaddr~q ),
	.datac(!\nios2_qsys_0|D_iw [20]),
	.datad(!\nios2_qsys_0|D_ctrl_implicit_dst_eretaddr~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_dst_regnum[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_dst_regnum[3]~4 .extended_lut = "off";
defparam \nios2_qsys_0|D_dst_regnum[3]~4 .lut_mask = 64'h3BFF3BFF7FFF7FFF;
defparam \nios2_qsys_0|D_dst_regnum[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N1
dffeas \nios2_qsys_0|E_dst_regnum[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_dst_regnum[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_dst_regnum[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y30_N31
dffeas \nios2_qsys_0|M_dst_regnum[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_dst_regnum [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_dst_regnum[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N4
stratixiv_lcell_comb \nios2_qsys_0|M_regnum_b_cmp_F~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_dst_regnum [3]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [24]),
	.datad(!\nios2_qsys_0|M_dst_regnum [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_regnum_b_cmp_F~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_regnum_b_cmp_F~1 .extended_lut = "off";
defparam \nios2_qsys_0|M_regnum_b_cmp_F~1 .lut_mask = 64'hC00CC00C30033003;
defparam \nios2_qsys_0|M_regnum_b_cmp_F~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N38
stratixiv_lcell_comb \nios2_qsys_0|M_regnum_b_cmp_F~0 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [23]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [22]),
	.datac(!\nios2_qsys_0|M_wr_dst_reg_from_E~q ),
	.datad(!\nios2_qsys_0|M_dst_regnum [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_dst_regnum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_regnum_b_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_regnum_b_cmp_F~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_regnum_b_cmp_F~0 .lut_mask = 64'h0802080204010401;
defparam \nios2_qsys_0|M_regnum_b_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N20
stratixiv_lcell_comb \nios2_qsys_0|M_regnum_b_cmp_F (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_regnum_b_cmp_F~1_combout ),
	.datac(!\nios2_qsys_0|M_regnum_b_cmp_F~0_combout ),
	.datad(!\nios2_qsys_0|M_dst_regnum [4]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_regnum_b_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_regnum_b_cmp_F .extended_lut = "off";
defparam \nios2_qsys_0|M_regnum_b_cmp_F .lut_mask = 64'h0300030000030003;
defparam \nios2_qsys_0|M_regnum_b_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y30_N21
dffeas \nios2_qsys_0|A_regnum_b_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_regnum_b_cmp_F~combout ),
	.asdata(\nios2_qsys_0|M_regnum_b_cmp_D~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|F_stall~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_regnum_b_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_regnum_b_cmp_D .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_regnum_b_cmp_D .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N22
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[4]~0 (
	.dataa(!\nios2_qsys_0|A_regnum_b_cmp_D~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|W_regnum_b_cmp_D~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_regnum_b_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[4]~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[4]~0 .lut_mask = 64'hAA00AA0000000000;
defparam \nios2_qsys_0|D_src2_reg[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y31_N10
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[4]~2 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~0_combout ),
	.datab(!\nios2_qsys_0|Equal313~0_combout ),
	.datac(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[4]~2 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[4]~2 .lut_mask = 64'h73737373FFFFFFFF;
defparam \nios2_qsys_0|D_src2_reg[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N38
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[6]~12 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~2_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~1_combout ),
	.datad(!\nios2_qsys_0|E_alu_result [6]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[6]~12 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[6]~12 .lut_mask = 64'h00A000A050F050F0;
defparam \nios2_qsys_0|D_src2_reg[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N2
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[6]~11 (
	.dataa(!\nios2_qsys_0|D_src2_reg[4]~4_combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[6]~11_combout ),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[6]~10_combout ),
	.datad(!\nios2_qsys_0|M_alu_result [6]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[6]~11 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[6]~11 .lut_mask = 64'hEA40EA40EE44EE44;
defparam \nios2_qsys_0|D_src2_reg[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N12
stratixiv_lcell_comb \nios2_qsys_0|D_src2_reg[6]~13 (
	.dataa(!\nios2_qsys_0|D_src2_reg[6]~12_combout ),
	.datab(!\nios2_qsys_0|D_src2_reg[6]~11_combout ),
	.datac(!\nios2_qsys_0|D_src2_reg[4]~3_combout ),
	.datad(!\nios2_qsys_0|W_wr_data [6]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_src2_reg[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2_reg[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2_reg[6]~13 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2_reg[6]~13 .lut_mask = 64'h555555555DFD5DFD;
defparam \nios2_qsys_0|D_src2_reg[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N7
dffeas \nios2_qsys_0|E_src2[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[6]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[6]~13_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N22
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~3 (
	.dataa(!\nios2_qsys_0|E_logic_op [0]),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(!\nios2_qsys_0|E_src2 [6]),
	.datad(!\nios2_qsys_0|E_src1 [6]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~3 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~3 .lut_mask = 64'h0000000083368336;
defparam \nios2_qsys_0|E_alu_result~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N2
stratixiv_lcell_comb \nios2_qsys_0|E_extra_pc[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_br_taken_waddr_partial [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_extra_pc[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[4]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_extra_pc[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_extra_pc[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N9
dffeas \nios2_qsys_0|D_pc_plus_one[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc_plus_one [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc_plus_one[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc_plus_one[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N3
dffeas \nios2_qsys_0|E_extra_pc[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_extra_pc[4]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_pc_plus_one [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|D_br_pred_not_taken~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_extra_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_extra_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N30
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[6] (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_alu_result~3_combout ),
	.datac(!\nios2_qsys_0|E_extra_pc [4]),
	.datad(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datae(!\nios2_qsys_0|Add16~29_sumout ),
	.dataf(!\nios2_qsys_0|E_ctrl_retaddr~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[6] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[6] .lut_mask = 64'h333333FF3F3F3FFF;
defparam \nios2_qsys_0|E_alu_result[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N31
dffeas \nios2_qsys_0|M_alu_result[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [6]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N22
stratixiv_lcell_comb \nios2_qsys_0|Equal278~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_alu_result [6]),
	.datac(!\nios2_qsys_0|M_alu_result [5]),
	.datad(!\nios2_qsys_0|A_mem_baddr [5]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_baddr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal278~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal278~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal278~0 .lut_mask = 64'hC00CC00C30033003;
defparam \nios2_qsys_0|Equal278~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N24
stratixiv_lcell_comb \nios2_qsys_0|Equal278~1 (
	.dataa(!\nios2_qsys_0|M_alu_result [9]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_mem_baddr [9]),
	.datad(gnd),
	.datae(!\nios2_qsys_0|M_alu_result [8]),
	.dataf(!\nios2_qsys_0|A_mem_baddr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal278~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal278~1 .extended_lut = "off";
defparam \nios2_qsys_0|Equal278~1 .lut_mask = 64'hA5A500000000A5A5;
defparam \nios2_qsys_0|Equal278~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N36
stratixiv_lcell_comb \nios2_qsys_0|Equal278~2 (
	.dataa(!\nios2_qsys_0|Equal278~0_combout ),
	.datab(!\nios2_qsys_0|M_alu_result [10]),
	.datac(!\nios2_qsys_0|Equal278~1_combout ),
	.datad(!\nios2_qsys_0|M_alu_result [7]),
	.datae(!\nios2_qsys_0|A_mem_baddr [10]),
	.dataf(!\nios2_qsys_0|A_mem_baddr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal278~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal278~2 .extended_lut = "off";
defparam \nios2_qsys_0|Equal278~2 .lut_mask = 64'h0400010000040001;
defparam \nios2_qsys_0|Equal278~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N37
dffeas \nios2_qsys_0|M_A_dc_line_match_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Equal278~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_A_dc_line_match_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_A_dc_line_match_d1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_A_dc_line_match_d1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N3
dffeas \nios2_qsys_0|M_ctrl_ld_st (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_ctrl_ld_st_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\nios2_qsys_0|E_iw [0]),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_ld_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_ld_st .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_ld_st .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N0
stratixiv_lcell_comb \nios2_qsys_0|M_valid_mem_d1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_valid_from_E~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_ctrl_ld_st~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_valid_mem_d1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_valid_mem_d1~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_valid_mem_d1~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_qsys_0|M_valid_mem_d1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N1
dffeas \nios2_qsys_0|M_valid_mem_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_valid_mem_d1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_valid_mem_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_valid_mem_d1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_valid_mem_d1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N38
stratixiv_lcell_comb \nios2_qsys_0|A_dc_fill_need_extra_stall_nxt (
	.dataa(!\nios2_qsys_0|M_alu_result [2]),
	.datab(!\nios2_qsys_0|M_A_dc_line_match_d1~q ),
	.datac(!\nios2_qsys_0|M_alu_result [4]),
	.datad(!\nios2_qsys_0|M_alu_result [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_valid_mem_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_fill_need_extra_stall_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_need_extra_stall_nxt .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_fill_need_extra_stall_nxt .lut_mask = 64'h0000000000010001;
defparam \nios2_qsys_0|A_dc_fill_need_extra_stall_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N39
dffeas \nios2_qsys_0|A_dc_fill_need_extra_stall (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_fill_need_extra_stall_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_fill_need_extra_stall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_need_extra_stall .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_fill_need_extra_stall .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N2
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_data_cnt_nxt[0]~3 (
	.dataa(!\nios2_qsys_0|d_readdatavalid_d1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_rd_data_cnt [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_data_cnt_nxt[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data_cnt_nxt[0]~3 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_data_cnt_nxt[0]~3 .lut_mask = 64'h55005500FFAAFFAA;
defparam \nios2_qsys_0|A_dc_rd_data_cnt_nxt[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N6
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_data_cnt[3]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|A_dc_rd_data_cnt[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_data_cnt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data_cnt[3]~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_data_cnt[3]~1 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \nios2_qsys_0|A_dc_rd_data_cnt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N3
dffeas \nios2_qsys_0|A_dc_rd_data_cnt[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_rd_data_cnt_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_rd_data_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data_cnt[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N4
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_data_cnt_nxt[1]~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_rd_data_cnt [0]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_rd_data_cnt [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_readdatavalid_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_data_cnt_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data_cnt_nxt[1]~2 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_data_cnt_nxt[1]~2 .lut_mask = 64'h0000000033CC33CC;
defparam \nios2_qsys_0|A_dc_rd_data_cnt_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N5
dffeas \nios2_qsys_0|A_dc_rd_data_cnt[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_rd_data_cnt_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_rd_data_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data_cnt[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N0
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_data_cnt_nxt[2]~1 (
	.dataa(!\nios2_qsys_0|d_readdatavalid_d1~q ),
	.datab(!\nios2_qsys_0|A_dc_rd_data_cnt [0]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_rd_data_cnt [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_data_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_data_cnt_nxt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data_cnt_nxt[2]~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_data_cnt_nxt[2]~1 .lut_mask = 64'h0055005511441144;
defparam \nios2_qsys_0|A_dc_rd_data_cnt_nxt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N1
dffeas \nios2_qsys_0|A_dc_rd_data_cnt[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_rd_data_cnt_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_rd_data_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data_cnt[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N34
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_data_cnt_nxt[3]~0 (
	.dataa(!\nios2_qsys_0|d_readdatavalid_d1~q ),
	.datab(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datac(!\nios2_qsys_0|A_dc_rd_data_cnt [0]),
	.datad(!\nios2_qsys_0|A_dc_rd_data_cnt [2]),
	.datae(!\nios2_qsys_0|A_dc_rd_data_cnt [3]),
	.dataf(!\nios2_qsys_0|A_dc_rd_data_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_data_cnt_nxt[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data_cnt_nxt[3]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_data_cnt_nxt[3]~0 .lut_mask = 64'h8888DDDD888DDDD8;
defparam \nios2_qsys_0|A_dc_rd_data_cnt_nxt[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N35
dffeas \nios2_qsys_0|A_dc_rd_data_cnt[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_rd_data_cnt_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_rd_data_cnt[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_data_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_data_cnt[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_data_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N36
stratixiv_lcell_comb \nios2_qsys_0|A_ld_bypass_done (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_readdatavalid_d1~q ),
	.datad(!\nios2_qsys_0|A_dc_rd_data_cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_ld_bypass_done~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_ld_bypass_done .extended_lut = "off";
defparam \nios2_qsys_0|A_ld_bypass_done .lut_mask = 64'h000F000F000F000F;
defparam \nios2_qsys_0|A_ld_bypass_done .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N37
dffeas \nios2_qsys_0|A_dc_rd_last_transfer_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_ld_bypass_done~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_last_transfer_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_last_transfer_d1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_last_transfer_d1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N26
stratixiv_lcell_comb \nios2_qsys_0|A_dc_fill_active_nxt~0 (
	.dataa(!\nios2_qsys_0|A_dc_fill_need_extra_stall~q ),
	.datab(!\nios2_qsys_0|A_ld_bypass_done~combout ),
	.datac(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_last_transfer_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_fill_active_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_active_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_fill_active_nxt~0 .lut_mask = 64'h0FDD0FDD0F880F88;
defparam \nios2_qsys_0|A_dc_fill_active_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N27
dffeas \nios2_qsys_0|A_dc_fill_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_fill_active_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_fill_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_fill_active .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_fill_active .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N6
stratixiv_lcell_comb \nios2_qsys_0|d_address_tag_field_nxt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datad(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_tag_field_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_tag_field_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_tag_field_nxt~0 .lut_mask = 64'hF000F00000000000;
defparam \nios2_qsys_0|d_address_tag_field_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N27
dffeas \nios2_qsys_0|A_dc_wb_line[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_mem_baddr [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_line [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_line[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_line[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N24
stratixiv_lcell_comb \nios2_qsys_0|d_address_line_field_nxt[5]~3 (
	.dataa(!\nios2_qsys_0|d_address_tag_field_nxt~0_combout ),
	.datab(!\nios2_qsys_0|A_dc_wb_wr_want_dmaster~combout ),
	.datac(!\nios2_qsys_0|M_alu_result [10]),
	.datad(!\nios2_qsys_0|A_mem_baddr [10]),
	.datae(!\nios2_qsys_0|A_dc_wb_line [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_line_field_nxt[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_line_field_nxt[5]~3 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_line_field_nxt[5]~3 .lut_mask = 64'h0123CDEF0123CDEF;
defparam \nios2_qsys_0|d_address_line_field_nxt[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N25
dffeas \nios2_qsys_0|d_address_line_field[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_address_line_field_nxt[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_address_line_field [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_address_line_field[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_address_line_field[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y38_N8
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|src_data[46] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|src_data [46] = ( \nios2_qsys_0|ic_fill_line [5] & ( ((\nios2_qsys_0|d_address_line_field [5] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [1])) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]) ) ) # ( 
// !\nios2_qsys_0|ic_fill_line [5] & ( (\nios2_qsys_0|d_address_line_field [5] & \mm_interconnect_0|cmd_xbar_mux|saved_grant [1]) ) )

	.dataa(!\nios2_qsys_0|d_address_line_field [5]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_line [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|src_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[46] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[46] .lut_mask = 64'h0505050505FF05FF;
defparam \mm_interconnect_0|cmd_xbar_mux|src_data[46] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N9
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y39_N0
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|address [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|jtag_ram_access~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N4
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0 (
	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q ),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0 .lut_mask = 64'h0A330A330A330A33;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N5
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N24
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~q ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 64'h00000000085D085D;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N25
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N26
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|write~q ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~0_combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|read~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1 .lut_mask = 64'hFFBBFFBBFFB1FFB1;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N27
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N30
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout  = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] ) ) # ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & (((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])))) # (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & 
// ((!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q ) # ((!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0])))) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q ),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h44F444F400FF00FF;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N31
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N16
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout  = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] ) # ( 
// !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N37
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y37_N17
dffeas \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N16
stratixiv_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout  = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( 
// (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ) ) ) # ( 
// !\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0])) # 
// (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ))) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .lut_mask = 64'h44774477CCFFCCFF;
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N37
dffeas \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N36
stratixiv_lcell_comb \mm_interconnect_0|limiter|response_sink_accepted~0 (
// Equation(s):
// \mm_interconnect_0|limiter|response_sink_accepted~0_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q  & ( ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q )) # (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) ) # ( 
// !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q  & ( (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter|response_sink_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter|response_sink_accepted~0 .extended_lut = "off";
defparam \mm_interconnect_0|limiter|response_sink_accepted~0 .lut_mask = 64'h000F000F555F555F;
defparam \mm_interconnect_0|limiter|response_sink_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N38
stratixiv_lcell_comb \mm_interconnect_0|limiter|pending_response_count[0]~0 (
// Equation(s):
// \mm_interconnect_0|limiter|pending_response_count[0]~0_combout  = ( \mm_interconnect_0|limiter|save_dest_id~0_combout  & ( !\mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout  $ (!\mm_interconnect_0|limiter|response_sink_accepted~0_combout  $ 
// (\mm_interconnect_0|limiter|pending_response_count [0])) ) ) # ( !\mm_interconnect_0|limiter|save_dest_id~0_combout  & ( !\mm_interconnect_0|limiter|response_sink_accepted~0_combout  $ (!\mm_interconnect_0|limiter|pending_response_count [0]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout ),
	.datac(!\mm_interconnect_0|limiter|response_sink_accepted~0_combout ),
	.datad(!\mm_interconnect_0|limiter|pending_response_count [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|limiter|save_dest_id~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter|pending_response_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter|pending_response_count[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|limiter|pending_response_count[0]~0 .lut_mask = 64'h0FF00FF03CC33CC3;
defparam \mm_interconnect_0|limiter|pending_response_count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N39
dffeas \mm_interconnect_0|limiter|pending_response_count[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|limiter|pending_response_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter|pending_response_count[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N22
stratixiv_lcell_comb \mm_interconnect_0|limiter|has_pending_responses~0 (
// Equation(s):
// \mm_interconnect_0|limiter|has_pending_responses~0_combout  = ( \mm_interconnect_0|limiter|save_dest_id~0_combout  & ( (!\mm_interconnect_0|limiter|pending_response_count [0] & (((\mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout  & 
// !\mm_interconnect_0|limiter|response_sink_accepted~0_combout )) # (\mm_interconnect_0|limiter|has_pending_responses~q ))) # (\mm_interconnect_0|limiter|pending_response_count [0] & (\mm_interconnect_0|limiter|has_pending_responses~q  & 
// ((!\mm_interconnect_0|limiter|response_sink_accepted~0_combout ) # (\mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout )))) ) ) # ( !\mm_interconnect_0|limiter|save_dest_id~0_combout  & ( (\mm_interconnect_0|limiter|has_pending_responses~q  & 
// ((!\mm_interconnect_0|limiter|pending_response_count [0]) # (!\mm_interconnect_0|limiter|response_sink_accepted~0_combout ))) ) )

	.dataa(!\mm_interconnect_0|limiter|pending_response_count [0]),
	.datab(!\mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout ),
	.datac(!\mm_interconnect_0|limiter|response_sink_accepted~0_combout ),
	.datad(!\mm_interconnect_0|limiter|has_pending_responses~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|limiter|save_dest_id~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter|has_pending_responses~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter|has_pending_responses~0 .extended_lut = "off";
defparam \mm_interconnect_0|limiter|has_pending_responses~0 .lut_mask = 64'h00FA00FA20FB20FB;
defparam \mm_interconnect_0|limiter|has_pending_responses~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N23
dffeas \mm_interconnect_0|limiter|has_pending_responses (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|limiter|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter|has_pending_responses .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N26
stratixiv_lcell_comb \mm_interconnect_0|limiter|last_dest_id[1]~0 (
// Equation(s):
// \mm_interconnect_0|limiter|last_dest_id[1]~0_combout  = ( !\mm_interconnect_0|addr_router|Equal1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|addr_router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter|last_dest_id[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter|last_dest_id[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|limiter|last_dest_id[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \mm_interconnect_0|limiter|last_dest_id[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N27
dffeas \mm_interconnect_0|limiter|last_dest_id[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|limiter|last_dest_id[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|limiter|save_dest_id~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter|last_dest_id [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter|last_dest_id[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter|last_dest_id[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N12
stratixiv_lcell_comb \mm_interconnect_0|limiter|suppress_change_dest_id~0 (
// Equation(s):
// \mm_interconnect_0|limiter|suppress_change_dest_id~0_combout  = ( \mm_interconnect_0|limiter|last_dest_id [1] & ( \mm_interconnect_0|addr_router|Equal1~0_combout  & ( \mm_interconnect_0|limiter|has_pending_responses~q  ) ) ) # ( 
// !\mm_interconnect_0|limiter|last_dest_id [1] & ( \mm_interconnect_0|addr_router|Equal1~0_combout  & ( (!\mm_interconnect_0|limiter|last_dest_id [0] & \mm_interconnect_0|limiter|has_pending_responses~q ) ) ) ) # ( \mm_interconnect_0|limiter|last_dest_id 
// [1] & ( !\mm_interconnect_0|addr_router|Equal1~0_combout  & ( (\mm_interconnect_0|limiter|last_dest_id [0] & \mm_interconnect_0|limiter|has_pending_responses~q ) ) ) ) # ( !\mm_interconnect_0|limiter|last_dest_id [1] & ( 
// !\mm_interconnect_0|addr_router|Equal1~0_combout  & ( \mm_interconnect_0|limiter|has_pending_responses~q  ) ) )

	.dataa(!\mm_interconnect_0|limiter|last_dest_id [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|limiter|has_pending_responses~q ),
	.datae(!\mm_interconnect_0|limiter|last_dest_id [1]),
	.dataf(!\mm_interconnect_0|addr_router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter|suppress_change_dest_id~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter|suppress_change_dest_id~0 .extended_lut = "off";
defparam \mm_interconnect_0|limiter|suppress_change_dest_id~0 .lut_mask = 64'h00FF005500AA00FF;
defparam \mm_interconnect_0|limiter|suppress_change_dest_id~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N18
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_req_accepted~1 (
	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout ),
	.datac(!\mm_interconnect_0|limiter|suppress_change_dest_id~0_combout ),
	.datad(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|i_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_req_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_req_accepted~1 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_req_accepted~1 .lut_mask = 64'h0000000000300030;
defparam \nios2_qsys_0|ic_fill_req_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N29
dffeas \nios2_qsys_0|D_pc[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_pc [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N16
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_ap_offset_nxt[0]~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|ic_fill_req_accepted~1_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|ic_fill_ap_offset [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_pc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_ap_offset_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_offset_nxt[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_ap_offset_nxt[0]~0 .lut_mask = 64'h33003300FFCCFFCC;
defparam \nios2_qsys_0|ic_fill_ap_offset_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N17
dffeas \nios2_qsys_0|ic_fill_ap_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_ap_offset_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_ap_cnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_ap_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_offset[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_ap_offset[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N12
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_ap_offset_nxt[1]~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|ic_fill_ap_offset [0]),
	.datac(!\nios2_qsys_0|D_pc [1]),
	.datad(!\nios2_qsys_0|ic_fill_ap_offset [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_req_accepted~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_ap_offset_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_offset_nxt[1]~2 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_ap_offset_nxt[1]~2 .lut_mask = 64'h0F0F0F0F33CC33CC;
defparam \nios2_qsys_0|ic_fill_ap_offset_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N13
dffeas \nios2_qsys_0|ic_fill_ap_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_ap_offset_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_ap_cnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_ap_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_offset[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_ap_offset[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N26
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[39] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [39] = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( ((\nios2_qsys_0|ic_fill_ap_offset [1] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0])) # (\nios2_qsys_0|d_address_offset_field [1]) ) ) # 
// ( !\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( (\nios2_qsys_0|ic_fill_ap_offset [1] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]) ) )

	.dataa(!\nios2_qsys_0|ic_fill_ap_offset [1]),
	.datab(!\nios2_qsys_0|d_address_offset_field [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[39] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[39] .lut_mask = 64'h0055005533773377;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[39] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N14
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[7] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [7] = ( \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [7] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [7]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [7]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[7] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[7] .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N15
dffeas \nios2_qsys_0|i_readdata_d1[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [7]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y31_N23
dffeas \nios2_qsys_0|D_iw[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|F_iw~0_combout ),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N22
stratixiv_lcell_comb \nios2_qsys_0|E_src2[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_iw [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[2]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_src2[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|E_src2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N23
dffeas \nios2_qsys_0|E_src2[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_src2[2]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_src2_reg[2]~25_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|E_src2[12]~0_combout ),
	.sload(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N1
dffeas \nios2_qsys_0|D_br_taken_waddr_partial[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_br_taken_waddr_partial [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_br_taken_waddr_partial[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_br_taken_waddr_partial[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N30
stratixiv_lcell_comb \nios2_qsys_0|E_extra_pc[0]~feeder (
	.dataa(!\nios2_qsys_0|D_br_taken_waddr_partial [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_extra_pc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[0]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_extra_pc[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|E_extra_pc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N1
dffeas \nios2_qsys_0|D_pc_plus_one[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc_plus_one [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc_plus_one[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc_plus_one[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N31
dffeas \nios2_qsys_0|E_extra_pc[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_extra_pc[0]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_pc_plus_one [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|D_br_pred_not_taken~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_extra_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_extra_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N10
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~12 (
	.dataa(!\nios2_qsys_0|E_src1 [2]),
	.datab(!\nios2_qsys_0|E_src2 [2]),
	.datac(!\nios2_qsys_0|E_logic_op [1]),
	.datad(!\nios2_qsys_0|E_logic_op [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~12 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~12 .lut_mask = 64'h0000000087168716;
defparam \nios2_qsys_0|E_alu_result~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N24
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[2] (
	.dataa(!\nios2_qsys_0|Add16~13_sumout ),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(!\nios2_qsys_0|E_ctrl_retaddr~q ),
	.datad(!\nios2_qsys_0|E_extra_pc [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_alu_result~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[2] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[2] .lut_mask = 64'h111F111FFFFFFFFF;
defparam \nios2_qsys_0|E_alu_result[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N25
dffeas \nios2_qsys_0|M_alu_result[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [2]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N29
dffeas \nios2_qsys_0|A_mem_baddr[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N28
stratixiv_lcell_comb \nios2_qsys_0|d_address_offset_field_nxt[0]~2 (
	.dataa(!\nios2_qsys_0|A_mem_baddr [2]),
	.datab(!\nios2_qsys_0|M_alu_result [2]),
	.datac(!\nios2_qsys_0|d_address_offset_field[1]~0_combout ),
	.datad(!\nios2_qsys_0|av_addr_accepted~combout ),
	.datae(!\nios2_qsys_0|d_address_offset_field [0]),
	.dataf(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_offset_field_nxt[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_offset_field_nxt[0]~2 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_offset_field_nxt[0]~2 .lut_mask = 64'h03FF030005FF0500;
defparam \nios2_qsys_0|d_address_offset_field_nxt[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N29
dffeas \nios2_qsys_0|d_address_offset_field[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_address_offset_field_nxt[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_address_offset_field[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_address_offset_field [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_address_offset_field[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_address_offset_field[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N20
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_data[38] (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_data [38] = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( ((\nios2_qsys_0|ic_fill_ap_offset [0] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0])) # (\nios2_qsys_0|d_address_offset_field [0]) ) ) # 
// ( !\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( (\nios2_qsys_0|ic_fill_ap_offset [0] & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]) ) )

	.dataa(!\nios2_qsys_0|d_address_offset_field [0]),
	.datab(!\nios2_qsys_0|ic_fill_ap_offset [0]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[38] .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[38] .lut_mask = 64'h0033003355775577;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_data[38] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X29_Y36_N18
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[2] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [2] = ( \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [2] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [2] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [2]),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[2] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[2] .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N19
dffeas \nios2_qsys_0|i_readdata_d1[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [2]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N10
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[5] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [5] = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5] & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [5] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) ) ) # ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5] & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [5] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(gnd),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [5]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[5] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[5] .lut_mask = 64'h0303030303FF03FF;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y38_N11
dffeas \nios2_qsys_0|i_readdata_d1[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [5]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N0
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[11] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [11] = ( \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a [11])) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & 
// \onchip_memory2_0|the_altsyncram|auto_generated|q_a [11]) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [11]),
	.datab(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[11] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[11] .lut_mask = 64'h0303030357575757;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N1
dffeas \nios2_qsys_0|i_readdata_d1[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [11]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y39_N36
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[12] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [12] = ( \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12] & ( (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) # 
// (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [12]) ) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12] & ( 
// \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  ) ) ) # ( \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12] & ( 
// \onchip_memory2_0|the_altsyncram|auto_generated|q_a [12] ) ) )

	.dataa(gnd),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [12]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datad(gnd),
	.datae(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[12] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[12] .lut_mask = 64'h000033330F0F3F3F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y39_N37
dffeas \nios2_qsys_0|i_readdata_d1[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [12]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N36
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[13] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [13] = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13] & ( ((\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & \onchip_memory2_0|the_altsyncram|auto_generated|q_a 
// [13])) # (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) ) ) # ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13] & ( (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & 
// \onchip_memory2_0|the_altsyncram|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[13] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[13] .lut_mask = 64'h000F000F333F333F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y37_N37
dffeas \nios2_qsys_0|i_readdata_d1[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [13]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y38_N32
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[14] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [14] = ( \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [14] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [14] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [14]),
	.datab(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [14]),
	.datae(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[14] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[14] .lut_mask = 64'h111111FF111111FF;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y38_N33
dffeas \nios2_qsys_0|i_readdata_d1[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [14]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N8
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[15] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [15] = ( \onchip_memory2_0|the_altsyncram|auto_generated|q_a [15] & ( ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15])) # 
// (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|q_a [15] & ( (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [15]),
	.datae(gnd),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[15] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[15] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N9
dffeas \nios2_qsys_0|i_readdata_d1[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [15]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y38_N36
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[16] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [16] = ( \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [16] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]) ) ) # ( !\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [16] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(gnd),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [16]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [16]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[16] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[16] .lut_mask = 64'h0303030303FF03FF;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[16] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y38_N37
dffeas \nios2_qsys_0|i_readdata_d1[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [16]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[16] .power_up = "low";
// synopsys translate_on

// Location: M9K_X38_Y35_N0
stratixiv_ram_block \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\nios2_qsys_0|i_readdatavalid_d1~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(\clk_clk~inputclkctrl_outclk ),
	.ena0(\nios2_qsys_0|i_readdatavalid_d1~q ),
	.ena1(!\nios2_qsys_0|F_stall~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\nios2_qsys_0|i_readdata_d1 [16],\nios2_qsys_0|i_readdata_d1 [15],\nios2_qsys_0|i_readdata_d1 [14],\nios2_qsys_0|i_readdata_d1 [13],\nios2_qsys_0|i_readdata_d1 [12],\nios2_qsys_0|i_readdata_d1 [11],\nios2_qsys_0|i_readdata_d1 [5],\nios2_qsys_0|i_readdata_d1 [2],\nios2_qsys_0|i_readdata_d1 [1]}),
	.portaaddr({\nios2_qsys_0|ic_fill_line [6],\nios2_qsys_0|ic_fill_line [5],\nios2_qsys_0|ic_fill_line [4],\nios2_qsys_0|ic_fill_line [3],\nios2_qsys_0|ic_fill_line [2],\nios2_qsys_0|ic_fill_line [1],\nios2_qsys_0|ic_fill_line [0],\nios2_qsys_0|ic_fill_dp_offset [2],\nios2_qsys_0|ic_fill_dp_offset [1],
\nios2_qsys_0|ic_fill_dp_offset [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~3_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~7_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~5_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~11_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~15_combout ,
\nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~13_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~9_combout ,\nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~1_combout ,\nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout ,\nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena3";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_ic_data_module:vectadd_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_4jn1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 9;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 9;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N16
stratixiv_lcell_comb \nios2_qsys_0|F_ctrl_src2_choose_imm (
	.dataa(!\nios2_qsys_0|F_iw[12]~1_combout ),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datac(!\nios2_qsys_0|F_ctrl_src2_choose_imm~0_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datae(!\nios2_qsys_0|F_iw~0_combout ),
	.dataf(!\nios2_qsys_0|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ctrl_src2_choose_imm~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ctrl_src2_choose_imm .extended_lut = "off";
defparam \nios2_qsys_0|F_ctrl_src2_choose_imm .lut_mask = 64'hFF330000FF370505;
defparam \nios2_qsys_0|F_ctrl_src2_choose_imm .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N17
dffeas \nios2_qsys_0|D_ctrl_src2_choose_imm (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ctrl_src2_choose_imm~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_src2_choose_imm .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_ctrl_src2_choose_imm .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N16
stratixiv_lcell_comb \nios2_qsys_0|D_src2[31]~0 (
	.dataa(!\nios2_qsys_0|D_ctrl_src2_choose_imm~q ),
	.datab(!\nios2_qsys_0|D_ctrl_unsigned_lo_imm16~q ),
	.datac(!\nios2_qsys_0|E_alu_result [31]),
	.datad(!\nios2_qsys_0|D_iw [21]),
	.datae(!\nios2_qsys_0|D_src2_reg[31]~43_combout ),
	.dataf(!\nios2_qsys_0|D_src2_reg[0]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src2[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src2[31]~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_src2[31]~0 .lut_mask = 64'h0044AAEE0A4EAAEE;
defparam \nios2_qsys_0|D_src2[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N17
dffeas \nios2_qsys_0|E_src2[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src2[31]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src2[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N2
stratixiv_lcell_comb \nios2_qsys_0|E_logic_result[31]~7 (
	.dataa(!\nios2_qsys_0|E_logic_op [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_src1 [31]),
	.datad(!\nios2_qsys_0|E_src2 [31]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_logic_result[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_logic_result[31]~7 .extended_lut = "off";
defparam \nios2_qsys_0|E_logic_result[31]~7 .lut_mask = 64'hA555A555055A055A;
defparam \nios2_qsys_0|E_logic_result[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N0
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[31] (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datac(!\nios2_qsys_0|Add16~129_sumout ),
	.datad(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_logic_result[31]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[31] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[31] .lut_mask = 64'h0303030303FF03FF;
defparam \nios2_qsys_0|E_alu_result[31] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N1
dffeas \nios2_qsys_0|M_alu_result[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [31]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y30_N0
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[31]~14 (
	.dataa(!\nios2_qsys_0|M_alu_result [31]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.datac(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datad(!\nios2_qsys_0|W_wr_data [31]),
	.datae(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[31]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[31]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[31]~14 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[31]~14 .lut_mask = 64'h303F5050303F5F5F;
defparam \nios2_qsys_0|D_src1_reg[31]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y30_N1
dffeas \nios2_qsys_0|E_src1[31] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[31]~14_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [31]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[31] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N24
stratixiv_lcell_comb \nios2_qsys_0|Add16~129 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(!\nios2_qsys_0|E_ctrl_alu_signed_comparison~q ),
	.datad(!\nios2_qsys_0|E_src1 [31]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [31]),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~129_sumout ),
	.cout(\nios2_qsys_0|Add16~130 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~129 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~129 .lut_mask = 64'h0000C33C00000FF0;
defparam \nios2_qsys_0|Add16~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N26
stratixiv_lcell_comb \nios2_qsys_0|Add16~133 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add16~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add16~133_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add16~133 .extended_lut = "off";
defparam \nios2_qsys_0|Add16~133 .lut_mask = 64'h0000FFFF00003333;
defparam \nios2_qsys_0|Add16~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N34
stratixiv_lcell_comb \nios2_qsys_0|E_br_result~0 (
	.dataa(!\nios2_qsys_0|E_compare_op [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Add16~133_sumout ),
	.datad(!\nios2_qsys_0|Equal350~14_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_compare_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_br_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_br_result~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_br_result~0 .lut_mask = 64'h05AF05AFF5A0F5A0;
defparam \nios2_qsys_0|E_br_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N32
stratixiv_lcell_comb \nios2_qsys_0|E_br_mispredict (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_valid~1_combout ),
	.datac(!\nios2_qsys_0|E_bht_data [1]),
	.datad(!\nios2_qsys_0|E_ctrl_br_cond~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_br_result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_br_mispredict~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_br_mispredict .extended_lut = "off";
defparam \nios2_qsys_0|E_br_mispredict .lut_mask = 64'h0030003000030003;
defparam \nios2_qsys_0|E_br_mispredict .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N33
dffeas \nios2_qsys_0|M_br_mispredict (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_br_mispredict~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_br_mispredict~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_br_mispredict .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_br_mispredict .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N14
stratixiv_lcell_comb \nios2_qsys_0|M_br_mispredict~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_br_mispredict~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_br_mispredict~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_br_mispredict~_wirecell .extended_lut = "off";
defparam \nios2_qsys_0|M_br_mispredict~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \nios2_qsys_0|M_br_mispredict~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N28
stratixiv_lcell_comb \nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~4 (
	.dataa(!\nios2_qsys_0|Add3~1_sumout ),
	.datab(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ),
	.datac(!\nios2_qsys_0|D_iw [6]),
	.datad(!\nios2_qsys_0|D_br_taken_waddr_partial [0]),
	.datae(!\nios2_qsys_0|D_pc [0]),
	.dataf(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~4 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~4 .lut_mask = 64'h444477770C3F0C3F;
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N16
stratixiv_lcell_comb \nios2_qsys_0|M_br_cond_taken_history[0]~0 (
	.dataa(!\nios2_qsys_0|E_ctrl_br_cond~q ),
	.datab(!\nios2_qsys_0|E_valid~1_combout ),
	.datac(!\nios2_qsys_0|A_mem_stall~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_br_cond_taken_history[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_br_cond_taken_history[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_br_cond_taken_history[0]~0 .lut_mask = 64'h1010101010101010;
defparam \nios2_qsys_0|M_br_cond_taken_history[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N35
dffeas \nios2_qsys_0|M_br_cond_taken_history[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_br_result~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_br_cond_taken_history [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_br_cond_taken_history[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_br_cond_taken_history[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N38
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~12 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_extra_pc [0]),
	.datac(!\nios2_qsys_0|M_pipe_flush_waddr[7]~0_combout ),
	.datad(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~12 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~12 .lut_mask = 64'h3000300030F030F0;
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y32_N1
dffeas \nios2_qsys_0|E_pc[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_pc[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N34
stratixiv_lcell_comb \nios2_qsys_0|E_hbreak_req (
	.dataa(!\nios2_qsys_0|E_hbreak_req~1_combout ),
	.datab(!\nios2_qsys_0|hbreak_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_hbreak_req~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_hbreak_req .extended_lut = "off";
defparam \nios2_qsys_0|E_hbreak_req .lut_mask = 64'h2222222222222222;
defparam \nios2_qsys_0|E_hbreak_req .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N0
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr[7]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_hbreak_req~combout ),
	.datad(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_crst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[7]~1 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr[7]~1 .lut_mask = 64'h00000000F000F000;
defparam \nios2_qsys_0|M_pipe_flush_waddr[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y32_N39
dffeas \nios2_qsys_0|M_pipe_flush_waddr[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_pipe_flush_waddr_nxt[0]~12_combout ),
	.asdata(\nios2_qsys_0|E_pc [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_pipe_flush_waddr[7]~1_combout ),
	.sload(\nios2_qsys_0|E_hbreak_req~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_pipe_flush_waddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_pipe_flush_waddr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N12
stratixiv_lcell_comb \nios2_qsys_0|F_bht_ptr_nxt[0] (
	.dataa(!\nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~4_combout ),
	.datab(!\nios2_qsys_0|E_src1 [2]),
	.datac(!\nios2_qsys_0|M_br_cond_taken_history [0]),
	.datad(!\nios2_qsys_0|M_pipe_flush_waddr [0]),
	.datae(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.dataf(!\nios2_qsys_0|M_pipe_flush~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_bht_ptr_nxt [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr_nxt[0] .extended_lut = "off";
defparam \nios2_qsys_0|F_bht_ptr_nxt[0] .lut_mask = 64'h0FF00FF05A5A3C3C;
defparam \nios2_qsys_0|F_bht_ptr_nxt[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N13
dffeas \nios2_qsys_0|F_bht_ptr[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_bht_ptr_nxt [0]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_bht_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_bht_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N33
dffeas \nios2_qsys_0|D_bht_ptr[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_bht_ptr [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_bht_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_bht_ptr[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_bht_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N27
dffeas \nios2_qsys_0|E_bht_ptr[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_bht_ptr [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_bht_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_bht_ptr[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_bht_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N19
dffeas \nios2_qsys_0|M_bht_ptr_unfiltered[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_bht_ptr [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_bht_ptr_unfiltered [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N32
stratixiv_lcell_comb \nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2 (
	.dataa(!\nios2_qsys_0|Add3~5_sumout ),
	.datab(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ),
	.datac(!\nios2_qsys_0|D_iw [7]),
	.datad(!\nios2_qsys_0|D_br_taken_waddr_partial [1]),
	.datae(!\nios2_qsys_0|D_pc [1]),
	.dataf(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2 .lut_mask = 64'h474747470033CCFF;
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N5
dffeas \nios2_qsys_0|M_br_cond_taken_history[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_br_cond_taken_history [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_br_cond_taken_history [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_br_cond_taken_history[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_br_cond_taken_history[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N20
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~11 (
	.dataa(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush_waddr[7]~0_combout ),
	.datac(!\nios2_qsys_0|E_src1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_extra_pc [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~11 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~11 .lut_mask = 64'h040404048C8C8C8C;
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N35
dffeas \nios2_qsys_0|E_pc[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_pc[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N21
dffeas \nios2_qsys_0|M_pipe_flush_waddr[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_pipe_flush_waddr_nxt[1]~11_combout ),
	.asdata(\nios2_qsys_0|E_pc [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_pipe_flush_waddr[7]~1_combout ),
	.sload(\nios2_qsys_0|E_hbreak_req~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_pipe_flush_waddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_pipe_flush_waddr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N36
stratixiv_lcell_comb \nios2_qsys_0|F_bht_ptr_nxt[1] (
	.dataa(!\nios2_qsys_0|E_src1 [3]),
	.datab(!\nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2_combout ),
	.datac(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datad(!\nios2_qsys_0|M_pipe_flush~q ),
	.datae(!\nios2_qsys_0|M_br_cond_taken_history [1]),
	.dataf(!\nios2_qsys_0|M_pipe_flush_waddr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_bht_ptr_nxt [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr_nxt[1] .extended_lut = "off";
defparam \nios2_qsys_0|F_bht_ptr_nxt[1] .lut_mask = 64'h0035FFCAFF3500CA;
defparam \nios2_qsys_0|F_bht_ptr_nxt[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N37
dffeas \nios2_qsys_0|F_bht_ptr[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_bht_ptr_nxt [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_bht_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_bht_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N31
dffeas \nios2_qsys_0|D_bht_ptr[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_bht_ptr [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_bht_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_bht_ptr[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_bht_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N15
dffeas \nios2_qsys_0|E_bht_ptr[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_bht_ptr [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_bht_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_bht_ptr[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_bht_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N37
dffeas \nios2_qsys_0|M_bht_ptr_unfiltered[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_bht_ptr [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_bht_ptr_unfiltered [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N31
dffeas \nios2_qsys_0|M_br_cond_taken_history[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_br_cond_taken_history [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_br_cond_taken_history [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_br_cond_taken_history[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_br_cond_taken_history[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N10
stratixiv_lcell_comb \nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~0 (
	.dataa(!\nios2_qsys_0|D_iw [8]),
	.datab(!\nios2_qsys_0|Add3~9_sumout ),
	.datac(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ),
	.datad(!\nios2_qsys_0|D_br_taken_waddr_partial [2]),
	.datae(!\nios2_qsys_0|D_pc [2]),
	.dataf(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~0 .lut_mask = 64'h30303F3F505F505F;
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N2
stratixiv_lcell_comb \nios2_qsys_0|F_bht_ptr_nxt[2] (
	.dataa(!\nios2_qsys_0|M_pipe_flush_waddr [2]),
	.datab(!\nios2_qsys_0|E_src1 [4]),
	.datac(!\nios2_qsys_0|M_br_cond_taken_history [2]),
	.datad(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datae(!\nios2_qsys_0|M_pipe_flush~q ),
	.dataf(!\nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_bht_ptr_nxt [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr_nxt[2] .extended_lut = "off";
defparam \nios2_qsys_0|F_bht_ptr_nxt[2] .lut_mask = 64'h5A5A0F3C5A5AF03C;
defparam \nios2_qsys_0|F_bht_ptr_nxt[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N3
dffeas \nios2_qsys_0|F_bht_ptr[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_bht_ptr_nxt [2]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_bht_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_bht_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N12
stratixiv_lcell_comb \nios2_qsys_0|D_bht_ptr[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_bht_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_bht_ptr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_bht_ptr[2]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|D_bht_ptr[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|D_bht_ptr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N13
dffeas \nios2_qsys_0|D_bht_ptr[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_bht_ptr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_bht_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_bht_ptr[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_bht_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N15
dffeas \nios2_qsys_0|E_bht_ptr[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_bht_ptr [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_bht_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_bht_ptr[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_bht_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N32
stratixiv_lcell_comb \nios2_qsys_0|M_bht_ptr_unfiltered[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_bht_ptr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_bht_ptr_unfiltered[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[2]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N33
dffeas \nios2_qsys_0|M_bht_ptr_unfiltered[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_bht_ptr_unfiltered[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_bht_ptr_unfiltered [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N5
dffeas \nios2_qsys_0|M_br_cond_taken_history[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_br_cond_taken_history [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_br_cond_taken_history [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_br_cond_taken_history[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_br_cond_taken_history[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N6
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~3 (
	.dataa(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush_waddr[7]~0_combout ),
	.datac(!\nios2_qsys_0|E_extra_pc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~3 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~3 .lut_mask = 64'h3B3B3B3B7F7F7F7F;
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N29
dffeas \nios2_qsys_0|E_pc[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_pc[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N7
dffeas \nios2_qsys_0|M_pipe_flush_waddr[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_pipe_flush_waddr_nxt[3]~3_combout ),
	.asdata(\nios2_qsys_0|E_pc [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_pipe_flush_waddr[7]~1_combout ),
	.sload(\nios2_qsys_0|E_hbreak_req~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_pipe_flush_waddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_pipe_flush_waddr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N6
stratixiv_lcell_comb \nios2_qsys_0|F_bht_ptr_nxt[3] (
	.dataa(!\nios2_qsys_0|M_br_cond_taken_history [3]),
	.datab(!\nios2_qsys_0|E_src1 [5]),
	.datac(!\nios2_qsys_0|M_pipe_flush_waddr [3]),
	.datad(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datae(!\nios2_qsys_0|M_pipe_flush~q ),
	.dataf(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_bht_ptr_nxt [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr_nxt[3] .extended_lut = "off";
defparam \nios2_qsys_0|F_bht_ptr_nxt[3] .lut_mask = 64'h5A5A55665A5AAA66;
defparam \nios2_qsys_0|F_bht_ptr_nxt[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N7
dffeas \nios2_qsys_0|F_bht_ptr[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_bht_ptr_nxt [3]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_bht_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_bht_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N29
dffeas \nios2_qsys_0|D_bht_ptr[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_bht_ptr [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_bht_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_bht_ptr[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_bht_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N34
stratixiv_lcell_comb \nios2_qsys_0|E_bht_ptr[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_bht_ptr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_bht_ptr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_bht_ptr[3]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_bht_ptr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_bht_ptr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N35
dffeas \nios2_qsys_0|E_bht_ptr[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_bht_ptr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_bht_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_bht_ptr[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_bht_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N15
dffeas \nios2_qsys_0|M_bht_ptr_unfiltered[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_bht_ptr [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_bht_ptr_unfiltered [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N1
dffeas \nios2_qsys_0|M_br_cond_taken_history[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_br_cond_taken_history [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_br_cond_taken_history [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_br_cond_taken_history[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_br_cond_taken_history[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N34
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~8 (
	.dataa(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush_waddr[7]~0_combout ),
	.datac(!\nios2_qsys_0|E_extra_pc [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~8 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~8 .lut_mask = 64'h080808084C4C4C4C;
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N35
dffeas \nios2_qsys_0|E_pc[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_pc[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N35
dffeas \nios2_qsys_0|M_pipe_flush_waddr[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_pipe_flush_waddr_nxt[4]~8_combout ),
	.asdata(\nios2_qsys_0|E_pc [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_pipe_flush_waddr[7]~1_combout ),
	.sload(\nios2_qsys_0|E_hbreak_req~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_pipe_flush_waddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_pipe_flush_waddr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N30
stratixiv_lcell_comb \nios2_qsys_0|F_bht_ptr_nxt[4] (
	.dataa(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|M_br_cond_taken_history [4]),
	.datad(!\nios2_qsys_0|E_src1 [6]),
	.datae(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~12_combout ),
	.dataf(!\nios2_qsys_0|M_pipe_flush_waddr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_bht_ptr_nxt [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr_nxt[4] .extended_lut = "off";
defparam \nios2_qsys_0|F_bht_ptr_nxt[4] .lut_mask = 64'h0F1E2D3CC3D2E1F0;
defparam \nios2_qsys_0|F_bht_ptr_nxt[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N31
dffeas \nios2_qsys_0|F_bht_ptr[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_bht_ptr_nxt [4]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_bht_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_bht_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N19
dffeas \nios2_qsys_0|D_bht_ptr[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_bht_ptr [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_bht_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_bht_ptr[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_bht_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N17
dffeas \nios2_qsys_0|E_bht_ptr[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_bht_ptr [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_bht_ptr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_bht_ptr[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_bht_ptr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N36
stratixiv_lcell_comb \nios2_qsys_0|M_bht_ptr_unfiltered[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_bht_ptr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_bht_ptr_unfiltered[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[4]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N37
dffeas \nios2_qsys_0|M_bht_ptr_unfiltered[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_bht_ptr_unfiltered[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_bht_ptr_unfiltered [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N10
stratixiv_lcell_comb \nios2_qsys_0|Add0~21 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add3~21_sumout ),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add0~21_sumout ),
	.cout(\nios2_qsys_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add0~21 .extended_lut = "off";
defparam \nios2_qsys_0|Add0~21 .lut_mask = 64'h0000FF0000005555;
defparam \nios2_qsys_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N11
dffeas \nios2_qsys_0|D_br_taken_waddr_partial[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_br_taken_waddr_partial [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_br_taken_waddr_partial[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_br_taken_waddr_partial[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N38
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~14 (
	.dataa(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ),
	.datab(!\nios2_qsys_0|D_br_taken_waddr_partial [5]),
	.datac(!\nios2_qsys_0|D_iw [11]),
	.datad(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ),
	.datae(!\nios2_qsys_0|D_pc [5]),
	.dataf(!\nios2_qsys_0|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~14 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~14 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N26
stratixiv_lcell_comb \nios2_qsys_0|E_extra_pc[5]~feeder (
	.dataa(!\nios2_qsys_0|D_br_taken_waddr_partial [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_extra_pc[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[5]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_extra_pc[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \nios2_qsys_0|E_extra_pc[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y33_N11
dffeas \nios2_qsys_0|D_pc_plus_one[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc_plus_one [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc_plus_one[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc_plus_one[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y33_N27
dffeas \nios2_qsys_0|E_extra_pc[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_extra_pc[5]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_pc_plus_one [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|D_br_pred_not_taken~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_extra_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_extra_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N32
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~9 (
	.dataa(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush_waddr[7]~0_combout ),
	.datac(!\nios2_qsys_0|E_extra_pc [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~9 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~9 .lut_mask = 64'h080808084C4C4C4C;
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N37
dffeas \nios2_qsys_0|E_pc[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_pc[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N33
dffeas \nios2_qsys_0|M_pipe_flush_waddr[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_pipe_flush_waddr_nxt[5]~9_combout ),
	.asdata(\nios2_qsys_0|E_pc [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_pipe_flush_waddr[7]~1_combout ),
	.sload(\nios2_qsys_0|E_hbreak_req~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_pipe_flush_waddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_pipe_flush_waddr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N25
dffeas \nios2_qsys_0|M_br_cond_taken_history[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_br_cond_taken_history [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_br_cond_taken_history [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_br_cond_taken_history[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_br_cond_taken_history[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y32_N26
stratixiv_lcell_comb \nios2_qsys_0|F_bht_ptr_nxt[5] (
	.dataa(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~14_combout ),
	.datab(!\nios2_qsys_0|E_src1 [7]),
	.datac(!\nios2_qsys_0|M_pipe_flush_waddr [5]),
	.datad(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datae(!\nios2_qsys_0|M_pipe_flush~q ),
	.dataf(!\nios2_qsys_0|M_br_cond_taken_history [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_bht_ptr_nxt [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr_nxt[5] .extended_lut = "off";
defparam \nios2_qsys_0|F_bht_ptr_nxt[5] .lut_mask = 64'h0F0F5533F0F0AACC;
defparam \nios2_qsys_0|F_bht_ptr_nxt[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y32_N27
dffeas \nios2_qsys_0|F_bht_ptr[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_bht_ptr_nxt [5]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_bht_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_bht_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N37
dffeas \nios2_qsys_0|D_bht_ptr[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_bht_ptr [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_bht_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_bht_ptr[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_bht_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N39
dffeas \nios2_qsys_0|E_bht_ptr[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_bht_ptr [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_bht_ptr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_bht_ptr[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_bht_ptr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N25
dffeas \nios2_qsys_0|M_bht_ptr_unfiltered[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_bht_ptr [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_bht_ptr_unfiltered [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y32_N4
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~4 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_src1 [8]),
	.datac(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datad(gnd),
	.datae(!\nios2_qsys_0|E_extra_pc [6]),
	.dataf(!\nios2_qsys_0|M_pipe_flush_waddr[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~4 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~4 .lut_mask = 64'h0303F3F300000000;
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N27
dffeas \nios2_qsys_0|E_pc[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_pc[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N5
dffeas \nios2_qsys_0|M_pipe_flush_waddr[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_pipe_flush_waddr_nxt[6]~4_combout ),
	.asdata(\nios2_qsys_0|E_pc [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_pipe_flush_waddr[7]~1_combout ),
	.sload(\nios2_qsys_0|E_hbreak_req~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_pipe_flush_waddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_pipe_flush_waddr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N9
dffeas \nios2_qsys_0|M_br_cond_taken_history[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_br_cond_taken_history [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_br_cond_taken_history [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_br_cond_taken_history[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_br_cond_taken_history[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y32_N10
stratixiv_lcell_comb \nios2_qsys_0|F_bht_ptr_nxt[6] (
	.dataa(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|E_src1 [8]),
	.datad(!\nios2_qsys_0|M_pipe_flush_waddr [6]),
	.datae(!\nios2_qsys_0|M_br_cond_taken_history [6]),
	.dataf(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_bht_ptr_nxt [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr_nxt[6] .extended_lut = "off";
defparam \nios2_qsys_0|F_bht_ptr_nxt[6] .lut_mask = 64'h01CDFE3223EFDC10;
defparam \nios2_qsys_0|F_bht_ptr_nxt[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y32_N11
dffeas \nios2_qsys_0|F_bht_ptr[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_bht_ptr_nxt [6]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_bht_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_bht_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N28
stratixiv_lcell_comb \nios2_qsys_0|D_bht_ptr[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|F_bht_ptr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_bht_ptr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_bht_ptr[6]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|D_bht_ptr[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \nios2_qsys_0|D_bht_ptr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y32_N29
dffeas \nios2_qsys_0|D_bht_ptr[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_bht_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_bht_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_bht_ptr[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_bht_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N30
stratixiv_lcell_comb \nios2_qsys_0|E_bht_ptr[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_bht_ptr [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_bht_ptr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_bht_ptr[6]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|E_bht_ptr[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \nios2_qsys_0|E_bht_ptr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y32_N31
dffeas \nios2_qsys_0|E_bht_ptr[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_bht_ptr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_bht_ptr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_bht_ptr[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_bht_ptr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N37
dffeas \nios2_qsys_0|M_bht_ptr_unfiltered[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_bht_ptr [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_bht_ptr_unfiltered [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N31
dffeas \nios2_qsys_0|M_br_cond_taken_history[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_br_cond_taken_history [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|M_br_cond_taken_history[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_br_cond_taken_history [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_br_cond_taken_history[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_br_cond_taken_history[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y32_N20
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~1 (
	.dataa(!\nios2_qsys_0|E_src1 [9]),
	.datab(!\nios2_qsys_0|E_extra_pc [7]),
	.datac(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datad(!\nios2_qsys_0|M_pipe_flush_waddr[7]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~1 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~1 .lut_mask = 64'h3500350035003500;
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y32_N1
dffeas \nios2_qsys_0|E_pc[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_pc[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N21
dffeas \nios2_qsys_0|M_pipe_flush_waddr[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_pipe_flush_waddr_nxt[7]~1_combout ),
	.asdata(\nios2_qsys_0|E_pc [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_pipe_flush_waddr[7]~1_combout ),
	.sload(\nios2_qsys_0|E_hbreak_req~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_pipe_flush_waddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_pipe_flush_waddr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y32_N34
stratixiv_lcell_comb \nios2_qsys_0|F_bht_ptr_nxt[7] (
	.dataa(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|M_br_cond_taken_history [7]),
	.datac(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~4_combout ),
	.datad(!\nios2_qsys_0|M_pipe_flush_waddr [7]),
	.datae(!\nios2_qsys_0|M_pipe_flush~q ),
	.dataf(!\nios2_qsys_0|E_src1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_bht_ptr_nxt [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr_nxt[7] .extended_lut = "off";
defparam \nios2_qsys_0|F_bht_ptr_nxt[7] .lut_mask = 64'h33CC393933CC6C6C;
defparam \nios2_qsys_0|F_bht_ptr_nxt[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y32_N35
dffeas \nios2_qsys_0|F_bht_ptr[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_bht_ptr_nxt [7]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_bht_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_bht_ptr[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_bht_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N33
dffeas \nios2_qsys_0|D_bht_ptr[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_bht_ptr [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_bht_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_bht_ptr[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_bht_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N15
dffeas \nios2_qsys_0|E_bht_ptr[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_bht_ptr [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_bht_ptr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_bht_ptr[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_bht_ptr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N23
dffeas \nios2_qsys_0|M_bht_ptr_unfiltered[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_bht_ptr [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_bht_ptr_unfiltered [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_bht_ptr_unfiltered[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N35
dffeas \nios2_qsys_0|M_bht_data[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_bht_data [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_bht_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_data[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_bht_data[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X38_Y32_N0
stratixiv_ram_block \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios2_qsys_0|M_bht_wr_en_unfiltered~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\nios2_qsys_0|F_stall~combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\nios2_qsys_0|F_stall~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(\rst_controller|r_sync_rst~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\nios2_qsys_0|M_bht_wr_data_unfiltered[1]~0_combout ,\nios2_qsys_0|M_br_mispredict~_wirecell_combout }),
	.portaaddr({\nios2_qsys_0|M_bht_ptr_unfiltered [7],\nios2_qsys_0|M_bht_ptr_unfiltered [6],\nios2_qsys_0|M_bht_ptr_unfiltered [5],\nios2_qsys_0|M_bht_ptr_unfiltered [4],\nios2_qsys_0|M_bht_ptr_unfiltered [3],\nios2_qsys_0|M_bht_ptr_unfiltered [2],\nios2_qsys_0|M_bht_ptr_unfiltered [1],
\nios2_qsys_0|M_bht_ptr_unfiltered [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\nios2_qsys_0|F_bht_ptr_nxt [7],\nios2_qsys_0|F_bht_ptr_nxt [6],\nios2_qsys_0|F_bht_ptr_nxt [5],\nios2_qsys_0|F_bht_ptr_nxt [4],\nios2_qsys_0|F_bht_ptr_nxt [3],\nios2_qsys_0|F_bht_ptr_nxt [2],\nios2_qsys_0|F_bht_ptr_nxt [1],\nios2_qsys_0|F_bht_ptr_nxt [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .init_file = "vectadd_nios2_qsys_0_bht_ram.mif";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_bht_module:vectadd_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_udr1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 2;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000030000000030000000010000000010000000000000000030000000010000000000000000000000000010000000010000000000000000020000000020000000000000000000000000000000000020000000030000000020000000010000000020000000010000000030000000020000000010000000000000000010000;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = 2048'h00002000000003000000001000000001000000001000000003000000003000000000000000002000000002000000003000000002000000003000000000000000001000000002000000002000000003000000003000000000000000001000000002000000001000000003000000000000000003000000002000000001000000002000000001000000002000000003000000001000000001000000003000000002000000003000000000000000003000000002000000002000000000000000002000000002000000003000000002000000000000000000000000001000000000000000000000000000000000001000000002000000000000000001000000003000;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000300000000100000000100000000100000000100000000100000000300000000200000000000000000300000000200000000000000000200000000100000000200000000000000000200000000300000000000000000100000000300000000300000000100000000300000000000000000300000000200000000300000000100000000000000000100000000200000000300000000200000000000000000200000000200000000300000000100000000200000000300000000300000000100000000100000000300000000100000000300000000300000000100000000300000000200000000300000000100000000200000000200000000300000000300;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000010000000000000000000000000020000000000000000010000000010000000020000000020000000020000000010000000020000000020000000000000000030000000010000000030000000000000000010000000000000000030000000010000000020000000010000000000000000020000000020000000000000000030000000020000000020000000020000000020000000000000000030000000020000000000000000020000000010000000030000000000000000000000000030000000030000000020000000020000000020000000030000000000000000010000000010000000010000000020000000030000000020;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_bht|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000003000000001000000003000000001000000003000000001000000002000000000000000003000000001000000001000000002000000001000000003000000003000000000000000001000000000000000000000000002000000001000000000000000002000000003000000001000000001000000001000000001000000003000000001000000002000000000000000000000000003000000003000000000000000001000000002000000002000000001000000001000000003000000001000000003000000003000000002000000001000000000000000003000000000000000000000000001000000002000000002000000002000000000000000003;
// synopsys translate_on

// Location: FF_X37_Y34_N31
dffeas \nios2_qsys_0|E_bht_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_bht_data [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_bht_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_bht_data[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_bht_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y34_N25
dffeas \nios2_qsys_0|M_bht_data[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_bht_data [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_bht_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_data[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_bht_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N24
stratixiv_lcell_comb \nios2_qsys_0|M_bht_wr_data_unfiltered[1]~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_bht_data [1]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_bht_data [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_br_mispredict~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_bht_wr_data_unfiltered[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_bht_wr_data_unfiltered[1]~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_bht_wr_data_unfiltered[1]~0 .lut_mask = 64'h33333333CC33CC33;
defparam \nios2_qsys_0|M_bht_wr_data_unfiltered[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N28
stratixiv_lcell_comb \nios2_qsys_0|D_br_pred_not_taken (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|D_bht_data [1]),
	.dataf(!\nios2_qsys_0|E_ctrl_br_cond_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_br_pred_not_taken~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_br_pred_not_taken .extended_lut = "off";
defparam \nios2_qsys_0|D_br_pred_not_taken .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \nios2_qsys_0|D_br_pred_not_taken .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N21
dffeas \nios2_qsys_0|E_extra_pc[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_extra_pc[8]~feeder_combout ),
	.asdata(\nios2_qsys_0|D_pc_plus_one [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|D_br_pred_not_taken~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_extra_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_extra_pc[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_extra_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N22
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~2 (
	.dataa(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush_waddr[7]~0_combout ),
	.datac(!\nios2_qsys_0|E_extra_pc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~2 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~2 .lut_mask = 64'h080808084C4C4C4C;
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N33
dffeas \nios2_qsys_0|E_pc[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_pc[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N23
dffeas \nios2_qsys_0|M_pipe_flush_waddr[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_pipe_flush_waddr_nxt[8]~2_combout ),
	.asdata(\nios2_qsys_0|E_pc [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_pipe_flush_waddr[7]~1_combout ),
	.sload(\nios2_qsys_0|E_hbreak_req~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_pipe_flush_waddr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_pipe_flush_waddr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N30
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~6 (
	.dataa(!\nios2_qsys_0|D_br_taken_waddr_partial [8]),
	.datab(!\nios2_qsys_0|Add3~33_sumout ),
	.datac(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ),
	.datad(!\nios2_qsys_0|D_iw [14]),
	.datae(!\nios2_qsys_0|D_pc [8]),
	.dataf(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~6 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~6 .lut_mask = 64'h30303F3F05F505F5;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N10
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~7 (
	.dataa(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|M_pipe_flush_waddr [8]),
	.datad(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~6_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~7 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~7 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N11
dffeas \nios2_qsys_0|F_pc[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_pc[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N31
dffeas \nios2_qsys_0|D_pc[8] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_pc [8]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc[8] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N8
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_pc [8]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|ic_fill_line [5]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~1 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~1 .lut_mask = 64'h3333333300FF00FF;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N9
dffeas \nios2_qsys_0|ic_fill_line[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_line [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_line[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_line[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N24
stratixiv_lcell_comb \nios2_qsys_0|F_iw[3]~12 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[3]~12 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[3]~12 .lut_mask = 64'h33333333FFFFFFFF;
defparam \nios2_qsys_0|F_iw[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N20
stratixiv_lcell_comb \nios2_qsys_0|F_ctrl_a_not_src~0 (
	.dataa(!\nios2_qsys_0|F_iw[4]~11_combout ),
	.datab(!\nios2_qsys_0|F_iw[2]~8_combout ),
	.datac(!\nios2_qsys_0|F_iw[5]~7_combout ),
	.datad(!\nios2_qsys_0|F_iw[3]~12_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_iw[1]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ctrl_a_not_src~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ctrl_a_not_src~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_ctrl_a_not_src~0 .lut_mask = 64'h8000800000000000;
defparam \nios2_qsys_0|F_ctrl_a_not_src~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N21
dffeas \nios2_qsys_0|D_ctrl_a_not_src (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ctrl_a_not_src~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_ctrl_a_not_src~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_a_not_src .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_ctrl_a_not_src .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N28
stratixiv_lcell_comb \nios2_qsys_0|F_ctrl_br_uncond~0 (
	.dataa(!\nios2_qsys_0|F_iw[0]~10_combout ),
	.datab(!\nios2_qsys_0|F_iw[1]~9_combout ),
	.datac(!\nios2_qsys_0|F_iw[3]~12_combout ),
	.datad(!\nios2_qsys_0|F_iw[4]~11_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_iw[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ctrl_br_uncond~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ctrl_br_uncond~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_ctrl_br_uncond~0 .lut_mask = 64'h2000200000000000;
defparam \nios2_qsys_0|F_ctrl_br_uncond~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N29
dffeas \nios2_qsys_0|D_ctrl_br_uncond (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ctrl_br_uncond~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_br_uncond .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N30
stratixiv_lcell_comb \nios2_qsys_0|F_ctrl_br~0 (
	.dataa(!\nios2_qsys_0|F_iw[0]~10_combout ),
	.datab(!\nios2_qsys_0|F_iw[1]~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_iw[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ctrl_br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ctrl_br~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_ctrl_br~0 .lut_mask = 64'h0000000022222222;
defparam \nios2_qsys_0|F_ctrl_br~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N31
dffeas \nios2_qsys_0|D_ctrl_br (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ctrl_br~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_br .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N34
stratixiv_lcell_comb \nios2_qsys_0|D_br_pred_taken~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_bht_data [1]),
	.datad(!\nios2_qsys_0|D_ctrl_br_uncond~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_br_pred_taken~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_br_pred_taken~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_br_pred_taken~0 .lut_mask = 64'h00000000F0FFF0FF;
defparam \nios2_qsys_0|D_br_pred_taken~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N20
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0 (
	.dataa(!\nios2_qsys_0|D_kill~q ),
	.datab(!\nios2_qsys_0|D_iw_valid~q ),
	.datac(!\nios2_qsys_0|D_ctrl_a_not_src~q ),
	.datad(!\nios2_qsys_0|D_issue~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_br_pred_taken~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0 .lut_mask = 64'h0007000700770077;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y32_N2
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~4 (
	.dataa(!\nios2_qsys_0|Add3~29_sumout ),
	.datab(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ),
	.datac(!\nios2_qsys_0|D_br_taken_waddr_partial [7]),
	.datad(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ),
	.datae(!\nios2_qsys_0|D_pc [7]),
	.dataf(!\nios2_qsys_0|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~4 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~4 .lut_mask = 64'h4403770344CF77CF;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y32_N28
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~5 (
	.dataa(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~4_combout ),
	.datac(!\nios2_qsys_0|E_src1 [9]),
	.datad(gnd),
	.datae(!\nios2_qsys_0|M_pipe_flush~q ),
	.dataf(!\nios2_qsys_0|M_pipe_flush_waddr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~5 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~5 .lut_mask = 64'h00002727FFFF2727;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y32_N29
dffeas \nios2_qsys_0|F_pc[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_pc[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y32_N3
dffeas \nios2_qsys_0|D_pc[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_pc [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N12
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_pc [7]),
	.datad(!\nios2_qsys_0|ic_fill_line [4]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~2 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N13
dffeas \nios2_qsys_0|ic_fill_line[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_line [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_line[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_line[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N8
stratixiv_lcell_comb \nios2_qsys_0|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add3~17_sumout ),
	.datag(gnd),
	.cin(\nios2_qsys_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nios2_qsys_0|Add0~17_sumout ),
	.cout(\nios2_qsys_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add0~17 .extended_lut = "off";
defparam \nios2_qsys_0|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \nios2_qsys_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N13
dffeas \nios2_qsys_0|D_br_taken_waddr_partial[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_br_taken_waddr_partial [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_br_taken_waddr_partial[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_br_taken_waddr_partial[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N34
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10 (
	.dataa(!\nios2_qsys_0|Add3~25_sumout ),
	.datab(!\nios2_qsys_0|D_iw [12]),
	.datac(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ),
	.datad(!\nios2_qsys_0|D_br_taken_waddr_partial [6]),
	.datae(!\nios2_qsys_0|D_pc [6]),
	.dataf(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10 .lut_mask = 64'h50505F5F303F303F;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y32_N12
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~11 (
	.dataa(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~10_combout ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datad(!\nios2_qsys_0|E_src1 [8]),
	.datae(!\nios2_qsys_0|M_pipe_flush_waddr [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~11 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~11 .lut_mask = 64'h1013DCDF1013DCDF;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y32_N13
dffeas \nios2_qsys_0|F_pc[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_pc[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N35
dffeas \nios2_qsys_0|D_pc[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_pc [6]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N6
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt~4 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.datac(!\nios2_qsys_0|D_pc [6]),
	.datad(!\nios2_qsys_0|ic_fill_line [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~4 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~4 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N7
dffeas \nios2_qsys_0|ic_fill_line[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_line[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_line[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N26
stratixiv_lcell_comb \nios2_qsys_0|F_iw[15]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|F_iw~0_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[15]~3 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[15]~3 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \nios2_qsys_0|F_iw[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N27
dffeas \nios2_qsys_0|D_iw[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[15]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N38
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_rot~0 (
	.dataa(!\nios2_qsys_0|D_iw [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_shift_rot~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_rot~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_rot~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \nios2_qsys_0|D_ctrl_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N39
dffeas \nios2_qsys_0|E_ctrl_rot (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_rot~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_rot .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y37_N31
dffeas \nios2_qsys_0|M_ctrl_rot (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_ctrl_rot~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_rot .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y32_N27
dffeas \nios2_qsys_0|A_mul_cell_result_sel.10 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_rot~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mul_cell_result_sel.10 .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mul_cell_result_sel.10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N34
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[7]~8 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[7]~7_combout ),
	.datac(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [7]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~8 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~8 .lut_mask = 64'h000C000C060E060E;
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N22
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[7]~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[7]~8_combout ),
	.datad(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_data_unfiltered[7]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~9 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~9 .lut_mask = 64'h0F0F0F0FFF0FFF0F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N20
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[7]~1 (
	.dataa(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datab(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [7]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[7]~9_combout ),
	.datae(!\nios2_qsys_0|W_wr_data [7]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[7]~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[7]~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \nios2_qsys_0|D_src1_reg[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N21
dffeas \nios2_qsys_0|E_src1[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[7]~1_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y32_N18
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~15 (
	.dataa(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|E_src1 [7]),
	.datad(!\nios2_qsys_0|M_pipe_flush_waddr [5]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~15 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~15 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y32_N19
dffeas \nios2_qsys_0|F_pc[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_pc[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N39
dffeas \nios2_qsys_0|D_pc[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_pc [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y35_N8
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt~6 (
	.dataa(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|ic_fill_line [2]),
	.dataf(!\nios2_qsys_0|D_pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~6 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~6 .lut_mask = 64'h00005555AAAAFFFF;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N9
dffeas \nios2_qsys_0|ic_fill_line[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_line[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_line[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N6
stratixiv_lcell_comb \nios2_qsys_0|E_regnum_a_cmp_F~0 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_dst_regnum [0]),
	.datad(!\nios2_qsys_0|E_dst_regnum [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_regnum_a_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_regnum_a_cmp_F~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_regnum_a_cmp_F~0 .lut_mask = 64'hA050A0500A050A05;
defparam \nios2_qsys_0|E_regnum_a_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N16
stratixiv_lcell_comb \nios2_qsys_0|E_regnum_a_cmp_F~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_dst_regnum [3]),
	.datac(!\nios2_qsys_0|E_dst_regnum [4]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_regnum_a_cmp_F~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_regnum_a_cmp_F~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_regnum_a_cmp_F~1 .lut_mask = 64'hC030C0300C030C03;
defparam \nios2_qsys_0|E_regnum_a_cmp_F~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N24
stratixiv_lcell_comb \nios2_qsys_0|E_regnum_a_cmp_F (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datab(!\nios2_qsys_0|E_regnum_a_cmp_F~0_combout ),
	.datac(!\nios2_qsys_0|E_dst_regnum [2]),
	.datad(!\nios2_qsys_0|E_regnum_a_cmp_F~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_wr_dst_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_regnum_a_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_regnum_a_cmp_F .extended_lut = "off";
defparam \nios2_qsys_0|E_regnum_a_cmp_F .lut_mask = 64'h0000000000210021;
defparam \nios2_qsys_0|E_regnum_a_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N25
dffeas \nios2_qsys_0|M_regnum_a_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_regnum_a_cmp_F~combout ),
	.asdata(\nios2_qsys_0|E_regnum_a_cmp_D~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|F_stall~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N8
stratixiv_lcell_comb \nios2_qsys_0|E_src1[6]~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_regnum_a_cmp_D~q ),
	.datac(!\nios2_qsys_0|D_ctrl_a_not_src~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_regnum_a_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src1[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[6]~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_src1[6]~1 .lut_mask = 64'h30303030F0F0F0F0;
defparam \nios2_qsys_0|E_src1[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N0
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[2]~6 (
	.dataa(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datab(!\nios2_qsys_0|A_wr_data_unfiltered[2]~24_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [2]),
	.datad(!\nios2_qsys_0|W_wr_data [2]),
	.datae(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[2]~6 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[2]~6 .lut_mask = 64'h050511BBAFAF11BB;
defparam \nios2_qsys_0|D_src1_reg[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N1
dffeas \nios2_qsys_0|E_src1[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[2]~6_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N26
stratixiv_lcell_comb \nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~5 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_src1 [2]),
	.datac(!\nios2_qsys_0|M_pipe_flush_waddr [0]),
	.datad(!\nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~4_combout ),
	.datae(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.dataf(!\nios2_qsys_0|M_pipe_flush~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~5 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~5 .lut_mask = 64'h0F0F0F0F00FF3333;
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N27
dffeas \nios2_qsys_0|F_pc[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ic_data_rd_addr_nxt[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_pc[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N9
dffeas \nios2_qsys_0|D_br_taken_waddr_partial[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_br_taken_waddr_partial [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_br_taken_waddr_partial[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_br_taken_waddr_partial[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N32
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~12 (
	.dataa(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ),
	.datab(!\nios2_qsys_0|D_br_taken_waddr_partial [4]),
	.datac(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ),
	.datad(!\nios2_qsys_0|Add3~17_sumout ),
	.datae(!\nios2_qsys_0|D_pc [4]),
	.dataf(!\nios2_qsys_0|D_iw [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~12 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~12 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N22
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~13 (
	.dataa(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~12_combout ),
	.datac(!\nios2_qsys_0|M_pipe_flush~q ),
	.datad(!\nios2_qsys_0|E_src1 [6]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_pipe_flush_waddr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~13 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~13 .lut_mask = 64'h02070207F2F7F2F7;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N23
dffeas \nios2_qsys_0|F_pc[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_pc[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N33
dffeas \nios2_qsys_0|D_pc[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_pc [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y35_N24
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.datad(!\nios2_qsys_0|ic_fill_line [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_pc [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~5 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~5 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N25
dffeas \nios2_qsys_0|ic_fill_line[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_line[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_line[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N16
stratixiv_lcell_comb \nios2_qsys_0|F_iw[13]~5 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[13]~5 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[13]~5 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \nios2_qsys_0|F_iw[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas \nios2_qsys_0|D_iw[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[13]~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N31
dffeas \nios2_qsys_0|E_iw[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N37
dffeas \nios2_qsys_0|M_iw[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N4
stratixiv_lcell_comb \nios2_qsys_0|M_ctrl_mul_shift_rot~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_iw [11]),
	.datad(!\nios2_qsys_0|M_iw [12]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_ctrl_mul_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_mul_shift_rot~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_ctrl_mul_shift_rot~0 .lut_mask = 64'h00FF00FF000F000F;
defparam \nios2_qsys_0|M_ctrl_mul_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N19
dffeas \nios2_qsys_0|M_iw[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N11
dffeas \nios2_qsys_0|M_iw[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N37
dffeas \nios2_qsys_0|M_iw[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N10
stratixiv_lcell_comb \nios2_qsys_0|Equal235~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_iw [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal235~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal235~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal235~0 .lut_mask = 64'h00000000FF00FF00;
defparam \nios2_qsys_0|Equal235~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N33
dffeas \nios2_qsys_0|M_iw[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N9
dffeas \nios2_qsys_0|M_iw[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N33
dffeas \nios2_qsys_0|M_iw[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N26
stratixiv_lcell_comb \nios2_qsys_0|M_ctrl_mul_shift_rot~1 (
	.dataa(!\nios2_qsys_0|M_ctrl_mul_shift_rot~0_combout ),
	.datab(!\nios2_qsys_0|M_iw [4]),
	.datac(!\nios2_qsys_0|Equal235~0_combout ),
	.datad(!\nios2_qsys_0|M_iw [2]),
	.datae(!\nios2_qsys_0|M_iw [1]),
	.dataf(!\nios2_qsys_0|M_iw [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_ctrl_mul_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_mul_shift_rot~1 .extended_lut = "off";
defparam \nios2_qsys_0|M_ctrl_mul_shift_rot~1 .lut_mask = 64'h000C000000000100;
defparam \nios2_qsys_0|M_ctrl_mul_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N27
dffeas \nios2_qsys_0|A_ctrl_mul_shift_rot (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_ctrl_mul_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ctrl_mul_shift_rot .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ctrl_mul_shift_rot .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y35_N34
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[11]~1 (
	.dataa(!\nios2_qsys_0|A_ctrl_mul_shift_rot~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_ld_align_byte1_fill~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_slow_inst_sel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[11]~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[11]~1 .lut_mask = 64'h00AA00AAAAAAAAAA;
defparam \nios2_qsys_0|A_wr_data_unfiltered[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y36_N24
stratixiv_lcell_comb \nios2_qsys_0|A_slow_inst_result[13]~feeder (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_slow_ld_data_fill_bit~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_inst_result[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[13]~feeder .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_inst_result[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \nios2_qsys_0|A_slow_inst_result[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N10
stratixiv_lcell_comb \nios2_qsys_0|A_slow_ld16_data[13]~3 (
	.dataa(!\nios2_qsys_0|d_readdata_d1 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|A_ld_align_sh16~q ),
	.dataf(!\nios2_qsys_0|d_readdata_d1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_slow_ld16_data[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_ld16_data[13]~3 .extended_lut = "off";
defparam \nios2_qsys_0|A_slow_ld16_data[13]~3 .lut_mask = 64'h00005555FFFF5555;
defparam \nios2_qsys_0|A_slow_ld16_data[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y36_N25
dffeas \nios2_qsys_0|A_slow_inst_result[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_slow_inst_result[13]~feeder_combout ),
	.asdata(\nios2_qsys_0|A_slow_ld16_data[13]~3_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|A_ld_align_byte1_fill~q ),
	.ena(\nios2_qsys_0|A_slow_inst_result_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_slow_inst_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_slow_inst_result[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_slow_inst_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y33_N28
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[13]~34 (
	.dataa(!\nios2_qsys_0|A_mul_cell_result_sel.01~q ),
	.datab(!\nios2_qsys_0|A_mul_cell_result_sel.10~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [45]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_mult_cell|the_altmult_add|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[13]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[13]~34 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[13]~34 .lut_mask = 64'hF840F840F840F840;
defparam \nios2_qsys_0|A_wr_data_unfiltered[13]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X26_Y34_N6
stratixiv_lcell_comb \nios2_qsys_0|A_wr_data_unfiltered[13]~35 (
	.dataa(!\nios2_qsys_0|A_wr_data_unfiltered[11]~1_combout ),
	.datab(!\nios2_qsys_0|A_slow_inst_result [13]),
	.datac(!\nios2_qsys_0|A_wr_data_unfiltered[29]~2_combout ),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[13]~34_combout ),
	.datae(!\nios2_qsys_0|A_data_ram_ld_align_fill_bit~combout ),
	.dataf(!\nios2_qsys_0|A_data_ram_ld16_data[13]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_wr_data_unfiltered[13]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_wr_data_unfiltered[13]~35 .extended_lut = "off";
defparam \nios2_qsys_0|A_wr_data_unfiltered[13]~35 .lut_mask = 64'hB010B515BA1ABF1F;
defparam \nios2_qsys_0|A_wr_data_unfiltered[13]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y34_N7
dffeas \nios2_qsys_0|W_wr_data[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_wr_data_unfiltered[13]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_wr_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_wr_data[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_wr_data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N28
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[13]~11 (
	.dataa(!\nios2_qsys_0|W_wr_data [13]),
	.datab(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datac(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datae(!\nios2_qsys_0|A_wr_data_unfiltered[13]~35_combout ),
	.dataf(!\nios2_qsys_0|M_alu_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[13]~11 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[13]~11 .lut_mask = 64'h04C407C734F437F7;
defparam \nios2_qsys_0|D_src1_reg[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N29
dffeas \nios2_qsys_0|E_src1[13] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[13]~11_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [13]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[13] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N8
stratixiv_lcell_comb \nios2_qsys_0|F_pc_nxt~2 (
	.dataa(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ),
	.datab(!\nios2_qsys_0|Add1~0_combout ),
	.datac(!\nios2_qsys_0|Add3~45_sumout ),
	.datad(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ),
	.datae(!\nios2_qsys_0|D_pc [11]),
	.dataf(!\nios2_qsys_0|D_iw [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_pc_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_pc_nxt~2 .extended_lut = "off";
defparam \nios2_qsys_0|F_pc_nxt~2 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \nios2_qsys_0|F_pc_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N24
stratixiv_lcell_comb \nios2_qsys_0|F_pc_nxt~3 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|E_src1 [13]),
	.datac(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_pc_nxt~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_pc_nxt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_pc_nxt~3 .extended_lut = "off";
defparam \nios2_qsys_0|F_pc_nxt~3 .lut_mask = 64'h03030303F3F3F3F3;
defparam \nios2_qsys_0|F_pc_nxt~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N8
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~7 (
	.dataa(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|E_extra_pc [11]),
	.datac(!\nios2_qsys_0|E_src1 [13]),
	.datad(!\nios2_qsys_0|M_pipe_flush_waddr[7]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_exception~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~7 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~7 .lut_mask = 64'h27FF27FF27002700;
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y32_N23
dffeas \nios2_qsys_0|E_pc[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_pc[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N9
dffeas \nios2_qsys_0|M_pipe_flush_waddr[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_pipe_flush_waddr_nxt[11]~7_combout ),
	.asdata(\nios2_qsys_0|E_pc [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_pipe_flush_waddr[7]~1_combout ),
	.sload(\nios2_qsys_0|E_hbreak_req~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_pipe_flush_waddr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_pipe_flush_waddr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N25
dffeas \nios2_qsys_0|F_pc[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_pc_nxt~3_combout ),
	.asdata(\nios2_qsys_0|M_pipe_flush_waddr [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|M_pipe_flush~q ),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_pc[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N9
dffeas \nios2_qsys_0|D_pc[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_pc [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y34_N25
dffeas \nios2_qsys_0|ic_fill_tag[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_tag [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_tag[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_tag[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N24
stratixiv_lcell_comb \mm_interconnect_0|addr_router|Equal1~0 (
// Equation(s):
// \mm_interconnect_0|addr_router|Equal1~0_combout  = ( !\nios2_qsys_0|ic_fill_tag [0] & ( (\nios2_qsys_0|ic_fill_tag [1] & \nios2_qsys_0|ic_fill_line [6]) ) )

	.dataa(gnd),
	.datab(!\nios2_qsys_0|ic_fill_tag [1]),
	.datac(!\nios2_qsys_0|ic_fill_line [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_tag [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router|Equal1~0 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router|Equal1~0 .lut_mask = 64'h0303030300000000;
defparam \mm_interconnect_0|addr_router|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N6
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux|WideOr0~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout  = ( \mm_interconnect_0|addr_router|Equal1~0_combout  & ( (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout  & 
// \mm_interconnect_0|cmd_xbar_mux|saved_grant [0]) ) ) # ( !\mm_interconnect_0|addr_router|Equal1~0_combout  & ( (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.datab(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|addr_router|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux|WideOr0~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux|WideOr0~0 .lut_mask = 64'h0033003305050505;
defparam \mm_interconnect_0|cmd_xbar_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N2
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_req_accepted~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_demux|WideOr0~0_combout ),
	.datad(!\mm_interconnect_0|limiter|suppress_change_dest_id~0_combout ),
	.datae(gnd),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_req_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_req_accepted~0 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_req_accepted~0 .lut_mask = 64'h000000000F000F00;
defparam \nios2_qsys_0|ic_fill_req_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N10
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|ic_fill_req_accepted~1_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|ic_fill_ap_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3 .lut_mask = 64'hFFCCFFCCFFCCFFCC;
defparam \nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N11
dffeas \nios2_qsys_0|ic_fill_ap_cnt[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_ap_cnt_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_ap_cnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_ap_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_cnt[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_ap_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N8
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|ic_fill_req_accepted~1_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|ic_fill_ap_cnt [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_ap_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2 .lut_mask = 64'h0033003333003300;
defparam \nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N9
dffeas \nios2_qsys_0|ic_fill_ap_cnt[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_ap_cnt_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_ap_cnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_ap_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_cnt[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_ap_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N38
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1 (
	.dataa(!\nios2_qsys_0|ic_fill_ap_cnt [1]),
	.datab(!\nios2_qsys_0|ic_fill_ap_cnt [0]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|ic_fill_ap_cnt [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_req_accepted~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1 .lut_mask = 64'h0000000011EE11EE;
defparam \nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N39
dffeas \nios2_qsys_0|ic_fill_ap_cnt[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_ap_cnt_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_ap_cnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_ap_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_cnt[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_ap_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N36
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0 (
	.dataa(!\nios2_qsys_0|ic_fill_ap_cnt [1]),
	.datab(!\nios2_qsys_0|ic_fill_ap_cnt [0]),
	.datac(!\nios2_qsys_0|ic_fill_req_accepted~1_combout ),
	.datad(!\nios2_qsys_0|ic_fill_ap_cnt [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_ap_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0 .lut_mask = 64'h000F000F010E010E;
defparam \nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y38_N37
dffeas \nios2_qsys_0|ic_fill_ap_cnt[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_ap_cnt_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_ap_cnt[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_ap_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_ap_cnt[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_ap_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N17
dffeas \nios2_qsys_0|ic_fill_initial_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [0]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_initial_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_initial_offset[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_initial_offset[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N28
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_active_nxt~0 (
	.dataa(!\nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datab(!\nios2_qsys_0|ic_fill_initial_offset [0]),
	.datac(!\nios2_qsys_0|i_readdatavalid_d1~q ),
	.datad(!\nios2_qsys_0|ic_fill_initial_offset [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_active_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_active_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_active_nxt~0 .lut_mask = 64'h0900090000090009;
defparam \nios2_qsys_0|ic_fill_active_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N14
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_active_nxt~1 (
	.dataa(!\nios2_qsys_0|ic_fill_active_nxt~0_combout ),
	.datab(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.datac(!\nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datad(!\nios2_qsys_0|ic_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_initial_offset [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_active_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_active_nxt~1 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_active_nxt~1 .lut_mask = 64'hCCEFCCEFCCFECCFE;
defparam \nios2_qsys_0|ic_fill_active_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N15
dffeas \nios2_qsys_0|ic_fill_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_active_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_active .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_active .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N0
stratixiv_lcell_comb \nios2_qsys_0|i_read_nxt~0 (
	.dataa(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.datab(!\nios2_qsys_0|ic_fill_req_accepted~0_combout ),
	.datac(!\nios2_qsys_0|ic_fill_ap_cnt [3]),
	.datad(!\nios2_qsys_0|i_read~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|i_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|i_read_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|i_read_nxt~0 .lut_mask = 64'hAAEEAAEEAAFEAAFE;
defparam \nios2_qsys_0|i_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N1
dffeas \nios2_qsys_0|i_read (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_read .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N24
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout  = ( \nios2_qsys_0|ic_fill_tag [1] & ( \nios2_qsys_0|ic_fill_line [6] & ( (\nios2_qsys_0|i_read~q  & (\nios2_qsys_0|ic_fill_tag [0] & ((!\mm_interconnect_0|limiter|has_pending_responses~q ) # 
// (\mm_interconnect_0|limiter|last_dest_id [1])))) ) ) ) # ( !\nios2_qsys_0|ic_fill_tag [1] & ( \nios2_qsys_0|ic_fill_line [6] & ( (\nios2_qsys_0|i_read~q  & ((!\mm_interconnect_0|limiter|has_pending_responses~q ) # (\mm_interconnect_0|limiter|last_dest_id 
// [1]))) ) ) ) # ( \nios2_qsys_0|ic_fill_tag [1] & ( !\nios2_qsys_0|ic_fill_line [6] & ( (\nios2_qsys_0|i_read~q  & ((!\mm_interconnect_0|limiter|has_pending_responses~q ) # (\mm_interconnect_0|limiter|last_dest_id [1]))) ) ) ) # ( 
// !\nios2_qsys_0|ic_fill_tag [1] & ( !\nios2_qsys_0|ic_fill_line [6] & ( (\nios2_qsys_0|i_read~q  & ((!\mm_interconnect_0|limiter|has_pending_responses~q ) # (\mm_interconnect_0|limiter|last_dest_id [1]))) ) ) )

	.dataa(!\nios2_qsys_0|i_read~q ),
	.datab(!\nios2_qsys_0|ic_fill_tag [0]),
	.datac(!\mm_interconnect_0|limiter|last_dest_id [1]),
	.datad(!\mm_interconnect_0|limiter|has_pending_responses~q ),
	.datae(!\nios2_qsys_0|ic_fill_tag [1]),
	.dataf(!\nios2_qsys_0|ic_fill_line [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux|src1_valid~0 .lut_mask = 64'h5505550555051101;
defparam \mm_interconnect_0|cmd_xbar_demux|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N4
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout  = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & ( \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_valid~0 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N28
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|src_channel[1]~1 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|src_channel[1]~1_combout  = ( \mm_interconnect_0|addr_router_001|src_channel[1]~0_combout  & ( (!\mm_interconnect_0|addr_router_001|Equal1~0_combout  & \mm_interconnect_0|addr_router_001|Equal6~1_combout ) ) ) # ( 
// !\mm_interconnect_0|addr_router_001|src_channel[1]~0_combout  & ( (!\mm_interconnect_0|addr_router_001|Equal1~0_combout  & !\mm_interconnect_0|addr_router_001|Equal6~1_combout ) ) )

	.dataa(!\mm_interconnect_0|addr_router_001|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|addr_router_001|src_channel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|src_channel[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|src_channel[1]~1 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|src_channel[1]~1 .lut_mask = 64'hA0A0A0A00A0A0A0A;
defparam \mm_interconnect_0|addr_router_001|src_channel[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y37_N29
dffeas \mm_interconnect_0|limiter_001|last_channel[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|addr_router_001|src_channel[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|limiter_001|save_dest_id~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter_001|last_channel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|last_channel[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter_001|last_channel[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N0
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout  = ( \mm_interconnect_0|limiter_001|last_channel [1] & ( (!\nios2_qsys_0|d_read~q  & !\nios2_qsys_0|d_write~q ) ) ) # ( !\mm_interconnect_0|limiter_001|last_channel [1] & ( 
// (!\nios2_qsys_0|d_write~q  & ((!\nios2_qsys_0|d_read~q ) # (\mm_interconnect_0|limiter_001|has_pending_responses~q ))) ) )

	.dataa(!\nios2_qsys_0|d_read~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_write~q ),
	.datad(!\mm_interconnect_0|limiter_001|has_pending_responses~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|limiter_001|last_channel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0 .lut_mask = 64'hA0F0A0F0A0A0A0A0;
defparam \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N32
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|WideOr1 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout  = ( \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout  & ( \mm_interconnect_0|addr_router_001|Equal1~0_combout  & ( !\mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout  ) ) ) # ( 
// !\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout  & ( \mm_interconnect_0|addr_router_001|Equal1~0_combout  & ( !\mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout  ) ) ) # ( \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout  & ( 
// !\mm_interconnect_0|addr_router_001|Equal1~0_combout  & ( !\mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout  ) ) ) # ( !\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout  & ( !\mm_interconnect_0|addr_router_001|Equal1~0_combout  & ( 
// (!\mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout  & ((!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]) # (!\mm_interconnect_0|addr_router_001|src_channel[1]~0_combout  $ (!\mm_interconnect_0|addr_router_001|Equal6~1_combout )))) ) ) )

	.dataa(!\mm_interconnect_0|addr_router_001|src_channel[1]~0_combout ),
	.datab(!\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|src_valid~0_combout ),
	.datad(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datae(!\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout ),
	.dataf(!\mm_interconnect_0|addr_router_001|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|WideOr1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|WideOr1 .lut_mask = 64'hF060F0F0F0F0F0F0;
defparam \mm_interconnect_0|cmd_xbar_mux_001|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N2
stratixiv_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  = ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & ( (!\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout  & (((\nios2_qsys_0|d_read~q  & 
// \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1])) # (\nios2_qsys_0|i_read~q ))) ) ) # ( !\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & ( (\nios2_qsys_0|d_read~q  & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & 
// !\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout )) ) )

	.dataa(!\nios2_qsys_0|d_read~q ),
	.datab(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(!\nios2_qsys_0|i_read~q ),
	.datad(!\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .lut_mask = 64'h110011001F001F00;
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N28
stratixiv_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N29
dffeas \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N24
stratixiv_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1_combout  ) # ( 
// !\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1_combout  & ( (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & 
// ((!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]) # (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 64'h00CF00CFFFFFFFFF;
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N25
dffeas \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N26
stratixiv_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & ( 
// (!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])))) # 
// (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & 
// ((\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # (\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q )))) ) ) # ( 
// !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & ( (\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// ((!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datab(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00EE00EE04EE04EE;
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N27
dffeas \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N6
stratixiv_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  = ( \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q  & ( !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N8
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout  = ( !\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N9
dffeas \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N10
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout  = ( \mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout  & ( !\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q  ) ) # ( !\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout  & ( 
// (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout  & ((\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]) # (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]))) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0 .lut_mask = 64'h13131313FF00FF00;
defparam \mm_interconnect_0|cmd_xbar_mux_001|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N21
dffeas \mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_xbar_mux_001|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N14
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout  = ( \nios2_qsys_0|d_writedata [0] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0 .lut_mask = 64'h0000000033333333;
defparam \mm_interconnect_0|cmd_xbar_mux_001|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N6
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[6] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [6] = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6] & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) ) ) # ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6] & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [6] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(gnd),
	.datab(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [6]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[6] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[6] .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y36_N7
dffeas \nios2_qsys_0|i_readdata_d1[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [6]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N30
stratixiv_lcell_comb \nios2_qsys_0|M_regnum_a_cmp_F~1 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_dst_regnum [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_dst_regnum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_regnum_a_cmp_F~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_regnum_a_cmp_F~1 .extended_lut = "off";
defparam \nios2_qsys_0|M_regnum_a_cmp_F~1 .lut_mask = 64'h8822882244114411;
defparam \nios2_qsys_0|M_regnum_a_cmp_F~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N2
stratixiv_lcell_comb \nios2_qsys_0|M_regnum_a_cmp_F~0 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datac(!\nios2_qsys_0|M_wr_dst_reg_from_E~q ),
	.datad(!\nios2_qsys_0|M_dst_regnum [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_dst_regnum [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_regnum_a_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_regnum_a_cmp_F~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_regnum_a_cmp_F~0 .lut_mask = 64'h0804080402010201;
defparam \nios2_qsys_0|M_regnum_a_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N32
stratixiv_lcell_comb \nios2_qsys_0|M_regnum_a_cmp_F (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_regnum_a_cmp_F~1_combout ),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datad(!\nios2_qsys_0|M_dst_regnum [4]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_regnum_a_cmp_F~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_regnum_a_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_regnum_a_cmp_F .extended_lut = "off";
defparam \nios2_qsys_0|M_regnum_a_cmp_F .lut_mask = 64'h0000000030033003;
defparam \nios2_qsys_0|M_regnum_a_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N33
dffeas \nios2_qsys_0|A_regnum_a_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_regnum_a_cmp_F~combout ),
	.asdata(\nios2_qsys_0|M_regnum_a_cmp_D~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|F_stall~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N0
stratixiv_lcell_comb \nios2_qsys_0|A_regnum_a_cmp_F~0 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [28]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [27]),
	.datac(!\nios2_qsys_0|A_dst_regnum_from_M [0]),
	.datad(!\nios2_qsys_0|A_dst_regnum_from_M [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_wr_dst_reg_from_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_regnum_a_cmp_F~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_regnum_a_cmp_F~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_regnum_a_cmp_F~0 .lut_mask = 64'h0000000082418241;
defparam \nios2_qsys_0|A_regnum_a_cmp_F~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N28
stratixiv_lcell_comb \nios2_qsys_0|A_regnum_a_cmp_F~1 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [29]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [30]),
	.datac(!\nios2_qsys_0|A_dst_regnum_from_M [2]),
	.datad(!\nios2_qsys_0|A_dst_regnum_from_M [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_regnum_a_cmp_F~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_regnum_a_cmp_F~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_regnum_a_cmp_F~1 .lut_mask = 64'h8421842184218421;
defparam \nios2_qsys_0|A_regnum_a_cmp_F~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N10
stratixiv_lcell_comb \nios2_qsys_0|A_regnum_a_cmp_F (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [31]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dst_regnum_from_M [4]),
	.datad(!\nios2_qsys_0|A_regnum_a_cmp_F~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_regnum_a_cmp_F~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_regnum_a_cmp_F~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_regnum_a_cmp_F .extended_lut = "off";
defparam \nios2_qsys_0|A_regnum_a_cmp_F .lut_mask = 64'h0000000000A500A5;
defparam \nios2_qsys_0|A_regnum_a_cmp_F .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y30_N11
dffeas \nios2_qsys_0|W_regnum_a_cmp_D (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_regnum_a_cmp_F~combout ),
	.asdata(\nios2_qsys_0|A_regnum_a_cmp_D~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\nios2_qsys_0|F_stall~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|W_regnum_a_cmp_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|W_regnum_a_cmp_D .is_wysiwyg = "true";
defparam \nios2_qsys_0|W_regnum_a_cmp_D .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y30_N34
stratixiv_lcell_comb \nios2_qsys_0|E_src1[6]~0 (
	.dataa(!\nios2_qsys_0|A_regnum_a_cmp_D~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|W_regnum_a_cmp_D~q ),
	.datad(!\nios2_qsys_0|D_ctrl_a_not_src~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_regnum_a_cmp_D~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_src1[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[6]~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_src1[6]~0 .lut_mask = 64'h5F005F0000000000;
defparam \nios2_qsys_0|E_src1[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N16
stratixiv_lcell_comb \nios2_qsys_0|D_src1_reg[11]~13 (
	.dataa(!\nios2_qsys_0|E_src1[6]~0_combout ),
	.datab(!\nios2_qsys_0|E_src1[6]~1_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [11]),
	.datad(!\nios2_qsys_0|A_wr_data_unfiltered[11]~39_combout ),
	.datae(!\nios2_qsys_0|W_wr_data [11]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_src1_reg[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_src1_reg[11]~13 .extended_lut = "off";
defparam \nios2_qsys_0|D_src1_reg[11]~13 .lut_mask = 64'h021346578A9BCEDF;
defparam \nios2_qsys_0|D_src1_reg[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N17
dffeas \nios2_qsys_0|E_src1[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_src1_reg[11]~13_combout ),
	.asdata(\nios2_qsys_0|E_alu_result [11]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|Equal312~0_combout ),
	.sload(\nios2_qsys_0|D_src1_hazard_E~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_src1[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N20
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~0 (
	.dataa(!\nios2_qsys_0|E_src1 [11]),
	.datab(!\nios2_qsys_0|E_ctrl_exception~q ),
	.datac(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datad(!\nios2_qsys_0|M_pipe_flush_waddr[7]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_extra_pc [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~0 .lut_mask = 64'h05CC05CCF5CCF5CC;
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N31
dffeas \nios2_qsys_0|E_pc[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_pc[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_pc[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N21
dffeas \nios2_qsys_0|M_pipe_flush_waddr[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_pipe_flush_waddr_nxt[9]~0_combout ),
	.asdata(\nios2_qsys_0|E_pc [9]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_pipe_flush_waddr[7]~1_combout ),
	.sload(\nios2_qsys_0|E_hbreak_req~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_pipe_flush_waddr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_pipe_flush_waddr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N28
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2 (
	.dataa(!\nios2_qsys_0|D_br_taken_waddr_partial [9]),
	.datab(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ),
	.datac(!\nios2_qsys_0|D_iw [15]),
	.datad(!\nios2_qsys_0|Add3~37_sumout ),
	.datae(!\nios2_qsys_0|D_pc [9]),
	.dataf(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N20
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~3 (
	.dataa(!\nios2_qsys_0|M_pipe_flush~q ),
	.datab(!\nios2_qsys_0|E_src1 [11]),
	.datac(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datad(gnd),
	.datae(!\nios2_qsys_0|M_pipe_flush_waddr [9]),
	.dataf(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~3 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~3 .lut_mask = 64'h0101ABAB5151FBFB;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N21
dffeas \nios2_qsys_0|F_pc[9] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_pc[9] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N10
stratixiv_lcell_comb \nios2_qsys_0|F_pc_nxt~0 (
	.dataa(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ),
	.datab(!\nios2_qsys_0|Add3~41_sumout ),
	.datac(!\nios2_qsys_0|Add1~1_combout ),
	.datad(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ),
	.datae(!\nios2_qsys_0|D_pc [10]),
	.dataf(!\nios2_qsys_0|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_pc_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_pc_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_pc_nxt~0 .lut_mask = 64'h2205770522AF77AF;
defparam \nios2_qsys_0|F_pc_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N20
stratixiv_lcell_comb \nios2_qsys_0|F_pc_nxt~1 (
	.dataa(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|F_pc_nxt~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_pc_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_pc_nxt~1 .extended_lut = "off";
defparam \nios2_qsys_0|F_pc_nxt~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \nios2_qsys_0|F_pc_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N2
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~5 (
	.dataa(!\nios2_qsys_0|E_ctrl_break~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_ctrl_crst~q ),
	.datad(!\nios2_qsys_0|E_ctrl_exception~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_extra_pc [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~5 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~5 .lut_mask = 64'hF000F00050005000;
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y32_N27
dffeas \nios2_qsys_0|E_pc[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_pc[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N2
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~6 (
	.dataa(!\nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~5_combout ),
	.datab(!\nios2_qsys_0|E_hbreak_req~combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datae(!\nios2_qsys_0|E_pc [10]),
	.dataf(!\nios2_qsys_0|E_src1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~6 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~6 .lut_mask = 64'h77FF44CC77334400;
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y32_N3
dffeas \nios2_qsys_0|M_pipe_flush_waddr[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_pipe_flush_waddr_nxt[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_pipe_flush_waddr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_pipe_flush_waddr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N24
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr[10]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_pipe_flush_waddr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr[10]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[10]~_wirecell .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr[10]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \nios2_qsys_0|M_pipe_flush_waddr[10]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N21
dffeas \nios2_qsys_0|F_pc[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_pc_nxt~1_combout ),
	.asdata(\nios2_qsys_0|M_pipe_flush_waddr[10]~_wirecell_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\nios2_qsys_0|M_pipe_flush~q ),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_pc[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y34_N11
dffeas \nios2_qsys_0|D_pc[10] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_pc [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc[10] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y34_N31
dffeas \nios2_qsys_0|ic_fill_tag[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [10]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_tag [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_tag[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_tag[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N24
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress[0]~0 (
	.dataa(gnd),
	.datab(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_ctrl_crst~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_valid_from_E~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress[0]~0 .lut_mask = 64'h3333333333003300;
defparam \nios2_qsys_0|ic_tag_wraddress[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt[0]~7 (
	.dataa(!\nios2_qsys_0|M_alu_result [5]),
	.datab(!\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0_combout ),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(!\nios2_qsys_0|ic_tag_wraddress[0]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_tag_wraddress_nxt~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[0]~7 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[0]~7 .lut_mask = 64'hF0F1F0F1F0FDF0FD;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N1
dffeas \nios2_qsys_0|ic_tag_wraddress[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_tag_wraddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_tag_wraddress[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y35_N26
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt[1]~8 (
	.dataa(!\nios2_qsys_0|M_alu_result [6]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|ic_tag_wraddress[0]~0_combout ),
	.datad(!\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_tag_wraddress_nxt~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[1]~8 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[1]~8 .lut_mask = 64'h000500050F050F05;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N27
dffeas \nios2_qsys_0|ic_tag_wraddress[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_tag_wraddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_tag_wraddress[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N22
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt[2]~9 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_alu_result [7]),
	.datac(!\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0_combout ),
	.datad(!\nios2_qsys_0|ic_tag_wraddress[0]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_tag_wraddress_nxt~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[2]~9 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[2]~9 .lut_mask = 64'h0003000300F300F3;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N23
dffeas \nios2_qsys_0|ic_tag_wraddress[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_tag_wraddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_tag_wraddress[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N22
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt[3]~10 (
	.dataa(!\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0_combout ),
	.datab(!\nios2_qsys_0|ic_tag_wraddress[0]~0_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_tag_wraddress_nxt~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[3]~10 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[3]~10 .lut_mask = 64'h0101010123232323;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N23
dffeas \nios2_qsys_0|ic_tag_wraddress[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt[3]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_tag_wraddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_tag_wraddress[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y35_N34
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt[4]~11 (
	.dataa(!\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0_combout ),
	.datab(!\nios2_qsys_0|ic_tag_wraddress[0]~0_combout ),
	.datac(!\nios2_qsys_0|M_alu_result [9]),
	.datad(!\nios2_qsys_0|ic_tag_wraddress_nxt~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[4]~11 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[4]~11 .lut_mask = 64'h0123012301230123;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N35
dffeas \nios2_qsys_0|ic_tag_wraddress[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_tag_wraddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_tag_wraddress[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N10
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt[5]~12 (
	.dataa(!\nios2_qsys_0|M_alu_result [10]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|ic_tag_wraddress[0]~0_combout ),
	.datad(!\nios2_qsys_0|ic_tag_wraddress_nxt~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[5]~12 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[5]~12 .lut_mask = 64'h000F000F05050505;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N11
dffeas \nios2_qsys_0|ic_tag_wraddress[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt[5]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_tag_wraddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_tag_wraddress[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y35_N32
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt[6]~13 (
	.dataa(!\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0_combout ),
	.datab(!\nios2_qsys_0|ic_tag_wraddress[0]~0_combout ),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(!\nios2_qsys_0|M_alu_result [11]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_tag_wraddress_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[6]~13 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[6]~13 .lut_mask = 64'hF0F1F0F1F2F3F2F3;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N33
dffeas \nios2_qsys_0|ic_tag_wraddress[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt[6]~13_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_tag_wraddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_tag_wraddress[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N20
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_valid_bits_nxt~5 (
	.dataa(!\nios2_qsys_0|D_ic_fill_starting_d1~q ),
	.datab(!\nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datac(!\nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datad(!\nios2_qsys_0|ic_fill_valid_bits [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_valid_bits_nxt~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~5 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~5 .lut_mask = 64'hC0EAC0EA00AA00AA;
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N24
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_dp_offset_en~0 (
	.dataa(!\nios2_qsys_0|D_ic_fill_starting_d1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|i_readdatavalid_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_dp_offset_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_dp_offset_en~0 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_dp_offset_en~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \nios2_qsys_0|ic_fill_dp_offset_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N30
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_valid_bits_en (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_dp_offset_en~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_valid_bits_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits_en .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_valid_bits_en .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \nios2_qsys_0|ic_fill_valid_bits_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y33_N21
dffeas \nios2_qsys_0|ic_fill_valid_bits[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_valid_bits_nxt~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_valid_bits [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_valid_bits[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N8
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_valid_bits_nxt~3 (
	.dataa(!\nios2_qsys_0|D_ic_fill_starting_d1~q ),
	.datab(!\nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datac(!\nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datad(!\nios2_qsys_0|ic_fill_valid_bits [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_valid_bits_nxt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~3 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~3 .lut_mask = 64'h30BA30BA00AA00AA;
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y33_N9
dffeas \nios2_qsys_0|ic_fill_valid_bits[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_valid_bits_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_valid_bits [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_valid_bits[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N34
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_valid_bits_nxt~6 (
	.dataa(!\nios2_qsys_0|D_ic_fill_starting_d1~q ),
	.datab(!\nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datac(!\nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datad(!\nios2_qsys_0|ic_fill_valid_bits [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_valid_bits_nxt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~6 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~6 .lut_mask = 64'h00AA00AAC0EAC0EA;
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y33_N35
dffeas \nios2_qsys_0|ic_fill_valid_bits[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_valid_bits_nxt~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_valid_bits [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_valid_bits[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N10
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_valid_bits_nxt~4 (
	.dataa(!\nios2_qsys_0|D_ic_fill_starting_d1~q ),
	.datab(!\nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datac(!\nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datad(!\nios2_qsys_0|ic_fill_valid_bits [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_valid_bits_nxt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~4 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~4 .lut_mask = 64'h00AA00AA30BA30BA;
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y33_N11
dffeas \nios2_qsys_0|ic_fill_valid_bits[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_valid_bits_nxt~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_valid_bits [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_valid_bits[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N6
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_valid_bits_nxt~2 (
	.dataa(!\nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datab(!\nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datac(!\nios2_qsys_0|D_ic_fill_starting_d1~q ),
	.datad(!\nios2_qsys_0|ic_fill_valid_bits [4]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_valid_bits_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~2 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~2 .lut_mask = 64'h44F444F400F000F0;
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y33_N7
dffeas \nios2_qsys_0|ic_fill_valid_bits[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_valid_bits_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_valid_bits [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_valid_bits[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N22
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_valid_bits_nxt~0 (
	.dataa(!\nios2_qsys_0|D_ic_fill_starting_d1~q ),
	.datab(!\nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datac(!\nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datad(!\nios2_qsys_0|ic_fill_valid_bits [5]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_valid_bits_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~0 .lut_mask = 64'h03AB03AB00AA00AA;
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y33_N23
dffeas \nios2_qsys_0|ic_fill_valid_bits[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_valid_bits_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_valid_bits [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_valid_bits[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N32
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_valid_bits_nxt~7 (
	.dataa(!\nios2_qsys_0|D_ic_fill_starting_d1~q ),
	.datab(!\nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datac(!\nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datad(!\nios2_qsys_0|ic_fill_valid_bits [6]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_valid_bits_nxt~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~7 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~7 .lut_mask = 64'h00AA00AA0CAE0CAE;
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y33_N33
dffeas \nios2_qsys_0|ic_fill_valid_bits[6] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_valid_bits_nxt~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_valid_bits [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits[6] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_valid_bits[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N4
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_valid_bits_nxt~1 (
	.dataa(!\nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0_combout ),
	.datab(!\nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1_combout ),
	.datac(!\nios2_qsys_0|D_ic_fill_starting_d1~q ),
	.datad(!\nios2_qsys_0|ic_fill_valid_bits [7]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_valid_bits_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~1 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~1 .lut_mask = 64'h00F000F011F111F1;
defparam \nios2_qsys_0|ic_fill_valid_bits_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y33_N5
dffeas \nios2_qsys_0|ic_fill_valid_bits[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_valid_bits_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~combout ),
	.sload(gnd),
	.ena(\nios2_qsys_0|ic_fill_valid_bits_en~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_valid_bits [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_valid_bits[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_valid_bits[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X43_Y33_N0
stratixiv_ram_block \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\nios2_qsys_0|ic_tag_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(!\nios2_qsys_0|F_stall~combout ),
	.portbaddrstall(gnd),
	.clk0(\clk_clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\nios2_qsys_0|ic_fill_valid_bits [7],\nios2_qsys_0|ic_fill_valid_bits [6],\nios2_qsys_0|ic_fill_valid_bits [5],\nios2_qsys_0|ic_fill_valid_bits [4],\nios2_qsys_0|ic_fill_valid_bits [3],
\nios2_qsys_0|ic_fill_valid_bits [2],\nios2_qsys_0|ic_fill_valid_bits [1],\nios2_qsys_0|ic_fill_valid_bits [0],\nios2_qsys_0|ic_fill_tag [1],\nios2_qsys_0|ic_fill_tag [0]}),
	.portaaddr({\nios2_qsys_0|ic_tag_wraddress [6],\nios2_qsys_0|ic_tag_wraddress [5],\nios2_qsys_0|ic_tag_wraddress [4],\nios2_qsys_0|ic_tag_wraddress [3],\nios2_qsys_0|ic_tag_wraddress [2],\nios2_qsys_0|ic_tag_wraddress [1],\nios2_qsys_0|ic_tag_wraddress [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\nios2_qsys_0|F_ic_tag_rd_addr_nxt[6]~3_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[5]~7_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]~5_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[3]~11_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~15_combout ,
\nios2_qsys_0|F_ic_tag_rd_addr_nxt[1]~13_combout ,\nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~9_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena2";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .clock_duty_cycle_dependence = "on";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .init_file = "vectadd_nios2_qsys_0_ic_tag_ram.mif";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "vectadd_nios2_qsys_0:nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag_module:vectadd_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_vpr1:auto_generated|ALTSYNCRAM";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 10;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 512'h0000002030000001D20000000C200000011100000033E0000001F30000001200000000CE0000000430000001A80000001070000001840000001D300000014000;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00001FC00000032F0000002FB0000002B90000000E10000003650000003CC0000002D10000000580000003EB00000023200000031900000012F00000036E0000001E100000033C00000019A0000003E50000002B40000002AC0000001160000001F00000002B90000001F900000006B00000038000000012200000019000000005D0000003D10000000F40000000DD0000002D500000015200000004200000015200000030F0000001D70000001520000000F60000003940000003A00000000C500000024A00000004500000037600000029200000005B00000034B0000000B70000000E90000000140000001240000003120000003CD00000029D0000003F40;
defparam \nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000014E0000002F300000003200000002A0000001AE00000034800000005700000030A00000011D0000001710000000F600000004C00000000400000021400000004900000016E0000000A900000010300000011B0000003470000003390000002F70000003070000000D800000011A0000001860000000010000000680000003F600000014D0000001380000003AD0000002110000003850000002BA00000021C0000002E20000003D000000008B00000023000000031D00000035B00000013D00000020B0000002A00000001A600000034C0000000930000002660000001D10000003D10000001320000003590000002AA00000039A00000027A000000289;
// synopsys translate_on

// Location: LABCELL_X40_Y33_N32
stratixiv_lcell_comb \nios2_qsys_0|F_ic_valid~0 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [3]),
	.datab(!\nios2_qsys_0|F_pc [0]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [4]),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [5]),
	.datae(!\nios2_qsys_0|F_pc [1]),
	.dataf(!\nios2_qsys_0|F_pc [2]),
	.datag(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_valid~0 .extended_lut = "on";
defparam \nios2_qsys_0|F_ic_valid~0 .lut_mask = 64'h1D1D0C3F33333333;
defparam \nios2_qsys_0|F_ic_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N36
stratixiv_lcell_comb \nios2_qsys_0|F_ic_valid~4 (
	.dataa(!\nios2_qsys_0|F_ic_valid~0_combout ),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [7]),
	.datac(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [8]),
	.datad(!\nios2_qsys_0|F_pc [2]),
	.datae(!\nios2_qsys_0|F_pc [1]),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [9]),
	.datag(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_valid~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_valid~4 .extended_lut = "on";
defparam \nios2_qsys_0|F_ic_valid~4 .lut_mask = 64'h551B550A551B555F;
defparam \nios2_qsys_0|F_ic_valid~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N36
stratixiv_lcell_comb \nios2_qsys_0|F_ic_hit~0 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [1]),
	.datab(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_tag|the_altsyncram|auto_generated|q_b [0]),
	.datac(!\nios2_qsys_0|F_pc [10]),
	.datad(!\nios2_qsys_0|F_ic_valid~4_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_pc [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_hit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_hit~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_hit~0 .lut_mask = 64'h0082008200410041;
defparam \nios2_qsys_0|F_ic_hit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N37
dffeas \nios2_qsys_0|D_iw_valid (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ic_hit~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw_valid .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw_valid .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N24
stratixiv_lcell_comb \nios2_qsys_0|F_kill~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|Equal169~0_combout ),
	.datac(!\nios2_qsys_0|D_iw [16]),
	.datad(!\nios2_qsys_0|D_iw [12]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_kill~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_kill~2 .extended_lut = "off";
defparam \nios2_qsys_0|F_kill~2 .lut_mask = 64'h0000000030003000;
defparam \nios2_qsys_0|F_kill~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N32
stratixiv_lcell_comb \nios2_qsys_0|F_kill~0 (
	.dataa(!\nios2_qsys_0|D_iw [1]),
	.datab(!\nios2_qsys_0|D_issue~q ),
	.datac(!\nios2_qsys_0|Equal102~0_combout ),
	.datad(!\nios2_qsys_0|F_kill~2_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_br_pred_taken~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_kill~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_kill~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_kill~0 .lut_mask = 64'h0233023333333333;
defparam \nios2_qsys_0|F_kill~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N22
stratixiv_lcell_comb \nios2_qsys_0|F_kill~1 (
	.dataa(!\nios2_qsys_0|D_kill~q ),
	.datab(!\nios2_qsys_0|D_iw_valid~q ),
	.datac(!\nios2_qsys_0|M_pipe_flush~q ),
	.datad(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_kill~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_kill~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_kill~1 .extended_lut = "off";
defparam \nios2_qsys_0|F_kill~1 .lut_mask = 64'hF8FFF8FFFFFFFFFF;
defparam \nios2_qsys_0|F_kill~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N23
dffeas \nios2_qsys_0|D_kill (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_kill~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_kill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_kill .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_kill .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N18
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1 (
	.dataa(!\nios2_qsys_0|D_kill~q ),
	.datab(!\nios2_qsys_0|D_iw_valid~q ),
	.datac(!\nios2_qsys_0|D_ctrl_br_uncond~q ),
	.datad(!\nios2_qsys_0|D_ctrl_br~q ),
	.datae(!\nios2_qsys_0|D_issue~q ),
	.dataf(!\nios2_qsys_0|D_bht_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1 .lut_mask = 64'h888888FF8888888F;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N30
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~8 (
	.dataa(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~1_combout ),
	.datab(!\nios2_qsys_0|D_iw [9]),
	.datac(!\nios2_qsys_0|D_br_taken_waddr_partial [3]),
	.datad(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[2]~0_combout ),
	.datae(!\nios2_qsys_0|D_pc [3]),
	.dataf(!\nios2_qsys_0|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~8 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~8 .lut_mask = 64'h00275527AA27FF27;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N8
stratixiv_lcell_comb \nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~9 (
	.dataa(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~8_combout ),
	.datad(!\nios2_qsys_0|E_src1 [5]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_pipe_flush_waddr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~9 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~9 .lut_mask = 64'h02130213CEDFCEDF;
defparam \nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N9
dffeas \nios2_qsys_0|F_pc[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ic_tag_rd_addr_nxt[0]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_pc[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N31
dffeas \nios2_qsys_0|D_pc[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_pc [3]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N2
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_wraddress_nxt~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.datad(!\nios2_qsys_0|ic_fill_line [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_pc [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_wraddress_nxt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~3 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \nios2_qsys_0|ic_tag_wraddress_nxt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N3
dffeas \nios2_qsys_0|ic_fill_line[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_tag_wraddress_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_line[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_line[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N20
stratixiv_lcell_comb \nios2_qsys_0|F_iw[14]~4 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[14]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[14]~4 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[14]~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \nios2_qsys_0|F_iw[14]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N21
dffeas \nios2_qsys_0|D_iw[14] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[14]~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[14] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N18
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_exception~0 (
	.dataa(!\nios2_qsys_0|D_iw [14]),
	.datab(!\nios2_qsys_0|Equal169~0_combout ),
	.datac(!\nios2_qsys_0|D_iw [15]),
	.datad(!\nios2_qsys_0|D_iw [12]),
	.datae(!\nios2_qsys_0|D_iw [13]),
	.dataf(!\nios2_qsys_0|D_iw [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_exception~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_exception~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_exception~0 .lut_mask = 64'h0000000000003100;
defparam \nios2_qsys_0|D_ctrl_exception~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N19
dffeas \nios2_qsys_0|E_ctrl_exception (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_exception~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_exception .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N8
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr[7]~0 (
	.dataa(!\nios2_qsys_0|E_ctrl_exception~q ),
	.datab(!\nios2_qsys_0|hbreak_req~0_combout ),
	.datac(!\nios2_qsys_0|E_hbreak_req~1_combout ),
	.datad(gnd),
	.datae(!\nios2_qsys_0|E_ctrl_break~q ),
	.dataf(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[7]~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr[7]~0 .lut_mask = 64'h4545CFCF00000000;
defparam \nios2_qsys_0|M_pipe_flush_waddr[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N4
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~10 (
	.dataa(!\nios2_qsys_0|E_ctrl_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush_waddr[7]~0_combout ),
	.datac(!\nios2_qsys_0|E_extra_pc [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~10 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~10 .lut_mask = 64'h080808084C4C4C4C;
defparam \nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N9
dffeas \nios2_qsys_0|E_pc[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_pc[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N5
dffeas \nios2_qsys_0|M_pipe_flush_waddr[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_pipe_flush_waddr_nxt[2]~10_combout ),
	.asdata(\nios2_qsys_0|E_pc [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\nios2_qsys_0|M_pipe_flush_waddr[7]~1_combout ),
	.sload(\nios2_qsys_0|E_hbreak_req~combout ),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_pipe_flush_waddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_waddr[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_pipe_flush_waddr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y32_N16
stratixiv_lcell_comb \nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~1 (
	.dataa(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|M_pipe_flush_waddr [2]),
	.datad(!\nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~1 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~1 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y32_N17
dffeas \nios2_qsys_0|F_pc[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ic_data_rd_addr_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_pc[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N11
dffeas \nios2_qsys_0|D_pc[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_pc [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N23
dffeas \nios2_qsys_0|ic_fill_initial_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [2]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_initial_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_initial_offset[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_initial_offset[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N26
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0 (
	.dataa(!\nios2_qsys_0|D_ic_fill_starting_d1~q ),
	.datab(!\nios2_qsys_0|ic_fill_dp_offset [1]),
	.datac(!\nios2_qsys_0|ic_fill_dp_offset [0]),
	.datad(!\nios2_qsys_0|ic_fill_dp_offset [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_initial_offset [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0 .lut_mask = 64'h02A802A857FD57FD;
defparam \nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y33_N27
dffeas \nios2_qsys_0|ic_fill_dp_offset[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_dp_offset_nxt[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|ic_fill_dp_offset_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_dp_offset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_dp_offset[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_dp_offset[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N18
stratixiv_lcell_comb \nios2_qsys_0|F_iw[11]~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[11]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[11]~2 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[11]~2 .lut_mask = 64'h33333333FFFFFFFF;
defparam \nios2_qsys_0|F_iw[11]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N19
dffeas \nios2_qsys_0|D_iw[11] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[11]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[11] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N8
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_late_result~2 (
	.dataa(!\nios2_qsys_0|D_iw [11]),
	.datab(!\nios2_qsys_0|D_iw [12]),
	.datac(!\nios2_qsys_0|D_iw [16]),
	.datad(!\nios2_qsys_0|D_iw [13]),
	.datae(!\nios2_qsys_0|D_iw [14]),
	.dataf(!\nios2_qsys_0|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_late_result~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_late_result~2 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_late_result~2 .lut_mask = 64'h3313331133113301;
defparam \nios2_qsys_0|D_ctrl_late_result~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N18
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_late_result~0 (
	.dataa(!\nios2_qsys_0|D_iw [1]),
	.datab(!\nios2_qsys_0|D_iw [0]),
	.datac(!\nios2_qsys_0|D_iw [3]),
	.datad(!\nios2_qsys_0|D_iw [2]),
	.datae(!\nios2_qsys_0|D_iw [5]),
	.dataf(!\nios2_qsys_0|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_late_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_late_result~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_late_result~0 .lut_mask = 64'h1111119100110011;
defparam \nios2_qsys_0|D_ctrl_late_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N34
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_late_result~1 (
	.dataa(!\nios2_qsys_0|Equal169~0_combout ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_ctrl_late_result~2_combout ),
	.datad(!\nios2_qsys_0|Equal151~3_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_late_result~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_late_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_late_result~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_late_result~1 .lut_mask = 64'h05550555FFFFFFFF;
defparam \nios2_qsys_0|D_ctrl_late_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N35
dffeas \nios2_qsys_0|E_ctrl_late_result (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_late_result~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_late_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_late_result .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_late_result .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y30_N25
dffeas \nios2_qsys_0|M_ctrl_late_result (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_ctrl_late_result~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_late_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_late_result .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_late_result .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N24
stratixiv_lcell_comb \nios2_qsys_0|D_data_depend~1 (
	.dataa(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datab(!\nios2_qsys_0|M_regnum_a_cmp_D~q ),
	.datac(!\nios2_qsys_0|M_regnum_b_cmp_D~q ),
	.datad(!\nios2_qsys_0|M_ctrl_late_result~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_a_not_src~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_data_depend~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_data_depend~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_data_depend~1 .lut_mask = 64'h003B003B000A000A;
defparam \nios2_qsys_0|D_data_depend~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N30
stratixiv_lcell_comb \nios2_qsys_0|D_valid (
	.dataa(!\nios2_qsys_0|E_ctrl_late_result~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|D_data_depend~0_combout ),
	.datad(!\nios2_qsys_0|D_data_depend~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_issue~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_valid .extended_lut = "off";
defparam \nios2_qsys_0|D_valid .lut_mask = 64'h0000000032003200;
defparam \nios2_qsys_0|D_valid .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N34
stratixiv_lcell_comb \nios2_qsys_0|E_valid_jmp_indirect~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_valid~combout ),
	.datad(!\nios2_qsys_0|E_ctrl_jmp_indirect_nxt~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_valid_jmp_indirect~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_valid_jmp_indirect~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_valid_jmp_indirect~0 .lut_mask = 64'h000F000F000F000F;
defparam \nios2_qsys_0|E_valid_jmp_indirect~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N35
dffeas \nios2_qsys_0|E_valid_jmp_indirect (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_valid_jmp_indirect~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_valid_jmp_indirect .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_valid_jmp_indirect .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N2
stratixiv_lcell_comb \nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3 (
	.dataa(!\nios2_qsys_0|E_valid_jmp_indirect~q ),
	.datab(!\nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~2_combout ),
	.datac(!\nios2_qsys_0|M_pipe_flush~q ),
	.datad(!\nios2_qsys_0|E_src1 [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_pipe_flush_waddr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3 .lut_mask = 64'h02070207F2F7F2F7;
defparam \nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N3
dffeas \nios2_qsys_0|F_pc[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ic_data_rd_addr_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|F_pc[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N33
dffeas \nios2_qsys_0|D_pc[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|F_pc [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_pc[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N29
dffeas \nios2_qsys_0|ic_fill_initial_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_pc [1]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_initial_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_initial_offset[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_initial_offset[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N0
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2 (
	.dataa(!\nios2_qsys_0|D_ic_fill_starting_d1~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|ic_fill_initial_offset [1]),
	.datad(!\nios2_qsys_0|ic_fill_dp_offset [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_dp_offset [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2 .lut_mask = 64'h05AF05AFAF05AF05;
defparam \nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y33_N1
dffeas \nios2_qsys_0|ic_fill_dp_offset[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_dp_offset_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|ic_fill_dp_offset_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_dp_offset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_dp_offset[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_dp_offset[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N32
stratixiv_lcell_comb \nios2_qsys_0|F_iw[12]~1 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[12]~1 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[12]~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \nios2_qsys_0|F_iw[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N33
dffeas \nios2_qsys_0|D_iw[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[12]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N29
dffeas \nios2_qsys_0|E_iw[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N5
dffeas \nios2_qsys_0|M_iw[12] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [12]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[12] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N13
dffeas \nios2_qsys_0|M_iw[15] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|E_iw [15]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_iw[15] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_iw[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N12
stratixiv_lcell_comb \nios2_qsys_0|M_op_eret~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_iw [16]),
	.datac(!\nios2_qsys_0|M_iw [12]),
	.datad(!\nios2_qsys_0|M_iw [13]),
	.datae(!\nios2_qsys_0|M_iw [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_op_eret~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_op_eret~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_op_eret~0 .lut_mask = 64'hC0000000C0000000;
defparam \nios2_qsys_0|M_op_eret~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N8
stratixiv_lcell_comb \nios2_qsys_0|Equal235~1 (
	.dataa(!\nios2_qsys_0|M_iw [2]),
	.datab(!\nios2_qsys_0|M_iw [4]),
	.datac(!\nios2_qsys_0|M_iw [3]),
	.datad(!\nios2_qsys_0|M_iw [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal235~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal235~1 .extended_lut = "off";
defparam \nios2_qsys_0|Equal235~1 .lut_mask = 64'h0002000200020002;
defparam \nios2_qsys_0|Equal235~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N6
stratixiv_lcell_comb \nios2_qsys_0|M_op_eret~1 (
	.dataa(!\nios2_qsys_0|M_op_eret~0_combout ),
	.datab(!\nios2_qsys_0|Equal235~1_combout ),
	.datac(!\nios2_qsys_0|Equal235~0_combout ),
	.datad(!\nios2_qsys_0|M_iw [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_op_eret~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_op_eret~1 .extended_lut = "off";
defparam \nios2_qsys_0|M_op_eret~1 .lut_mask = 64'h0001000100010001;
defparam \nios2_qsys_0|M_op_eret~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y35_N6
stratixiv_lcell_comb \nios2_qsys_0|hbreak_enabled~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_op_eret~1_combout ),
	.datac(!\nios2_qsys_0|M_iw [14]),
	.datad(!\nios2_qsys_0|hbreak_enabled~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_ctrl_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|hbreak_enabled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|hbreak_enabled~0 .extended_lut = "off";
defparam \nios2_qsys_0|hbreak_enabled~0 .lut_mask = 64'h00FC00FCFFFFFFFF;
defparam \nios2_qsys_0|hbreak_enabled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y35_N7
dffeas \nios2_qsys_0|hbreak_enabled (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|hbreak_enabled~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|always104~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|hbreak_enabled .is_wysiwyg = "true";
defparam \nios2_qsys_0|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N4
stratixiv_lcell_comb \nios2_qsys_0|wait_for_one_post_bret_inst~0 (
	.dataa(!\nios2_qsys_0|E_valid~0_combout ),
	.datab(!\nios2_qsys_0|hbreak_enabled~q ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(!\nios2_qsys_0|wait_for_one_post_bret_inst~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_mem_stall~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|wait_for_one_post_bret_inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|wait_for_one_post_bret_inst~0 .extended_lut = "off";
defparam \nios2_qsys_0|wait_for_one_post_bret_inst~0 .lut_mask = 64'h030B030B030F030F;
defparam \nios2_qsys_0|wait_for_one_post_bret_inst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N5
dffeas \nios2_qsys_0|wait_for_one_post_bret_inst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \nios2_qsys_0|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N38
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [19]),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [18]),
	.datad(gnd),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0 .lut_mask = 64'h3333F3F33333F3F3;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N39
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N28
stratixiv_lcell_comb \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0 (
	.dataa(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [20]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|take_action_ocimem_a~combout ),
	.datac(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper|the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk|jdo [21]),
	.datad(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datae(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~q ),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|break_on_reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0 .extended_lut = "off";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0 .lut_mask = 64'h0C0CBF8C0C3FBFBF;
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N29
dffeas \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N6
stratixiv_lcell_comb \nios2_qsys_0|hbreak_req~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|hbreak_enabled~q ),
	.datac(!\nios2_qsys_0|latched_oci_tb_hbreak_req~q ),
	.datad(!\nios2_qsys_0|wait_for_one_post_bret_inst~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_oci_debug|jtag_break~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|hbreak_req~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|hbreak_req~0 .extended_lut = "off";
defparam \nios2_qsys_0|hbreak_req~0 .lut_mask = 64'h0C000C00CC00CC00;
defparam \nios2_qsys_0|hbreak_req~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N20
stratixiv_lcell_comb \nios2_qsys_0|E_valid~1 (
	.dataa(!\nios2_qsys_0|E_valid~0_combout ),
	.datab(!\nios2_qsys_0|hbreak_req~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_hbreak_req~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_valid~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_valid~1 .lut_mask = 64'h4444444455555555;
defparam \nios2_qsys_0|E_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N21
dffeas \nios2_qsys_0|M_valid_from_E (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_valid~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_valid_from_E~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_valid_from_E .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_valid_from_E .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N28
stratixiv_lcell_comb \nios2_qsys_0|E_ctrl_invalidate_i~0 (
	.dataa(!\nios2_qsys_0|E_iw [15]),
	.datab(!\nios2_qsys_0|E_iw [16]),
	.datac(!\nios2_qsys_0|E_iw [11]),
	.datad(!\nios2_qsys_0|E_iw [12]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_ctrl_invalidate_i~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_invalidate_i~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_ctrl_invalidate_i~0 .lut_mask = 64'h0200020080118011;
defparam \nios2_qsys_0|E_ctrl_invalidate_i~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y33_N32
stratixiv_lcell_comb \nios2_qsys_0|E_ctrl_invalidate_i~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_iw [14]),
	.datad(!\nios2_qsys_0|Equal207~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_invalidate_i~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_ctrl_invalidate_i~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_invalidate_i~1 .extended_lut = "off";
defparam \nios2_qsys_0|E_ctrl_invalidate_i~1 .lut_mask = 64'h00000000000F000F;
defparam \nios2_qsys_0|E_ctrl_invalidate_i~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N33
dffeas \nios2_qsys_0|M_ctrl_invalidate_i (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_ctrl_invalidate_i~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_invalidate_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_invalidate_i .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_invalidate_i .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N14
stratixiv_lcell_comb \nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0 (
	.dataa(!\nios2_qsys_0|M_valid_from_E~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_ctrl_invalidate_i~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0 .lut_mask = 64'h0000000055555555;
defparam \nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N12
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_prevent_refill_nxt (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|ic_fill_prevent_refill~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_tag_clr_valid_bits_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_prevent_refill_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_prevent_refill_nxt .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_prevent_refill_nxt .lut_mask = 64'hCCFFCCFFCCCCCCCC;
defparam \nios2_qsys_0|ic_fill_prevent_refill_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N13
dffeas \nios2_qsys_0|ic_fill_prevent_refill (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_prevent_refill_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_prevent_refill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_prevent_refill .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_prevent_refill .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N26
stratixiv_lcell_comb \nios2_qsys_0|F_ic_fill_same_tag_line~2 (
	.dataa(!\nios2_qsys_0|ic_fill_line [2]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|F_pc [4]),
	.datad(!\nios2_qsys_0|ic_fill_line [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_fill_same_tag_line~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_fill_same_tag_line~2 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_fill_same_tag_line~2 .lut_mask = 64'hA00AA00A50055005;
defparam \nios2_qsys_0|F_ic_fill_same_tag_line~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N30
stratixiv_lcell_comb \nios2_qsys_0|F_ic_fill_same_tag_line~1 (
	.dataa(!\nios2_qsys_0|F_pc [10]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|F_pc [11]),
	.datad(!\nios2_qsys_0|ic_fill_tag [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_tag [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_fill_same_tag_line~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_fill_same_tag_line~1 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_fill_same_tag_line~1 .lut_mask = 64'hA050A0500A050A05;
defparam \nios2_qsys_0|F_ic_fill_same_tag_line~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N24
stratixiv_lcell_comb \nios2_qsys_0|F_ic_fill_same_tag_line~3 (
	.dataa(!\nios2_qsys_0|ic_fill_line [0]),
	.datab(!\nios2_qsys_0|F_pc [6]),
	.datac(!\nios2_qsys_0|F_pc [3]),
	.datad(!\nios2_qsys_0|F_ic_fill_same_tag_line~2_combout ),
	.datae(!\nios2_qsys_0|F_ic_fill_same_tag_line~1_combout ),
	.dataf(!\nios2_qsys_0|ic_fill_line [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_fill_same_tag_line~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_fill_same_tag_line~3 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_fill_same_tag_line~3 .lut_mask = 64'h0000008400000021;
defparam \nios2_qsys_0|F_ic_fill_same_tag_line~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N38
stratixiv_lcell_comb \nios2_qsys_0|F_ic_fill_same_tag_line~0 (
	.dataa(!\nios2_qsys_0|F_pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|ic_fill_line [4]),
	.datae(!\nios2_qsys_0|ic_fill_line [5]),
	.dataf(!\nios2_qsys_0|F_pc [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_fill_same_tag_line~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_fill_same_tag_line~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_fill_same_tag_line~0 .lut_mask = 64'hAA00550000AA0055;
defparam \nios2_qsys_0|F_ic_fill_same_tag_line~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N26
stratixiv_lcell_comb \nios2_qsys_0|F_ic_fill_same_tag_line (
	.dataa(!\nios2_qsys_0|F_pc [9]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|F_ic_fill_same_tag_line~3_combout ),
	.datad(!\nios2_qsys_0|ic_fill_line [6]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|F_ic_fill_same_tag_line~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ic_fill_same_tag_line~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ic_fill_same_tag_line .extended_lut = "off";
defparam \nios2_qsys_0|F_ic_fill_same_tag_line .lut_mask = 64'h000000000A050A05;
defparam \nios2_qsys_0|F_ic_fill_same_tag_line .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N27
dffeas \nios2_qsys_0|D_ic_fill_same_tag_line (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ic_fill_same_tag_line~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_ic_fill_same_tag_line~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_ic_fill_same_tag_line .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_ic_fill_same_tag_line .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N6
stratixiv_lcell_comb \nios2_qsys_0|D_ic_fill_starting~0 (
	.dataa(!\nios2_qsys_0|ic_fill_prevent_refill~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(!\nios2_qsys_0|ic_fill_active~q ),
	.datad(!\nios2_qsys_0|D_ic_fill_same_tag_line~q ),
	.datae(!\nios2_qsys_0|D_iw_valid~q ),
	.dataf(!\nios2_qsys_0|D_kill~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ic_fill_starting~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ic_fill_starting~0 .lut_mask = 64'hCFDFFFFFFFFFFFFF;
defparam \nios2_qsys_0|D_ic_fill_starting~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y34_N28
stratixiv_lcell_comb \nios2_qsys_0|D_ic_fill_starting_d1~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|D_ic_fill_starting~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ic_fill_starting_d1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ic_fill_starting_d1~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ic_fill_starting_d1~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \nios2_qsys_0|D_ic_fill_starting_d1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y34_N29
dffeas \nios2_qsys_0|D_ic_fill_starting_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ic_fill_starting_d1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_ic_fill_starting_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_ic_fill_starting_d1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_ic_fill_starting_d1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X41_Y33_N2
stratixiv_lcell_comb \nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1 (
	.dataa(!\nios2_qsys_0|D_ic_fill_starting_d1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|ic_fill_dp_offset [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|ic_fill_initial_offset [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1 .extended_lut = "off";
defparam \nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1 .lut_mask = 64'hAA00AA00FF55FF55;
defparam \nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y33_N3
dffeas \nios2_qsys_0|ic_fill_dp_offset[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|ic_fill_dp_offset_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|ic_fill_dp_offset_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|ic_fill_dp_offset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|ic_fill_dp_offset[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|ic_fill_dp_offset[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N26
stratixiv_lcell_comb \nios2_qsys_0|F_iw[5]~7 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[5]~7 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[5]~7 .lut_mask = 64'h33333333FFFFFFFF;
defparam \nios2_qsys_0|F_iw[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N27
dffeas \nios2_qsys_0|D_iw[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[5]~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N21
dffeas \nios2_qsys_0|E_iw[5] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [5]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[5] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N34
stratixiv_lcell_comb \nios2_qsys_0|E_ld_st_bus~0 (
	.dataa(!\nios2_qsys_0|E_iw [5]),
	.datab(!\nios2_qsys_0|Add16~129_sumout ),
	.datac(!\nios2_qsys_0|E_iw [4]),
	.datad(!\nios2_qsys_0|E_iw [0]),
	.datae(!\nios2_qsys_0|E_iw [1]),
	.dataf(!\nios2_qsys_0|E_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_ld_st_bus~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_ld_st_bus~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_ld_st_bus~0 .lut_mask = 64'h0055007000770077;
defparam \nios2_qsys_0|E_ld_st_bus~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N35
dffeas \nios2_qsys_0|M_ctrl_ld_st_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_ld_st_bus~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_ld_st_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_ld_st_bypass .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_ld_st_bypass .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N27
dffeas \nios2_qsys_0|A_ctrl_ld_st_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_ld_st_bypass~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ctrl_ld_st_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ctrl_ld_st_bypass .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ctrl_ld_st_bypass .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N26
stratixiv_lcell_comb \nios2_qsys_0|A_mem_bypass_pending (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_mem_stall~q ),
	.datad(!\nios2_qsys_0|A_ctrl_ld_st_bypass~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_bypass_pending .extended_lut = "off";
defparam \nios2_qsys_0|A_mem_bypass_pending .lut_mask = 64'h00000000000F000F;
defparam \nios2_qsys_0|A_mem_bypass_pending .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y38_N34
stratixiv_lcell_comb \nios2_qsys_0|Add13~0 (
	.dataa(!\nios2_qsys_0|d_address_offset_field [2]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|d_address_offset_field [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_offset_field [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Add13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add13~0 .extended_lut = "off";
defparam \nios2_qsys_0|Add13~0 .lut_mask = 64'h555555555A5A5A5A;
defparam \nios2_qsys_0|Add13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N20
stratixiv_lcell_comb \nios2_qsys_0|d_address_offset_field_nxt[2]~0 (
	.dataa(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datab(!\nios2_qsys_0|A_mem_baddr [4]),
	.datac(!\nios2_qsys_0|d_address_offset_field[1]~0_combout ),
	.datad(!\nios2_qsys_0|av_addr_accepted~combout ),
	.datae(!\nios2_qsys_0|Add13~0_combout ),
	.dataf(!\nios2_qsys_0|M_alu_result [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_offset_field_nxt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_offset_field_nxt[2]~0 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_offset_field_nxt[2]~0 .lut_mask = 64'h010001FF0B000BFF;
defparam \nios2_qsys_0|d_address_offset_field_nxt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y38_N21
dffeas \nios2_qsys_0|d_address_offset_field[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_address_offset_field_nxt[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_address_offset_field[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_address_offset_field [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_address_offset_field[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_address_offset_field[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N20
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|Equal5~0 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|Equal5~0_combout  = ( !\nios2_qsys_0|d_address_line_field [2] & ( (\nios2_qsys_0|d_address_offset_field [2] & (\mm_interconnect_0|addr_router_001|Equal3~0_combout  & (\nios2_qsys_0|d_address_line_field [0] & 
// !\nios2_qsys_0|d_address_line_field [1]))) ) )

	.dataa(!\nios2_qsys_0|d_address_offset_field [2]),
	.datab(!\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.datac(!\nios2_qsys_0|d_address_line_field [0]),
	.datad(!\nios2_qsys_0|d_address_line_field [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_line_field [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|Equal5~0 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|Equal5~0 .lut_mask = 64'h0100010000000000;
defparam \mm_interconnect_0|addr_router_001|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N10
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|src_data[74]~1 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|src_data[74]~1_combout  = ( \mm_interconnect_0|addr_router_001|Equal1~0_combout  & ( ((!\mm_interconnect_0|addr_router_001|Equal6~1_combout ) # (\mm_interconnect_0|addr_router_001|Equal5~0_combout )) # 
// (\mm_interconnect_0|addr_router_001|always1~1_combout ) ) ) # ( !\mm_interconnect_0|addr_router_001|Equal1~0_combout  & ( (!\mm_interconnect_0|addr_router_001|Equal6~1_combout  & ((\mm_interconnect_0|addr_router_001|Equal5~0_combout ) # 
// (\mm_interconnect_0|addr_router_001|always1~1_combout ))) ) )

	.dataa(!\mm_interconnect_0|addr_router_001|always1~1_combout ),
	.datab(!\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.datac(!\mm_interconnect_0|addr_router_001|Equal5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|addr_router_001|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|src_data[74]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|src_data[74]~1 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|src_data[74]~1 .lut_mask = 64'h4C4C4C4CDFDFDFDF;
defparam \mm_interconnect_0|addr_router_001|src_data[74]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N11
dffeas \mm_interconnect_0|limiter_001|last_dest_id[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|addr_router_001|src_data[74]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|limiter_001|save_dest_id~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter_001|last_dest_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|last_dest_id[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter_001|last_dest_id[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N28
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|Equal0~0 (
// Equation(s):
// \mm_interconnect_0|limiter_001|Equal0~0_combout  = ( \mm_interconnect_0|limiter_001|last_dest_id [0] & ( (!\mm_interconnect_0|addr_router_001|Equal6~1_combout  & (!\mm_interconnect_0|addr_router_001|Equal5~0_combout  & 
// (!\mm_interconnect_0|addr_router_001|always1~1_combout  & !\mm_interconnect_0|addr_router_001|Equal1~0_combout ))) # (\mm_interconnect_0|addr_router_001|Equal6~1_combout  & ((!\mm_interconnect_0|addr_router_001|Equal1~0_combout ) # 
// ((!\mm_interconnect_0|addr_router_001|Equal5~0_combout  & !\mm_interconnect_0|addr_router_001|always1~1_combout )))) ) ) # ( !\mm_interconnect_0|limiter_001|last_dest_id [0] & ( (!\mm_interconnect_0|addr_router_001|Equal6~1_combout  & 
// (((\mm_interconnect_0|addr_router_001|Equal1~0_combout ) # (\mm_interconnect_0|addr_router_001|always1~1_combout )) # (\mm_interconnect_0|addr_router_001|Equal5~0_combout ))) # (\mm_interconnect_0|addr_router_001|Equal6~1_combout  & 
// (\mm_interconnect_0|addr_router_001|Equal1~0_combout  & ((\mm_interconnect_0|addr_router_001|always1~1_combout ) # (\mm_interconnect_0|addr_router_001|Equal5~0_combout )))) ) )

	.dataa(!\mm_interconnect_0|addr_router_001|Equal5~0_combout ),
	.datab(!\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.datac(!\mm_interconnect_0|addr_router_001|always1~1_combout ),
	.datad(!\mm_interconnect_0|addr_router_001|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|limiter_001|last_dest_id [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|Equal0~0 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|Equal0~0 .lut_mask = 64'h4CDF4CDFB320B320;
defparam \mm_interconnect_0|limiter_001|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N34
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|save_dest_id~0 (
// Equation(s):
// \mm_interconnect_0|limiter_001|save_dest_id~0_combout  = ( \nios2_qsys_0|d_read~q  & ( !\nios2_qsys_0|d_write~q  ) )

	.dataa(gnd),
	.datab(!\nios2_qsys_0|d_write~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|save_dest_id~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|save_dest_id~0 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|save_dest_id~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \mm_interconnect_0|limiter_001|save_dest_id~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N18
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|save_dest_id~1 (
// Equation(s):
// \mm_interconnect_0|limiter_001|save_dest_id~1_combout  = ( \mm_interconnect_0|addr_router_001|src_data[76]~0_combout  & ( \mm_interconnect_0|limiter_001|save_dest_id~0_combout  & ( (!\mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout ) # 
// ((!\mm_interconnect_0|limiter_001|Equal0~0_combout  & (\mm_interconnect_0|limiter_001|last_dest_id [2] & !\mm_interconnect_0|limiter_001|Equal0~1_combout ))) ) ) ) # ( !\mm_interconnect_0|addr_router_001|src_data[76]~0_combout  & ( 
// \mm_interconnect_0|limiter_001|save_dest_id~0_combout  & ( (!\mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout ) # ((!\mm_interconnect_0|limiter_001|Equal0~0_combout  & (!\mm_interconnect_0|limiter_001|last_dest_id [2] & 
// !\mm_interconnect_0|limiter_001|Equal0~1_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout ),
	.datab(!\mm_interconnect_0|limiter_001|Equal0~0_combout ),
	.datac(!\mm_interconnect_0|limiter_001|last_dest_id [2]),
	.datad(!\mm_interconnect_0|limiter_001|Equal0~1_combout ),
	.datae(!\mm_interconnect_0|addr_router_001|src_data[76]~0_combout ),
	.dataf(!\mm_interconnect_0|limiter_001|save_dest_id~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|save_dest_id~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|save_dest_id~1 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|save_dest_id~1 .lut_mask = 64'h00000000EAAAAEAA;
defparam \mm_interconnect_0|limiter_001|save_dest_id~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N4
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|WideOr0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout  = ( \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout  & ( !\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout  ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|WideOr0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|WideOr0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mm_interconnect_0|cmd_xbar_demux_001|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N11
dffeas \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N10
stratixiv_lcell_comb \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q )

	.dataa(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N21
dffeas \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N20
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|response_sink_accepted~0 (
// Equation(s):
// \mm_interconnect_0|limiter_001|response_sink_accepted~0_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q  & ( ((\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q )) # (\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ) ) ) # ( 
// !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q  & ( (\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ) ) )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_data_s1_translator|read_latency_shift_reg [0]),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src1_valid~combout ),
	.datad(!\mm_interconnect_0|to_hw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|response_sink_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|response_sink_accepted~0 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|response_sink_accepted~0 .lut_mask = 64'h003300330F3F0F3F;
defparam \mm_interconnect_0|limiter_001|response_sink_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N27
dffeas \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y36_N26
stratixiv_lcell_comb \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N31
dffeas \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y36_N23
dffeas \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y36_N22
stratixiv_lcell_comb \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y36_N15
dffeas \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y36_N14
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|response_sink_accepted~2 (
// Equation(s):
// \mm_interconnect_0|limiter_001|response_sink_accepted~2_combout  = ( \mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q  & ( ((\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q )) # (\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0]) ) ) # ( 
// !\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q  & ( (\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ) ) )

	.dataa(!\mm_interconnect_0|to_sw_data_s1_translator|read_latency_shift_reg [0]),
	.datab(!\mm_interconnect_0|to_sw_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_hw_sig_s1_translator|read_latency_shift_reg [0]),
	.datae(!\mm_interconnect_0|to_hw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|response_sink_accepted~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|response_sink_accepted~2 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|response_sink_accepted~2 .lut_mask = 64'h111111FF111111FF;
defparam \mm_interconnect_0|limiter_001|response_sink_accepted~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y37_N13
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N12
stratixiv_lcell_comb \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q )

	.dataa(gnd),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 64'hCCFFCCFFCCFFCCFF;
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y37_N1
dffeas \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N0
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|response_sink_accepted~1 (
// Equation(s):
// \mm_interconnect_0|limiter_001|response_sink_accepted~1_combout  = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q  & ( 
// ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q )) # 
// (\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ) ) ) # ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q  & ( 
// (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux|src1_valid~combout ),
	.datab(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|response_sink_accepted~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|response_sink_accepted~1 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|response_sink_accepted~1 .lut_mask = 64'h0033003355775577;
defparam \mm_interconnect_0|limiter_001|response_sink_accepted~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y35_N27
dffeas \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y35_N26
stratixiv_lcell_comb \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = (!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) # 
// (\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q )

	.dataa(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][91]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 64'hAAFFAAFFAAFFAAFF;
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N1
dffeas \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .is_wysiwyg = "true";
defparam \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N0
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|response_sink_accepted~3 (
// Equation(s):
// \mm_interconnect_0|limiter_001|response_sink_accepted~3_combout  = ( \mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q  & ( !\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout  & ( 
// (((\mm_interconnect_0|limiter_001|response_sink_accepted~1_combout ) # (\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0])) # (\mm_interconnect_0|limiter_001|response_sink_accepted~2_combout )) # 
// (\mm_interconnect_0|limiter_001|response_sink_accepted~0_combout ) ) ) ) # ( !\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q  & ( !\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout  & ( 
// ((\mm_interconnect_0|limiter_001|response_sink_accepted~1_combout ) # (\mm_interconnect_0|limiter_001|response_sink_accepted~2_combout )) # (\mm_interconnect_0|limiter_001|response_sink_accepted~0_combout ) ) ) )

	.dataa(!\mm_interconnect_0|limiter_001|response_sink_accepted~0_combout ),
	.datab(!\mm_interconnect_0|limiter_001|response_sink_accepted~2_combout ),
	.datac(!\mm_interconnect_0|to_sw_sig_s1_translator|read_latency_shift_reg [0]),
	.datad(!\mm_interconnect_0|limiter_001|response_sink_accepted~1_combout ),
	.datae(!\mm_interconnect_0|to_sw_sig_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~q ),
	.dataf(!\mm_interconnect_0|rsp_xbar_mux_001|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|response_sink_accepted~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|response_sink_accepted~3 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|response_sink_accepted~3 .lut_mask = 64'h77FF7FFF00000000;
defparam \mm_interconnect_0|limiter_001|response_sink_accepted~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N30
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|pending_response_count[0]~0 (
// Equation(s):
// \mm_interconnect_0|limiter_001|pending_response_count[0]~0_combout  = ( \mm_interconnect_0|limiter_001|response_sink_accepted~3_combout  & ( !\mm_interconnect_0|limiter_001|pending_response_count [0] $ 
// (((\mm_interconnect_0|limiter_001|save_dest_id~1_combout  & !\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout ))) ) ) # ( !\mm_interconnect_0|limiter_001|response_sink_accepted~3_combout  & ( !\mm_interconnect_0|limiter_001|pending_response_count [0] 
// $ (((!\mm_interconnect_0|limiter_001|save_dest_id~1_combout ) # (\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout ))) ) )

	.dataa(!\mm_interconnect_0|limiter_001|save_dest_id~1_combout ),
	.datab(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|limiter_001|pending_response_count [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|limiter_001|response_sink_accepted~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|pending_response_count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|pending_response_count[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|pending_response_count[0]~0 .lut_mask = 64'h44BB44BBBB44BB44;
defparam \mm_interconnect_0|limiter_001|pending_response_count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N31
dffeas \mm_interconnect_0|limiter_001|pending_response_count[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|limiter_001|pending_response_count[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter_001|pending_response_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|pending_response_count[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter_001|pending_response_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N28
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|has_pending_responses~0 (
// Equation(s):
// \mm_interconnect_0|limiter_001|has_pending_responses~0_combout  = ( \mm_interconnect_0|limiter_001|response_sink_accepted~3_combout  & ( (\mm_interconnect_0|limiter_001|has_pending_responses~q  & ((!\mm_interconnect_0|limiter_001|pending_response_count 
// [0]) # ((\mm_interconnect_0|limiter_001|save_dest_id~1_combout  & !\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout )))) ) ) # ( !\mm_interconnect_0|limiter_001|response_sink_accepted~3_combout  & ( 
// ((\mm_interconnect_0|limiter_001|save_dest_id~1_combout  & (!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout  & !\mm_interconnect_0|limiter_001|pending_response_count [0]))) # (\mm_interconnect_0|limiter_001|has_pending_responses~q ) ) )

	.dataa(!\mm_interconnect_0|limiter_001|save_dest_id~1_combout ),
	.datab(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~combout ),
	.datac(!\mm_interconnect_0|limiter_001|pending_response_count [0]),
	.datad(!\mm_interconnect_0|limiter_001|has_pending_responses~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|limiter_001|response_sink_accepted~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|has_pending_responses~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|has_pending_responses~0 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|has_pending_responses~0 .lut_mask = 64'h40FF40FF00F400F4;
defparam \mm_interconnect_0|limiter_001|has_pending_responses~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N29
dffeas \mm_interconnect_0|limiter_001|has_pending_responses (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|limiter_001|has_pending_responses~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter_001|has_pending_responses~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|has_pending_responses .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter_001|has_pending_responses .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N16
stratixiv_lcell_comb \mm_interconnect_0|limiter_001|suppress_change_dest_id~0 (
// Equation(s):
// \mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout  = (\mm_interconnect_0|limiter_001|has_pending_responses~q  & !\nios2_qsys_0|d_write~q )

	.dataa(!\mm_interconnect_0|limiter_001|has_pending_responses~q ),
	.datab(!\nios2_qsys_0|d_write~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|suppress_change_dest_id~0 .extended_lut = "off";
defparam \mm_interconnect_0|limiter_001|suppress_change_dest_id~0 .lut_mask = 64'h4444444444444444;
defparam \mm_interconnect_0|limiter_001|suppress_change_dest_id~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y38_N27
dffeas \mm_interconnect_0|limiter_001|last_channel[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|addr_router_001|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|limiter_001|save_dest_id~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|limiter_001|last_channel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|limiter_001|last_channel[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|limiter_001|last_channel[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N30
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout  = ( !\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout  & ( (\mm_interconnect_0|addr_router_001|Equal1~0_combout  & 
// ((!\mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout ) # (\mm_interconnect_0|limiter_001|last_channel [0]))) ) )

	.dataa(!\mm_interconnect_0|limiter_001|suppress_change_dest_id~0_combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|addr_router_001|Equal1~0_combout ),
	.datad(!\mm_interconnect_0|limiter_001|last_channel [0]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|to_sw_data_s1_translator|av_begintransfer~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0 .lut_mask = 64'h0A0F0A0F00000000;
defparam \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N2
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout  = ( \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout  & ( (!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg [0]) # ((\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg [1] & 
// !\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout )) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg [0]),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1 .lut_mask = 64'h00000000BBAABBAA;
defparam \mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N3
dffeas \mm_interconnect_0|cmd_xbar_mux|saved_grant[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|arb|grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|saved_grant[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_xbar_mux|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N10
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|update_grant~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout  = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout  & ( (!\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout  & 
// (((!\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q )))) # (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout  & (((\mm_interconnect_0|cmd_xbar_mux|saved_grant [0])) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]))) ) ) # ( 
// !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout  & ( (!\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout  & !\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q ) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout ),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|update_grant~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|update_grant~0 .lut_mask = 64'hF000F000F707F707;
defparam \mm_interconnect_0|cmd_xbar_mux|update_grant~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N8
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout  = ( !\mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N9
dffeas \mm_interconnect_0|cmd_xbar_mux|packet_in_progress (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|packet_in_progress .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_xbar_mux|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N38
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout  = ( \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout  & ( (!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0] & 
// ((!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & (!\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q )) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & 
// ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ))))) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant [0] & 
// (((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout )))) ) ) ) # ( !\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout  & ( \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout  
// & ( (!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0] & (!\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q )) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant [0] & 
// ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ))) ) ) ) # ( \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout  & ( !\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout  & 
// ( (!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & (!\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q )) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant [1] & 
// ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ))) ) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|packet_in_progress~q ),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datae(!\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0 .lut_mask = 64'h0000AA0F8B8B8B0F;
defparam \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N21
dffeas \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N0
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout  = ( \mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout  & ( (\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg [1] & \mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout ) ) ) # ( 
// !\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout  & ( (\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout  & ((!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg [0]) # (\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg [1]))) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg [0]),
	.datab(!\mm_interconnect_0|cmd_xbar_mux|arb|top_priority_reg [1]),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_xbar_demux_001|src0_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux|src0_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0 .lut_mask = 64'h00BB00BB00330033;
defparam \mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N1
dffeas \mm_interconnect_0|cmd_xbar_mux|saved_grant[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux|arb|grant[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_xbar_mux|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux|saved_grant[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_xbar_mux|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N18
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  = ( \nios2_qsys_0|d_read~q  & ( (\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout  & (((\nios2_qsys_0|i_read~q  & 
// \mm_interconnect_0|cmd_xbar_mux|saved_grant [0])) # (\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]))) ) ) # ( !\nios2_qsys_0|d_read~q  & ( (\nios2_qsys_0|i_read~q  & (\mm_interconnect_0|cmd_xbar_mux|saved_grant [0] & 
// \mm_interconnect_0|cmd_xbar_mux|WideOr1~combout )) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [1]),
	.datab(!\nios2_qsys_0|i_read~q ),
	.datac(!\mm_interconnect_0|cmd_xbar_mux|saved_grant [0]),
	.datad(!\mm_interconnect_0|cmd_xbar_mux|WideOr1~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .lut_mask = 64'h0003000300570057;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N28
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout  = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & ( 
// (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0] & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) ) ) # ( 
// !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & ( ((\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & 
// (!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q  & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]))) # 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q ),
	.datac(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [0]),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h04FF04FF00F000F0;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y37_N29
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N6
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout  = (!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & 
// !\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datab(!\nios2_qsys_0|the_vectadd_nios2_qsys_0_nios2_oci|the_vectadd_nios2_qsys_0_nios2_ocimem|waitrequest~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 .lut_mask = 64'h8888888888888888;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N4
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout  = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout  & ( 
// (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout  & \jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ) ) )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout ),
	.datab(gnd),
	.datac(!\jtag_uart_0|vectadd_jtag_uart_0_alt_jtag_atlantic|rst1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000005050505;
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N5
dffeas \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N10
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_demux|src0_valid (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  = (\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0] & 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q )

	.dataa(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_demux|src0_valid .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_demux|src0_valid .lut_mask = 64'h0055005500550055;
defparam \mm_interconnect_0|rsp_xbar_demux|src0_valid .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N22
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[0] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [0] = ( \onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & ( ((\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0])) # 
// (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) ) # ( !\onchip_memory2_0|the_altsyncram|auto_generated|q_a [0] & ( (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & 
// \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [0]),
	.datae(gnd),
	.dataf(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[0] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[0] .lut_mask = 64'h005500550F5F0F5F;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N23
dffeas \nios2_qsys_0|i_readdata_d1[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [0]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N0
stratixiv_lcell_comb \nios2_qsys_0|F_iw[4]~11 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[4]~11 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[4]~11 .lut_mask = 64'h33333333FFFFFFFF;
defparam \nios2_qsys_0|F_iw[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N1
dffeas \nios2_qsys_0|D_iw[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[4]~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N13
dffeas \nios2_qsys_0|E_iw[4] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|D_iw [4]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_iw[4] .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N2
stratixiv_lcell_comb \nios2_qsys_0|M_ctrl_ld_st_nxt~0 (
	.dataa(!\nios2_qsys_0|E_iw [1]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_iw [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_ctrl_ld_st_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_ld_st_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_ctrl_ld_st_nxt~0 .lut_mask = 64'h50505050FFFFFFFF;
defparam \nios2_qsys_0|M_ctrl_ld_st_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N4
stratixiv_lcell_comb \nios2_qsys_0|E_ld_st_cache~0 (
	.dataa(!\nios2_qsys_0|E_iw [0]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_ctrl_ld_st_nxt~0_combout ),
	.datad(!\nios2_qsys_0|Add16~129_sumout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_ld_st_cache~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_ld_st_cache~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_ld_st_cache~0 .lut_mask = 64'h0500050000000000;
defparam \nios2_qsys_0|E_ld_st_cache~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N5
dffeas \nios2_qsys_0|M_ctrl_ld_st_non_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_ld_st_cache~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_ld_st_non_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_ld_st_non_bypass .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_ld_st_non_bypass .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N26
stratixiv_lcell_comb \nios2_qsys_0|M_dc_want_fill (
	.dataa(!\nios2_qsys_0|M_sel_data_master~q ),
	.datab(!\nios2_qsys_0|M_ctrl_ld_st_non_bypass~q ),
	.datac(!\nios2_qsys_0|M_valid_from_E~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_dc_hit~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_want_fill~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_want_fill .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_want_fill .lut_mask = 64'h0101010100000000;
defparam \nios2_qsys_0|M_dc_want_fill .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N27
dffeas \nios2_qsys_0|A_dc_want_fill (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_want_fill~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_want_fill~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_want_fill .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_want_fill .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N24
stratixiv_lcell_comb \nios2_qsys_0|A_ld_bypass_delayed~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_wb_active~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_ctrl_ld_bypass~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_valid_from_E~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_ld_bypass_delayed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_ld_bypass_delayed~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_ld_bypass_delayed~0 .lut_mask = 64'h0000000000330033;
defparam \nios2_qsys_0|A_ld_bypass_delayed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N25
dffeas \nios2_qsys_0|A_ld_bypass_delayed (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_ld_bypass_delayed~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ld_bypass_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ld_bypass_delayed .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ld_bypass_delayed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N26
stratixiv_lcell_comb \nios2_qsys_0|A_ld_bypass_delayed_started~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_wb_active~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_ld_bypass_delayed_started~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_ld_bypass_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_ld_bypass_delayed_started~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_ld_bypass_delayed_started~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_ld_bypass_delayed_started~0 .lut_mask = 64'h00FF00FFCCFFCCFF;
defparam \nios2_qsys_0|A_ld_bypass_delayed_started~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N27
dffeas \nios2_qsys_0|A_ld_bypass_delayed_started (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_ld_bypass_delayed_started~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\nios2_qsys_0|A_mem_stall~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ld_bypass_delayed_started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ld_bypass_delayed_started .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ld_bypass_delayed_started .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N18
stratixiv_lcell_comb \nios2_qsys_0|d_read_nxt~0 (
	.dataa(!\nios2_qsys_0|A_dc_want_fill~q ),
	.datab(!\nios2_qsys_0|A_dc_fill_has_started~q ),
	.datac(!\nios2_qsys_0|A_ld_bypass_delayed_started~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_ld_bypass_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_read_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|d_read_nxt~0 .lut_mask = 64'h44444444F4F4F4F4;
defparam \nios2_qsys_0|d_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N0
stratixiv_lcell_comb \nios2_qsys_0|d_read_nxt~1 (
	.dataa(!\nios2_qsys_0|d_read_nxt~0_combout ),
	.datab(!\nios2_qsys_0|M_ctrl_ld_bypass~q ),
	.datac(!\nios2_qsys_0|always104~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_wb_active~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_read_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_read_nxt~1 .extended_lut = "off";
defparam \nios2_qsys_0|d_read_nxt~1 .lut_mask = 64'h5757575700000000;
defparam \nios2_qsys_0|d_read_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N6
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout  = ( \mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout  & ( (\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout  & 
// \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ) ) ) # ( !\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout  & ( 
// \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout  ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest .lut_mask = 64'h00FF00FF00550055;
defparam \mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N14
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[0]~3 (
	.dataa(!\nios2_qsys_0|d_read~q ),
	.datab(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout ),
	.datac(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datad(!\nios2_qsys_0|A_dc_rd_addr_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_addr_cnt_nxt[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[0]~3 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[0]~3 .lut_mask = 64'h1F0E1F0E1F0E1F0E;
defparam \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N36
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_addr_cnt[2]~0 (
	.dataa(!\nios2_qsys_0|d_read~q ),
	.datab(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datac(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_addr_cnt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_addr_cnt[2]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_addr_cnt[2]~0 .lut_mask = 64'hFF33FF77FF33FF37;
defparam \nios2_qsys_0|A_dc_rd_addr_cnt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N15
dffeas \nios2_qsys_0|A_dc_rd_addr_cnt[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_rd_addr_cnt_nxt[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_rd_addr_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_addr_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_addr_cnt[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_addr_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N12
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[1]~2 (
	.dataa(!\nios2_qsys_0|d_read~q ),
	.datab(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_rd_addr_cnt [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_addr_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_addr_cnt_nxt[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[1]~2 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[1]~2 .lut_mask = 64'h0011001111001100;
defparam \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N13
dffeas \nios2_qsys_0|A_dc_rd_addr_cnt[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_rd_addr_cnt_nxt[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_rd_addr_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_addr_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_addr_cnt[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_addr_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N8
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[2]~1 (
	.dataa(!\nios2_qsys_0|d_read~q ),
	.datab(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout ),
	.datac(!\nios2_qsys_0|A_dc_rd_addr_cnt [1]),
	.datad(!\nios2_qsys_0|A_dc_rd_addr_cnt [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_addr_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_addr_cnt_nxt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[2]~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[2]~1 .lut_mask = 64'h0011001101100110;
defparam \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N9
dffeas \nios2_qsys_0|A_dc_rd_addr_cnt[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_rd_addr_cnt_nxt[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_rd_addr_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_addr_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_addr_cnt[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_addr_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N32
stratixiv_lcell_comb \nios2_qsys_0|Add14~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_dc_rd_addr_cnt [3]),
	.datac(!\nios2_qsys_0|A_dc_rd_addr_cnt [2]),
	.datad(!\nios2_qsys_0|A_dc_rd_addr_cnt [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_addr_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Add14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Add14~0 .extended_lut = "off";
defparam \nios2_qsys_0|Add14~0 .lut_mask = 64'h33333333333C333C;
defparam \nios2_qsys_0|Add14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N10
stratixiv_lcell_comb \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[3]~0 (
	.dataa(!\nios2_qsys_0|d_read~q ),
	.datab(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout ),
	.datac(!\nios2_qsys_0|A_dc_fill_starting~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_rd_addr_cnt_nxt[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[3]~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[3]~0 .lut_mask = 64'hE0E0E0E0F1F1F1F1;
defparam \nios2_qsys_0|A_dc_rd_addr_cnt_nxt[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N11
dffeas \nios2_qsys_0|A_dc_rd_addr_cnt[3] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_rd_addr_cnt_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|A_dc_rd_addr_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_rd_addr_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_rd_addr_cnt[3] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_rd_addr_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N34
stratixiv_lcell_comb \nios2_qsys_0|d_read_nxt~2 (
	.dataa(!\nios2_qsys_0|d_read_nxt~1_combout ),
	.datab(!\nios2_qsys_0|A_dc_rd_addr_cnt [3]),
	.datac(gnd),
	.datad(!\nios2_qsys_0|d_read~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_read_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_read_nxt~2 .extended_lut = "off";
defparam \nios2_qsys_0|d_read_nxt~2 .lut_mask = 64'h55FF55FF55DD55DD;
defparam \nios2_qsys_0|d_read_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N35
dffeas \nios2_qsys_0|d_read (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_read_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_read .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_read .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y38_N22
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wb_rd_data_first_nxt~0 (
	.dataa(!\nios2_qsys_0|d_read~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_wb_rd_data_starting~q ),
	.datad(!\nios2_qsys_0|A_dc_wb_rd_data_first~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wb_rd_data_first_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_rd_data_first_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wb_rd_data_first_nxt~0 .lut_mask = 64'h0F550F550F550F55;
defparam \nios2_qsys_0|A_dc_wb_rd_data_first_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y38_N23
dffeas \nios2_qsys_0|A_dc_wb_rd_data_first (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_wb_rd_data_first_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_rd_data_first~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_rd_data_first .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_rd_data_first .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y38_N20
stratixiv_lcell_comb \nios2_qsys_0|A_dc_wb_wr_starting (
	.dataa(!\nios2_qsys_0|d_read~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_wb_rd_data_first~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_wb_wr_starting~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_wr_starting .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_wb_wr_starting .lut_mask = 64'h00AA00AA00AA00AA;
defparam \nios2_qsys_0|A_dc_wb_wr_starting .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N24
stratixiv_lcell_comb \nios2_qsys_0|A_st_bypass_delayed~0 (
	.dataa(!\nios2_qsys_0|A_dc_wb_active~q ),
	.datab(!\nios2_qsys_0|M_ctrl_st_bypass~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_valid_from_E~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_st_bypass_delayed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_st_bypass_delayed~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_st_bypass_delayed~0 .lut_mask = 64'h0011001100110011;
defparam \nios2_qsys_0|A_st_bypass_delayed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y37_N25
dffeas \nios2_qsys_0|A_st_bypass_delayed (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_st_bypass_delayed~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_bypass_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_bypass_delayed .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_bypass_delayed .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N2
stratixiv_lcell_comb \nios2_qsys_0|A_st_bypass_delayed_started~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_wb_active~q ),
	.datad(!\nios2_qsys_0|A_st_bypass_delayed_started~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_st_bypass_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_st_bypass_delayed_started~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_st_bypass_delayed_started~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_st_bypass_delayed_started~0 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \nios2_qsys_0|A_st_bypass_delayed_started~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y37_N3
dffeas \nios2_qsys_0|A_st_bypass_delayed_started (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_st_bypass_delayed_started~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\nios2_qsys_0|A_mem_stall~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_bypass_delayed_started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_bypass_delayed_started .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_bypass_delayed_started .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N26
stratixiv_lcell_comb \nios2_qsys_0|d_write_nxt~0 (
	.dataa(!\nios2_qsys_0|A_dc_wb_active~q ),
	.datab(!\nios2_qsys_0|M_ctrl_st_bypass~q ),
	.datac(!\nios2_qsys_0|A_st_bypass_delayed_started~q ),
	.datad(!\nios2_qsys_0|always104~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_st_bypass_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_write_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_write_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|d_write_nxt~0 .lut_mask = 64'h00220022A0A2A0A2;
defparam \nios2_qsys_0|d_write_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N0
stratixiv_lcell_comb \nios2_qsys_0|d_write_nxt~1 (
	.dataa(!\nios2_qsys_0|A_dc_wb_wr_starting~combout ),
	.datab(!\nios2_qsys_0|d_write_nxt~0_combout ),
	.datac(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~combout ),
	.datad(!\nios2_qsys_0|d_write~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_wr_data_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_write_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_write_nxt~1 .extended_lut = "off";
defparam \nios2_qsys_0|d_write_nxt~1 .lut_mask = 64'h77FF77FF77F777F7;
defparam \nios2_qsys_0|d_write_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y37_N1
dffeas \nios2_qsys_0|d_write (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_write_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_write .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_write .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N30
stratixiv_lcell_comb \onchip_memory2_0|wren~0 (
// Equation(s):
// \onchip_memory2_0|wren~0_combout  = ( !\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout  & ( (\nios2_qsys_0|d_write~q  & (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & 
// !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1])) ) )

	.dataa(!\nios2_qsys_0|d_write~q ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\onchip_memory2_0|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \onchip_memory2_0|wren~0 .extended_lut = "off";
defparam \onchip_memory2_0|wren~0 .lut_mask = 64'h0500050000000000;
defparam \onchip_memory2_0|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N12
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_mux|src_data[1] (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_mux|src_data [1] = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1] & ( ((\onchip_memory2_0|the_altsyncram|auto_generated|q_a [1] & \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout )) # 
// (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ) ) ) # ( !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1] & ( (\onchip_memory2_0|the_altsyncram|auto_generated|q_a [1] & 
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ) ) )

	.dataa(!\onchip_memory2_0|the_altsyncram|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datad(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_mux|src_data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[1] .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[1] .lut_mask = 64'h0505050505FF05FF;
defparam \mm_interconnect_0|rsp_xbar_mux|src_data[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N13
dffeas \nios2_qsys_0|i_readdata_d1[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|rsp_xbar_mux|src_data [1]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdata_d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdata_d1[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdata_d1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N10
stratixiv_lcell_comb \nios2_qsys_0|F_ctrl_b_is_dst~0 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [2]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|F_iw~0_combout ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_ctrl_b_is_dst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_ctrl_b_is_dst~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_ctrl_b_is_dst~0 .lut_mask = 64'hF000F000A0F0A0F0;
defparam \nios2_qsys_0|F_ctrl_b_is_dst~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N11
dffeas \nios2_qsys_0|D_ctrl_b_is_dst (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_ctrl_b_is_dst~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_b_is_dst .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_ctrl_b_is_dst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N2
stratixiv_lcell_comb \nios2_qsys_0|D_data_depend~0 (
	.dataa(!\nios2_qsys_0|D_ctrl_b_is_dst~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_regnum_b_cmp_D~q ),
	.datad(!\nios2_qsys_0|E_regnum_a_cmp_D~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_a_not_src~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_data_depend~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_data_depend~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_data_depend~0 .lut_mask = 64'h0AFF0AFF0A0A0A0A;
defparam \nios2_qsys_0|D_data_depend~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N10
stratixiv_lcell_comb \nios2_qsys_0|D_data_depend~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|D_data_depend~0_combout ),
	.datad(gnd),
	.datae(!\nios2_qsys_0|D_data_depend~1_combout ),
	.dataf(!\nios2_qsys_0|E_ctrl_late_result~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_data_depend~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_data_depend~2 .extended_lut = "off";
defparam \nios2_qsys_0|D_data_depend~2 .lut_mask = 64'hFFFF0000F0F00000;
defparam \nios2_qsys_0|D_data_depend~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N12
stratixiv_lcell_comb \nios2_qsys_0|F_stall (
	.dataa(!\nios2_qsys_0|A_mem_stall~q ),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|D_data_depend~2_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_issue~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_stall .extended_lut = "off";
defparam \nios2_qsys_0|F_stall .lut_mask = 64'h5555555577557755;
defparam \nios2_qsys_0|F_stall .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N22
stratixiv_lcell_comb \nios2_qsys_0|F_iw[16]~6 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[16]~6 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[16]~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \nios2_qsys_0|F_iw[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N23
dffeas \nios2_qsys_0|D_iw[16] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[16]~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[16] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N36
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_logic~0 (
	.dataa(!\nios2_qsys_0|D_iw [1]),
	.datab(!\nios2_qsys_0|D_iw [3]),
	.datac(!\nios2_qsys_0|D_iw [2]),
	.datad(!\nios2_qsys_0|D_iw [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_logic~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_logic~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_logic~0 .lut_mask = 64'h020002000A000A00;
defparam \nios2_qsys_0|D_ctrl_logic~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y32_N24
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_logic~1 (
	.dataa(!\nios2_qsys_0|D_iw [16]),
	.datab(!\nios2_qsys_0|D_iw [13]),
	.datac(!\nios2_qsys_0|D_ctrl_logic~0_combout ),
	.datad(!\nios2_qsys_0|D_ctrl_mulx~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_logic~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_logic~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_logic~1 .lut_mask = 64'h0F2F0F2F0F0F0F0F;
defparam \nios2_qsys_0|D_ctrl_logic~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N25
dffeas \nios2_qsys_0|E_ctrl_logic (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_logic .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N4
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result~4 (
	.dataa(!\nios2_qsys_0|E_ctrl_logic~q ),
	.datab(!\nios2_qsys_0|E_logic_op [1]),
	.datac(!\nios2_qsys_0|E_src1 [7]),
	.datad(!\nios2_qsys_0|E_logic_op [0]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_src2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result~4 .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result~4 .lut_mask = 64'h4101410111141114;
defparam \nios2_qsys_0|E_alu_result~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N0
stratixiv_lcell_comb \nios2_qsys_0|E_alu_result[7] (
	.dataa(!\nios2_qsys_0|E_alu_result~4_combout ),
	.datab(!\nios2_qsys_0|E_extra_pc [5]),
	.datac(!\nios2_qsys_0|E_ctrl_retaddr~q ),
	.datad(gnd),
	.datae(!\nios2_qsys_0|Add16~33_sumout ),
	.dataf(!\nios2_qsys_0|E_alu_result~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_alu_result [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_alu_result[7] .extended_lut = "off";
defparam \nios2_qsys_0|E_alu_result[7] .lut_mask = 64'h575757575757FFFF;
defparam \nios2_qsys_0|E_alu_result[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N1
dffeas \nios2_qsys_0|M_alu_result[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_alu_result [7]),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_alu_result[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N21
dffeas \nios2_qsys_0|A_mem_baddr[7] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_alu_result [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_baddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_baddr[7] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_baddr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N39
dffeas \nios2_qsys_0|A_dc_wb_line[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_mem_baddr [7]),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\nios2_qsys_0|A_dc_xfer_rd_data_starting~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_wb_line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_wb_line[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_wb_line[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y36_N2
stratixiv_lcell_comb \nios2_qsys_0|d_address_line_field_nxt[2]~2 (
	.dataa(!\nios2_qsys_0|A_mem_baddr [7]),
	.datab(!\nios2_qsys_0|M_alu_result [7]),
	.datac(!\nios2_qsys_0|d_address_tag_field_nxt~0_combout ),
	.datad(!\nios2_qsys_0|A_dc_wb_wr_want_dmaster~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_wb_line [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_address_line_field_nxt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_address_line_field_nxt[2]~2 .extended_lut = "off";
defparam \nios2_qsys_0|d_address_line_field_nxt[2]~2 .lut_mask = 64'h00530053FF53FF53;
defparam \nios2_qsys_0|d_address_line_field_nxt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N3
dffeas \nios2_qsys_0|d_address_line_field[2] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_address_line_field_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_address_line_field [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_address_line_field[2] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_address_line_field[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y37_N4
stratixiv_lcell_comb \mm_interconnect_0|addr_router_001|src_channel[1]~0 (
// Equation(s):
// \mm_interconnect_0|addr_router_001|src_channel[1]~0_combout  = ( \nios2_qsys_0|d_address_offset_field [2] & ( (!\nios2_qsys_0|d_address_line_field [2] & (\mm_interconnect_0|addr_router_001|Equal3~0_combout  & !\nios2_qsys_0|d_address_line_field [1])) ) ) 
// # ( !\nios2_qsys_0|d_address_offset_field [2] & ( (!\nios2_qsys_0|d_address_line_field [2] & (\mm_interconnect_0|addr_router_001|Equal3~0_combout  & (\nios2_qsys_0|d_read~q  & !\nios2_qsys_0|d_address_line_field [1]))) ) )

	.dataa(!\nios2_qsys_0|d_address_line_field [2]),
	.datab(!\mm_interconnect_0|addr_router_001|Equal3~0_combout ),
	.datac(!\nios2_qsys_0|d_read~q ),
	.datad(!\nios2_qsys_0|d_address_line_field [1]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|d_address_offset_field [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|addr_router_001|src_channel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|addr_router_001|src_channel[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|addr_router_001|src_channel[1]~0 .lut_mask = 64'h0200020022002200;
defparam \mm_interconnect_0|addr_router_001|src_channel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N36
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout  = (!\mm_interconnect_0|addr_router_001|Equal1~0_combout  & (!\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout  & (!\mm_interconnect_0|addr_router_001|src_channel[1]~0_combout  $ 
// (\mm_interconnect_0|addr_router_001|Equal6~1_combout ))))

	.dataa(!\mm_interconnect_0|addr_router_001|src_channel[1]~0_combout ),
	.datab(!\mm_interconnect_0|addr_router_001|Equal6~1_combout ),
	.datac(!\mm_interconnect_0|addr_router_001|Equal1~0_combout ),
	.datad(!\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1 .lut_mask = 64'h9000900090009000;
defparam \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N12
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout  = ( \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout  & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & 
// ((!\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout  & (!\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q )) # (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout  & 
// ((\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ))))) # (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & (((\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout )))) ) ) ) # ( 
// !\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout  & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout  & 
// \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ) ) ) ) # ( \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout  & ( !\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( 
// (!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & (!\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q )) # (\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] & 
// ((\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ))) ) ) ) # ( !\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout  & ( !\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1] & ( 
// (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout  & !\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q ) ) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(!\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout ),
	.datac(!\mm_interconnect_0|cmd_xbar_mux_001|packet_in_progress~q ),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(!\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout ),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0 .lut_mask = 64'h3030A0F5003380F7;
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N15
dffeas \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N20
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout  = ( \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg [1] & ( \mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout  ) ) # ( !\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg 
// [1] & ( (!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg [0] & (\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout  & !\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout )) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg [0]),
	.datab(!\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0 .lut_mask = 64'h2200220033333333;
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N38
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout  = ( !\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N39
dffeas \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y37_N22
stratixiv_lcell_comb \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1 (
// Equation(s):
// \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout  = ( \mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg [1] & ( (\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout  & ((!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg [0]) # 
// (!\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout ))) ) ) # ( !\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg [1] & ( (!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg [0] & 
// \mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout ) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg [0]),
	.datab(!\mm_interconnect_0|cmd_xbar_demux_001|src1_valid~1_combout ),
	.datac(gnd),
	.datad(!\mm_interconnect_0|cmd_xbar_demux|src1_valid~0_combout ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|cmd_xbar_mux_001|arb|top_priority_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1 .extended_lut = "off";
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1 .lut_mask = 64'h00AA00AA00EE00EE;
defparam \mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y37_N23
dffeas \mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|cmd_xbar_mux_001|arb|grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mm_interconnect_0|cmd_xbar_mux_001|update_grant~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0] .is_wysiwyg = "true";
defparam \mm_interconnect_0|cmd_xbar_mux_001|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y37_N25
dffeas \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N24
stratixiv_lcell_comb \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 (
// Equation(s):
// \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q  & ( 
// \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] ) ) # ( \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q  & ( 
// !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] ) ) ) # ( 
// !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q  & ( !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1] & ( 
// \mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0] ) ) )

	.dataa(!\mm_interconnect_0|cmd_xbar_mux_001|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]~q ),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .extended_lut = "off";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .lut_mask = 64'h555555550000FFFF;
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y37_N15
dffeas \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71] .is_wysiwyg = "true";
defparam \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y37_N14
stratixiv_lcell_comb \mm_interconnect_0|rsp_xbar_demux_001|src0_valid (
// Equation(s):
// \mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  = ( \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0] & ( \mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|rsp_xbar_demux_001|src0_valid .extended_lut = "off";
defparam \mm_interconnect_0|rsp_xbar_demux_001|src0_valid .lut_mask = 64'h0000000000FF00FF;
defparam \mm_interconnect_0|rsp_xbar_demux_001|src0_valid .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y37_N16
stratixiv_lcell_comb \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 (
// Equation(s):
// \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout  = ( \mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q  & ( 
// (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & (!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout  & !\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q )) ) ) # ( 
// !\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q  & ( (!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & (\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout )) # 
// (\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout  & ((!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ))) ) )

	.dataa(!\mm_interconnect_0|rsp_xbar_demux_001|src0_valid~combout ),
	.datab(gnd),
	.datac(!\mm_interconnect_0|rsp_xbar_demux|src0_valid~combout ),
	.datad(!\mm_interconnect_0|onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.datae(gnd),
	.dataf(!\mm_interconnect_0|nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 .extended_lut = "off";
defparam \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 .lut_mask = 64'h5F0A5F0A50005000;
defparam \mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y37_N17
dffeas \nios2_qsys_0|i_readdatavalid_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\mm_interconnect_0|nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|i_readdatavalid_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|i_readdatavalid_d1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|i_readdatavalid_d1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N4
stratixiv_lcell_comb \nios2_qsys_0|F_iw[0]~10 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[0]~10 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[0]~10 .lut_mask = 64'h00000000CCCCCCCC;
defparam \nios2_qsys_0|F_iw[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N5
dffeas \nios2_qsys_0|D_iw[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N2
stratixiv_lcell_comb \nios2_qsys_0|E_ctrl_br_cond_nxt~0 (
	.dataa(!\nios2_qsys_0|D_iw [1]),
	.datab(!\nios2_qsys_0|D_iw [0]),
	.datac(!\nios2_qsys_0|D_iw [3]),
	.datad(!\nios2_qsys_0|D_iw [2]),
	.datae(!\nios2_qsys_0|D_iw [5]),
	.dataf(!\nios2_qsys_0|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_ctrl_br_cond_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_br_cond_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_ctrl_br_cond_nxt~0 .lut_mask = 64'h0404444400440044;
defparam \nios2_qsys_0|E_ctrl_br_cond_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N3
dffeas \nios2_qsys_0|E_ctrl_br_cond (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_ctrl_br_cond_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_br_cond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_br_cond .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_br_cond .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N24
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_flush_pipe_always~0 (
	.dataa(!\nios2_qsys_0|D_iw [11]),
	.datab(!\nios2_qsys_0|D_iw [12]),
	.datac(!\nios2_qsys_0|D_iw [16]),
	.datad(!\nios2_qsys_0|D_iw [13]),
	.datae(!\nios2_qsys_0|D_iw [14]),
	.dataf(!\nios2_qsys_0|D_iw [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_flush_pipe_always~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_flush_pipe_always~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_flush_pipe_always~0 .lut_mask = 64'h408C448E008C000F;
defparam \nios2_qsys_0|D_ctrl_flush_pipe_always~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N18
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_flush_pipe_always~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|Equal169~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_flush_pipe_always~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_flush_pipe_always~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_flush_pipe_always~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_flush_pipe_always~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_qsys_0|D_ctrl_flush_pipe_always~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N19
dffeas \nios2_qsys_0|E_ctrl_flush_pipe_always (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_flush_pipe_always~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_flush_pipe_always~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_flush_pipe_always .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_flush_pipe_always .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N6
stratixiv_lcell_comb \nios2_qsys_0|M_pipe_flush_nxt~0 (
	.dataa(!\nios2_qsys_0|E_valid~0_combout ),
	.datab(!\nios2_qsys_0|E_ctrl_br_cond~q ),
	.datac(!\nios2_qsys_0|E_br_result~0_combout ),
	.datad(!\nios2_qsys_0|E_hbreak_req~combout ),
	.datae(!\nios2_qsys_0|E_ctrl_flush_pipe_always~q ),
	.dataf(!\nios2_qsys_0|E_bht_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_pipe_flush_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_pipe_flush_nxt~0 .lut_mask = 64'hEFAAAAAAFEAAAAAA;
defparam \nios2_qsys_0|M_pipe_flush_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N7
dffeas \nios2_qsys_0|M_pipe_flush (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_pipe_flush_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_pipe_flush~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_pipe_flush .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_pipe_flush .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N28
stratixiv_lcell_comb \nios2_qsys_0|E_valid~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_pipe_flush~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|E_valid_from_D~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_valid~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_valid~0 .lut_mask = 64'h0033003300330033;
defparam \nios2_qsys_0|E_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N22
stratixiv_lcell_comb \nios2_qsys_0|latched_oci_tb_hbreak_req_next~0 (
	.dataa(!\nios2_qsys_0|E_valid~0_combout ),
	.datab(!\nios2_qsys_0|hbreak_req~0_combout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|latched_oci_tb_hbreak_req~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|hbreak_enabled~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|latched_oci_tb_hbreak_req_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|latched_oci_tb_hbreak_req_next~0 .extended_lut = "off";
defparam \nios2_qsys_0|latched_oci_tb_hbreak_req_next~0 .lut_mask = 64'h11FF11FF11001100;
defparam \nios2_qsys_0|latched_oci_tb_hbreak_req_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y35_N23
dffeas \nios2_qsys_0|latched_oci_tb_hbreak_req (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|latched_oci_tb_hbreak_req_next~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|latched_oci_tb_hbreak_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|latched_oci_tb_hbreak_req .is_wysiwyg = "true";
defparam \nios2_qsys_0|latched_oci_tb_hbreak_req .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N26
stratixiv_lcell_comb \nios2_qsys_0|F_iw~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|latched_oci_tb_hbreak_req~q ),
	.dataf(!\nios2_qsys_0|hbreak_enabled~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw~0 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw~0 .lut_mask = 64'h0000FFFF00000000;
defparam \nios2_qsys_0|F_iw~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N6
stratixiv_lcell_comb \nios2_qsys_0|F_iw[1]~9 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|F_iw~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|vectadd_nios2_qsys_0_ic_data|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|F_iw[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|F_iw[1]~9 .extended_lut = "off";
defparam \nios2_qsys_0|F_iw[1]~9 .lut_mask = 64'h33333333FFFFFFFF;
defparam \nios2_qsys_0|F_iw[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N7
dffeas \nios2_qsys_0|D_iw[1] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|F_iw[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|F_stall~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|D_iw[1] .is_wysiwyg = "true";
defparam \nios2_qsys_0|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N12
stratixiv_lcell_comb \nios2_qsys_0|Equal169~0 (
	.dataa(!\nios2_qsys_0|D_iw [1]),
	.datab(!\nios2_qsys_0|D_iw [0]),
	.datac(!\nios2_qsys_0|D_iw [2]),
	.datad(!\nios2_qsys_0|D_iw [3]),
	.datae(!\nios2_qsys_0|D_iw [5]),
	.dataf(!\nios2_qsys_0|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal169~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal169~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal169~0 .lut_mask = 64'h0000000000000040;
defparam \nios2_qsys_0|Equal169~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N38
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_alu_subtract~1 (
	.dataa(!\nios2_qsys_0|D_iw [1]),
	.datab(!\nios2_qsys_0|D_iw [3]),
	.datac(!\nios2_qsys_0|D_iw [0]),
	.datad(!\nios2_qsys_0|D_iw [2]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_alu_subtract~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_alu_subtract~1 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_alu_subtract~1 .lut_mask = 64'h3010301080408040;
defparam \nios2_qsys_0|D_ctrl_alu_subtract~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y34_N28
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_alu_subtract~0 (
	.dataa(!\nios2_qsys_0|D_iw [12]),
	.datab(!\nios2_qsys_0|D_iw [15]),
	.datac(!\nios2_qsys_0|D_iw [11]),
	.datad(!\nios2_qsys_0|D_iw [14]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_alu_subtract~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_alu_subtract~0 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_alu_subtract~0 .lut_mask = 64'h0002000200000000;
defparam \nios2_qsys_0|D_ctrl_alu_subtract~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N20
stratixiv_lcell_comb \nios2_qsys_0|D_ctrl_alu_subtract~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|Equal169~0_combout ),
	.datac(!\nios2_qsys_0|D_ctrl_cmp~3_combout ),
	.datad(!\nios2_qsys_0|D_ctrl_alu_subtract~1_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|D_ctrl_alu_subtract~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|D_ctrl_alu_subtract~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|D_ctrl_alu_subtract~2 .extended_lut = "off";
defparam \nios2_qsys_0|D_ctrl_alu_subtract~2 .lut_mask = 64'h03FF03FF33FF33FF;
defparam \nios2_qsys_0|D_ctrl_alu_subtract~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y34_N21
dffeas \nios2_qsys_0|E_ctrl_alu_subtract (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|D_ctrl_alu_subtract~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|E_ctrl_alu_subtract~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|E_ctrl_alu_subtract .is_wysiwyg = "true";
defparam \nios2_qsys_0|E_ctrl_alu_subtract .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N14
stratixiv_lcell_comb \nios2_qsys_0|E_st_cache~0 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|Add16~129_sumout ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|M_ctrl_st_nxt~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_st_cache~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_st_cache~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_st_cache~0 .lut_mask = 64'h00CC00CC00000000;
defparam \nios2_qsys_0|E_st_cache~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N15
dffeas \nios2_qsys_0|M_ctrl_st_non_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_st_cache~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_st_non_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_st_non_bypass .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_st_non_bypass .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N28
stratixiv_lcell_comb \nios2_qsys_0|M_dc_valid_st_cache_hit~0 (
	.dataa(!\nios2_qsys_0|M_sel_data_master~q ),
	.datab(!\nios2_qsys_0|M_ctrl_st_non_bypass~q ),
	.datac(!\nios2_qsys_0|M_valid_from_E~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_dc_hit~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_valid_st_cache_hit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_valid_st_cache_hit~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_valid_st_cache_hit~0 .lut_mask = 64'h0000000001010101;
defparam \nios2_qsys_0|M_dc_valid_st_cache_hit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N29
dffeas \nios2_qsys_0|A_dc_valid_st_cache_hit (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_valid_st_cache_hit~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_valid_st_cache_hit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_valid_st_cache_hit .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_valid_st_cache_hit .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N34
stratixiv_lcell_comb \nios2_qsys_0|M_dc_dirty (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_valid_st_cache_hit~q ),
	.datad(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_tag|the_altsyncram|auto_generated|q_b [4]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Equal278~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_dirty~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_dirty .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_dirty .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \nios2_qsys_0|M_dc_dirty .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N35
dffeas \nios2_qsys_0|A_dc_dirty (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_dirty~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_dirty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_dirty .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_dirty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N6
stratixiv_lcell_comb \nios2_qsys_0|Equal191~0 (
	.dataa(!\nios2_qsys_0|E_iw [0]),
	.datab(!\nios2_qsys_0|E_iw [5]),
	.datac(!\nios2_qsys_0|E_iw [4]),
	.datad(!\nios2_qsys_0|E_iw [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal191~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal191~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal191~0 .lut_mask = 64'h0001000100000000;
defparam \nios2_qsys_0|Equal191~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N7
dffeas \nios2_qsys_0|M_ctrl_dc_index_wb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Equal191~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_dc_index_wb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_dc_index_wb_inv .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_dc_index_wb_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y37_N35
dffeas \nios2_qsys_0|A_ctrl_dc_index_wb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_dc_index_wb_inv~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ctrl_dc_index_wb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ctrl_dc_index_wb_inv .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ctrl_dc_index_wb_inv .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N10
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_rd_addr_done_nxt (
	.dataa(!\nios2_qsys_0|A_dc_xfer_rd_addr_active~q ),
	.datab(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [2]),
	.dataf(!\nios2_qsys_0|A_dc_xfer_rd_addr_offset [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_rd_addr_done_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_done_nxt .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_done_nxt .lut_mask = 64'h0000111100000000;
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_done_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N11
dffeas \nios2_qsys_0|A_dc_xfer_rd_addr_done (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_rd_addr_done_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_rd_addr_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_done .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N22
stratixiv_lcell_comb \nios2_qsys_0|Equal176~0 (
	.dataa(!\nios2_qsys_0|E_iw [0]),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_iw [4]),
	.datad(!\nios2_qsys_0|E_iw [3]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal176~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal176~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal176~0 .lut_mask = 64'h0500050000000000;
defparam \nios2_qsys_0|Equal176~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y36_N23
dffeas \nios2_qsys_0|M_ctrl_dc_nowb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Equal176~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_dc_nowb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_dc_nowb_inv .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_dc_nowb_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N5
dffeas \nios2_qsys_0|A_ctrl_dc_nowb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_dc_nowb_inv~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ctrl_dc_nowb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ctrl_dc_nowb_inv .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ctrl_dc_nowb_inv .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N34
stratixiv_lcell_comb \nios2_qsys_0|Equal179~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|E_iw [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|E_ctrl_dc_addr_inv~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|Equal179~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|Equal179~0 .extended_lut = "off";
defparam \nios2_qsys_0|Equal179~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \nios2_qsys_0|Equal179~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N35
dffeas \nios2_qsys_0|M_ctrl_dc_addr_wb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|Equal179~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_dc_addr_wb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_dc_addr_wb_inv .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_dc_addr_wb_inv .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N3
dffeas \nios2_qsys_0|A_ctrl_dc_addr_wb_inv (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_dc_addr_wb_inv~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ctrl_dc_addr_wb_inv~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ctrl_dc_addr_wb_inv .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ctrl_dc_addr_wb_inv .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N4
stratixiv_lcell_comb \nios2_qsys_0|A_dc_dcache_management_done_nxt~0 (
	.dataa(!\nios2_qsys_0|A_dc_dirty~q ),
	.datab(!\nios2_qsys_0|A_ctrl_dc_index_wb_inv~q ),
	.datac(!\nios2_qsys_0|A_dc_hit~q ),
	.datad(!\nios2_qsys_0|A_dc_xfer_rd_addr_done~q ),
	.datae(!\nios2_qsys_0|A_ctrl_dc_nowb_inv~q ),
	.dataf(!\nios2_qsys_0|A_ctrl_dc_addr_wb_inv~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_dcache_management_done_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_dcache_management_done_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_dcache_management_done_nxt~0 .lut_mask = 64'hDDCC000005000000;
defparam \nios2_qsys_0|A_dc_dcache_management_done_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N18
stratixiv_lcell_comb \nios2_qsys_0|A_dc_dcache_management_done_nxt (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|A_mem_stall~q ),
	.datac(gnd),
	.datad(!\nios2_qsys_0|A_dc_dcache_management_done_nxt~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_dcache_management_done_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_dcache_management_done_nxt .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_dcache_management_done_nxt .lut_mask = 64'h0000000033003300;
defparam \nios2_qsys_0|A_dc_dcache_management_done_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N19
dffeas \nios2_qsys_0|A_dc_dcache_management_done (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_dcache_management_done_nxt~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_dcache_management_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_dcache_management_done .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_dcache_management_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y38_N24
stratixiv_lcell_comb \nios2_qsys_0|A_mem_stall_nxt~1 (
	.dataa(!\nios2_qsys_0|A_dc_fill_need_extra_stall~q ),
	.datab(!\nios2_qsys_0|A_ld_bypass_done~combout ),
	.datac(!\nios2_qsys_0|A_ctrl_ld_bypass~q ),
	.datad(!\nios2_qsys_0|A_dc_fill_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_rd_last_transfer_d1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_mem_stall_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_stall_nxt~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_mem_stall_nxt~1 .lut_mask = 64'h0323032303770377;
defparam \nios2_qsys_0|A_mem_stall_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N28
stratixiv_lcell_comb \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~3 (
	.dataa(!\nios2_qsys_0|Add16~17_sumout ),
	.datab(!\nios2_qsys_0|Add16~13_sumout ),
	.datac(!\nios2_qsys_0|M_alu_result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~3 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~3 .lut_mask = 64'h8484848421212121;
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N14
stratixiv_lcell_comb \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~4 (
	.dataa(!\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~3_combout ),
	.datab(!\nios2_qsys_0|Add16~21_sumout ),
	.datac(!\nios2_qsys_0|M_alu_result [4]),
	.datad(!\nios2_qsys_0|M_alu_result [10]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|Add16~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~4 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~4 .lut_mask = 64'h4100410000410041;
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N34
stratixiv_lcell_comb \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~2 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|Add16~25_sumout ),
	.datac(!\nios2_qsys_0|M_alu_result [6]),
	.datad(!\nios2_qsys_0|Add16~29_sumout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~2 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~2 .lut_mask = 64'hC00CC00C30033003;
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N36
stratixiv_lcell_comb \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~5 (
	.dataa(gnd),
	.datab(!\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~4_combout ),
	.datac(!\nios2_qsys_0|Add16~33_sumout ),
	.datad(!\nios2_qsys_0|M_alu_result [7]),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~5 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~5 .lut_mask = 64'h0000000030033003;
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N38
stratixiv_lcell_comb \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~0 (
	.dataa(!\nios2_qsys_0|M_valid_from_E~q ),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_ctrl_st_non_bypass~q ),
	.datad(!\nios2_qsys_0|M_ctrl_mem_nxt~0_combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_sel_data_master~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~0 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~0 .lut_mask = 64'h0000000000050005;
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N0
stratixiv_lcell_comb \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~1 (
	.dataa(!\nios2_qsys_0|E_valid~1_combout ),
	.datab(!\nios2_qsys_0|M_alu_result [8]),
	.datac(!\nios2_qsys_0|Add16~37_sumout ),
	.datad(!\nios2_qsys_0|Add16~41_sumout ),
	.datae(!\nios2_qsys_0|M_alu_result [9]),
	.dataf(!\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~1 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~1 .lut_mask = 64'h0000000041000041;
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N34
stratixiv_lcell_comb \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~5_combout ),
	.datad(!\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~6 .extended_lut = "off";
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~6 .lut_mask = 64'h000F000F000F000F;
defparam \nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N35
dffeas \nios2_qsys_0|A_dc_potential_hazard_after_st (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_potential_hazard_after_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_potential_hazard_after_st .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_potential_hazard_after_st .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N32
stratixiv_lcell_comb \nios2_qsys_0|A_mem_stall_nxt~2 (
	.dataa(!\nios2_qsys_0|A_mem_stall~q ),
	.datab(!\nios2_qsys_0|A_dc_dcache_management_done~q ),
	.datac(!\nios2_qsys_0|A_mem_stall_nxt~1_combout ),
	.datad(!\nios2_qsys_0|A_dc_potential_hazard_after_st~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_valid_st_cache_hit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_mem_stall_nxt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_stall_nxt~2 .extended_lut = "off";
defparam \nios2_qsys_0|A_mem_stall_nxt~2 .lut_mask = 64'h4040404040004000;
defparam \nios2_qsys_0|A_mem_stall_nxt~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N38
stratixiv_lcell_comb \nios2_qsys_0|A_st_bypass_transfer_done (
	.dataa(!\nios2_qsys_0|A_dc_wb_active~q ),
	.datab(!\mm_interconnect_0|nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent|av_waitrequest~0_combout ),
	.datac(!\mm_interconnect_0|cmd_xbar_demux_001|WideOr0~1_combout ),
	.datad(!\nios2_qsys_0|d_write~q ),
	.datae(!\mm_interconnect_0|cmd_xbar_demux_001|sink_ready~0_combout ),
	.dataf(!\nios2_qsys_0|A_dc_wr_data_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_st_bypass_transfer_done~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_st_bypass_transfer_done .extended_lut = "off";
defparam \nios2_qsys_0|A_st_bypass_transfer_done .lut_mask = 64'h0000000000200022;
defparam \nios2_qsys_0|A_st_bypass_transfer_done .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y37_N39
dffeas \nios2_qsys_0|A_st_bypass_transfer_done_d1 (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_st_bypass_transfer_done~combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_st_bypass_transfer_done_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_st_bypass_transfer_done_d1 .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_st_bypass_transfer_done_d1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N10
stratixiv_lcell_comb \nios2_qsys_0|E_ld_st_dcache_management_bus~0 (
	.dataa(!\nios2_qsys_0|E_iw [0]),
	.datab(!\nios2_qsys_0|Add16~129_sumout ),
	.datac(!\nios2_qsys_0|E_iw [1]),
	.datad(!\nios2_qsys_0|E_iw [2]),
	.datae(!\nios2_qsys_0|E_iw [4]),
	.dataf(!\nios2_qsys_0|E_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|E_ld_st_dcache_management_bus~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|E_ld_st_dcache_management_bus~0 .extended_lut = "off";
defparam \nios2_qsys_0|E_ld_st_dcache_management_bus~0 .lut_mask = 64'h0111551155555555;
defparam \nios2_qsys_0|E_ld_st_dcache_management_bus~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N11
dffeas \nios2_qsys_0|M_ctrl_ld_st_bypass_or_dcache_management (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|E_ld_st_dcache_management_bus~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|M_ctrl_ld_st_bypass_or_dcache_management~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|M_ctrl_ld_st_bypass_or_dcache_management .is_wysiwyg = "true";
defparam \nios2_qsys_0|M_ctrl_ld_st_bypass_or_dcache_management .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N24
stratixiv_lcell_comb \nios2_qsys_0|A_mem_stall_nxt~4 (
	.dataa(!\nios2_qsys_0|M_sel_data_master~q ),
	.datab(!\nios2_qsys_0|M_ctrl_ld_st_non_bypass~q ),
	.datac(!\nios2_qsys_0|M_ctrl_ld_st_bypass_or_dcache_management~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_valid_from_E~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_mem_stall_nxt~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_stall_nxt~4 .extended_lut = "off";
defparam \nios2_qsys_0|A_mem_stall_nxt~4 .lut_mask = 64'h000000001F1F1F1F;
defparam \nios2_qsys_0|A_mem_stall_nxt~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N4
stratixiv_lcell_comb \nios2_qsys_0|A_mem_stall_nxt~0 (
	.dataa(!\nios2_qsys_0|A_mem_stall_nxt~4_combout ),
	.datab(!\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~5_combout ),
	.datac(!\nios2_qsys_0|A_mem_stall~q ),
	.datad(!\nios2_qsys_0|M_ctrl_ld_st_bypass_or_dcache_management~q ),
	.datae(!\nios2_qsys_0|M_dc_potential_hazard_after_st_unfiltered~1_combout ),
	.dataf(!\nios2_qsys_0|M_dc_hit~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_mem_stall_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_stall_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_mem_stall_nxt~0 .lut_mask = 64'h5050707000503070;
defparam \nios2_qsys_0|A_mem_stall_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N3
dffeas \nios2_qsys_0|A_ctrl_st_bypass (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|M_ctrl_st_bypass~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nios2_qsys_0|A_mem_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_ctrl_st_bypass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_ctrl_st_bypass .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_ctrl_st_bypass .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X36_Y36_N22
stratixiv_lcell_comb \nios2_qsys_0|A_mem_stall_nxt~3 (
	.dataa(!\nios2_qsys_0|A_mem_stall_nxt~2_combout ),
	.datab(!\nios2_qsys_0|A_st_bypass_transfer_done_d1~q ),
	.datac(!\nios2_qsys_0|A_st_bypass_transfer_done~combout ),
	.datad(!\nios2_qsys_0|A_dc_valid_st_bypass_hit~q ),
	.datae(!\nios2_qsys_0|A_mem_stall_nxt~0_combout ),
	.dataf(!\nios2_qsys_0|A_ctrl_st_bypass~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_mem_stall_nxt~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_stall_nxt~3 .extended_lut = "off";
defparam \nios2_qsys_0|A_mem_stall_nxt~3 .lut_mask = 64'h5555FFFF5044FFFF;
defparam \nios2_qsys_0|A_mem_stall_nxt~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N23
dffeas \nios2_qsys_0|A_mem_stall (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_mem_stall_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_mem_stall~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_mem_stall .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_mem_stall .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N21
dffeas \nios2_qsys_0|A_dc_xfer_rd_addr_has_started (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_rd_addr_has_started_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\nios2_qsys_0|A_mem_stall~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_rd_addr_has_started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_has_started .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_has_started .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N2
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_rd_addr_starting~0 (
	.dataa(!\nios2_qsys_0|A_valid~q ),
	.datab(!\nios2_qsys_0|A_dc_hit~q ),
	.datac(!\nios2_qsys_0|A_ctrl_dc_index_wb_inv~q ),
	.datad(!\nios2_qsys_0|A_ctrl_dc_addr_wb_inv~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_rd_addr_starting~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_starting~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_starting~0 .lut_mask = 64'h0515051505150515;
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_starting~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N26
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_rd_addr_starting~1 (
	.dataa(!\nios2_qsys_0|A_dc_xfer_rd_addr_has_started~q ),
	.datab(!\nios2_qsys_0|A_dc_xfer_rd_addr_starting~0_combout ),
	.datac(!\nios2_qsys_0|A_dc_want_fill~q ),
	.datad(!\nios2_qsys_0|A_dc_wb_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_dirty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_rd_addr_starting~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_starting~1 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_starting~1 .lut_mask = 64'h000000002A002A00;
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_starting~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N24
stratixiv_lcell_comb \nios2_qsys_0|A_dc_xfer_rd_addr_active_nxt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\nios2_qsys_0|A_dc_xfer_rd_addr_starting~1_combout ),
	.datad(!\nios2_qsys_0|A_dc_xfer_rd_addr_active~q ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|A_dc_xfer_rd_addr_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|A_dc_xfer_rd_addr_active_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_active_nxt~0 .extended_lut = "off";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_active_nxt~0 .lut_mask = 64'h0FFF0FFF0F000F00;
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_active_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N25
dffeas \nios2_qsys_0|A_dc_xfer_rd_addr_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|A_dc_xfer_rd_addr_active_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_rd_addr_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_active .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_rd_addr_active .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y34_N23
dffeas \nios2_qsys_0|A_dc_xfer_rd_data_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_dc_xfer_rd_addr_active~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_rd_data_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_rd_data_active .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_rd_data_active .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y34_N19
dffeas \nios2_qsys_0|A_dc_xfer_wr_active (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|A_dc_xfer_rd_data_active~q ),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|A_dc_xfer_wr_active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|A_dc_xfer_wr_active .is_wysiwyg = "true";
defparam \nios2_qsys_0|A_dc_xfer_wr_active .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N24
stratixiv_lcell_comb \nios2_qsys_0|d_writedata_nxt[0]~0 (
	.dataa(!\nios2_qsys_0|vectadd_nios2_qsys_0_dc_victim|the_altsyncram|auto_generated|q_b [0]),
	.datab(!\nios2_qsys_0|A_st_data [0]),
	.datac(!\nios2_qsys_0|A_mem_bypass_pending~combout ),
	.datad(!\nios2_qsys_0|A_dc_wb_update_av_writedata~combout ),
	.datae(gnd),
	.dataf(!\nios2_qsys_0|M_st_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nios2_qsys_0|d_writedata_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata_nxt[0]~0 .extended_lut = "off";
defparam \nios2_qsys_0|d_writedata_nxt[0]~0 .lut_mask = 64'h5503550355F355F3;
defparam \nios2_qsys_0|d_writedata_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y35_N25
dffeas \nios2_qsys_0|d_writedata[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(\nios2_qsys_0|d_writedata_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nios2_qsys_0|d_writedata[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nios2_qsys_0|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nios2_qsys_0|d_writedata[0] .is_wysiwyg = "true";
defparam \nios2_qsys_0|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y36_N29
dffeas \to_hw_sig|data_out[0] (
	.clk(\clk_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\nios2_qsys_0|d_writedata [0]),
	.clrn(\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\to_hw_sig|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\to_hw_sig|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \to_hw_sig|data_out[0] .is_wysiwyg = "true";
defparam \to_hw_sig|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N0
stratixiv_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X36_Y40_N0
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y42_N0
stratixiv_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

endmodule
