---
layout: default
---

# Analog and Digital Circuits （Fall 2020）
# 模拟与数字电路

## General Info

Instructor: Chixiao Chen, 
Email: cxchen@fudan.edu.cn

Location: H4404

Time: Wednesday & Friday Morning


Score: Homework Assignement (15% x 4)+ Final Project (40%)

## Anouncement
1. @09/28, Homework assignment 1 is released. The due date is 10.09. Happy national holidays :-)
1. @10/23, Homework assignment 2 is released. The due date is 10.30. 

## Course Calendar

 Week | Date | Lecture Title | Reading / Slides | Homework|
 ---- |  ---- |-----|-----|----|
1| Sept. 16 | Introduction, Digital/Analog Signal | [PDF](./cktlec01.pdf)  | / |
2| Sept. 18 | Diodes and transistors | [Semi](./cktlec02.pdf)  | / |
3| Sept. 23 | KVL, KCL and Small signal Model | [SSM](./cktlec03.pdf)  | / |
4| Sept. 25 | Single Transistor Amplifiers - I| [Amp1](./cktlec04.pdf)  | / |
5| Sept. 27 | Single Transistor Amplifiers - II| [Amp2](./cktlec05.pdf)  | [HW1](./ckthw1.pdf) Due: 10.9 |
6| Sept. 30 | Lab 1: Amplifier Simulation Using SPICE |   [Lab1](./cktlec06.pdf) | |
7| Oct. 9   | Digital logic and Gates | [logic1](./cktlec07.pdf)  |  |
8| Oct. 14  | Boolean Logic  |   [logic2](./cktlec08.pdf) |  |
9| Oct. 16  | Lab 2: Verilog Simulation on Vivado |  [Lab2](./cktlec09.pdf)  |  |
10| Oct. 21  | Karnaugh Maps | [logic3](./cktlec10.pdf)  |  |
11| Oct. 23 | Introduction on Verilog, Encoder/Decoder |  [vlog1](./cktlec11.pdf)  | [HW2](./ckthw2.pdf) Due: 10.30 |
12| Oct. 28 | Introduction on Verilog and FPGA |  [vlog2](./cktlec12.pdf)  |  |
