================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Mar 31 13:41:35 CEST 2023
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         fixed_to_float_xilinx
    * Solution:        fixed_to_float_xilinx_solution (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  50 ns
    * C-Synthesis target clock:    50 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              435
FF:               189
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 50.000      |
| Post-Route | 10.676      |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                          | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                          | 435 | 189 |     |      |      |     |        |      |         |          |        |
|   (inst)                                                                      | 1   | 3   |     |      |      |     |        |      |         |          |        |
|   grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41                              | 434 | 186 |     |      |      |     |        |      |         |          |        |
|     (grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41)                          | 30  | 178 |     |      |      |     |        |      |         |          |        |
|     grp_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213_fu_154     | 64  | 5   |     |      |      |     |        |      |         |          |        |
|       (grp_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213_fu_154) | 1   | 3   |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                                | 63  | 2   |     |      |      |     |        |      |         |          |        |
|     tab_U                                                                     | 340 | 3   |     |      |      |     |        |      |         |          |        |
|       bind_storage rom_1p                                                     |     |     |     |      |      |     |        | auto | 1       | tab      |        |
+-------------------------------------------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.82%  | OK     |
| FD                                                        | 50%       | 0.18%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 8      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  |  SLACK | STARTPOINT PIN                                                             | ENDPOINT PIN                                                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |        |                                                                            |                                                                         |              |            |                |          DELAY |        DELAY |
+-------+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 39.324 | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[64]/D |           10 |         37 |         10.669 |          1.929 |        8.740 |
| Path2 | 39.324 | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[65]/D |           10 |         37 |         10.669 |          1.929 |        8.740 |
| Path3 | 39.324 | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[66]/D |           10 |         37 |         10.669 |          1.929 |        8.740 |
| Path4 | 39.324 | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[67]/D |           10 |         37 |         10.669 |          1.929 |        8.740 |
| Path5 | 39.324 | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]/C | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[68]/D |           10 |         37 |         10.669 |          1.929 |        8.740 |
+-------+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                  | Primitive Type       |
    +------------------------------------------------------------------------------+----------------------+
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]     | FLOP_LATCH.flop.FDRE |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[65]_INST_0_i_1    | LUT.others.LUT5      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8     | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8 | LUT.others.LUT5      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2 | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_1 | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[18]_INST_0_i_1    | LUT.others.LUT4      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[64]_i_1  | LUT.others.LUT4      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[64]        | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                  | Primitive Type       |
    +------------------------------------------------------------------------------+----------------------+
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]     | FLOP_LATCH.flop.FDRE |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[65]_INST_0_i_1    | LUT.others.LUT5      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8     | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8 | LUT.others.LUT5      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2 | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_1 | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[18]_INST_0_i_1    | LUT.others.LUT4      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[65]_i_1  | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[65]        | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                  | Primitive Type       |
    +------------------------------------------------------------------------------+----------------------+
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]     | FLOP_LATCH.flop.FDRE |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[65]_INST_0_i_1    | LUT.others.LUT5      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8     | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8 | LUT.others.LUT5      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2 | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_1 | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[18]_INST_0_i_1    | LUT.others.LUT4      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[66]_i_1  | LUT.others.LUT4      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[66]        | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                  | Primitive Type       |
    +------------------------------------------------------------------------------+----------------------+
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]     | FLOP_LATCH.flop.FDRE |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[65]_INST_0_i_1    | LUT.others.LUT5      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8     | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8 | LUT.others.LUT5      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2 | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_1 | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[18]_INST_0_i_1    | LUT.others.LUT4      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[67]_i_1  | LUT.others.LUT4      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[67]        | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------+----------------------+

    +------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                  | Primitive Type       |
    +------------------------------------------------------------------------------+----------------------+
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/phi_ln2142_reg_123_reg[1]     | FLOP_LATCH.flop.FDRE |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[65]_INST_0_i_1    | LUT.others.LUT5      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_8     | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_25    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[59]_i_8 | LUT.others.LUT5      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_2 | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[57]_i_1 | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[18]_INST_0_i_1    | LUT.others.LUT4      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_5    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2    | LUT.others.LUT6      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[68]_i_1  | LUT.others.LUT4      |
    | grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[68]        | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------------+
| Report Type              | Report Location                                                           |
+--------------------------+---------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fixed_to_float_top_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/fixed_to_float_top_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/fixed_to_float_top_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/fixed_to_float_top_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/fixed_to_float_top_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/fixed_to_float_top_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------------------+


