MODEL
MODEL_VERSION "v1998.8";
DESIGN "ebi2hpi";

/* port names and type */
INPUT S:PIN11 = WRn;
INPUT S:PIN1 = RDn;
INPUT S:PIN12 = CSn;
INPUT S:PIN8 = A<3>;
INPUT S:PIN64 = RESET;
INPUT S:PIN7 = A<4>;
INPUT S:PIN6 = A<5>;
INPUT S:PIN40 = HINTn<3>;
INPUT S:PIN39 = HINTn<2>;
INPUT S:PIN38 = HINTn<1>;
INPUT S:PIN23 = HINTn<0>;
INPUT S:PIN10 = A<0>;
INPUT S:PIN2 = A<1>;
INPUT S:PIN9 = A<2>;
TRIOUT S:PIN4 = D<0>;
TRIOUT S:PIN5 = D<1>;
TRIOUT S:PIN63 = D<2>;
TRIOUT S:PIN62 = D<3>;
TRIOUT S:PIN61 = D<4>;
TRIOUT S:PIN60 = D<5>;
TRIOUT S:PIN59 = D<6>;
TRIOUT S:PIN58 = D<7>;
TRIOUT S:PIN27 = HD<0>;
TRIOUT S:PIN33 = HD<1>;
TRIOUT S:PIN24 = HD<2>;
TRIOUT S:PIN47 = HD<3>;
TRIOUT S:PIN50 = HD<4>;
TRIOUT S:PIN49 = HD<5>;
TRIOUT S:PIN52 = HD<6>;
TRIOUT S:PIN48 = HD<7>;
OUTPUT S:PIN16 = HRSTn<0>;
OUTPUT S:PIN17 = HRSTn<1>;
OUTPUT S:PIN18 = HRSTn<2>;
OUTPUT S:PIN19 = HRSTn<3>;
OUTPUT S:PIN15 = INTn;
OUTPUT S:PIN25 = HBIL;
OUTPUT S:PIN31 = HCNTL0;
OUTPUT S:PIN32 = HCNTL1;
OUTPUT S:PIN44 = HCSn<0>;
OUTPUT S:PIN43 = HCSn<1>;
OUTPUT S:PIN45 = HCSn<2>;
OUTPUT S:PIN46 = HCSn<3>;
OUTPUT S:PIN51 = HDSn;
OUTPUT S:PIN57 = HR_Wn;
TRIOUT S:PIN13 = WAITn;
OUTPUT S:PIN35 = CLKMD<2>;
OUTPUT S:PIN34 = CLKMD<1>;
OUTPUT S:PIN36 = CLKMD<3>;

/* timing arc definitions */
WRn_D<0>_delay: DELAY (ENABLE_HIGH) WRn D<0>;
RDn_D<0>_delay: DELAY (ENABLE_HIGH) RDn D<0>;
CSn_D<0>_delay: DELAY (ENABLE_HIGH) CSn D<0>;
A<3>_D<0>_delay: DELAY (ENABLE_HIGH) A<3> D<0>;
HD<0>_D<0>_delay: DELAY (ENABLE_HIGH) HD<0> D<0>;
WRn_D<1>_delay: DELAY (ENABLE_HIGH) WRn D<1>;
RDn_D<1>_delay: DELAY (ENABLE_HIGH) RDn D<1>;
CSn_D<1>_delay: DELAY (ENABLE_HIGH) CSn D<1>;
A<3>_D<1>_delay: DELAY (ENABLE_HIGH) A<3> D<1>;
HD<1>_D<1>_delay: DELAY (ENABLE_HIGH) HD<1> D<1>;
WRn_D<2>_delay: DELAY (ENABLE_HIGH) WRn D<2>;
RDn_D<2>_delay: DELAY (ENABLE_HIGH) RDn D<2>;
CSn_D<2>_delay: DELAY (ENABLE_HIGH) CSn D<2>;
A<3>_D<2>_delay: DELAY (ENABLE_HIGH) A<3> D<2>;
HD<2>_D<2>_delay: DELAY (ENABLE_HIGH) HD<2> D<2>;
WRn_D<3>_delay: DELAY (ENABLE_HIGH) WRn D<3>;
RDn_D<3>_delay: DELAY (ENABLE_HIGH) RDn D<3>;
CSn_D<3>_delay: DELAY (ENABLE_HIGH) CSn D<3>;
A<3>_D<3>_delay: DELAY (ENABLE_HIGH) A<3> D<3>;
HD<3>_D<3>_delay: DELAY (ENABLE_HIGH) HD<3> D<3>;
WRn_D<4>_delay: DELAY (ENABLE_HIGH) WRn D<4>;
RDn_D<4>_delay: DELAY (ENABLE_HIGH) RDn D<4>;
CSn_D<4>_delay: DELAY (ENABLE_HIGH) CSn D<4>;
A<3>_D<4>_delay: DELAY (ENABLE_HIGH) A<3> D<4>;
HD<4>_D<4>_delay: DELAY (ENABLE_HIGH) HD<4> D<4>;
WRn_D<5>_delay: DELAY (ENABLE_HIGH) WRn D<5>;
RDn_D<5>_delay: DELAY (ENABLE_HIGH) RDn D<5>;
CSn_D<5>_delay: DELAY (ENABLE_HIGH) CSn D<5>;
A<3>_D<5>_delay: DELAY (ENABLE_HIGH) A<3> D<5>;
HD<5>_D<5>_delay: DELAY (ENABLE_HIGH) HD<5> D<5>;
WRn_D<6>_delay: DELAY (ENABLE_HIGH) WRn D<6>;
RDn_D<6>_delay: DELAY (ENABLE_HIGH) RDn D<6>;
CSn_D<6>_delay: DELAY (ENABLE_HIGH) CSn D<6>;
A<3>_D<6>_delay: DELAY (ENABLE_HIGH) A<3> D<6>;
HD<6>_D<6>_delay: DELAY (ENABLE_HIGH) HD<6> D<6>;
WRn_D<7>_delay: DELAY (ENABLE_HIGH) WRn D<7>;
RDn_D<7>_delay: DELAY (ENABLE_HIGH) RDn D<7>;
CSn_D<7>_delay: DELAY (ENABLE_HIGH) CSn D<7>;
A<3>_D<7>_delay: DELAY (ENABLE_HIGH) A<3> D<7>;
HD<7>_D<7>_delay: DELAY (ENABLE_HIGH) HD<7> D<7>;
A<0>_HBIL_delay: DELAY A<0> HBIL;
A<1>_HCNTL0_delay: DELAY A<1> HCNTL0;
A<2>_HCNTL1_delay: DELAY A<2> HCNTL1;
A<4>_HCSn<0>_delay: DELAY A<4> HCSn<0>;
A<3>_HCSn<0>_delay: DELAY A<3> HCSn<0>;
A<5>_HCSn<0>_delay: DELAY A<5> HCSn<0>;
A<4>_HCSn<1>_delay: DELAY A<4> HCSn<1>;
A<3>_HCSn<1>_delay: DELAY A<3> HCSn<1>;
A<5>_HCSn<1>_delay: DELAY A<5> HCSn<1>;
A<5>_HCSn<2>_delay: DELAY A<5> HCSn<2>;
A<4>_HCSn<2>_delay: DELAY A<4> HCSn<2>;
A<3>_HCSn<2>_delay: DELAY A<3> HCSn<2>;
A<3>_HCSn<3>_delay: DELAY A<3> HCSn<3>;
A<5>_HCSn<3>_delay: DELAY A<5> HCSn<3>;
A<4>_HCSn<3>_delay: DELAY A<4> HCSn<3>;
WRn_HD<0>_delay: DELAY (ENABLE_HIGH) WRn HD<0>;
RDn_HD<0>_delay: DELAY (ENABLE_HIGH) RDn HD<0>;
D<0>_HD<0>_delay: DELAY (ENABLE_HIGH) D<0> HD<0>;
WRn_HD<1>_delay: DELAY (ENABLE_HIGH) WRn HD<1>;
D<1>_HD<1>_delay: DELAY (ENABLE_HIGH) D<1> HD<1>;
RDn_HD<1>_delay: DELAY (ENABLE_HIGH) RDn HD<1>;
WRn_HD<2>_delay: DELAY (ENABLE_HIGH) WRn HD<2>;
RDn_HD<2>_delay: DELAY (ENABLE_HIGH) RDn HD<2>;
D<2>_HD<2>_delay: DELAY (ENABLE_HIGH) D<2> HD<2>;
D<3>_HD<3>_delay: DELAY (ENABLE_HIGH) D<3> HD<3>;
RDn_HD<3>_delay: DELAY (ENABLE_HIGH) RDn HD<3>;
WRn_HD<3>_delay: DELAY (ENABLE_HIGH) WRn HD<3>;
WRn_HD<4>_delay: DELAY (ENABLE_HIGH) WRn HD<4>;
D<4>_HD<4>_delay: DELAY (ENABLE_HIGH) D<4> HD<4>;
RDn_HD<4>_delay: DELAY (ENABLE_HIGH) RDn HD<4>;
RDn_HD<5>_delay: DELAY (ENABLE_HIGH) RDn HD<5>;
D<5>_HD<5>_delay: DELAY (ENABLE_HIGH) D<5> HD<5>;
WRn_HD<5>_delay: DELAY (ENABLE_HIGH) WRn HD<5>;
RDn_HD<6>_delay: DELAY (ENABLE_HIGH) RDn HD<6>;
D<6>_HD<6>_delay: DELAY (ENABLE_HIGH) D<6> HD<6>;
WRn_HD<6>_delay: DELAY (ENABLE_HIGH) WRn HD<6>;
D<7>_HD<7>_delay: DELAY (ENABLE_HIGH) D<7> HD<7>;
WRn_HD<7>_delay: DELAY (ENABLE_HIGH) WRn HD<7>;
RDn_HD<7>_delay: DELAY (ENABLE_HIGH) RDn HD<7>;
CSn_HDSn_delay: DELAY CSn HDSn;
WRn_HR_Wn_delay: DELAY WRn HR_Wn;
HINTn<3>_INTn_delay: DELAY HINTn<3> INTn;
HINTn<2>_INTn_delay: DELAY HINTn<2> INTn;
HINTn<1>_INTn_delay: DELAY HINTn<1> INTn;
HINTn<0>_INTn_delay: DELAY HINTn<0> INTn;
CSn_HD<0>_delay: DELAY (ENABLE_HIGH) CSn HD<0>;
CSn_HD<1>_delay: DELAY (ENABLE_HIGH) CSn HD<1>;
CSn_HD<2>_delay: DELAY (ENABLE_HIGH) CSn HD<2>;
CSn_HD<3>_delay: DELAY (ENABLE_HIGH) CSn HD<3>;
CSn_HD<4>_delay: DELAY (ENABLE_HIGH) CSn HD<4>;
CSn_HD<5>_delay: DELAY (ENABLE_HIGH) CSn HD<5>;
CSn_HD<6>_delay: DELAY (ENABLE_HIGH) CSn HD<6>;
CSn_HD<7>_delay: DELAY (ENABLE_HIGH) CSn HD<7>;
CSn_HRSTn<0>_delay: DELAY CSn HRSTn<0>;
CSn_HRSTn<1>_delay: DELAY CSn HRSTn<1>;
CSn_HRSTn<2>_delay: DELAY CSn HRSTn<2>;
CSn_HRSTn<3>_delay: DELAY CSn HRSTn<3>;

/* timing check arc definitions */
A<3>_CSn_setup: SETUP(POSEDGE) A<3> CSn;
A<4>_CSn_setup: SETUP(POSEDGE) A<4> CSn;
A<5>_CSn_setup: SETUP(POSEDGE) A<5> CSn;
D<0>_CSn_setup: SETUP(POSEDGE) D<0> CSn;
RDn_CSn_setup: SETUP(POSEDGE) RDn CSn;
WRn_CSn_setup: SETUP(POSEDGE) WRn CSn;
A<3>_CSn_hold: HOLD(POSEDGE) A<3> CSn;
A<4>_CSn_hold: HOLD(POSEDGE) A<4> CSn;
A<5>_CSn_hold: HOLD(POSEDGE) A<5> CSn;
D<0>_CSn_hold: HOLD(POSEDGE) D<0> CSn;
RDn_CSn_hold: HOLD(POSEDGE) RDn CSn;
WRn_CSn_hold: HOLD(POSEDGE) WRn CSn;

ENDMODEL
