{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710634308644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710634308657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 18:11:48 2024 " "Processing started: Sat Mar 16 18:11:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710634308657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634308657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JUEGO -c JUEGO " "Command: quartus_map --read_settings_files=on --write_settings_files=off JUEGO -c JUEGO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634308657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710634309976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710634309976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/mestadoshsync/mestadoshsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/mestadoshsync/mestadoshsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MESTADOSHSYNC-ARC " "Found design unit 1: MESTADOSHSYNC-ARC" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324466 ""} { "Info" "ISGN_ENTITY_NAME" "1 MESTADOSHSYNC " "Found entity 1: MESTADOSHSYNC" {  } { { "../MESTADOSHSYNC/MESTADOSHSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/MESTADOSHSYNC/MESTADOSHSYNC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/mestadosvsync/mestadosvsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/mestadosvsync/mestadosvsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MESTADOSVSYNC-ARC " "Found design unit 1: MESTADOSVSYNC-ARC" {  } { { "../MESTADOSVSYNC/MESTADOSVSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/MESTADOSVSYNC/MESTADOSVSYNC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324477 ""} { "Info" "ISGN_ENTITY_NAME" "1 MESTADOSVSYNC " "Found entity 1: MESTADOSVSYNC" {  } { { "../MESTADOSVSYNC/MESTADOSVSYNC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/MESTADOSVSYNC/MESTADOSVSYNC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/conta10bits/conta10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/conta10bits/conta10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTA10BITS-RTL " "Found design unit 1: CONTA10BITS-RTL" {  } { { "../CONTA10BITS/CONTA10BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTA10BITS/CONTA10BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324486 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTA10BITS " "Found entity 1: CONTA10BITS" {  } { { "../CONTA10BITS/CONTA10BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTA10BITS/CONTA10BITS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/vga_controller/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/vga_controller/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_CONTROLLER-RTL " "Found design unit 1: VGA_CONTROLLER-RTL" {  } { { "../VGA_CONTROLLER/VGA_CONTROLLER.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_CONTROLLER/VGA_CONTROLLER.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324502 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER " "Found entity 1: VGA_CONTROLLER" {  } { { "../VGA_CONTROLLER/VGA_CONTROLLER.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_CONTROLLER/VGA_CONTROLLER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/contador20bits/contador20bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/contador20bits/contador20bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR20BITS-Behavioral " "Found design unit 1: CONTADOR20BITS-Behavioral" {  } { { "../CONTADOR20BITS/CONTADOR20BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTADOR20BITS/CONTADOR20BITS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324512 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR20BITS " "Found entity 1: CONTADOR20BITS" {  } { { "../CONTADOR20BITS/CONTADOR20BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTADOR20BITS/CONTADOR20BITS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/contador24bits/contador24bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/contador24bits/contador24bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR24BITS-RTL " "Found design unit 1: CONTADOR24BITS-RTL" {  } { { "../CONTADOR24BITS/CONTADOR24BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTADOR24BITS/CONTADOR24BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324531 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR24BITS " "Found entity 1: CONTADOR24BITS" {  } { { "../CONTADOR24BITS/CONTADOR24BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTADOR24BITS/CONTADOR24BITS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/sumauno24/sumauno24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/sumauno24/sumauno24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO24-RTL " "Found design unit 1: SUMAUNO24-RTL" {  } { { "../SUMAUNO24/SUMAUNO24.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/SUMAUNO24/SUMAUNO24.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324541 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO24 " "Found entity 1: SUMAUNO24" {  } { { "../SUMAUNO24/SUMAUNO24.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/SUMAUNO24/SUMAUNO24.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/ffd/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/ffd/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-RTL " "Found design unit 1: FFD-RTL" {  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/FFD/FFD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324556 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/FFD/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/sumauno16/sumauno16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/sumauno16/sumauno16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO16-RTL " "Found design unit 1: SUMAUNO16-RTL" {  } { { "../SUMAUNO16/SUMAUNO16.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/SUMAUNO16/SUMAUNO16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324566 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO16 " "Found entity 1: SUMAUNO16" {  } { { "../SUMAUNO16/SUMAUNO16.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/SUMAUNO16/SUMAUNO16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/contador16bits/contador16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/contador16bits/contador16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR16BITS-RTL " "Found design unit 1: CONTADOR16BITS-RTL" {  } { { "../CONTADOR16BITS/CONTADOR16BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTADOR16BITS/CONTADOR16BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324576 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR16BITS " "Found entity 1: CONTADOR16BITS" {  } { { "../CONTADOR16BITS/CONTADOR16BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTADOR16BITS/CONTADOR16BITS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/divfreq2/divfreq2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/divfreq2/divfreq2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIVFREQ2-RTL " "Found design unit 1: DIVFREQ2-RTL" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/DIVFREQ2/DIVFREQ2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324586 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVFREQ2 " "Found entity 1: DIVFREQ2" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/DIVFREQ2/DIVFREQ2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/contmod525/contmod525.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/contmod525/contmod525.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTMOD525-RTL " "Found design unit 1: CONTMOD525-RTL" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTMOD525/CONTMOD525.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324592 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTMOD525 " "Found entity 1: CONTMOD525" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTMOD525/CONTMOD525.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/cont800/cont800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/cont800/cont800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONT800-RTL " "Found design unit 1: CONT800-RTL" {  } { { "../CONT800/CONT800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONT800/CONT800.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324596 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONT800 " "Found entity 1: CONT800" {  } { { "../CONT800/CONT800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONT800/CONT800.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/sumauno10/sumauno10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/sumauno10/sumauno10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO10-RTL " "Found design unit 1: SUMAUNO10-RTL" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/SUMAUNO10/SUMAUNO10.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324606 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO10 " "Found entity 1: SUMAUNO10" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/SUMAUNO10/SUMAUNO10.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ha-arc " "Found design unit 1: ha-arc" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/HA/HA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324612 ""} { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/HA/HA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/control/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/control/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-main " "Found design unit 1: CONTROL-main" {  } { { "../CONTROL/CONTROL.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTROL/CONTROL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324623 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "../CONTROL/CONTROL.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTROL/CONTROL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/logic/logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/logic/logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGIC-main " "Found design unit 1: LOGIC-main" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324637 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOGIC " "Found entity 1: LOGIC" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vga/vga_main/vga_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vga/vga_main/vga_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_MAIN-main " "Found design unit 1: VGA_MAIN-main" {  } { { "../VGA_MAIN/VGA_MAIN.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_MAIN/VGA_MAIN.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324651 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_MAIN " "Found entity 1: VGA_MAIN" {  } { { "../VGA_MAIN/VGA_MAIN.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_MAIN/VGA_MAIN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juego.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juego.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JUEGO-arch " "Found design unit 1: JUEGO-arch" {  } { { "JUEGO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/JUEGO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324666 ""} { "Info" "ISGN_ENTITY_NAME" "1 JUEGO " "Found entity 1: JUEGO" {  } { { "JUEGO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/JUEGO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634324666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634324666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "JUEGO " "Elaborating entity \"JUEGO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710634324816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVFREQ2 DIVFREQ2:I0 " "Elaborating entity \"DIVFREQ2\" for hierarchy \"DIVFREQ2:I0\"" {  } { { "JUEGO.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/JUEGO.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634324836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD DIVFREQ2:I0\|FFD:I0 " "Elaborating entity \"FFD\" for hierarchy \"DIVFREQ2:I0\|FFD:I0\"" {  } { { "../DIVFREQ2/DIVFREQ2.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/DIVFREQ2/DIVFREQ2.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634324836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR20BITS CONTADOR20BITS:I1 " "Elaborating entity \"CONTADOR20BITS\" for hierarchy \"CONTADOR20BITS:I1\"" {  } { { "JUEGO.vhd" "I1" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/JUEGO.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634324854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC LOGIC:I2 " "Elaborating entity \"LOGIC\" for hierarchy \"LOGIC:I2\"" {  } { { "JUEGO.vhd" "I2" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/JUEGO.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634324856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CONTROLLER VGA_CONTROLLER:I3 " "Elaborating entity \"VGA_CONTROLLER\" for hierarchy \"VGA_CONTROLLER:I3\"" {  } { { "JUEGO.vhd" "I3" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/JUEGO.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634324929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONT800 VGA_CONTROLLER:I3\|CONT800:I1 " "Elaborating entity \"CONT800\" for hierarchy \"VGA_CONTROLLER:I3\|CONT800:I1\"" {  } { { "../VGA_CONTROLLER/VGA_CONTROLLER.vhd" "I1" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_CONTROLLER/VGA_CONTROLLER.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634324939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO10 VGA_CONTROLLER:I3\|CONT800:I1\|SUMAUNO10:I0 " "Elaborating entity \"SUMAUNO10\" for hierarchy \"VGA_CONTROLLER:I3\|CONT800:I1\|SUMAUNO10:I0\"" {  } { { "../CONT800/CONT800.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONT800/CONT800.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634324952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha VGA_CONTROLLER:I3\|CONT800:I1\|SUMAUNO10:I0\|ha:I0 " "Elaborating entity \"ha\" for hierarchy \"VGA_CONTROLLER:I3\|CONT800:I1\|SUMAUNO10:I0\|ha:I0\"" {  } { { "../SUMAUNO10/SUMAUNO10.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/SUMAUNO10/SUMAUNO10.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634324956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTMOD525 VGA_CONTROLLER:I3\|CONTMOD525:I2 " "Elaborating entity \"CONTMOD525\" for hierarchy \"VGA_CONTROLLER:I3\|CONTMOD525:I2\"" {  } { { "../VGA_CONTROLLER/VGA_CONTROLLER.vhd" "I2" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_CONTROLLER/VGA_CONTROLLER.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634324999 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST CONTMOD525.vhd(35) " "VHDL Process Statement warning at CONTMOD525.vhd(35): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTMOD525/CONTMOD525.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1710634324999 "|JUEGO|VGA_CONTROLLER:I3|CONTMOD525:I2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTA10BITS VGA_CONTROLLER:I3\|CONTMOD525:I2\|CONTA10BITS:I0 " "Elaborating entity \"CONTA10BITS\" for hierarchy \"VGA_CONTROLLER:I3\|CONTMOD525:I2\|CONTA10BITS:I0\"" {  } { { "../CONTMOD525/CONTMOD525.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTMOD525/CONTMOD525.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634324999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESTADOSVSYNC VGA_CONTROLLER:I3\|MESTADOSVSYNC:I3 " "Elaborating entity \"MESTADOSVSYNC\" for hierarchy \"VGA_CONTROLLER:I3\|MESTADOSVSYNC:I3\"" {  } { { "../VGA_CONTROLLER/VGA_CONTROLLER.vhd" "I3" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_CONTROLLER/VGA_CONTROLLER.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634325028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESTADOSHSYNC VGA_CONTROLLER:I3\|MESTADOSHSYNC:I4 " "Elaborating entity \"MESTADOSHSYNC\" for hierarchy \"VGA_CONTROLLER:I3\|MESTADOSHSYNC:I4\"" {  } { { "../VGA_CONTROLLER/VGA_CONTROLLER.vhd" "I4" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/VGA_CONTROLLER/VGA_CONTROLLER.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634325037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:I4 " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:I4\"" {  } { { "JUEGO.vhd" "I4" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/JUEGO.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634325037 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LOGIC:I2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LOGIC:I2\|Mod0\"" {  } { { "../LOGIC/LOGIC.vhd" "Mod0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 108 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710634330610 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710634330610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LOGIC:I2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LOGIC:I2\|lpm_divide:Mod0\"" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634330794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LOGIC:I2\|lpm_divide:Mod0 " "Instantiated megafunction \"LOGIC:I2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710634330796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710634330796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710634330796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710634330796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710634330796 ""}  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710634330796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/db/lpm_divide_25o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634330916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634330916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634330936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634330936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/db/alt_u_div_ske.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634331037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634331037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634331156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634331156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634331216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634331216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710634331256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634331256 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1710634332267 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1710634332267 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710634332386 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710634332386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rout\[0\] GND " "Pin \"rout\[0\]\" is stuck at GND" {  } { { "JUEGO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/JUEGO.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710634350821 "|JUEGO|rout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gout\[0\] GND " "Pin \"gout\[0\]\" is stuck at GND" {  } { { "JUEGO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/JUEGO.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710634350821 "|JUEGO|gout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gout\[1\] GND " "Pin \"gout\[1\]\" is stuck at GND" {  } { { "JUEGO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/JUEGO.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710634350821 "|JUEGO|gout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bout\[1\] GND " "Pin \"bout\[1\]\" is stuck at GND" {  } { { "JUEGO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/JUEGO.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710634350821 "|JUEGO|bout[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710634350821 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710634351232 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:snake_head_xy_future\[17\] High " "Register LOGIC:I2\|\\snake_move:snake_head_xy_future\[17\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:snake_head_xy_future\[14\] High " "Register LOGIC:I2\|\\snake_move:snake_head_xy_future\[14\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:snake_head_xy_future\[12\] High " "Register LOGIC:I2\|\\snake_move:snake_head_xy_future\[12\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:snake_head_xy_future\[11\] High " "Register LOGIC:I2\|\\snake_move:snake_head_xy_future\[11\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:snake_head_xy_future\[6\] High " "Register LOGIC:I2\|\\snake_move:snake_head_xy_future\[6\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:snake_head_xy_future\[5\] High " "Register LOGIC:I2\|\\snake_move:snake_head_xy_future\[5\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:snake_head_xy_future\[2\] High " "Register LOGIC:I2\|\\snake_move:snake_head_xy_future\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:inited High " "Register LOGIC:I2\|\\snake_move:inited will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:food_xy_future\[7\] High " "Register LOGIC:I2\|\\snake_move:food_xy_future\[7\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:food_xy_future\[6\] High " "Register LOGIC:I2\|\\snake_move:food_xy_future\[6\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:food_xy_future\[3\] High " "Register LOGIC:I2\|\\snake_move:food_xy_future\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:food_xy_future\[18\] High " "Register LOGIC:I2\|\\snake_move:food_xy_future\[18\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:food_xy_future\[15\] High " "Register LOGIC:I2\|\\snake_move:food_xy_future\[15\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:food_xy_future\[13\] High " "Register LOGIC:I2\|\\snake_move:food_xy_future\[13\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:food_xy_future\[12\] High " "Register LOGIC:I2\|\\snake_move:food_xy_future\[12\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LOGIC:I2\|\\snake_move:snake_length_future\[0\] High " "Register LOGIC:I2\|\\snake_move:snake_length_future\[0\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1710634352925 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1710634352925 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710634357529 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710634358866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710634358866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14723 " "Implemented 14723 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710634359857 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710634359857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14701 " "Implemented 14701 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710634359857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710634359857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710634359941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 18:12:39 2024 " "Processing ended: Sat Mar 16 18:12:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710634359941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710634359941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710634359941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710634359941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1710634361937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710634361956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 18:12:41 2024 " "Processing started: Sat Mar 16 18:12:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710634361956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710634361956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off JUEGO -c JUEGO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off JUEGO -c JUEGO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710634361956 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710634362275 ""}
{ "Info" "0" "" "Project  = JUEGO" {  } {  } 0 0 "Project  = JUEGO" 0 0 "Fitter" 0 0 1710634362275 ""}
{ "Info" "0" "" "Revision = JUEGO" {  } {  } 0 0 "Revision = JUEGO" 0 0 "Fitter" 0 0 1710634362275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1710634362516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1710634362516 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "JUEGO 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"JUEGO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710634362596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710634362663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710634362663 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710634363157 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710634363207 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710634363906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710634363906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710634363906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710634363906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710634363906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710634363906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710634363906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710634363906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710634363906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710634363906 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710634363906 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710634363906 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 24072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710634363987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 24074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710634363987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 24076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710634363987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 24078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710634363987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 24080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710634363987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 24082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710634363987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 24084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710634363987 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 24086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710634363987 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710634363987 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710634363997 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710634363997 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710634363997 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1710634363997 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710634364016 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1710634365429 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "JUEGO.sdc " "Synopsys Design Constraints File file not found: 'JUEGO.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710634367276 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710634367286 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1710634367457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1710634367457 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1710634367457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk_1~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710634368406 ""}  } { { "JUEGO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/JUEGO.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 24061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710634368406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTADOR20BITS:I1\|overflow  " "Automatically promoted node CONTADOR20BITS:I1\|overflow " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710634368406 ""}  } { { "../CONTADOR20BITS/CONTADOR20BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTADOR20BITS/CONTADOR20BITS.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 4402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710634368406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIVFREQ2:I0\|FFD:I0\|q  " "Automatically promoted node DIVFREQ2:I0\|FFD:I0\|q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710634368406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIVFREQ2:I0\|FFD:I0\|q~0 " "Destination node DIVFREQ2:I0\|FFD:I0\|q~0" {  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/FFD/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 24040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368406 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1710634368406 ""}  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/FFD/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 4404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710634368406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q  " "Automatically promoted node VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710634368406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q~0 " "Destination node VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q~0" {  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/FFD/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 24037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368406 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1710634368406 ""}  } { { "../FFD/FFD.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/FFD/FFD.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 4409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710634368406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "Automatically promoted node VGA_CONTROLLER:I3\|CONT800:I1\|ov " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710634368407 ""}  } { { "../CONT800/CONT800.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONT800/CONT800.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710634368407 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node reset~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710634368407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LOGIC:I2\|snake_move~5 " "Destination node LOGIC:I2\|snake_move~5" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 19263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CONTROLLER:I3\|CONTMOD525:I2\|R~1 " "Destination node VGA_CONTROLLER:I3\|CONTMOD525:I2\|R~1" {  } { { "../CONTMOD525/CONTMOD525.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/CONTMOD525/CONTMOD525.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 19282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368407 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1710634368407 ""}  } { { "JUEGO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/JUEGO.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 24060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710634368407 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LOGIC:I2\|snake_move~5  " "Automatically promoted node LOGIC:I2\|snake_move~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710634368407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LOGIC:I2\|snake_length\[7\]~0 " "Destination node LOGIC:I2\|snake_length\[7\]~0" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 19264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LOGIC:I2\|snake_length\[6\]~1 " "Destination node LOGIC:I2\|snake_length\[6\]~1" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 19266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LOGIC:I2\|snake_length\[5\]~2 " "Destination node LOGIC:I2\|snake_length\[5\]~2" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 19268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LOGIC:I2\|snake_length\[4\]~3 " "Destination node LOGIC:I2\|snake_length\[4\]~3" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 19270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LOGIC:I2\|snake_length\[3\]~4 " "Destination node LOGIC:I2\|snake_length\[3\]~4" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 19272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LOGIC:I2\|snake_length\[2\]~5 " "Destination node LOGIC:I2\|snake_length\[2\]~5" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 19274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LOGIC:I2\|snake_length\[1\]~6 " "Destination node LOGIC:I2\|snake_length\[1\]~6" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 19276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LOGIC:I2\|snake_length\[0\]~7 " "Destination node LOGIC:I2\|snake_length\[0\]~7" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 19278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LOGIC:I2\|food_xy\[19\]~1 " "Destination node LOGIC:I2\|food_xy\[19\]~1" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 19309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LOGIC:I2\|food_xy\[18\]~3 " "Destination node LOGIC:I2\|food_xy\[18\]~3" {  } { { "../LOGIC/LOGIC.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/LOGIC/LOGIC.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 19311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710634368407 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1710634368407 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1710634368407 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 0 { 0 ""} 0 19263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710634368407 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710634369716 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710634369717 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710634369725 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710634369746 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710634369766 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710634369777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710634369777 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710634369785 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710634370177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1710634370177 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710634370177 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 6 14 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 6 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1710634370197 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1710634370197 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1710634370197 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710634370197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710634370197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710634370197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710634370197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710634370197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710634370197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710634370197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710634370197 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710634370197 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1710634370197 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1710634370197 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710634371101 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1710634371157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710634373947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710634377156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710634377337 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710634410396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710634410397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710634412297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1710634420666 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710634420666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1710634442457 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710634442457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710634442465 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.90 " "Total time spent on timing analysis during the Fitter is 10.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1710634443116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710634443189 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710634449165 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710634449176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710634455390 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710634457625 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/output_files/JUEGO.fit.smsg " "Generated suppressed messages file C:/Users/Eduardo/Desktop/Logica_Progra/VGA/JUEGO/output_files/JUEGO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710634459549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5822 " "Peak virtual memory: 5822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710634461977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 18:14:21 2024 " "Processing ended: Sat Mar 16 18:14:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710634461977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710634461977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:23 " "Total CPU time (on all processors): 00:03:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710634461977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710634461977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710634463355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710634463372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 18:14:23 2024 " "Processing started: Sat Mar 16 18:14:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710634463372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710634463372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off JUEGO -c JUEGO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off JUEGO -c JUEGO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710634463372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1710634464235 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1710634467085 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710634467235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710634468545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 18:14:28 2024 " "Processing ended: Sat Mar 16 18:14:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710634468545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710634468545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710634468545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710634468545 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710634469295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710634470317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710634470329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 18:14:29 2024 " "Processing started: Sat Mar 16 18:14:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710634470329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1710634470329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta JUEGO -c JUEGO " "Command: quartus_sta JUEGO -c JUEGO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1710634470329 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1710634470651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1710634471325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1710634471325 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634471360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634471360 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "JUEGO.sdc " "Synopsys Design Constraints File file not found: 'JUEGO.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1710634472292 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634472292 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTADOR20BITS:I1\|overflow CONTADOR20BITS:I1\|overflow " "create_clock -period 1.000 -name CONTADOR20BITS:I1\|overflow CONTADOR20BITS:I1\|overflow" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710634472327 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_1 clk_1 " "create_clock -period 1.000 -name clk_1 clk_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710634472327 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIVFREQ2:I0\|FFD:I0\|q DIVFREQ2:I0\|FFD:I0\|q " "create_clock -period 1.000 -name DIVFREQ2:I0\|FFD:I0\|q DIVFREQ2:I0\|FFD:I0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710634472327 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_CONTROLLER:I3\|CONT800:I1\|ov VGA_CONTROLLER:I3\|CONT800:I1\|ov " "create_clock -period 1.000 -name VGA_CONTROLLER:I3\|CONT800:I1\|ov VGA_CONTROLLER:I3\|CONT800:I1\|ov" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710634472327 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q " "create_clock -period 1.000 -name VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710634472327 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710634472327 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1710634472395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710634472395 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1710634472395 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1710634472418 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1710634472506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710634472545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -138.833 " "Worst-case setup slack is -138.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -138.833          -13781.287 CONTADOR20BITS:I1\|overflow  " " -138.833          -13781.287 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.396            -110.898 DIVFREQ2:I0\|FFD:I0\|q  " "   -4.396            -110.898 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.348             -30.785 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q  " "   -2.348             -30.785 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.849             -28.954 clk_1  " "   -1.849             -28.954 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.983              -6.461 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "   -0.983              -6.461 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634472551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 CONTADOR20BITS:I1\|overflow  " "    0.324               0.000 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "    0.339               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q  " "    0.339               0.000 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clk_1  " "    0.392               0.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.657               0.000 DIVFREQ2:I0\|FFD:I0\|q  " "    0.657               0.000 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634472582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.338 " "Worst-case recovery slack is -2.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.338           -5830.317 CONTADOR20BITS:I1\|overflow  " "   -2.338           -5830.317 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.672             -16.720 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "   -1.672             -16.720 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634472590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.683 " "Worst-case removal slack is 1.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.683               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "    1.683               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.318               0.000 CONTADOR20BITS:I1\|overflow  " "    2.318               0.000 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634472605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.269 clk_1  " "   -3.000             -35.269 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -4359.121 CONTADOR20BITS:I1\|overflow  " "   -1.403           -4359.121 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -53.314 DIVFREQ2:I0\|FFD:I0\|q  " "   -1.403             -53.314 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q  " "   -1.403             -29.463 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "   -1.403             -14.030 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634472614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634472614 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710634472665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1710634472752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1710634479477 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710634479965 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710634480056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -126.224 " "Worst-case setup slack is -126.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -126.224          -12583.047 CONTADOR20BITS:I1\|overflow  " " -126.224          -12583.047 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.927             -97.859 DIVFREQ2:I0\|FFD:I0\|q  " "   -3.927             -97.859 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.117             -26.554 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q  " "   -2.117             -26.554 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.663             -24.045 clk_1  " "   -1.663             -24.045 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.799              -5.051 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "   -0.799              -5.051 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634480067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 CONTADOR20BITS:I1\|overflow  " "    0.289               0.000 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q  " "    0.304               0.000 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "    0.305               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk_1  " "    0.358               0.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 DIVFREQ2:I0\|FFD:I0\|q  " "    0.614               0.000 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634480105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.029 " "Worst-case recovery slack is -2.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.029           -4997.731 CONTADOR20BITS:I1\|overflow  " "   -2.029           -4997.731 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.454             -14.540 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "   -1.454             -14.540 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634480125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.536 " "Worst-case removal slack is 1.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.536               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "    1.536               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.094               0.000 CONTADOR20BITS:I1\|overflow  " "    2.094               0.000 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634480145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.269 clk_1  " "   -3.000             -35.269 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -4359.121 CONTADOR20BITS:I1\|overflow  " "   -1.403           -4359.121 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -53.314 DIVFREQ2:I0\|FFD:I0\|q  " "   -1.403             -53.314 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -29.463 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q  " "   -1.403             -29.463 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "   -1.403             -14.030 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634480150 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710634480217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710634480836 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710634480894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -57.350 " "Worst-case setup slack is -57.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -57.350           -5183.874 CONTADOR20BITS:I1\|overflow  " "  -57.350           -5183.874 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.124             -23.388 DIVFREQ2:I0\|FFD:I0\|q  " "   -1.124             -23.388 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.470              -1.024 clk_1  " "   -0.470              -1.024 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -2.812 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q  " "   -0.404              -2.812 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "    0.163               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634480901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 CONTADOR20BITS:I1\|overflow  " "    0.138               0.000 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "    0.147               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q  " "    0.147               0.000 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 clk_1  " "    0.155               0.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 DIVFREQ2:I0\|FFD:I0\|q  " "    0.251               0.000 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634480945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.686 " "Worst-case recovery slack is -0.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.686           -1514.974 CONTADOR20BITS:I1\|overflow  " "   -0.686           -1514.974 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.148              -1.480 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "   -0.148              -1.480 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634480966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.727 " "Worst-case removal slack is 0.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "    0.727               0.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.177               0.000 CONTADOR20BITS:I1\|overflow  " "    1.177               0.000 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634480991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634480991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634481002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634481002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.720 clk_1  " "   -3.000             -26.720 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634481002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -3107.000 CONTADOR20BITS:I1\|overflow  " "   -1.000           -3107.000 CONTADOR20BITS:I1\|overflow " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634481002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -38.000 DIVFREQ2:I0\|FFD:I0\|q  " "   -1.000             -38.000 DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634481002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q  " "   -1.000             -21.000 VGA_CONTROLLER:I3\|DIVFREQ2:I0\|FFD:I0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634481002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov  " "   -1.000             -10.000 VGA_CONTROLLER:I3\|CONT800:I1\|ov " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710634481002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710634481002 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710634482076 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710634482215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710634482385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 18:14:42 2024 " "Processing ended: Sat Mar 16 18:14:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710634482385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710634482385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710634482385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710634482385 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Quartus Prime Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710634483159 ""}
