--------------- Build Started: 05/30/2016 12:08:15 Project: RPPSOC-FAT-Chain, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\doug_000\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\doug_000\Documents\GitHub\LB-RPPSOC\RPPSOC-FAT-Chain.cydsn\RPPSOC-FAT-Chain.cyprj -d CY8C5267AXI-LP051 -s C:\Users\doug_000\Documents\GitHub\LB-RPPSOC\RPPSOC-FAT-Chain.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: pft.M0028: warning: Clock Warning: (Clock_1's accuracy range '4  Hz -50% +100%, (2  Hz - 8  Hz)' is not within the specified tolerance range '4  Hz +/- 5%, (3.8  Hz - 4.2  Hz)'.).
 * C:\Users\doug_000\Documents\GitHub\LB-RPPSOC\RPPSOC-FAT-Chain.cydsn\RPPSOC-FAT-Chain.cydwr (Clock_1)
 * C:\Users\doug_000\Documents\GitHub\LB-RPPSOC\RPPSOC-FAT-Chain.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
The compile step is up to date, no work needs to be done.
The link step is up to date, no work needs to be done.
--------------- Build Succeeded: 05/30/2016 12:08:36 ---------------
