Analysis & Synthesis report for lab6
Thu Mar 01 15:05:17 2018
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |lab6_toplevel|slc3:my_slc|ISDU:state_controller|State
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: slc3:my_slc|tristate:tr0
 13. Port Connectivity Checks: "slc3:my_slc|sync:enable_sync[1]"
 14. Port Connectivity Checks: "slc3:my_slc|sync:enable_sync[0]"
 15. Port Connectivity Checks: "slc3:my_slc|ISDU:state_controller"
 16. Port Connectivity Checks: "slc3:my_slc|Mem2IO:memory_subsystem"
 17. Port Connectivity Checks: "slc3:my_slc|datapath:d0|ALU_address:alu_address|four_one_mux:addr_2_mux"
 18. Port Connectivity Checks: "slc3:my_slc|datapath:d0|two_one_mux_3bit:DR_MUX"
 19. Port Connectivity Checks: "slc3:my_slc|datapath:d0|four_one_mux:PC_mux"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 01 15:05:17 2018       ;
; Quartus II 64-Bit Version          ; 15.0.2 Build 153 07/15/2015 SJ Full Version ;
; Revision Name                      ; lab6                                        ;
; Top-level Entity Name              ; lab6_toplevel                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 696                                         ;
;     Total combinational functions  ; 520                                         ;
;     Dedicated logic registers      ; 271                                         ;
; Total registers                    ; 271                                         ;
; Total pins                         ; 129                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; lab6_toplevel      ; lab6               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; synchronizer.sv                  ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/synchronizer.sv     ;         ;
; HexDriver.sv                     ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/HexDriver.sv        ;         ;
; tristate.sv                      ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/tristate.sv         ;         ;
; slc3.sv                          ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/slc3.sv             ;         ;
; Mem2IO.sv                        ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/Mem2IO.sv           ;         ;
; lab6_toplevel.sv                 ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/lab6_toplevel.sv    ;         ;
; ISDU.sv                          ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/ISDU.sv             ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/datapath.sv         ;         ;
; bus.sv                           ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/bus.sv              ;         ;
; reg_file.sv                      ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/reg_file.sv         ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/ALU.sv              ;         ;
; general_register.sv              ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/general_register.sv ;         ;
; four_one_mux.sv                  ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/four_one_mux.sv     ;         ;
; two_one_mux.sv                   ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/two_one_mux.sv      ;         ;
; ben.sv                           ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/ben.sv              ;         ;
; two_one_mux_3bit.sv              ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/two_one_mux_3bit.sv ;         ;
; ALU_address.sv                   ; yes             ; User SystemVerilog HDL File  ; U:/lab6_2backup/LAB6 _2-20180301T204920Z-001/LAB6 _2/ALU_address.sv      ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 696       ;
;                                             ;           ;
; Total combinational functions               ; 520       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 340       ;
;     -- 3 input functions                    ; 109       ;
;     -- <=2 input functions                  ; 71        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 475       ;
;     -- arithmetic mode                      ; 45        ;
;                                             ;           ;
; Total registers                             ; 271       ;
;     -- Dedicated logic registers            ; 271       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 129       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 271       ;
; Total fan-out                               ; 2941      ;
; Average fan-out                             ; 2.76      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; |lab6_toplevel                                 ; 520 (0)           ; 271 (0)      ; 0           ; 0            ; 0       ; 0         ; 129  ; 0            ; |lab6_toplevel                                                                         ; work         ;
;    |slc3:my_slc|                               ; 520 (0)           ; 271 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc                                                             ; work         ;
;       |HexDriver:hex_driver0|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver0                                       ; work         ;
;       |HexDriver:hex_driver1|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver1                                       ; work         ;
;       |HexDriver:hex_driver2|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver2                                       ; work         ;
;       |HexDriver:hex_driver3|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver3                                       ; work         ;
;       |HexDriver:hex_driver4|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver4                                       ; work         ;
;       |HexDriver:hex_driver5|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver5                                       ; work         ;
;       |HexDriver:hex_driver6|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver6                                       ; work         ;
;       |HexDriver:hex_driver7|                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver7                                       ; work         ;
;       |ISDU:state_controller|                  ; 39 (39)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|ISDU:state_controller                                       ; work         ;
;       |Mem2IO:memory_subsystem|                ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|Mem2IO:memory_subsystem                                     ; work         ;
;       |datapath:d0|                            ; 400 (0)           ; 196 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0                                                 ; work         ;
;          |ALU:alu|                             ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|ALU:alu                                         ; work         ;
;          |ALU_address:alu_address|             ; 45 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|ALU_address:alu_address                         ; work         ;
;             |four_one_mux:addr_2_mux|          ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|ALU_address:alu_address|four_one_mux:addr_2_mux ; work         ;
;             |two_one_mux:addr_1_mux|           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|ALU_address:alu_address|two_one_mux:addr_1_mux  ; work         ;
;          |ben:ben_module|                      ; 14 (0)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|ben:ben_module                                  ; work         ;
;             |ben_register:ben_register_module| ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|ben:ben_module|ben_register:ben_register_module ; work         ;
;             |logic_low:logic_low_module|       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|ben:ben_module|logic_low:logic_low_module       ; work         ;
;             |nzp:nzp_module|                   ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|ben:ben_module|nzp:nzp_module                   ; work         ;
;          |bus:BUS|                             ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|bus:BUS                                         ; work         ;
;          |reg_file:REG_FILE|                   ; 146 (146)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|reg_file:REG_FILE                               ; work         ;
;          |register:IR_module|                  ; 13 (13)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|register:IR_module                              ; work         ;
;          |register:MAR_register|               ; 5 (5)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|register:MAR_register                           ; work         ;
;          |register:MDR_register|               ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|register:MDR_register                           ; work         ;
;          |register_pc:PC_register|             ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|register_pc:PC_register                         ; work         ;
;          |two_one_mux:SR2_MUX|                 ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|two_one_mux:SR2_MUX                             ; work         ;
;          |two_one_mux_3bit:SR1_MUX|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|two_one_mux_3bit:SR1_MUX                        ; work         ;
;       |sync:button_sync[0]|                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|sync:button_sync[0]                                         ; work         ;
;       |sync:button_sync[1]|                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|sync:button_sync[1]                                         ; work         ;
;       |sync:button_sync[2]|                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|sync:button_sync[2]                                         ; work         ;
;       |tristate:tr0|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|tristate:tr0                                                ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab6_toplevel|slc3:my_slc|ISDU:state_controller|State                                                                                                                                                                                                                                                                                      ;
+----------------+------------+-----------+------------+------------+------------+--------------+--------------+------------+------------+------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+------------+----------------+----------------+--------------+
; Name           ; State.S_22 ; State.S_0 ; State.S_12 ; State.S_21 ; State.S_04 ; State.S_16_2 ; State.S_16_1 ; State.S_23 ; State.S_07 ; State.S_27 ; State.S_25_2 ; State.S_25_1 ; State.S_06 ; State.S_09 ; State.S_05 ; State.S_01 ; State.S_32 ; State.S_35 ; State.S_33_2 ; State.S_33_1 ; State.S_18 ; State.PauseIR2 ; State.PauseIR1 ; State.Halted ;
+----------------+------------+-----------+------------+------------+------------+--------------+--------------+------------+------------+------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+------------+----------------+----------------+--------------+
; State.Halted   ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 0            ;
; State.PauseIR1 ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 1              ; 1            ;
; State.PauseIR2 ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 1              ; 0              ; 1            ;
; State.S_18     ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1          ; 0              ; 0              ; 1            ;
; State.S_33_1   ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0          ; 0              ; 0              ; 1            ;
; State.S_33_2   ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_35     ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_32     ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_01     ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_05     ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_09     ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_06     ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_1   ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_2   ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_27     ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_07     ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_23     ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_1   ; 0          ; 0         ; 0          ; 0          ; 0          ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_2   ; 0          ; 0         ; 0          ; 0          ; 0          ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_04     ; 0          ; 0         ; 0          ; 0          ; 1          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_21     ; 0          ; 0         ; 0          ; 1          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_12     ; 0          ; 0         ; 1          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_0      ; 0          ; 1         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_22     ; 1          ; 0         ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
+----------------+------------+-----------+------------+------------+------------+--------------+--------------+------------+------------+------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+------------+----------------+----------------+--------------+


+----------------------------------------------------------------+
; Registers Removed During Synthesis                             ;
+-------------------------------------------+--------------------+
; Register name                             ; Reason for Removal ;
+-------------------------------------------+--------------------+
; slc3:my_slc|ISDU:state_controller|State~2 ; Lost fanout        ;
; slc3:my_slc|ISDU:state_controller|State~3 ; Lost fanout        ;
; slc3:my_slc|ISDU:state_controller|State~4 ; Lost fanout        ;
; slc3:my_slc|ISDU:state_controller|State~5 ; Lost fanout        ;
; slc3:my_slc|ISDU:state_controller|State~6 ; Lost fanout        ;
; Total Number of Removed Registers = 5     ;                    ;
+-------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 271   ;
; Number of registers using Synchronous Clear  ; 37    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 210   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|register:IR_module|data_out[3]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|Mem2IO:memory_subsystem|hex_data[2]                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|register:MAR_register|data_out[1]                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|register_pc:PC_register|data_out[12]                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|ben:ben_module|nzp:nzp_module|nzp[0]                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|register:MDR_register|data_out[15]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab6_toplevel|slc3:my_slc|datapath:d0|ALU_address:alu_address|four_one_mux:addr_2_mux|Mux0 ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |lab6_toplevel|slc3:my_slc|ISDU:state_controller|Mux8                                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |lab6_toplevel|slc3:my_slc|datapath:d0|bus:BUS|bus_output[9]                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|tristate:tr0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|sync:enable_sync[1]"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|sync:enable_sync[0]"                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|ISDU:state_controller"                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; LD_LED ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|Mem2IO:memory_subsystem" ;
+--------------+-------+----------+-------------------------------+
; Port         ; Type  ; Severity ; Details                       ;
+--------------+-------+----------+-------------------------------+
; ADDR[19..16] ; Input ; Info     ; Stuck at GND                  ;
+--------------+-------+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|datapath:d0|ALU_address:alu_address|four_one_mux:addr_2_mux" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; input0 ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|datapath:d0|two_one_mux_3bit:DR_MUX" ;
+--------+-------+----------+-------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                         ;
+--------+-------+----------+-------------------------------------------------+
; input1 ; Input ; Info     ; Stuck at VCC                                    ;
+--------+-------+----------+-------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|datapath:d0|four_one_mux:PC_mux" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; input3 ; Input ; Info     ; Stuck at GND                                ;
+--------+-------+----------+---------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 129                         ;
; cycloneiii_ff         ; 271                         ;
;     ENA               ; 178                         ;
;     ENA SCLR SLD      ; 32                          ;
;     SCLR              ; 5                           ;
;     plain             ; 56                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 531                         ;
;     arith             ; 45                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 30                          ;
;     normal            ; 486                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 79                          ;
;         4 data inputs ; 340                         ;
;                       ;                             ;
; Max LUT depth         ; 12.50                       ;
; Average LUT depth     ; 7.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Full Version
    Info: Processing started: Thu Mar 01 15:05:04 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file synchronizer.sv
    Info (12023): Found entity 1: sync
    Info (12023): Found entity 2: sync_r0
    Info (12023): Found entity 3: sync_r1
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver
Info (12021): Found 1 design units, including 1 entities, in source file tristate.sv
    Info (12023): Found entity 1: tristate
Info (12021): Found 1 design units, including 1 entities, in source file test_memory.sv
    Info (12023): Found entity 1: test_memory
Info (12021): Found 1 design units, including 0 entities, in source file slc3_2.sv
    Info (12022): Found design unit 1: SLC3_2 (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file slc3.sv
    Info (12023): Found entity 1: slc3
Info (12021): Found 1 design units, including 1 entities, in source file memory_contents.sv
    Info (12023): Found entity 1: memory_parser
Info (12021): Found 1 design units, including 1 entities, in source file mem2io.sv
    Info (12023): Found entity 1: Mem2IO
Info (12021): Found 1 design units, including 1 entities, in source file lab6_toplevel.sv
    Info (12023): Found entity 1: lab6_toplevel
Info (12021): Found 1 design units, including 1 entities, in source file isdu.sv
    Info (12023): Found entity 1: ISDU
Info (12021): Found 2 design units, including 2 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath
    Info (12023): Found entity 2: register_pc
Info (12021): Found 1 design units, including 1 entities, in source file bus.sv
    Info (12023): Found entity 1: bus
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.sv
    Info (12023): Found entity 1: reg_file
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file general_register.sv
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file four_one_mux.sv
    Info (12023): Found entity 1: four_one_mux
Info (12021): Found 1 design units, including 1 entities, in source file two_one_mux.sv
    Info (12023): Found entity 1: two_one_mux
Info (12021): Found 5 design units, including 5 entities, in source file ben.sv
    Info (12023): Found entity 1: ben
    Info (12023): Found entity 2: logic_low
    Info (12023): Found entity 3: nzp
    Info (12023): Found entity 4: logic_up
    Info (12023): Found entity 5: ben_register
Info (12021): Found 1 design units, including 1 entities, in source file testbench2.sv
    Info (12023): Found entity 1: testbench2
Info (12021): Found 1 design units, including 1 entities, in source file two_one_mux_3bit.sv
    Info (12023): Found entity 1: two_one_mux_3bit
Info (12021): Found 1 design units, including 1 entities, in source file alu_address.sv
    Info (12023): Found entity 1: ALU_address
Info (12127): Elaborating entity "lab6_toplevel" for the top level hierarchy
Info (12128): Elaborating entity "slc3" for hierarchy "slc3:my_slc"
Info (12128): Elaborating entity "HexDriver" for hierarchy "slc3:my_slc|HexDriver:hex_driver3"
Info (12128): Elaborating entity "datapath" for hierarchy "slc3:my_slc|datapath:d0"
Info (12128): Elaborating entity "four_one_mux" for hierarchy "slc3:my_slc|datapath:d0|four_one_mux:PC_mux"
Info (12128): Elaborating entity "register_pc" for hierarchy "slc3:my_slc|datapath:d0|register_pc:PC_register"
Info (12128): Elaborating entity "register" for hierarchy "slc3:my_slc|datapath:d0|register:MAR_register"
Info (12128): Elaborating entity "two_one_mux" for hierarchy "slc3:my_slc|datapath:d0|two_one_mux:MDR_mux"
Info (12128): Elaborating entity "two_one_mux_3bit" for hierarchy "slc3:my_slc|datapath:d0|two_one_mux_3bit:SR1_MUX"
Info (12128): Elaborating entity "reg_file" for hierarchy "slc3:my_slc|datapath:d0|reg_file:REG_FILE"
Info (12128): Elaborating entity "ALU" for hierarchy "slc3:my_slc|datapath:d0|ALU:alu"
Info (12128): Elaborating entity "ALU_address" for hierarchy "slc3:my_slc|datapath:d0|ALU_address:alu_address"
Info (12128): Elaborating entity "ben" for hierarchy "slc3:my_slc|datapath:d0|ben:ben_module"
Info (12128): Elaborating entity "logic_low" for hierarchy "slc3:my_slc|datapath:d0|ben:ben_module|logic_low:logic_low_module"
Info (12128): Elaborating entity "nzp" for hierarchy "slc3:my_slc|datapath:d0|ben:ben_module|nzp:nzp_module"
Info (12128): Elaborating entity "logic_up" for hierarchy "slc3:my_slc|datapath:d0|ben:ben_module|logic_up:logic_up_module"
Info (12128): Elaborating entity "ben_register" for hierarchy "slc3:my_slc|datapath:d0|ben:ben_module|ben_register:ben_register_module"
Info (12128): Elaborating entity "bus" for hierarchy "slc3:my_slc|datapath:d0|bus:BUS"
Info (12128): Elaborating entity "Mem2IO" for hierarchy "slc3:my_slc|Mem2IO:memory_subsystem"
Info (12128): Elaborating entity "tristate" for hierarchy "slc3:my_slc|tristate:tr0"
Info (12128): Elaborating entity "ISDU" for hierarchy "slc3:my_slc|ISDU:state_controller"
Info (12128): Elaborating entity "sync" for hierarchy "slc3:my_slc|sync:button_sync[0]"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "slc3:my_slc|datapath:d0|reg_file:REG_FILE|R" is uninferred due to inappropriate RAM size
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "CE" is stuck at GND
    Warning (13410): Pin "UB" is stuck at GND
    Warning (13410): Pin "LB" is stuck at GND
    Warning (13410): Pin "ADDR[16]" is stuck at GND
    Warning (13410): Pin "ADDR[17]" is stuck at GND
    Warning (13410): Pin "ADDR[18]" is stuck at GND
    Warning (13410): Pin "ADDR[19]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 857 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 93 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 728 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 699 megabytes
    Info: Processing ended: Thu Mar 01 15:05:17 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:20


