$date
	Sun Oct 23 05:55:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#107662
b10011 &
b10011 %
1$
b10011 !
1"
#107663
0"
#107666
b111010 &
b111010 %
#107670
b11101 &
b11101 %
#107674
b1011000 &
b1011000 %
#107678
b101100 &
b101100 %
#107682
b10110 &
b10110 %
#107686
b1011 &
b1011 %
#107690
b100010 &
b100010 %
#107694
b10001 &
b10001 %
#107698
b110100 &
b110100 %
#107702
b11010 &
b11010 %
#107706
b1101 &
b1101 %
#107710
b101000 &
b101000 %
#107714
b10100 &
b10100 %
#107718
b1010 &
b1010 %
#107722
b101 &
b101 %
#107726
b10000 &
b10000 %
#107730
b1000 &
b1000 %
#107734
b100 &
b100 %
#107738
b10 &
b10 %
#107742
b1 &
1#
b1 %
#107746
b0 &
b0 %
0#
0$
#1104042
b10000 &
b10000 %
1$
b10000 !
1"
#1104043
0"
#1104046
b1000 &
b1000 %
#1104050
b100 &
b100 %
#1104054
b10 &
b10 %
#1104058
b1 &
b1 %
1#
#1104062
b0 &
0#
b0 %
0$
#2144343
b100 !
1"
#2144346
b100 &
b100 %
1$
#2144347
0"
#2144350
b10 &
b10 %
#2144354
b1 &
b1 %
1#
#2144358
b0 &
0#
b0 %
0$
#4500012
