/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,sda660";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. SDA 660 PM660L SoC";
	qcom,msm-id = <0x144 0x0>;
	qcom,pmic-id = <0x1001b 0x101011a 0x0 0x0 0x1001b 0x201011a 0x0 0x0 0x1001b 0x102001a 0x0 0x0>;

	__symbols__ {
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@1";
		CPU2 = "/cpus/cpu@2";
		CPU3 = "/cpus/cpu@3";
		CPU4 = "/cpus/cpu@100";
		CPU5 = "/cpus/cpu@101";
		CPU6 = "/cpus/cpu@102";
		CPU7 = "/cpus/cpu@103";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L1_D_1 = "/cpus/cpu@1/l1-dcache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L1_D_101 = "/cpus/cpu@101/l1-dcache";
		L1_D_102 = "/cpus/cpu@102/l1-dcache";
		L1_D_103 = "/cpus/cpu@103/l1-dcache";
		L1_D_2 = "/cpus/cpu@2/l1-dcache";
		L1_D_3 = "/cpus/cpu@3/l1-dcache";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_I_1 = "/cpus/cpu@1/l1-icache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_I_101 = "/cpus/cpu@101/l1-icache";
		L1_I_102 = "/cpus/cpu@102/l1-icache";
		L1_I_103 = "/cpus/cpu@103/l1-icache";
		L1_I_2 = "/cpus/cpu@2/l1-icache";
		L1_I_3 = "/cpus/cpu@3/l1-icache";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L2_1 = "/cpus/cpu@100/l2-cache";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		adsp_fw_mem = "/reserved-memory/adsp_fw_region@92a00000";
		adsp_mem = "/reserved-memory/adsp_region";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		afe = "/soc/qcom,msm-pcm-afe";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		anoc2_smmu = "/soc/arm,smmu-anoc2@16c0000";
		apc0_cpr = "/soc/cprh-ctrl@179c8000";
		apc0_pwrcl_vreg = "/soc/cprh-ctrl@179c8000/thread@0/regulator";
		apc1_cpr = "/soc/cprh-ctrl@179c4000";
		apc1_perfcl_vreg = "/soc/cprh-ctrl@179c4000/thread@0/regulator";
		apcs_glb = "/soc/mailbox@17911000";
		audio_apr = "/soc/qcom,msm-audio-apr";
		bcl_sensor = "/soc/qcom,spmi@800f000/qcom,pm660@0/bcl@4200";
		bimc_smmu_hw_ctrl = "/soc/syscon@c8ce024";
		blsp1_uart1_active = "/soc/pinctrl@03000000/blsp1_uart1_active";
		blsp1_uart1_hs = "/soc/uart@c16f000";
		blsp1_uart1_sleep = "/soc/pinctrl@03000000/blsp1_uart1_sleep";
		blsp1_uart2_active = "/soc/pinctrl@03000000/blsp1_uart2_active";
		blsp1_uart2_hs = "/soc/uart@c170000";
		blsp1_uart2_sleep = "/soc/pinctrl@03000000/blsp1_uart2_sleep";
		blsp2_uart1 = "/soc/pinctrl@03000000/blsp2_uart1";
		blsp2_uart1_hs = "/soc/uart@c1af000";
		blsp2_uart1_rfr_active = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_rfr_active";
		blsp2_uart1_rfr_sleep = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_rfr_sleep";
		blsp2_uart1_rxcts_active = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_rxcts_active";
		blsp2_uart1_rxcts_sleep = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_rxcts_sleep";
		blsp2_uart1_tx_active = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_tx_active";
		blsp2_uart1_tx_sleep = "/soc/pinctrl@03000000/blsp2_uart1/blsp2_uart1_tx_sleep";
		blsp2_uart2_active = "/soc/pinctrl@03000000/blsp2_uart2_active";
		blsp2_uart2_hs = "/soc/uart@c1b0000";
		blsp2_uart2_sleep = "/soc/pinctrl@03000000/blsp2_uart2_sleep";
		bluetooth = "/bt_wcn3990";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		btfmslim_codec = "/soc/slim@15240000/wcn3990";
		cam_actuator_vaf_active = "/soc/pinctrl@03000000/cam_actuator_vaf_active";
		cam_actuator_vaf_suspend = "/soc/pinctrl@03000000/cam_actuator_vaf_suspend";
		cam_sensor_front_active = "/soc/pinctrl@03000000/cam_sensor_front_active";
		cam_sensor_front_iris_active = "/soc/pinctrl@03000000/cam_sensor_front_iris_active";
		cam_sensor_front_iris_suspend = "/soc/pinctrl@03000000/cam_sensor_front_iris_suspend";
		cam_sensor_front_suspend = "/soc/pinctrl@03000000/cam_sensor_front_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@03000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@03000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@03000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@03000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@03000000/cam_sensor_mclk3_suspend";
		cam_sensor_rear2_active = "/soc/pinctrl@03000000/cam_sensor_rear2_active";
		cam_sensor_rear2_suspend = "/soc/pinctrl@03000000/cam_sensor_rear2_suspend";
		cam_sensor_rear_active = "/soc/pinctrl@03000000/cam_sensor_rear_active";
		cam_sensor_rear_suspend = "/soc/pinctrl@03000000/cam_sensor_rear_suspend";
		cam_tof_active = "/soc/pinctrl@03000000/cam_tof_active";
		cam_tof_suspend = "/soc/pinctrl@03000000/cam_tof_suspend";
		camera_trip = "/soc/thermal-zones/camera-lowf/trips/camera-trip";
		cci = "/soc/qcom,cci@ca0c000";
		cci0_active = "/soc/pinctrl@03000000/cci0_active";
		cci0_suspend = "/soc/pinctrl@03000000/cci0_suspend";
		cci1_active = "/soc/pinctrl@03000000/cci1_active";
		cci1_suspend = "/soc/pinctrl@03000000/cci1_suspend";
		cdc_comp_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_comp_pinctrl";
		cdc_comp_gpios_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/cdc_pdm_comp_gpios_active";
		cdc_comp_gpios_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/cdc_pdm_comp_gpios_sleep";
		cdc_dmic12_gpios_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/dmic12_gpios_active";
		cdc_dmic12_gpios_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/dmic12_gpios_sleep";
		cdc_dmic34_gpios_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/dmic34_gpios_active";
		cdc_dmic34_gpios_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/dmic34_gpios_sleep";
		cdc_dmic_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic_pinctrl";
		cdc_pdm_2_gpios_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/cdc_pdm_2_gpios_active";
		cdc_pdm_2_gpios_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/cdc_pdm_2_gpios_sleep";
		cdc_pdm_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_pdm_pinctrl";
		cdc_pdm_gpios_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/cdc_pdm_gpios_active";
		cdc_pdm_gpios_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/cdc_pdm_gpios_sleep";
		cdc_sdw_gpios = "/soc/sdw_clk_data_pinctrl";
		cdsp_fw_mem = "/reserved-memory/cdsp_fw_region@94a00000";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_vdd = "/soc/qmi-tmd-devices/cdsp/cdsp_vdd";
		clock_audio = "/soc/audio_ext_clk";
		clock_audio_lnbb = "/soc/audio_ext_clk_lnbb";
		clock_audio_native = "/soc/audio_ext_clk_native";
		clock_cpu = "/soc/qcom,clk-cpu-660@179c0000";
		clock_debug = "/soc/qcom,cc-debug@62000";
		clock_gcc = "/soc/clock-controller@100000";
		clock_gfx = "/soc/gfx@5065000";
		clock_gpu = "/soc/clock-controller@5065000";
		clock_mmss = "/soc/clock-controller@c8c0000";
		clock_rpmcc = "/soc/qcom,rpmcc";
		compr = "/soc/qcom,msm-compr-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		cont_splash_mem = "/reserved-memory/splash_region@9d400000";
		cpe = "/soc/qcom,msm-cpe-lsm";
		cpe3 = "/soc/qcom,msm-cpe-lsm@3";
		cpu0_computemon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-computemon";
		cpu0_cpu_ddr_lat = "/soc/qcom,cpu0-cpu-ddr-lat";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_cpu_ddr_latmon = "/soc/qcom,cpu0-cpugrp/qcom,cpu0-cpu-ddr-latmon";
		cpu0_isolate = "/soc/qcom,clk-cpu-660@179c0000/qcom,cpu-isolation/cpu0-isolate";
		cpu0_memlat_cpugrp = "/soc/qcom,cpu0-cpugrp";
		cpu1_isolate = "/soc/qcom,clk-cpu-660@179c0000/qcom,cpu-isolation/cpu1-isolate";
		cpu2_isolate = "/soc/qcom,clk-cpu-660@179c0000/qcom,cpu-isolation/cpu2-isolate";
		cpu3_isolate = "/soc/qcom,clk-cpu-660@179c0000/qcom,cpu-isolation/cpu3-isolate";
		cpu4_0_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu4-0-config";
		cpu4_computemon = "/soc/qcom,cpu4-cpugrp/qcom,cpu4-computemon";
		cpu4_cpu_ddr_lat = "/soc/qcom,cpu4-cpu-ddr-lat";
		cpu4_cpu_ddr_latfloor = "/soc/qcom,cpu4-cpu-ddr-latfloor";
		cpu4_cpu_ddr_latmon = "/soc/qcom,cpu4-cpugrp/qcom,cpu4-cpu-ddr-latmon";
		cpu4_isolate = "/soc/qcom,clk-cpu-660@179c0000/qcom,cpu-isolation/cpu4-isolate";
		cpu4_memlat_cpugrp = "/soc/qcom,cpu4-cpugrp";
		cpu5_0_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu5-0-config";
		cpu5_isolate = "/soc/qcom,clk-cpu-660@179c0000/qcom,cpu-isolation/cpu5-isolate";
		cpu6_0_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu6-0-config";
		cpu6_isolate = "/soc/qcom,clk-cpu-660@179c0000/qcom,cpu-isolation/cpu6-isolate";
		cpu7_1_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu7-1-config";
		cpu7_isolate = "/soc/qcom,clk-cpu-660@179c0000/qcom,cpu-isolation/cpu7-isolate";
		cpu_03_config = "/soc/thermal-zones/cpuss-0-step/trips/cpu_03-config";
		cpu_cpu_ddr_bw = "/soc/qcom,cpu-cpu-ddr-bw";
		cpu_cpu_ddr_bwmon = "/soc/qcom,cpu-cpu-ddr-bwmon@01008000";
		cpu_debug = "/soc/syscon@1791101c";
		cpu_pmu = "/soc/cpu-pmu";
		cx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-smpb3/cx-cdev";
		cx_ipeak_lm = "/soc/cx_ipeak@1fe5040";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_int_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s0";
		dai_int_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s1";
		dai_int_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s2";
		dai_int_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s3";
		dai_int_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s4";
		dai_int_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s5";
		dai_int_mi2s6 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-int-mi2s6";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s6 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_slim = "/soc/slim@151c0000/msm_dai_slim";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dfps_data_mem = "/reserved-memory/dfps_data_mem@0x9f7ff000";
		dma_blsp1 = "/soc/qcom,sps-dma@0xc144000";
		dma_blsp2 = "/soc/qcom,sps-dma@0xc184000";
		dsi_dual_nt35597_cmd = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35597_wqxga_cmd";
		dsi_dual_nt35597_cmd_config0 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35597_wqxga_cmd/config0";
		dsi_dual_nt35597_cmd_config1 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35597_wqxga_cmd/config1";
		dsi_dual_nt35597_truly_cmd = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35597_truly_wqxga_cmd";
		dsi_dual_nt35597_truly_cmd_config0 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35597_truly_wqxga_cmd/config0";
		dsi_dual_nt35597_truly_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35597_wqxga_video_truly";
		dsi_dual_nt35597_truly_video_config0 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35597_wqxga_video_truly/config0";
		dsi_dual_nt35597_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35597_wqxga_video";
		dsi_dual_nt35597_video_config0 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35597_wqxga_video/config0";
		dsi_dual_nt35597_video_config1 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35597_wqxga_video/config1";
		dsi_dual_nt36850_truly_cmd = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt36850_truly_wqhd_cmd";
		dsi_dual_sharp_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_sharp_wqxga_video";
		dsi_dual_sharp_video_config0 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_sharp_wqxga_video/config0";
		dsi_dual_sharp_video_config1 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_sharp_wqxga_video/config1";
		dsi_dual_sim_vid = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_dual_sim_video";
		dsi_hx8399c_truly_vid = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_hx8399_truly_fhd_video";
		dsi_lgd_incell_sw49106_fhd_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_lgd_incell_sw49106_fhd_video";
		dsi_nt35597_truly_dsc_cmd = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35597_dsc_cmd_truly";
		dsi_nt35597_truly_dsc_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35597_dsc_video_truly";
		dsi_nt35695b_truly_fhd_cmd = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35695b_truly_fhd_cmd";
		dsi_nt35695b_truly_fhd_video = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_nt35695b_truly_fhd_video";
		dsi_panel_pwr_supply = "/soc/dsi_panel_pwr_supply";
		dsi_panel_pwr_supply_labibb_amoled = "/soc/dsi_panel_pwr_supply_labibb_amoled";
		dsi_panel_pwr_supply_no_labibb = "/soc/dsi_panel_pwr_supply_no_labibb";
		dsi_rm67195_amoled_fhd_cmd = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_rm67195_amoled_fhd_cmd";
		dsi_sim_vid = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_sim_video";
		dsi_truly_1080_cmd = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_truly_1080p_cmd";
		dsi_truly_1080_vid = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_dsi_truly_1080p_video";
		energy_costs = "/energy-costs";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		fab_a2noc = "/soc/ad-hoc-bus/fab-a2noc";
		fab_bimc = "/soc/ad-hoc-bus/fab-bimc";
		fab_cnoc = "/soc/ad-hoc-bus/fab-cnoc";
		fab_gnoc = "/soc/ad-hoc-bus/fab-gnoc";
		fab_mnoc = "/soc/ad-hoc-bus/fab-mnoc";
		fab_mnoc_ahb = "/soc/ad-hoc-bus/fab-mnoc-ahb";
		fab_snoc = "/soc/ad-hoc-bus/fab-snoc";
		firmware = "/firmware";
		flash_led = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300";
		gdsc_bimc_smmu = "/soc/qcom,gdsc@c8ce020";
		gdsc_camss_top = "/soc/qcom,gdsc@c8c34a0";
		gdsc_cpp = "/soc/qcom,gdsc@c8c36d4";
		gdsc_gpu_cx = "/soc/qcom,gdsc@5066004";
		gdsc_gpu_gx = "/soc/qcom,gdsc@5066094";
		gdsc_hlos1_vote_lpass_adsp = "/soc/qcom,gdsc@17d034";
		gdsc_hlos1_vote_turing_adsp = "/soc/qcom,gdsc@17d04c";
		gdsc_hlos2_vote_turing_adsp = "/soc/qcom,gdsc@17e04c";
		gdsc_mdss = "/soc/qcom,gdsc@c8c2304";
		gdsc_ufs = "/soc/qcom,gdsc@175004";
		gdsc_usb30 = "/soc/qcom,gdsc@10f004";
		gdsc_venus = "/soc/qcom,gdsc@c8c1024";
		gdsc_venus_core0 = "/soc/qcom,gdsc@c8c1040";
		gdsc_vfe0 = "/soc/qcom,gdsc@c8c3664";
		gdsc_vfe1 = "/soc/qcom,gdsc@c8c3674";
		generic_bw_opp_table = "/soc/generic-bw-opp-table";
		gfx3d_secure = "/soc/qcom,kgsl-iommu/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu/gfx3d_user";
		gfx_cpr = "/soc/cpr4-ctrl@05061000";
		gfx_ldo_vreg = "/soc/ldo@0506e000";
		gfx_mem_acc_vreg = "/soc/regulator@01fcf004";
		gfx_stub_vreg = "/regulator-gfx-stub";
		gfx_vreg_corner = "/soc/cpr4-ctrl@05061000/thread@0/regulator";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		glink_modem = "/soc/qcom,glink/modem";
		glink_spi_xprt_wdsp = "/soc/qcom,glink/wdsp";
		gold_trip = "/soc/thermal-zones/quiet-therm-step/trips/gold-trip";
		gpio_key_active = "/soc/pinctrl@03000000/tlmm_gpio_key/gpio_key_active";
		gpio_key_suspend = "/soc/pinctrl@03000000/tlmm_gpio_key/gpio_key_suspend";
		gpu_bw_tbl = "/soc/gpu-bw-tbl";
		gpu_cx_hw_ctrl = "/soc/syscon@5066008";
		gpu_debug = "/soc/syscon@05065120";
		gpu_gx_domain_addr = "/soc/syscon@5065130";
		gpu_gx_sw_reset = "/soc/syscon@5066090";
		gpu_trip = "/soc/thermal-zones/gpu-step/trips/gpu-trip";
		gpubw = "/soc/qcom,gpubw";
		hostless = "/soc/qcom,msm-pcm-hostless";
		hph_en0_active = "/soc/pinctrl@03000000/msm_hph_en0/hph_en0_active";
		hph_en0_sleep = "/soc/pinctrl@03000000/msm_hph_en0/hph_en0_sleep";
		hph_en0_wcd_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/hph_en0_wcd_active";
		hph_en0_wcd_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/hph_en0_wcd_sleep";
		hph_en1_active = "/soc/pinctrl@03000000/msm_hph_en1/hph_en1_active";
		hph_en1_sleep = "/soc/pinctrl@03000000/msm_hph_en1/hph_en1_sleep";
		hph_en1_wcd_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/hph_en1_wcd_active";
		hph_en1_wcd_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/hph_en1_wcd_sleep";
		i2c_1 = "/soc/i2c@c175000";
		i2c_1_active = "/soc/pinctrl@03000000/i2c_1/i2c_1_active";
		i2c_1_bitbang = "/soc/pinctrl@03000000/i2c_1/i2c_1_bitbang";
		i2c_1_sleep = "/soc/pinctrl@03000000/i2c_1/i2c_1_sleep";
		i2c_2 = "/soc/i2c@c176000";
		i2c_2_active = "/soc/pinctrl@03000000/i2c_2/i2c_2_active";
		i2c_2_bitbang = "/soc/pinctrl@03000000/i2c_2/i2c_2_bitbang";
		i2c_2_sleep = "/soc/pinctrl@03000000/i2c_2/i2c_2_sleep";
		i2c_3 = "/soc/i2c@c177000";
		i2c_3_active = "/soc/pinctrl@03000000/i2c_3/i2c_3_active";
		i2c_3_bitbang = "/soc/pinctrl@03000000/i2c_3/i2c_3_bitbang";
		i2c_3_sleep = "/soc/pinctrl@03000000/i2c_3/i2c_3_sleep";
		i2c_4 = "/soc/i2c@c178000";
		i2c_4_active = "/soc/pinctrl@03000000/i2c_4/i2c_4_active";
		i2c_4_bitbang = "/soc/pinctrl@03000000/i2c_4/i2c_4_bitbang";
		i2c_4_sleep = "/soc/pinctrl@03000000/i2c_4/i2c_4_sleep";
		i2c_5 = "/soc/i2c@c1b5000";
		i2c_5_active = "/soc/pinctrl@03000000/i2c_5/i2c_5_active";
		i2c_5_bitbang = "/soc/pinctrl@03000000/i2c_5/i2c_5_bitbang";
		i2c_5_sleep = "/soc/pinctrl@03000000/i2c_5/i2c_5_sleep";
		i2c_6 = "/soc/i2c@c1b6000";
		i2c_6_active = "/soc/pinctrl@03000000/i2c_6/i2c_6_active";
		i2c_6_bitbang = "/soc/pinctrl@03000000/i2c_6/i2c_6_bitbang";
		i2c_6_sleep = "/soc/pinctrl@03000000/i2c_6/i2c_6_sleep";
		i2c_7 = "/soc/i2c@c1b7000";
		i2c_7_active = "/soc/pinctrl@03000000/i2c_7/i2c_7_active";
		i2c_7_bitbang = "/soc/pinctrl@03000000/i2c_7/i2c_7_bitbang";
		i2c_7_sleep = "/soc/pinctrl@03000000/i2c_7/i2c_7_sleep";
		i2c_8 = "/soc/i2c@c1b8000";
		i2c_8_active = "/soc/pinctrl@03000000/i2c_8/i2c_8_active";
		i2c_8_bitbang = "/soc/pinctrl@03000000/i2c_8/i2c_8_bitbang";
		i2c_8_sleep = "/soc/pinctrl@03000000/i2c_8/i2c_8_sleep";
		i2c_freq_100Khz = "/soc/qcom,cci@ca0c000/qcom,i2c_standard_mode";
		i2c_freq_1Mhz = "/soc/qcom,cci@ca0c000/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz = "/soc/qcom,cci@ca0c000/qcom,i2c_fast_mode";
		i2c_freq_custom = "/soc/qcom,cci@ca0c000/qcom,i2c_custom_mode";
		ibb_regulator = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-labibb-regulator/qcom,ibb@dc00";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		int_codec = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		intc = "/soc/interrupt-controller@17a00000";
		ipa_hw = "/soc/qcom,ipa@14780000";
		ipa_smmu_ap = "/soc/qcom,ipa@14780000/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/qcom,ipa@14780000/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/qcom,ipa@14780000/ipa_smmu_wlan";
		jtag_fuse = "/soc/jtagfuse@786040";
		jtag_mm0 = "/soc/jtagmm@7840000";
		jtag_mm1 = "/soc/jtagmm@7940000";
		jtag_mm2 = "/soc/jtagmm@7a40000";
		jtag_mm3 = "/soc/jtagmm@7b40000";
		jtag_mm4 = "/soc/jtagmm@7c40000";
		jtag_mm5 = "/soc/jtagmm@7d40000";
		jtag_mm6 = "/soc/jtagmm@7e40000";
		jtag_mm7 = "/soc/jtagmm@7f40000";
		key_vol_up_default = "/soc/qcom,spmi@800f000/qcom,pm660l@2/pinctrl@c000/key_vol_up/key_vol_up_default";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu";
		kgsl_smmu = "/soc/arm,smmu-kgsl@5040000";
		lab_regulator = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-labibb-regulator/qcom,lab@de00";
		lcdb_ldo_vreg = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-lcdb@ec00/ldo";
		lcdb_ncp_vreg = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-lcdb@ec00/ncp";
		led_disable = "/soc/pinctrl@03000000/led_disable";
		led_enable = "/soc/pinctrl@03000000/led_enable";
		lmh_dcvs0 = "/soc/qcom,clk-cpu-660@179c0000/qcom,limits-dcvs@179ce800";
		lmh_dcvs1 = "/soc/qcom,clk-cpu-660@179c0000/qcom,limits-dcvs@0x179cc808";
		loopback = "/soc/qcom,msm-pcm-loopback";
		lpass_q6_smmu = "/soc/arm,smmu-lpass_q6@5100000";
		lpi_cdc_reset_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/lpi_cdc_reset_active";
		lpi_cdc_reset_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/lpi_cdc_reset_sleep";
		lpi_mclk0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/lpi_mclk0_active";
		lpi_mclk0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000/lpi_mclk0_sleep";
		lpi_tlmm = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@15070000";
		lsm = "/soc/qcom,msm-lsm-client";
		mas_a2noc_snoc = "/soc/ad-hoc-bus/mas-a2noc-snoc";
		mas_apps_proc = "/soc/ad-hoc-bus/mas-apps-proc";
		mas_bimc_snoc = "/soc/ad-hoc-bus/mas-bimc-snoc";
		mas_blsp_1 = "/soc/ad-hoc-bus/mas-blsp-1";
		mas_blsp_2 = "/soc/ad-hoc-bus/mas-blsp-2";
		mas_cnoc_a2noc = "/soc/ad-hoc-bus/mas-cnoc-a2noc";
		mas_cnoc_mnoc_cfg = "/soc/ad-hoc-bus/mas-cnoc-mnoc-cfg";
		mas_cnoc_mnoc_mmss_cfg = "/soc/ad-hoc-bus/mas-cnoc-mnoc-mmss-cfg";
		mas_cpp = "/soc/ad-hoc-bus/mas-cpp";
		mas_crypto_c0 = "/soc/ad-hoc-bus/mas-crypto-c0";
		mas_gnoc_bimc = "/soc/ad-hoc-bus/mas-gnoc-bimc";
		mas_gnoc_snoc = "/soc/ad-hoc-bus/mas-gnoc-snoc";
		mas_ipa = "/soc/ad-hoc-bus/mas-ipa";
		mas_jpeg = "/soc/ad-hoc-bus/mas-jpeg";
		mas_mdp_p0 = "/soc/ad-hoc-bus/mas-mdp-p0";
		mas_mdp_p1 = "/soc/ad-hoc-bus/mas-mdp-p1";
		mas_mnoc_bimc = "/soc/ad-hoc-bus/mas-mnoc-bimc";
		mas_oxili = "/soc/ad-hoc-bus/mas-oxili";
		mas_pimem = "/soc/ad-hoc-bus/mas-pimem";
		mas_qdss_bam = "/soc/ad-hoc-bus/mas-qdss-bam";
		mas_qdss_dap = "/soc/ad-hoc-bus/mas-qdss-dap";
		mas_qdss_etr = "/soc/ad-hoc-bus/mas-qdss-etr";
		mas_sdcc_1 = "/soc/ad-hoc-bus/mas-sdcc-1";
		mas_sdcc_2 = "/soc/ad-hoc-bus/mas-sdcc-2";
		mas_snoc_bimc = "/soc/ad-hoc-bus/mas-snoc-bimc";
		mas_snoc_cfg = "/soc/ad-hoc-bus/mas-snoc-cfg";
		mas_snoc_cnoc = "/soc/ad-hoc-bus/mas-snoc-cnoc";
		mas_ufs = "/soc/ad-hoc-bus/mas-ufs";
		mas_usb3 = "/soc/ad-hoc-bus/mas-usb3";
		mas_usb_hs = "/soc/ad-hoc-bus/mas-usb-hs";
		mas_venus = "/soc/ad-hoc-bus/mas-venus";
		mas_vfe = "/soc/ad-hoc-bus/mas-vfe";
		mdss_dp_aux_active = "/soc/pinctrl@03000000/mdss_dp_aux_active";
		mdss_dp_aux_suspend = "/soc/pinctrl@03000000/mdss_dp_aux_suspend";
		mdss_dp_ctrl = "/soc/qcom,dp_ctrl@c990000";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@c011000";
		mdss_dp_usbplug_cc_active = "/soc/pinctrl@03000000/mdss_dp_usbplug_cc_active";
		mdss_dp_usbplug_cc_suspend = "/soc/pinctrl@03000000/mdss_dp_usbplug_cc_suspend";
		mdss_dsi = "/soc/qcom,mdss_dsi@0";
		mdss_dsi0 = "/soc/qcom,mdss_dsi@0/qcom,mdss_dsi_ctrl0@c994000";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@c994400";
		mdss_dsi1 = "/soc/qcom,mdss_dsi@0/qcom,mdss_dsi_ctrl1@c996000";
		mdss_dsi1_pll = "/soc/qcom,mdss_dsi_pll@c996400";
		mdss_dsi_active = "/soc/pinctrl@03000000/pmx_mdss/mdss_dsi_active";
		mdss_dsi_suspend = "/soc/pinctrl@03000000/pmx_mdss/mdss_dsi_suspend";
		mdss_fb0 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_fb_primary";
		mdss_fb1 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_fb_wfd";
		mdss_fb2 = "/soc/qcom,mdss_mdp@c900000/qcom,mdss_fb_dp";
		mdss_mdp = "/soc/qcom,mdss_mdp@c900000";
		mdss_rotator = "/soc/qcom,mdss_rotator";
		mdss_te_active = "/soc/pinctrl@03000000/pmx_mdss_te/mdss_te_active";
		mdss_te_suspend = "/soc/pinctrl@03000000/pmx_mdss_te/mdss_te_suspend";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		mmss_bimc_smmu = "/soc/arm,smmu-mmss@cd00000";
		mmss_debug = "/soc/syscon@c8c0900";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_fw_mem = "/reserved-memory/modem_fw_region@8ac00000";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		mpm_trip = "/soc/thermal-zones/mpm-lowf/trips/mpm-trip";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		msm_bus = "/soc/qcom,kgsl-busmon";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_cpufreq = "/soc/qcom,msm-cpufreq";
		msm_digital_codec = "/soc/qcom,spmi@800f000/qcom,pm660l@3/anlg-cdc@f000/msm-dig-codec";
		msm_ext_disp = "/soc/qcom,msm-ext-disp";
		msm_gpu = "/soc/qcom,kgsl-3d0@5000000";
		msm_hvx_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_hvx_rm";
		msm_sdw_codec = "/soc/msm-sdw-codec@152c1000";
		msm_vidc = "/soc/qcom,vidc@cc00000";
		nfc_enable_active = "/soc/pinctrl@03000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@03000000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@03000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@03000000/nfc/nfc_int_suspend";
		pcm0 = "/soc/qcom,msm-pcm";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		pil_mba_mem = "/reserved-memory/pil_mba_region@94800000";
		pil_modem = "/soc/qcom,mss@4080000";
		pm660_adc_tm = "/soc/qcom,spmi@800f000/qcom,pm660@0/vadc@3400";
		pm660_charger = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,qpnp-smb2";
		pm660_fg = "/soc/qcom,spmi@800f000/qcom,pm660@0/qpnp,fg";
		pm660_gpios = "/soc/qcom,spmi@800f000/qcom,pm660@0/pinctrl@c000";
		pm660_haptics = "/soc/qcom,spmi@800f000/qcom,pm660@1/qcom,haptic@c000";
		pm660_ibat_high = "/soc/thermal-zones/ibat-high/trips/ibat-high";
		pm660_ibat_vhigh = "/soc/thermal-zones/ibat-vhigh/trips/ibat-vhigh";
		pm660_l1 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1";
		pm660_l10 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		pm660_l11 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		pm660_l12 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		pm660_l13 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		pm660_l14 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		pm660_l15 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		pm660_l17 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17";
		pm660_l19 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		pm660_l19_pin_ctrl = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19-pin-ctrl";
		pm660_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		pm660_l3 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3";
		pm660_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		pm660_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		pm660_l6_pin_ctrl = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6-pin-ctrl";
		pm660_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		pm660_l8 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		pm660_l9 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9";
		pm660_l9_pin_ctrl = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9-pin-ctrl";
		pm660_low_soc = "/soc/thermal-zones/soc/trips/low-soc";
		pm660_misc = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,misc@900";
		pm660_pbs = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,pbs@7400";
		pm660_pdphy = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,usb-pdphy@1700";
		pm660_pon = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,power-on@800";
		pm660_revid = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,revid@100";
		pm660_rradc = "/soc/qcom,spmi@800f000/qcom,pm660@0/rradc@4500";
		pm660_rtc = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,pm660_rtc";
		pm660_s4 = "/soc/qcom,rpm-smd/rpm-regulator-smpa4/regulator-s4";
		pm660_s5 = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5";
		pm660_s6 = "/soc/qcom,rpm-smd/rpm-regulator-smpa6/regulator-s6";
		pm660_temp_alarm = "/soc/thermal-zones/pm660-tz";
		pm660_trip0 = "/soc/thermal-zones/pm660-tz/trips/trip0";
		pm660_trip1 = "/soc/thermal-zones/pm660-tz/trips/trip1";
		pm660_trip2 = "/soc/thermal-zones/pm660-tz/trips/trip2";
		pm660_tz = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,temp-alarm@2400";
		pm660_vadc = "/soc/qcom,spmi@800f000/qcom,pm660@0/vadc@3100";
		pm660_vbat_adc = "/soc/thermal-zones/vbat_adc/trips/vbat-adc";
		pm660_vbat_low = "/soc/thermal-zones/vbat_low/trips/vbat-low";
		pm660_vbat_too_low = "/soc/thermal-zones/vbat_too_low/trips/vbat-too-low";
		pm660a_labibb = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-labibb-regulator";
		pm660a_oledb = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-oledb@e000";
		pm660l_3 = "/soc/qcom,spmi@800f000/qcom,pm660l@3";
		pm660l_bob = "/soc/qcom,rpm-smd/rpm-regulator-bobb/regulator-bob";
		pm660l_bob_pin1 = "/soc/qcom,rpm-smd/rpm-regulator-bobb/regulator-bob-pin1";
		pm660l_bob_pin2 = "/soc/qcom,rpm-smd/rpm-regulator-bobb/regulator-bob-pin2";
		pm660l_bob_pin3 = "/soc/qcom,rpm-smd/rpm-regulator-bobb/regulator-bob-pin3";
		pm660l_flash0 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,flash_0";
		pm660l_flash1 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,flash_1";
		pm660l_flash2 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,flash_2";
		pm660l_gpios = "/soc/qcom,spmi@800f000/qcom,pm660l@2/pinctrl@c000";
		pm660l_l1 = "/soc/qcom,rpm-smd/rpm-regulator-ldob1/regulator-l1";
		pm660l_l10_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-ldob10/regulator-l10-floor-level";
		pm660l_l10_level = "/soc/qcom,rpm-smd/rpm-regulator-ldob10/regulator-l10-level";
		pm660l_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldob2/regulator-l2";
		pm660l_l3 = "/soc/qcom,rpm-smd/rpm-regulator-ldob3/regulator-l3";
		pm660l_l4 = "/soc/qcom,rpm-smd/rpm-regulator-ldob4/regulator-l4";
		pm660l_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldob5/regulator-l5";
		pm660l_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldob6/regulator-l6";
		pm660l_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldob7/regulator-l7";
		pm660l_l8 = "/soc/qcom,rpm-smd/rpm-regulator-ldob8/regulator-l8";
		pm660l_l9_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-ldob9/regulator-l9-floor-level";
		pm660l_l9_level = "/soc/qcom,rpm-smd/rpm-regulator-ldob9/regulator-l9-level";
		pm660l_lcdb = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qpnp-lcdb@ec00";
		pm660l_lpg = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,pwms@b100";
		pm660l_pbs = "/soc/qcom,spmi@800f000/qcom,pm660l@2/qcom,pbs@7300";
		pm660l_pwm = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,pwms@b400";
		pm660l_revid = "/soc/qcom,spmi@800f000/qcom,pm660l@2/qcom,revid@100";
		pm660l_rgb_led = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d000";
		pm660l_s1 = "/soc/qcom,rpm-smd/rpm-regulator-smpb1/regulator-s1";
		pm660l_s2 = "/soc/qcom,rpm-smd/rpm-regulator-smpb2/regulator-s2";
		pm660l_s3_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpb3/regulator-s3-floor-level";
		pm660l_s3_level = "/soc/qcom,rpm-smd/rpm-regulator-smpb3/regulator-s3-level";
		pm660l_s3_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpb3/regulator-s3-level-ao";
		pm660l_s5_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpb5/regulator-s5-floor-level";
		pm660l_s5_level = "/soc/qcom,rpm-smd/rpm-regulator-smpb5/regulator-s5-level";
		pm660l_s5_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpb5/regulator-s5-level-ao";
		pm660l_switch0 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,led_switch_0";
		pm660l_switch1 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,led_switch_1";
		pm660l_temp_alarm = "/soc/thermal-zones/pm660l-tz";
		pm660l_torch0 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,torch_0";
		pm660l_torch1 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,torch_1";
		pm660l_torch2 = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d300/qcom,torch_2";
		pm660l_trip0 = "/soc/thermal-zones/pm660l-tz/trips/trip0";
		pm660l_trip1 = "/soc/thermal-zones/pm660l-tz/trips/trip1";
		pm660l_tz = "/soc/qcom,spmi@800f000/qcom,pm660l@2/qcom,temp-alarm@2400";
		pm660l_wled = "/soc/qcom,spmi@800f000/qcom,pm660l@3/qcom,leds@d800";
		pmi_clk_default = "/soc/qcom,spmi@800f000/qcom,pm660@0/pinctrl@c000/pmi_clk/pmi_clk_default";
		pmic_analog_codec = "/soc/qcom,spmi@800f000/qcom,pm660l@3/anlg-cdc@f000";
		pmx_mdss = "/soc/pinctrl@03000000/pmx_mdss";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_rng = "/soc/qrng@793000";
		qcom_seecom = "/soc/qseecom@86d00000";
		qcom_smcinvoke = "/soc/smcinvoke@87900000";
		qcom_tzlog = "/soc/tz-log@146bf720";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qusb_phy0 = "/soc/qusb@c012000";
		qusb_phy1 = "/soc/qusb@c014000";
		removed_regions = "/reserved-memory/removed_regions@85800000";
		removed_regions1 = "/reserved-memory/removed_regions@86200000";
		routing = "/soc/qcom,msm-pcm-routing";
		rpm_bus = "/soc/qcom,rpm-smd";
		rpm_code_ram = "/soc/rpm-memory@0x778000";
		rpm_msg_ram = "/soc/memory@0x778000";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sdc1_clk_off = "/soc/pinctrl@03000000/sdc1_clk_off";
		sdc1_clk_on = "/soc/pinctrl@03000000/sdc1_clk_on";
		sdc1_cmd_off = "/soc/pinctrl@03000000/sdc1_cmd_off";
		sdc1_cmd_on = "/soc/pinctrl@03000000/sdc1_cmd_on";
		sdc1_data_off = "/soc/pinctrl@03000000/sdc1_data_off";
		sdc1_data_on = "/soc/pinctrl@03000000/sdc1_data_on";
		sdc1_rclk_off = "/soc/pinctrl@03000000/sdc1_rclk_off";
		sdc1_rclk_on = "/soc/pinctrl@03000000/sdc1_rclk_on";
		sdc2_cd_off = "/soc/pinctrl@03000000/cd_off";
		sdc2_cd_on = "/soc/pinctrl@03000000/cd_on";
		sdc2_clk_off = "/soc/pinctrl@03000000/sdc2_clk_off";
		sdc2_clk_on = "/soc/pinctrl@03000000/sdc2_clk_on";
		sdc2_cmd_off = "/soc/pinctrl@03000000/sdc2_cmd_off";
		sdc2_cmd_on = "/soc/pinctrl@03000000/sdc2_cmd_on";
		sdc2_data_off = "/soc/pinctrl@03000000/sdc2_data_off";
		sdc2_data_on = "/soc/pinctrl@03000000/sdc2_data_on";
		sdcc1_ice = "/soc/sdcc1ice@c0c8000";
		sdhc_1 = "/soc/sdhci@c0c4000";
		sdhc_2 = "/soc/sdhci@c084000";
		sdw_clk_active = "/soc/pinctrl@03000000/sdw_clk_pin/sdw_clk_active";
		sdw_clk_sleep = "/soc/pinctrl@03000000/sdw_clk_pin/sdw_clk_sleep";
		sdw_data_active = "/soc/pinctrl@03000000/sdw_clk_data/sdw_data_active";
		sdw_data_sleep = "/soc/pinctrl@03000000/sdw_clk_data/sdw_data_sleep";
		secure_display_memory = "/reserved-memory/secure_region";
		silver_trip = "/soc/thermal-zones/quiet-therm-step/trips/silver-trip";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		slim_aud = "/soc/slim@151c0000";
		slim_qca = "/soc/slim@15240000";
		slv_a2noc_cfg = "/soc/ad-hoc-bus/slv-a2noc-cfg";
		slv_a2noc_smmu_cfg = "/soc/ad-hoc-bus/slv-a2noc-smmu-cfg";
		slv_a2noc_snoc = "/soc/ad-hoc-bus/slv-a2noc-snoc";
		slv_ahb2phy = "/soc/ad-hoc-bus/slv-ahb2phy";
		slv_bimc_cfg = "/soc/ad-hoc-bus/slv-bimc-cfg";
		slv_bimc_snoc = "/soc/ad-hoc-bus/slv-bimc-snoc";
		slv_blsp_1 = "/soc/ad-hoc-bus/slv-blsp-1";
		slv_blsp_2 = "/soc/ad-hoc-bus/slv-blsp-2";
		slv_camera_cfg = "/soc/ad-hoc-bus/slv-camera-cfg";
		slv_camera_throttle_cfg = "/soc/ad-hoc-bus/slv-camera-throttle-cfg";
		slv_cdsp = "/soc/ad-hoc-bus/slv-cdsp";
		slv_clk_ctl = "/soc/ad-hoc-bus/slv-clk-ctl";
		slv_cnoc_a2noc = "/soc/ad-hoc-bus/slv-cnoc-a2noc";
		slv_cnoc_mnoc_cfg = "/soc/ad-hoc-bus/slv-cnoc-mnoc-cfg";
		slv_cnoc_mnoc_mmss_cfg = "/soc/ad-hoc-bus/slv-cnoc-mnoc-mmss-cfg";
		slv_csi_phy_cfg = "/soc/ad-hoc-bus/slv-csi-phy-cfg";
		slv_display_cfg = "/soc/ad-hoc-bus/slv-display-cfg";
		slv_display_throttle_cfg = "/soc/ad-hoc-bus/slv-display-throttle-cfg";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_glm = "/soc/ad-hoc-bus/slv-glm";
		slv_gnoc_bimc = "/soc/ad-hoc-bus/slv-gnoc-bimc";
		slv_gnoc_snoc = "/soc/ad-hoc-bus/slv-gnoc-snoc";
		slv_gpuss_cfg = "/soc/ad-hoc-bus/slv-gpuss-cfg";
		slv_hmss = "/soc/ad-hoc-bus/slv-hmss";
		slv_hmss_l3 = "/soc/ad-hoc-bus/slv-hmss-l3";
		slv_imem = "/soc/ad-hoc-bus/slv-imem";
		slv_imem_cfg = "/soc/ad-hoc-bus/slv-imem-cfg";
		slv_ipa = "/soc/ad-hoc-bus/slv-ipa";
		slv_lpass = "/soc/ad-hoc-bus/slv-lpass";
		slv_message_ram = "/soc/ad-hoc-bus/slv-message-ram";
		slv_misc_cfg = "/soc/ad-hoc-bus/slv-misc-cfg";
		slv_mmss_clk_cfg = "/soc/ad-hoc-bus/slv-mmss-clk-cfg";
		slv_mmss_clk_xpu_cfg = "/soc/ad-hoc-bus/slv-mmss-clk-xpu-cfg";
		slv_mnoc_bimc = "/soc/ad-hoc-bus/slv-mnoc-bimc";
		slv_mnoc_mpu_cfg = "/soc/ad-hoc-bus/slv-mnoc-mpu-cfg";
		slv_mpm = "/soc/ad-hoc-bus/slv-mpm";
		slv_mss_cfg = "/soc/ad-hoc-bus/slv-mss-cfg";
		slv_pdm = "/soc/ad-hoc-bus/slv-pdm";
		slv_pimem = "/soc/ad-hoc-bus/slv-pimem";
		slv_pimem_cfg = "/soc/ad-hoc-bus/slv-pimem-cfg";
		slv_pmic_arb = "/soc/ad-hoc-bus/slv-pmic-arb";
		slv_prng = "/soc/ad-hoc-bus/slv-prng";
		slv_qdss_cfg = "/soc/ad-hoc-bus/slv-qdss-cfg";
		slv_qdss_stm = "/soc/ad-hoc-bus/slv-qdss-stm";
		slv_qm_cfg = "/soc/ad-hoc-bus/slv-qm-cfg";
		slv_sdcc_1 = "/soc/ad-hoc-bus/slv-sdcc-1";
		slv_sdcc_2 = "/soc/ad-hoc-bus/slv-sdcc-2";
		slv_smmu_cfg = "/soc/ad-hoc-bus/slv-smmu-cfg";
		slv_snoc_bimc = "/soc/ad-hoc-bus/slv-snoc-bimc";
		slv_snoc_cfg = "/soc/ad-hoc-bus/slv-snoc-cfg";
		slv_snoc_cnoc = "/soc/ad-hoc-bus/slv-snoc-cnoc";
		slv_spdm = "/soc/ad-hoc-bus/slv-spdm";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_tcsr = "/soc/ad-hoc-bus/slv-tcsr";
		slv_tlmm_center = "/soc/ad-hoc-bus/slv-tlmm-center";
		slv_tlmm_north = "/soc/ad-hoc-bus/slv-tlmm-north";
		slv_tlmm_south = "/soc/ad-hoc-bus/slv-tlmm-south";
		slv_ufs_cfg = "/soc/ad-hoc-bus/slv-ufs-cfg";
		slv_usb3_0 = "/soc/ad-hoc-bus/slv-usb3-0";
		slv_usb_hs = "/soc/ad-hoc-bus/slv-usb-hs";
		slv_venus_cfg = "/soc/ad-hoc-bus/slv-venus-cfg";
		slv_venus_throttle_cfg = "/soc/ad-hoc-bus/slv-venus-throttle-cfg";
		slv_wlan = "/soc/ad-hoc-bus/slv-wlan";
		smb2_vbus = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,qpnp-smb2/qcom,smb2-vbus";
		smb2_vconn = "/soc/qcom,spmi@800f000/qcom,pm660@0/qcom,qpnp-smb2/qcom,smb2-vconn";
		smem_mem = "/reserved-memory/smem-mem@86000000";
		smmu_mdp_sec = "/soc/qcom,mdss_mdp@c900000/qcom,smmu_mdp_sec_cb";
		smmu_mdp_unsec = "/soc/qcom,mdss_mdp@c900000/qcom,smmu_mdp_unsec_cb";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		soc = "/soc";
		spi_1 = "/soc/spi@c175000";
		spi_1_active = "/soc/pinctrl@03000000/spi_1/spi_1_active";
		spi_1_sleep = "/soc/pinctrl@03000000/spi_1/spi_1_sleep";
		spi_2 = "/soc/spi@c176000";
		spi_2_active = "/soc/pinctrl@03000000/spi_2/spi_2_active";
		spi_2_sleep = "/soc/pinctrl@03000000/spi_2/spi_2_sleep";
		spi_3 = "/soc/spi@c177000";
		spi_3_active = "/soc/pinctrl@03000000/spi_3/spi_3_active";
		spi_3_sleep = "/soc/pinctrl@03000000/spi_3/spi_3_sleep";
		spi_4 = "/soc/spi@c178000";
		spi_4_active = "/soc/pinctrl@03000000/spi_4/spi_4_active";
		spi_4_sleep = "/soc/pinctrl@03000000/spi_4/spi_4_sleep";
		spi_5 = "/soc/spi@c1b5000";
		spi_5_active = "/soc/pinctrl@03000000/spi_5/spi_5_active";
		spi_5_sleep = "/soc/pinctrl@03000000/spi_5/spi_5_sleep";
		spi_6 = "/soc/spi@c1b6000";
		spi_6_active = "/soc/pinctrl@03000000/spi_6/spi_6_active";
		spi_6_sleep = "/soc/pinctrl@03000000/spi_6/spi_6_sleep";
		spi_7 = "/soc/spi@c1b7000";
		spi_7_active = "/soc/pinctrl@03000000/spi_7/spi_7_active";
		spi_7_sleep = "/soc/pinctrl@03000000/spi_7/spi_7_sleep";
		spi_8 = "/soc/spi@c1b8000";
		spi_8_active = "/soc/pinctrl@03000000/spi_8/spi_8_active";
		spi_8_sleep = "/soc/pinctrl@03000000/spi_8/spi_8_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@03000000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@03000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_wcd_en_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/spkr_1_wcd_en_active";
		spkr_1_wcd_en_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/spkr_1_wcd_en_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@03000000/spkr_2_sd_n/spkr_2_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@03000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_wcd_en_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/spkr_2_sd_n_active";
		spkr_2_wcd_en_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/spkr_2_sd_n_sleep";
		spmi_bus = "/soc/qcom,spmi@800f000";
		ssphy = "/soc/ssphy@c010000";
		stub_codec = "/soc/qcom,msm-stub-codec";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		tasha_hph_en0 = "/soc/slim@151c0000/tasha_codec/msm_cdc_pinctrl_hph_en0";
		tasha_hph_en1 = "/soc/slim@151c0000/tasha_codec/msm_cdc_pinctrl_hph_en1";
		tasha_snd = "/soc/sound-9335";
		tavil_hph_en0 = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrl_hph_en0";
		tavil_hph_en1 = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrl_hph_en1";
		tavil_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound-tavil";
		tavil_us_euro_sw = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrl_us_euro_sw";
		tcsr_mutex = "/soc/hwlock";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		thermal_zones = "/soc/thermal-zones";
		tlmm = "/soc/pinctrl@03000000";
		trigout_a = "/soc/pinctrl@03000000/trigout_a";
		ts_active = "/soc/pinctrl@03000000/ts_mux/ts_active";
		ts_int_suspend = "/soc/pinctrl@03000000/ts_mux/ts_int_suspend";
		ts_reset_suspend = "/soc/pinctrl@03000000/ts_mux/ts_reset_suspend";
		tsens = "/soc/tsens@10ad000";
		turing_q6_smmu = "/soc/arm,smmu-turing_q6@5180000";
		uart_console_active = "/soc/pinctrl@03000000/uart_console_active";
		uartblsp1dm1 = "/soc/serial@0c170000";
		uartblsp2dm1 = "/soc/serial@0c1b0000";
		ufs1 = "/soc/ufshc@1da4000";
		ufs_dev_reset_assert = "/soc/pinctrl@03000000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@03000000/ufs_dev_reset_deassert";
		ufs_ice = "/soc/ufsice@1db0000";
		ufsphy1 = "/soc/ufsphy@1da7000";
		us_euro_gpio = "/soc/msm_cdc_pinctrl@75";
		us_euro_sw_wcd_active = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/us_euro_sw_wcd_active";
		us_euro_sw_wcd_sleep = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5/us_euro_sw_wcd_sleep";
		usb2s = "/soc/hsusb@c200000";
		usb3 = "/soc/ssusb@a800000";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_nop_phy = "/soc/usb_nop_phy";
		vendor = "/vendor";
		venus_fw_mem = "/reserved-memory/venus_fw_region";
		venus_secure_non_pixel_cb = "/soc/qcom,vidc@cc00000/secure_non_pixel_cb";
		venus_secure_pixel_cb = "/soc/qcom,vidc@cc00000/secure_pixel_cb";
		vfe0 = "/soc/qcom,vfe0@ca10000";
		vfe1 = "/soc/qcom,vfe1@ca14000";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		wakegic = "/soc/wake-gic";
		wakegpio = "/soc/wake-gpio";
		wcd = "/soc/slim@151c0000/tavil_codec/wcd_pinctrl@5";
		wcd9335 = "/soc/slim@151c0000/tasha_codec";
		wcd934x_cdc = "/soc/slim@151c0000/tavil_codec";
		wcd9xxx_intc = "/soc/wcd9xxx-irq";
		wcd_gnd_mic_swap_active = "/soc/pinctrl@03000000/wcd_gnd_mic_swap/wcd_gnd_mic_swap_active";
		wcd_gnd_mic_swap_idle = "/soc/pinctrl@03000000/wcd_gnd_mic_swap/wcd_gnd_mic_swap_idle";
		wcd_rst_gpio = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/msm_cdc_pinctrl@64";
		wcd_spi_0 = "/soc/slim@151c0000/tavil_codec/wcd_spi";
		wcd_usbc_analog_en1_active = "/soc/pinctrl@03000000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_active";
		wcd_usbc_analog_en1_gpio = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrl_usbc_audio_en1";
		wcd_usbc_analog_en1_idle = "/soc/pinctrl@03000000/wcd_usbc_analog_en1/wcd_usbc_ana_en1_idle";
		wcd_usbc_analog_en2n_active = "/soc/pinctrl@03000000/wcd_usbc_analog_en2n/wcd_usbc_ana_en2n_active";
		wcd_usbc_analog_en2n_gpio = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrl_usbc_audio_en2";
		wcd_usbc_analog_en2n_idle = "/soc/pinctrl@03000000/wcd_usbc_analog_en2n/wcd_usbc_ana_en2n_idle";
		wdog = "/soc/qcom,wdt@17817000";
		wdsp_glink = "/soc/qcom,wcd-dsp-glink";
		wdsp_mgr = "/soc/qcom,wcd-dsp-mgr";
		wlan_msa_guard = "/reserved-memory/wlan_msa_guard@85600000";
		wlan_msa_mem = "/reserved-memory/wlan_msa_mem@85700000";
		wsa881x_0211 = "/soc/slim@151c0000/tavil_codec/swr_master/wsa881x@20170211";
		wsa881x_0212 = "/soc/slim@151c0000/tavil_codec/swr_master/wsa881x@20170212";
		wsa881x_0213 = "/soc/slim@151c0000/tavil_codec/swr_master/wsa881x@21170213";
		wsa881x_0214 = "/soc/slim@151c0000/tavil_codec/swr_master/wsa881x@21170214";
		wsa881x_211 = "/soc/slim@151c0000/tasha_codec/swr_master/wsa881x@20170211";
		wsa881x_211_en = "/soc/msm-sdw-codec@152c1000/swr_master/wsa881x_en@20170211";
		wsa881x_212 = "/soc/slim@151c0000/tasha_codec/swr_master/wsa881x@20170212";
		wsa881x_212_en = "/soc/msm-sdw-codec@152c1000/swr_master/wsa881x_en@20170212";
		wsa881x_213 = "/soc/slim@151c0000/tasha_codec/swr_master/wsa881x@21170213";
		wsa881x_213_en = "/soc/msm-sdw-codec@152c1000/swr_master/wsa881x_en@21170213";
		wsa881x_214 = "/soc/slim@151c0000/tasha_codec/swr_master/wsa881x@21170214";
		wsa881x_214_en = "/soc/msm-sdw-codec@152c1000/swr_master/wsa881x_en@21170214";
		wsa_spkr_en1 = "/soc/wsa_spkr_en1_pinctrl";
		wsa_spkr_en2 = "/soc/wsa_spkr_en2_pinctrl";
		wsa_spkr_sd1 = "/soc/slim@151c0000/tasha_codec/msm_cdc_pinctrll";
		wsa_spkr_sd2 = "/soc/slim@151c0000/tasha_codec/msm_cdc_pinctrlr";
		wsa_spkr_wcd_sd1 = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrll";
		wsa_spkr_wcd_sd2 = "/soc/slim@151c0000/tavil_codec/msm_cdc_pinctrlr";
	};

	aliases {
		i2c1 = "/soc/i2c@c175000";
		i2c2 = "/soc/i2c@c176000";
		i2c3 = "/soc/i2c@c177000";
		i2c4 = "/soc/i2c@c178000";
		i2c5 = "/soc/i2c@c1b5000";
		i2c6 = "/soc/i2c@c1b6000";
		i2c7 = "/soc/i2c@c1b7000";
		i2c8 = "/soc/i2c@c1b8000";
		sdhc1 = "/soc/sdhci@c0c4000";
		sdhc2 = "/soc/sdhci@c084000";
		serial0 = "/soc/serial@0c170000";
		spi1 = "/soc/spi@c175000";
		spi2 = "/soc/spi@c176000";
		spi3 = "/soc/spi@c177000";
		spi4 = "/soc/spi@c178000";
		spi5 = "/soc/spi@c1b5000";
		spi6 = "/soc/spi@c1b6000";
		spi7 = "/soc/spi@c1b7000";
		spi8 = "/soc/spi@c1b8000";
	};

	bt_wcn3990 {
		clock-names = "rf_clk1";
		clocks = <0x68 0x22>;
		compatible = "qca,wcn3990";
		phandle = <0x31a>;
		qca,bt-chip-pwd-supply = <0x1e8>;
		qca,bt-chip-pwd-voltage-level = <0x36ee80 0x36ee80>;
		qca,bt-vdd-core-current-level = <0x1>;
		qca,bt-vdd-core-supply = <0x1e5>;
		qca,bt-vdd-core-voltage-level = <0x1b7740 0x1cfde0>;
		qca,bt-vdd-ldo-current-level = <0x1>;
		qca,bt-vdd-ldo-supply = <0x1e7>;
		qca,bt-vdd-ldo-voltage-level = <0x328980 0x33e140>;
		qca,bt-vdd-pa-current-level = <0x1>;
		qca,bt-vdd-pa-supply = <0x1e6>;
		qca,bt-vdd-pa-voltage-level = <0x13e5c0 0x14e790>;
	};

	chosen {
		bootargs = "rcupdate.rcu_normal_after_boot=1 quiet noirqdebug nodebugmon kpti=off nosoftlockup mce=ignore_ce rcu_nocbs=0-3";
		stdout-path = "serial0";
	};

	clocks {

		sleep_clk {
			#clock-cells = <0x0>;
			clock-frequency = <0x7ffc>;
			clock-output-names = "sleep_clk";
			compatible = "fixed-clock";
		};

		xo_board {
			#clock-cells = <0x0>;
			clock-frequency = <0x124f800>;
			clock-output-names = "xo_board";
			compatible = "fixed-clock";
		};
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xa>;
				};

				core1 {
					cpu = <0xb>;
				};

				core2 {
					cpu = <0xc>;
				};

				core3 {
					cpu = <0xd>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0xe>;
				};

				core1 {
					cpu = <0xf>;
				};

				core2 {
					cpu = <0x10>;
				};

				core3 {
					cpu = <0x11>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x27c>;
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x27c>;
			enable-method = "psci";
			next-level-cache = <0x5>;
			phandle = <0xa>;
			qcom,lmh-dcvs = <0x4>;
			reg = <0x0 0x0>;
			sched-energy-costs = <0x2 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1ea>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1e9>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				phandle = <0x5>;
				qcom,dump-size = <0x0>;
			};
		};

		cpu@1 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x27c>;
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x27c>;
			enable-method = "psci";
			next-level-cache = <0x5>;
			phandle = <0xb>;
			qcom,lmh-dcvs = <0x4>;
			reg = <0x0 0x1>;
			sched-energy-costs = <0x2 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1ec>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1eb>;
			};
		};

		cpu@100 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x400>;
			enable-method = "psci";
			next-level-cache = <0x9>;
			phandle = <0xe>;
			qcom,lmh-dcvs = <0x8>;
			reg = <0x0 0x100>;
			sched-energy-costs = <0x6 0x7>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1f2>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1f1>;
			};

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				phandle = <0x9>;
			};
		};

		cpu@101 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x400>;
			enable-method = "psci";
			next-level-cache = <0x9>;
			phandle = <0xf>;
			qcom,lmh-dcvs = <0x8>;
			reg = <0x0 0x101>;
			sched-energy-costs = <0x6 0x7>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1f4>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1f3>;
			};
		};

		cpu@102 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x400>;
			enable-method = "psci";
			next-level-cache = <0x9>;
			phandle = <0x10>;
			qcom,lmh-dcvs = <0x8>;
			reg = <0x0 0x102>;
			sched-energy-costs = <0x6 0x7>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1f6>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1f5>;
			};
		};

		cpu@103 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x400>;
			enable-method = "psci";
			next-level-cache = <0x9>;
			phandle = <0x11>;
			qcom,lmh-dcvs = <0x8>;
			reg = <0x0 0x103>;
			sched-energy-costs = <0x6 0x7>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1f8>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1f7>;
			};
		};

		cpu@2 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x27c>;
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x27c>;
			enable-method = "psci";
			next-level-cache = <0x5>;
			phandle = <0xc>;
			qcom,lmh-dcvs = <0x4>;
			reg = <0x0 0x2>;
			sched-energy-costs = <0x2 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1ee>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1ed>;
			};
		};

		cpu@3 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x27c>;
			compatible = "arm,armv8";
			device_type = "cpu";
			efficiency = <0x27c>;
			enable-method = "psci";
			next-level-cache = <0x5>;
			phandle = <0xd>;
			qcom,lmh-dcvs = <0x4>;
			reg = <0x0 0x3>;
			sched-energy-costs = <0x2 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x1f0>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x1ef>;
			};
		};
	};

	energy-costs {
		compatible = "sched-energy";
		phandle = <0x314>;

		cluster-cost0 {
			busy-cost-data = <0x9ab00 0x4 0xdc500 0x5 0x10fe00 0x7 0x156300 0x9 0x177000 0x9 0x1aa900 0xb 0x1c2000 0xd>;
			idle-cost-data = <0x4 0x3 0x2 0x1>;
			phandle = <0x3>;
		};

		cluster-cost1 {
			busy-cost-data = <0x10fe00 0xe 0x156300 0x11 0x1aa900 0x19 0x1b8a00 0x1f 0x1de200 0x1f 0x20d000 0x25 0x21b100 0x2c 0x258000 0x2d>;
			idle-cost-data = <0x4 0x3 0x2 0x1>;
			phandle = <0x7>;
		};

		core-cost0 {
			busy-cost-data = <0x9ab00 0x2f 0xdc500 0x4b 0x10fe00 0x64 0x156300 0x88 0x177000 0xae 0x1aa900 0xd6 0x1c2000 0xec>;
			idle-cost-data = <0x14 0x10 0xa 0x8>;
			phandle = <0x2>;
		};

		core-cost1 {
			busy-cost-data = <0x10fe00 0x10e 0x156300 0x15e 0x1aa900 0x201 0x1de200 0x29e 0x20d000 0x323 0x21b100 0x3d3>;
			idle-cost-data = <0x64 0x50 0x3c 0x28>;
			phandle = <0x6>;
		};
	};

	firmware {
		phandle = <0x316>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/c0c4000.sdhci/by-name/vendor";
					fsmgr_flags = "wait,slotselect,avb";
					mnt_flags = "ro,barrier=1,discard";
					status = "ok";
					type = "ext4";
				};
			};

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
			};
		};
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	regulator-gfx-stub {
		compatible = "qcom,stub-regulator";
		phandle = <0xec>;
		regulator-max-microvolt = <0x1053b0>;
		regulator-min-microvolt = <0x61a80>;
		regulator-name = "gfx_stub_corner";
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		adsp_fw_region@92a00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x8a>;
			reg = <0x0 0x92a00000 0x0 0x1e00000>;
		};

		adsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x72>;
			reusable;
			size = <0x0 0x800000>;
		};

		cdsp_fw_region@94a00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x8d>;
			reg = <0x0 0x94a00000 0x0 0x600000>;
		};

		dfps_data_mem@0x9f7ff000 {
			label = "dfps_data_mem";
			phandle = <0x1e4>;
			reg = <0x0 0x9f800000 0x0 0x1000>;
		};

		linux,cma {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			reusable;
			size = <0x0 0x2c00000>;
		};

		modem_fw_region@8ac00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x90>;
			reg = <0x0 0x8ac00000 0x0 0x7e00000>;
		};

		pil_mba_region@94800000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x93>;
			reg = <0x0 0x94800000 0x0 0x200000>;
		};

		qseecom_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x97>;
			reusable;
			size = <0x0 0x1400000>;
		};

		removed_regions@85800000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x318>;
			reg = <0x0 0x85800000 0x0 0x800000>;
		};

		removed_regions@86200000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x319>;
			reg = <0x0 0x86200000 0x0 0x2d00000>;
		};

		secure_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x98>;
			reusable;
			size = <0x0 0x5c00000>;
		};

		smem-mem@86000000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x76>;
			reg = <0x0 0x86000000 0x0 0x200000>;
		};

		splash_region@9d400000 {
			label = "cont_splash_mem";
			phandle = <0x1d1>;
			reg = <0x0 0x9d400000 0x0 0x23ff000>;
		};

		venus_fw_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x80000000 0x0 0x20000000>;
			compatible = "shared-dma-pool";
			phandle = <0x82>;
			reusable;
			size = <0x0 0x800000>;
		};

		wlan_msa_guard@85600000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x317>;
			reg = <0x0 0x85600000 0x0 0x100000>;
		};

		wlan_msa_mem@85700000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x87>;
			reg = <0x0 0x85700000 0x0 0x100000>;
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x1f9>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			phandle = <0x26a>;
			reg = <0x1620000 0x20000 0x1000000 0x80000 0x1500000 0x10000 0x1700000 0x20000 0x17900000 0xe000 0x1740000 0x10000 0x1740000 0x10000>;
			reg-names = "snoc-base", "bimc-base", "cnoc-base", "a2noc-base", "gnoc-base", "mmnoc-ahb-base", "mnoc-base";

			fab-a2noc {
				cell-id = <0x1803>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x68 0xb4 0x68 0xb5>;
				label = "fab-a2noc";
				phandle = <0x9a>;
				qcom,base-name = "a2noc-base";
				qcom,base-offset = <0x4000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;

				qcom,node-qos-clks {
					clock-names = "clk-ipa-clk", "clk-ufs-axi-clk", "clk-aggre2-ufs-axi-no-rate", "clk-aggre2-usb3-axi-cfg-no-rate", "clk-cfg-noc-usb2-axi-no-rate";
					clocks = <0x68 0xa 0x3c 0x60 0x3c 0x1e 0x3c 0x1f 0x3c 0x3a>;
				};
			};

			fab-bimc {
				cell-id = <0x0>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x68 0x7b 0x68 0x7c>;
				label = "fab-bimc";
				phandle = <0x9d>;
				qcom,base-name = "bimc-base";
				qcom,bus-type = <0x2>;
				qcom,fab-dev;
				qcom,util-fact = <0x99>;
			};

			fab-cnoc {
				cell-id = <0x1400>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x68 0x92 0x68 0x93>;
				label = "fab-cnoc";
				phandle = <0xc1>;
				qcom,base-name = "cnoc-base";
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
			};

			fab-gnoc {
				cell-id = <0x1804>;
				label = "fab-gnoc";
				phandle = <0xc5>;
				qcom,base-name = "gnoc-base";
				qcom,virt-dev;
			};

			fab-mnoc {
				cell-id = <0x800>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x68 0x70 0x68 0x71>;
				label = "fab-mnoc";
				phandle = <0xd5>;
				qcom,base-name = "mnoc-base";
				qcom,base-offset = <0x5000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,util-fact = <0x99>;

				qcom,node-qos-clks {
					clock-names = "clk-mmssnoc-axi-no-rate", "clk-mmss-noc-cfg-ahb-no-rate";
					clocks = <0x68 0x70 0x3c 0x4b>;
				};
			};

			fab-mnoc-ahb {
				cell-id = <0x801>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x66 0x5 0x66 0x5>;
				label = "fab-mnoc-ahb";
				phandle = <0xd2>;
				qcom,base-name = "mmnoc-ahb-base";
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,setrate-only-clk;
			};

			fab-snoc {
				cell-id = <0x400>;
				clock-names = "bus_clk", "bus_a_clk";
				clocks = <0x68 0x79 0x68 0x7a>;
				label = "fab-snoc";
				phandle = <0xd9>;
				qcom,base-name = "snoc-base";
				qcom,base-offset = <0x6000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
			};

			mas-a2noc-snoc {
				cell-id = <0x2750>;
				label = "mas-a2noc-snoc";
				phandle = <0xe1>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xd6 0xdb 0xdc 0xdd 0xde 0xd8 0xdf 0x9b 0xe0 0xd7>;
				qcom,mas-rpm-id = <0x70>;
			};

			mas-apps-proc {
				cell-id = <0x1>;
				label = "mas-apps-proc";
				phandle = <0x276>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc5>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xc3 0xc4>;
				qcom,mas-rpm-id = <0x0>;
			};

			mas-bimc-snoc {
				cell-id = <0x2720>;
				label = "mas-bimc-snoc";
				phandle = <0xe2>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xd6 0xdb 0xdc 0xdd 0xde 0xdf 0x9b 0xe0 0xd7>;
				qcom,mas-rpm-id = <0x15>;
			};

			mas-blsp-1 {
				cell-id = <0x56>;
				label = "mas-blsp-1";
				phandle = <0x26e>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x9a>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x99>;
				qcom,mas-rpm-id = <0x29>;
			};

			mas-blsp-2 {
				cell-id = <0x54>;
				label = "mas-blsp-2";
				phandle = <0x26f>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x9a>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x99>;
				qcom,mas-rpm-id = <0x27>;
			};

			mas-cnoc-a2noc {
				cell-id = <0x76>;
				label = "mas-cnoc-a2noc";
				phandle = <0xe3>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,blacklist = <0x9b>;
				qcom,bus-dev = <0x9a>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x99>;
				qcom,mas-rpm-id = <0x92>;
			};

			mas-cnoc-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-cnoc-mnoc-cfg";
				phandle = <0xe4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xd3>;
				qcom,mas-rpm-id = <0x5>;
			};

			mas-cnoc-mnoc-mmss-cfg {
				cell-id = <0x66>;
				label = "mas-cnoc-mnoc-mmss-cfg";
				phandle = <0xe5>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xc6 0xc7 0xc8 0xc9 0xca 0xcb 0xcc 0xcd 0xce 0xcf 0xd0 0xd1>;
				qcom,mas-rpm-id = <0x4>;
			};

			mas-cpp {
				cell-id = <0x6a>;
				label = "mas-cpp";
				phandle = <0x277>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd5>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xd4>;
				qcom,mas-rpm-id = <0x73>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x4>;
			};

			mas-crypto-c0 {
				cell-id = <0x37>;
				label = "mas-crypto-c0";
				phandle = <0x81>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x9a>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x99>;
				qcom,mas-rpm-id = <0x17>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0xb>;
			};

			mas-gnoc-bimc {
				cell-id = <0x74>;
				label = "mas-gnoc-bimc";
				phandle = <0xe6>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0x9d>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x9c>;
				qcom,mas-rpm-id = <0x90>;
				qcom,prio-lvl = <0x0>;
				qcom,prio-rd = <0x0>;
				qcom,prio-wr = <0x0>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0>;
			};

			mas-gnoc-snoc {
				cell-id = <0x8b>;
				label = "mas-gnoc-snoc";
				phandle = <0xe7>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xd6 0xdb 0xdc 0xdd 0xde 0xdf 0x9b 0xe0 0xd7>;
				qcom,mas-rpm-id = <0x96>;
			};

			mas-ipa {
				cell-id = <0x5a>;
				label = "mas-ipa";
				phandle = <0x26b>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x9a>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x99>;
				qcom,mas-rpm-id = <0x3b>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x3>;
			};

			mas-jpeg {
				cell-id = <0x3e>;
				label = "mas-jpeg";
				phandle = <0x278>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd5>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xd4>;
				qcom,mas-rpm-id = <0x7>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x6>;
			};

			mas-mdp-p0 {
				cell-id = <0x16>;
				label = "mas-mdp-p0";
				phandle = <0x279>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd5>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xd4>;
				qcom,mas-rpm-id = <0x8>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x0>;
				qcom,vrail-comp = <0x32>;
			};

			mas-mdp-p1 {
				cell-id = <0x17>;
				label = "mas-mdp-p1";
				phandle = <0x27a>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd5>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xd4>;
				qcom,mas-rpm-id = <0x3d>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x1>;
				qcom,vrail-comp = <0x32>;
			};

			mas-mnoc-bimc {
				cell-id = <0x272b>;
				label = "mas-mnoc-bimc";
				phandle = <0xe8>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0x9d>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x9e 0x9c 0x9f>;
				qcom,mas-rpm-id = <0x2>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x2>;
			};

			mas-oxili {
				cell-id = <0x1a>;
				label = "mas-oxili";
				phandle = <0x273>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0x9d>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x9e 0x9c 0x9f>;
				qcom,mas-rpm-id = <0x6>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x1>;
			};

			mas-pimem {
				cell-id = <0x8d>;
				label = "mas-pimem";
				phandle = <0x274>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0x9d>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x9e 0x9c>;
				qcom,mas-rpm-id = <0x71>;
				qcom,prio-lvl = <0x1>;
				qcom,prio-rd = <0x1>;
				qcom,prio-wr = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x4>;
			};

			mas-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qdss-bam";
				phandle = <0x27e>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xd6 0xd7 0x9b 0xd8>;
				qcom,mas-rpm-id = <0x13>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x0>;
			};

			mas-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-qdss-dap";
				phandle = <0x275>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xa0 0xa1 0xa2 0xa3 0xa4 0xa5 0xa6 0xa7 0xa8 0xa9 0xaa 0xab 0xac 0xad 0xae 0xaf 0xb0 0xb1 0xb2 0xb3 0xb4 0xb5 0xb6 0xb7 0xb8 0xb9 0xba 0xbb 0xbc 0xbd 0xbe 0xc2 0xbf 0xc0>;
				qcom,mas-rpm-id = <0x31>;
			};

			mas-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-qdss-etr";
				phandle = <0x27d>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xd6 0xd7 0x9b 0xd8>;
				qcom,mas-rpm-id = <0x1f>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x1>;
			};

			mas-sdcc-1 {
				cell-id = <0x4e>;
				label = "mas-sdcc-1";
				phandle = <0x26c>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x9a>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x99>;
				qcom,mas-rpm-id = <0x21>;
			};

			mas-sdcc-2 {
				cell-id = <0x51>;
				label = "mas-sdcc-2";
				phandle = <0x26d>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x9a>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x99>;
				qcom,mas-rpm-id = <0x23>;
			};

			mas-snoc-bimc {
				cell-id = <0x272f>;
				label = "mas-snoc-bimc";
				phandle = <0xe9>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x9d>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x9e 0x9c>;
				qcom,mas-rpm-id = <0x3>;
			};

			mas-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-snoc-cfg";
				phandle = <0x27f>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xda>;
				qcom,mas-rpm-id = <0x14>;
			};

			mas-snoc-cnoc {
				cell-id = <0x2733>;
				label = "mas-snoc-cnoc";
				phandle = <0xea>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xa0 0xa1 0xa2 0xa3 0xa4 0xa5 0xa6 0xa7 0xa8 0xa9 0xaa 0xab 0xac 0xad 0xae 0xaf 0xb0 0xb1 0xb2 0xb3 0xb4 0xb5 0xb6 0xb7 0xb8 0xb9 0xba 0xbb 0xbc 0xbd 0xbe 0xbf 0xc0>;
				qcom,mas-rpm-id = <0x34>;
			};

			mas-ufs {
				cell-id = <0x5f>;
				label = "mas-ufs";
				phandle = <0x270>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x9a>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x99>;
				qcom,mas-rpm-id = <0x44>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x4>;
			};

			mas-usb-hs {
				cell-id = <0x57>;
				label = "mas-usb-hs";
				phandle = <0x271>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x9a>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x99>;
				qcom,mas-rpm-id = <0x2a>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x1>;
			};

			mas-usb3 {
				cell-id = <0x3d>;
				label = "mas-usb3";
				phandle = <0x272>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x9a>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x99>;
				qcom,mas-rpm-id = <0x20>;
				qcom,prio0 = <0x1>;
				qcom,prio1 = <0x1>;
				qcom,qos-mode = "fixed";
				qcom,qport = <0x2>;
			};

			mas-venus {
				cell-id = <0x3f>;
				label = "mas-venus";
				phandle = <0x27b>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd5>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xd4>;
				qcom,mas-rpm-id = <0x9>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x2>;
			};

			mas-vfe {
				cell-id = <0x1d>;
				label = "mas-vfe";
				phandle = <0x27c>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd5>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xd4>;
				qcom,mas-rpm-id = <0xb>;
				qcom,qos-mode = "bypass";
				qcom,qport = <0x5>;
			};

			slv-a2noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-a2noc-cfg";
				phandle = <0xb4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x96>;
			};

			slv-a2noc-smmu-cfg {
				cell-id = <0x2b5>;
				label = "slv-a2noc-smmu-cfg";
				phandle = <0xa6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x98>;
			};

			slv-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-a2noc-snoc";
				phandle = <0x99>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x9a>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xe1>;
				qcom,slv-rpm-id = <0x8f>;
			};

			slv-ahb2phy {
				cell-id = <0x2ad>;
				label = "slv-ahb2phy";
				phandle = <0xb9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xa3>;
			};

			slv-bimc-cfg {
				cell-id = <0x275>;
				label = "slv-bimc-cfg";
				phandle = <0xbf>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x38>;
			};

			slv-bimc-snoc {
				cell-id = <0x2721>;
				label = "slv-bimc-snoc";
				phandle = <0x9f>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x9d>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xe2>;
				qcom,slv-rpm-id = <0x2>;
			};

			slv-blsp-1 {
				cell-id = <0x265>;
				label = "slv-blsp-1";
				phandle = <0xbb>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x27>;
			};

			slv-blsp-2 {
				cell-id = <0x263>;
				label = "slv-blsp-2";
				phandle = <0xba>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x25>;
			};

			slv-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-camera-cfg";
				phandle = <0xca>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3>;
			};

			slv-camera-throttle-cfg {
				cell-id = <0x2c5>;
				label = "slv-camera-throttle-cfg";
				phandle = <0xc8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x9a>;
			};

			slv-cdsp {
				cell-id = <0x2e3>;
				label = "slv-cdsp";
				phandle = <0xdf>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xdc>;
			};

			slv-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-clk-ctl";
				phandle = <0xa0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x2f>;
			};

			slv-cnoc-a2noc {
				cell-id = <0x2d5>;
				label = "slv-cnoc-a2noc";
				phandle = <0xc2>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xe3>;
				qcom,slv-rpm-id = <0xd0>;
			};

			slv-cnoc-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-cnoc-mnoc-cfg";
				phandle = <0xc0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0xe4>;
				qcom,slv-rpm-id = <0x42>;
			};

			slv-cnoc-mnoc-mmss-cfg {
				cell-id = <0x277>;
				label = "slv-cnoc-mnoc-mmss-cfg";
				phandle = <0xaa>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xe5>;
				qcom,slv-rpm-id = <0x3a>;
			};

			slv-csi-phy-cfg {
				cell-id = <0x2e6>;
				label = "slv-csi-phy-cfg";
				phandle = <0xcb>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xdf>;
			};

			slv-display-cfg {
				cell-id = <0x24e>;
				label = "slv-display-cfg";
				phandle = <0xcd>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x4>;
			};

			slv-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-display-throttle-cfg";
				phandle = <0xcc>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x9c>;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				phandle = <0x9c>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x9d>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x0>;
			};

			slv-glm {
				cell-id = <0x2d6>;
				label = "slv-glm";
				phandle = <0xbd>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd1>;
			};

			slv-gnoc-bimc {
				cell-id = <0x2d7>;
				label = "slv-gnoc-bimc";
				phandle = <0xc4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc5>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xe6>;
				qcom,slv-rpm-id = <0xd2>;
			};

			slv-gnoc-snoc {
				cell-id = <0x2d8>;
				label = "slv-gnoc-snoc";
				phandle = <0xc3>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc5>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xe7>;
				qcom,slv-rpm-id = <0xd3>;
			};

			slv-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-gpuss-cfg";
				phandle = <0xb1>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0xb>;
			};

			slv-hmss {
				cell-id = <0x2a1>;
				label = "slv-hmss";
				phandle = <0xde>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x14>;
			};

			slv-hmss-l3 {
				cell-id = <0x2a8>;
				label = "slv-hmss-l3";
				phandle = <0x9e>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x9d>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xa0>;
			};

			slv-imem {
				cell-id = <0x249>;
				label = "slv-imem";
				phandle = <0xd7>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x1a>;
			};

			slv-imem-cfg {
				cell-id = <0x273>;
				label = "slv-imem-cfg";
				phandle = <0xb2>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x36>;
			};

			slv-ipa {
				cell-id = <0x2a4>;
				label = "slv-ipa";
				phandle = <0xdb>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xb7>;
			};

			slv-lpass {
				cell-id = <0x20a>;
				label = "slv-lpass";
				phandle = <0xdd>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x15>;
			};

			slv-message-ram {
				cell-id = <0x274>;
				label = "slv-message-ram";
				phandle = <0xbe>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x37>;
			};

			slv-misc-cfg {
				cell-id = <0x252>;
				label = "slv-misc-cfg";
				phandle = <0xd0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x8>;
			};

			slv-mmss-clk-cfg {
				cell-id = <0x257>;
				label = "slv-mmss-clk-cfg";
				phandle = <0xce>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xc>;
			};

			slv-mmss-clk-xpu-cfg {
				cell-id = <0x258>;
				label = "slv-mmss-clk-xpu-cfg";
				phandle = <0xd1>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd>;
			};

			slv-mnoc-bimc {
				cell-id = <0x272c>;
				clock-names = "node_clk";
				clocks = <0x68 0x70>;
				label = "slv-mnoc-bimc";
				phandle = <0xd4>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd5>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xe8>;
				qcom,enable-only-clk;
				qcom,slv-rpm-id = <0x10>;
			};

			slv-mnoc-mpu-cfg {
				cell-id = <0x259>;
				label = "slv-mnoc-mpu-cfg";
				phandle = <0xcf>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xe>;
			};

			slv-mpm {
				cell-id = <0x218>;
				label = "slv-mpm";
				phandle = <0xa9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3e>;
			};

			slv-mss-cfg {
				cell-id = <0x26d>;
				label = "slv-mss-cfg";
				phandle = <0xb0>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x30>;
			};

			slv-pdm {
				cell-id = <0x267>;
				label = "slv-pdm";
				phandle = <0xb7>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x29>;
			};

			slv-pimem {
				cell-id = <0x2c8>;
				label = "slv-pimem";
				phandle = <0xd6>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0xa6>;
			};

			slv-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-pimem-cfg";
				phandle = <0xbc>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xa7>;
			};

			slv-pmic-arb {
				cell-id = <0x278>;
				label = "slv-pmic-arb";
				phandle = <0xae>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3b>;
			};

			slv-prng {
				cell-id = <0x26a>;
				label = "slv-prng";
				phandle = <0xaf>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x2c>;
			};

			slv-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qdss-cfg";
				phandle = <0xa1>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3f>;
			};

			slv-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-qdss-stm";
				phandle = <0xdc>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x1e>;
			};

			slv-qm-cfg {
				cell-id = <0x2d9>;
				label = "slv-qm-cfg";
				phandle = <0xa2>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd4>;
			};

			slv-sdcc-1 {
				cell-id = <0x25e>;
				label = "slv-sdcc-1";
				phandle = <0xac>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x1f>;
			};

			slv-sdcc-2 {
				cell-id = <0x260>;
				label = "slv-sdcc-2";
				phandle = <0xab>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x21>;
			};

			slv-smmu-cfg {
				cell-id = <0x2d2>;
				label = "slv-smmu-cfg";
				phandle = <0xc9>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0xcd>;
			};

			slv-snoc-bimc {
				cell-id = <0x2730>;
				label = "slv-snoc-bimc";
				phandle = <0xd8>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0xe9>;
				qcom,slv-rpm-id = <0x18>;
			};

			slv-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-snoc-cfg";
				phandle = <0xa7>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x46>;
			};

			slv-snoc-cnoc {
				cell-id = <0x2734>;
				label = "slv-snoc-cnoc";
				phandle = <0x9b>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0xea>;
				qcom,slv-rpm-id = <0x19>;
			};

			slv-spdm {
				cell-id = <0x279>;
				label = "slv-spdm";
				phandle = <0xad>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x3c>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				phandle = <0xa3>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x4c>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				phandle = <0xd3>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x8>;
				qcom,slv-rpm-id = <0x11>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				phandle = <0xda>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x10>;
				qcom,slv-rpm-id = <0x1d>;
			};

			slv-tcsr {
				cell-id = <0x26f>;
				label = "slv-tcsr";
				phandle = <0xa5>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x32>;
			};

			slv-tlmm-center {
				cell-id = <0x2e0>;
				label = "slv-tlmm-center";
				phandle = <0xb8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd9>;
			};

			slv-tlmm-north {
				cell-id = <0x2db>;
				label = "slv-tlmm-north";
				phandle = <0xb5>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd6>;
			};

			slv-tlmm-south {
				cell-id = <0x2f3>;
				label = "slv-tlmm-south";
				phandle = <0xa8>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xd8>;
			};

			slv-ufs-cfg {
				cell-id = <0x28a>;
				label = "slv-ufs-cfg";
				phandle = <0xa4>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x5c>;
			};

			slv-usb-hs {
				cell-id = <0x266>;
				label = "slv-usb-hs";
				phandle = <0xb6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x28>;
			};

			slv-usb3-0 {
				cell-id = <0x247>;
				label = "slv-usb3-0";
				phandle = <0xb3>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xc1>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0x16>;
			};

			slv-venus-cfg {
				cell-id = <0x254>;
				label = "slv-venus-cfg";
				phandle = <0xc7>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xa>;
			};

			slv-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-venus-throttle-cfg";
				phandle = <0xc6>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0xd2>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xb2>;
			};

			slv-wlan {
				cell-id = <0x2d3>;
				label = "slv-wlan";
				phandle = <0xe0>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0xd9>;
				qcom,buswidth = <0x4>;
				qcom,slv-rpm-id = <0xce>;
			};
		};

		arm,smmu-anoc2@16c0000 {
			#clock-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x1>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x6070 0xf 0x6074 0x23 0x6078 0x37 0x607c 0x39 0x6080 0x3f 0x6084 0x6f 0x6088 0x74 0x608c 0x92 0x6090 0xb0 0x6094 0xf0 0x6098 0xf0 0x609c 0xf0 0x60f0 0x0 0x60f4 0x1 0x60f8 0x3 0x60fc 0x4 0x6100 0x6 0x6104 0x8 0x6108 0x9 0x610c 0xb 0x6110 0xd 0x6114 0xf 0x6118 0xf 0x611c 0xf 0x6170 0x0 0x6174 0x0 0x6178 0x0 0x617c 0x0 0x6180 0x0 0x6184 0x0 0x6188 0x0 0x618c 0x0 0x6190 0x0 0x6194 0x0 0x6198 0x0 0x619c 0x0 0x6270 0x0 0x6274 0x1 0x6278 0x2 0x627c 0x4 0x6280 0x4 0x6284 0x6 0x6288 0x6 0x628c 0xa 0x6290 0xc 0x6294 0xc 0x6298 0xc 0x629c 0xc 0x62f0 0xc 0x62f4 0x12 0x62f8 0x18 0x62fc 0x1a 0x6300 0x1d 0x6304 0x23 0x6308 0x24 0x630c 0x28 0x6310 0x2c 0x6314 0x30 0x6318 0x30 0x631c 0x30 0x6370 0x30 0x6374 0x35 0x6378 0x3a 0x637c 0x3e 0x6380 0x46 0x6384 0x50 0x6388 0x55 0x638c 0x5d 0x6390 0x67 0x6394 0x80 0x6398 0x80 0x639c 0x80 0x678c 0x12 0x6794 0x32 0x67a0 0x0 0x67a4 0xe1 0x67a8 0xf0 0x67b0 0x0 0x67b4 0xc 0x67b8 0x9c 0x67d0 0x0 0x67dc 0x4 0x67e0 0x8 0x6800 0x6 0x6900 0x3ff 0x6b48 0x330330 0x6b4c 0x81 0x6b50 0x1313 0x6b64 0x121155 0x6b68 0xcaa84920 0x6b70 0xc0c0000 0x6b74 0x8080000 0x6b78 0x8080000 0x6b80 0x20002000 0x6b84 0x20002000 0x6c00 0x5 0x6c04 0x0 0x6c08 0x5 0x6c0c 0x0 0x6c10 0x5 0x6c14 0x0 0x6c18 0x5 0x6c1c 0x0 0x6c20 0x5 0x6c24 0x0 0x6c28 0x0 0x6c2c 0x0 0x6c30 0x0 0x6c34 0x0 0x6c38 0x0 0x6c3c 0x0 0x6c40 0x0 0x6c44 0x0 0x6c48 0x0 0x6c4c 0x0 0x6c50 0x0 0x6c54 0x0 0x6c58 0x0 0x6c5c 0x0 0x6c60 0x0 0x6c64 0x0 0x6c68 0x0 0x6c6c 0x0 0x6c70 0x0 0x6c74 0x0 0x6c78 0x0 0x6c7c 0x0 0x6c80 0x0 0x6c84 0x0 0x6c88 0x0 0x6c8c 0x0 0x6c90 0x0 0x6c94 0x0 0x6c98 0x0 0x6c9c 0x0 0x6ca0 0x0 0x6ca4 0x0 0x6ca8 0x0 0x6cac 0x0 0x6cb0 0x0 0x6cb4 0x0 0x6cb8 0x0 0x6cbc 0x0 0x6cc0 0x0 0x6cc4 0x0 0x6cc8 0x0 0x6ccc 0x0 0x6cd0 0x0 0x6cd4 0x0 0x6cd8 0x0 0x6cdc 0x0 0x6ce0 0x0 0x6ce4 0x0 0x6ce8 0x0 0x6cec 0x0 0x6cf0 0x0 0x6cf4 0x0 0x6cf8 0x0 0x6cfc 0x0 0x6d00 0x3 0x6d04 0x4 0x6d08 0x4 0x6d0c 0x0 0x6d10 0x8 0x6d14 0x8 0x6d18 0x3 0x6d1c 0x2 0x6d20 0x4 0x6d24 0x0 0x6d28 0x4 0x6d2c 0x0 0x6d30 0x7 0x6d34 0x0 0x6d38 0x6 0x6d3c 0x0 0x6d40 0x0 0x6d44 0x1 0x6d48 0x4 0x6d4c 0x0 0x6d50 0x4 0x6d54 0x0 0x6d58 0x4 0x6d5c 0x0 0x6d60 0x0 0x6d64 0x0 0x6d68 0x0 0x6d6c 0x0 0x6d70 0x0 0x6d74 0x0 0x6d78 0x0 0x6d7c 0x0 0x6d80 0x0 0x6d84 0x0 0x6d88 0x0 0x6d8c 0x0 0x6d90 0x0 0x6d94 0x0 0x6d98 0x0 0x6d9c 0x0 0x6da0 0x0 0x6da4 0x0 0x6da8 0x0 0x6dac 0x0 0x6db0 0x0 0x6db4 0x0 0x6db8 0x0 0x6dbc 0x0 0x6dc0 0x0 0x6dc4 0x0 0x6dc8 0x0 0x6dcc 0x0 0x6dd0 0x0 0x6dd4 0x0 0x6dd8 0x0 0x6ddc 0x0 0x6de0 0x0 0x6de4 0x0 0x6de8 0x0 0x6dec 0x0 0x6df0 0x0 0x6df4 0x0 0x6df8 0x0 0x6dfc 0x0>;
			clock-names = "smmu_aggr2_noc_clk";
			clocks = <0x68 0xb6>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0x175 0x4 0x0 0x176 0x4 0x0 0x177 0x4 0x0 0x178 0x4 0x0 0x179 0x4 0x0 0x17a 0x4 0x0 0x1ce 0x4 0x0 0x1cf 0x4 0x0 0x1d0 0x4 0x0 0x1d1 0x4 0x0 0x1d2 0x4 0x0 0x1d3 0x4 0x0 0x161 0x4 0x0 0x162 0x4 0x0 0x163 0x4 0x0 0x164 0x4 0x0 0x165 0x4 0x0 0x166 0x4 0x0 0x167 0x4 0x0 0x168 0x4 0x0 0x1ba 0x4 0x0 0x1bb 0x4 0x0 0x1bc 0x4 0x0 0x1bf 0x4 0x0 0x1d4 0x4 0x0 0x1d5 0x4 0x0 0x1d8 0x4 0x0 0x1d9 0x4 0x0 0x1da 0x4>;
			phandle = <0x3f>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			reg = <0x16c0000 0x40000>;
		};

		arm,smmu-kgsl@5040000 {
			#clock-cells = <0x1>;
			#global-interrupts = <0x0>;
			#iommu-cells = <0x1>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x8 0x6794 0x28 0x6800 0x6 0x6900 0x3ff 0x6924 0x204 0x6928 0x11000 0x6930 0x800 0x6960 0xffffffff 0x6b64 0x1a5551 0x6b68 0x9a82a382>;
			clock-names = "gcc_gpu_cfg_ahb_clk", "gcc_bimc_gfx_clk", "gcc_gpu_bimc_gfx_clk";
			clocks = <0x3c 0x42 0x3c 0x20 0x3c 0x40>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x74 0x4>;
			phandle = <0xfb>;
			qcom,disable-atos;
			qcom,dynamic;
			qcom,regulator-names = "vdd";
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			reg = <0x5040000 0x10000>;
			vdd-supply = <0xf8>;
		};

		arm,smmu-lpass_q6@5100000 {
			#clock-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x1>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x6070 0xe0 0x6074 0xe0 0x6078 0xe0 0x607c 0xe0 0x60f0 0xc0 0x60f4 0xc8 0x60f8 0xd0 0x60fc 0xd8 0x6170 0x0 0x6174 0x30 0x6178 0x60 0x617c 0x90 0x6270 0x0 0x6274 0x2 0x6278 0x4 0x627c 0x6 0x62f0 0x8 0x62f4 0xe 0x62f8 0x14 0x62fc 0x1a 0x6370 0x20 0x6374 0x40 0x6378 0x60 0x637c 0x80 0x6784 0x0 0x678c 0x10 0x67a0 0x0 0x67a4 0x0 0x67a8 0x20 0x67b0 0x0 0x67b4 0x8 0x67b8 0xc8 0x67d0 0x4 0x67dc 0x8 0x67e0 0x8 0x6800 0x6 0x6900 0x3ff 0x6924 0x202 0x6928 0x10a00 0x6930 0x500 0x6960 0xffffffff 0x6b64 0x121151 0x6b68 0xea800080 0x6c00 0x0 0x6c04 0x0 0x6c08 0x0 0x6c0c 0x0 0x6c10 0x1 0x6c14 0x1 0x6c18 0x1 0x6c1c 0x1 0x6c20 0x2 0x6c24 0x2 0x6c28 0x2 0x6c2c 0x2 0x6c30 0x3 0x6c34 0x3 0x6c38 0x3 0x6c3c 0x3>;
			clock-names = "lpass_q6_smmu_clk";
			clocks = <0x3c 0x9f>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0xe2 0x4 0x0 0x189 0x4 0x0 0x18a 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x89 0x4 0x0 0xe0 0x4 0x0 0xe1 0x4 0x0 0x136 0x4 0x0 0x194 0x4>;
			phandle = <0x73>;
			qcom,regulator-names = "vdd";
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			reg = <0x5100000 0x40000>;
			vdd-supply = <0xfd>;
		};

		arm,smmu-mmss@cd00000 {
			#clock-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x1>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x28 0x6794 0xe0 0x6800 0x6 0x6900 0x3ff 0x6924 0x204 0x6928 0x11002 0x6930 0x800 0x6960 0xffffffff 0x6964 0xffffffff 0x6968 0xffffffff 0x696c 0xffffffff 0x6b48 0x330330 0x6b4c 0x81 0x6b50 0x3333 0x6b54 0x3333 0x6b64 0x1a5555 0x6b68 0xbaaa892a 0x6b70 0x10100202 0x6b74 0x10100202 0x6b78 0x10100000 0x6b80 0x20042004 0x6b84 0x20042004>;
			clock-names = "mmss_mnoc_ahb_clk", "mmssnoc_axi_clk", "mmss_bimc_smmu_ahb_clk", "mmss_bimc_smmu_axi_clk";
			clocks = <0x66 0xa9 0x68 0x70 0x66 0x57 0x66 0x58>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0x107 0x4 0x0 0x10a 0x4 0x0 0x10b 0x4 0x0 0x10c 0x4 0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4 0x0 0xf9 0x4 0x0 0xfa 0x4 0x0 0xfb 0x4 0x0 0xfc 0x4 0x0 0xfd 0x4 0x0 0xfe 0x4 0x0 0xff 0x4 0x0 0x100 0x4 0x0 0x104 0x4 0x0 0x105 0x4 0x0 0x106 0x4 0x0 0x110 0x4 0x0 0x111 0x4 0x0 0x112 0x4 0x0 0x113 0x4 0x0 0x114 0x4>;
			phandle = <0xff>;
			qcom,bus-master-id = <0x272b>;
			qcom,regulator-names = "vdd";
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			reg = <0xcd00000 0x40000>;
			vdd-supply = <0xf0>;
		};

		arm,smmu-turing_q6@5180000 {
			#clock-cells = <0x1>;
			#global-interrupts = <0x2>;
			#iommu-cells = <0x1>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x6070 0xe0 0x6074 0xe0 0x6078 0xe0 0x607c 0xe0 0x60f0 0xc0 0x60f4 0xc8 0x60f8 0xd0 0x60fc 0xd8 0x6170 0x0 0x6174 0x30 0x6178 0x60 0x617c 0x90 0x6270 0x0 0x6274 0x2 0x6278 0x4 0x627c 0x6 0x62f0 0x8 0x62f4 0xe 0x62f8 0x14 0x62fc 0x1a 0x6370 0x20 0x6374 0x40 0x6378 0x60 0x637c 0x80 0x6784 0x0 0x678c 0x10 0x67a0 0x0 0x67a4 0x0 0x67a8 0x20 0x67b0 0x0 0x67b4 0x8 0x67b8 0xc8 0x67d0 0x4 0x67dc 0x8 0x67e0 0x8 0x6800 0x6 0x6900 0x3ff 0x6924 0x202 0x6928 0x10a00 0x6930 0x500 0x6960 0xffffffff 0x6b64 0x121151 0x6b68 0xea800080 0x6c00 0x0 0x6c04 0x0 0x6c08 0x0 0x6c0c 0x0 0x6c10 0x1 0x6c14 0x1 0x6c18 0x1 0x6c1c 0x1 0x6c20 0x2 0x6c24 0x2 0x6c28 0x2 0x6c2c 0x2 0x6c30 0x3 0x6c34 0x3 0x6c38 0x3 0x6c3c 0x3>;
			clock-names = "turing_q6_smmu_clk";
			clocks = <0x3c 0xb7>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0x215 0x4 0x0 0x216 0x4 0x0 0x217 0x4 0x0 0x218 0x4 0x0 0x219 0x4 0x0 0x21a 0x4 0x0 0x21b 0x4 0x0 0x21c 0x4 0x0 0x21d 0x4 0x0 0x21e 0x4 0x0 0x21f 0x4 0x0 0x220 0x4 0x0 0x221 0x4 0x0 0x222 0x4 0x0 0x223 0x4 0x0 0x224 0x4 0x0 0x225 0x4>;
			phandle = <0x74>;
			qcom,register-save;
			qcom,regulator-names = "vdd";
			qcom,skip-init;
			reg = <0x5180000 0x40000>;
			vdd-supply = <0xfe>;
		};

		arm64-cpu-erp {
			compatible = "arm,arm64-cpu-erp";
			interrupt-names = "pri-dbe-irq", "sec-dbe-irq", "pri-ext-irq", "sec-ext-irq";
			interrupts = <0x0 0x2b 0x4 0x0 0x2c 0x4 0x0 0x29 0x4 0x0 0x2a 0x4>;
			poll-delay-ms = <0x1388>;
		};

		audio_ext_clk {
			#clock-cells = <0x1>;
			clock-names = "osr_clk";
			clocks = <0x68 0x3a>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x42>;
			pinctrl-0 = <0x1c3>;
			pinctrl-names = "default";
			qcom,audio-ref-clk-gpio = <0x3e 0x3 0x0>;
			qcom,codec-ext-clk-src = <0xd>;
			qcom,node_has_rpm_clock;
			status = "disabled";
		};

		audio_ext_clk_lnbb {
			#clock-cells = <0x1>;
			clock-names = "osr_clk";
			clocks = <0x68 0x60>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x4f>;
			qcom,codec-ext-clk-src = <0x1>;
			qcom,node_has_rpm_clock;
		};

		audio_ext_clk_native {
			#clock-cells = <0x1>;
			clock-names = "osr_clk";
			compatible = "qcom,audio-ref-clk";
			phandle = <0x43>;
			pinctrl-0 = <0x1c4>;
			pinctrl-1 = <0x1c5>;
			pinctrl-names = "sleep", "active";
			qcom,codec-ext-clk-src = <0x3>;
			qcom,codec-mclk-clk-freq = <0xac4400>;
			qcom,mclk-clk-reg = <0x15020018 0x0>;
			qcom,use-pinctrl = <0x1>;
			status = "disabled";
		};

		clock-controller@100000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,gcc-sdm660", "syscon";
			phandle = <0x3c>;
			reg = <0x100000 0x94000>;
			vdd_dig-supply = <0x60>;
			vdd_dig_ao-supply = <0x61>;
		};

		clock-controller@5065000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,gpu-sdm660", "syscon";
			phandle = <0xeb>;
			reg = <0x5065000 0x10000>;
		};

		clock-controller@c8c0000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,mmcc-sdm660", "syscon";
			phandle = <0x66>;
			reg = <0xc8c0000 0x40000>;
			vdd_dig_mmss-supply = <0x60>;
			vdd_mx_mmss-supply = <0x62>;
			vdda-supply = <0x63>;
		};

		cpr4-ctrl@05061000 {
			clock-names = "core_clk", "bus_clk";
			clocks = <0xeb 0x1 0x68 0x28>;
			compatible = "qcom,cpr4-sdm660-mmss-ldo-regulator";
			interrupt-names = "cpr";
			interrupts = <0x0 0x11d 0x1>;
			mem-acc-supply = <0xed>;
			phandle = <0x280>;
			qcom,cpr-count-mode = <0x0>;
			qcom,cpr-count-repeat = <0xe>;
			qcom,cpr-ctrl-name = "gfx";
			qcom,cpr-idle-cycles = <0xf>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-reset-step-quot-loop-en;
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-step-quot-init-max = <0xe>;
			qcom,cpr-step-quot-init-min = <0xc>;
			qcom,voltage-step = <0x1388>;
			reg = <0x5061000 0x4000 0x784000 0x1000>;
			reg-names = "cpr_ctrl", "fuse_base";
			system-supply = <0x60>;
			vdd-supply = <0xec>;
			vdd-thread0-ldo-supply = <0xee>;

			thread@0 {
				qcom,cpr-consecutive-down = <0x2>;
				qcom,cpr-consecutive-up = <0x0>;
				qcom,cpr-down-threshold = <0x2>;
				qcom,cpr-thread-id = <0x0>;
				qcom,cpr-up-threshold = <0x2>;

				regulator {
					phandle = <0x64>;
					qcom,corner-frequencies = <0x9896800 0xfdad680 0x160dc080 0x1bb75640 0x230c2b00 0x26906fc0 0x2cb41780>;
					qcom,cpr-corner-allow-closed-loop = <0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
					qcom,cpr-corner-allow-ldo-mode = <0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
					qcom,cpr-corner-fmax-map = <0x1 0x2 0x3 0x4 0x5 0x6>;
					qcom,cpr-corners = <0x7>;
					qcom,cpr-fuse-combos = <0x8>;
					qcom,cpr-fuse-corners = <0x6>;
					qcom,cpr-ro-scaling-factor = <0x0 0x0 0x0 0x0 0x0 0x0 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x6fe 0x6e0 0x7c6 0x76c 0x85c 0x7e4 0x0 0x0 0x0 0x0>;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-target-quotients = <0x0 0x0 0x0 0x0 0x0 0x0 0xae 0xa7 0x126 0x124 0x12f 0x139 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x107 0xf7 0x19d 0x18d 0x19f 0x19c 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x177 0x162 0x22a 0x207 0x23d 0x22a 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x19c 0x17c 0x255 0x232 0x264 0x24f 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x201 0x1dc 0x2d2 0x2a8 0x2e2 0x2ce 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x253 0x229 0x32b 0x300 0x345 0x32b 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
					qcom,cpr-voltage-ceiling = <0x8ed28 0x9d788 0xb1008 0xc0df0 0xd4670 0xe1d48 0x1053b0>;
					qcom,cpr-voltage-floor = <0x7b0c0 0x7b0c0 0x91820 0x9f2e0 0xadd40 0xb5a40 0x1053b0>;
					qcom,mem-acc-voltage = <0x1 0x1 0x1 0x2 0x2 0x2 0x2>;
					qcom,system-voltage = <0x40 0x40 0x80 0xc0 0x100 0x140 0x180>;
					regulator-max-microvolt = <0x7>;
					regulator-min-microvolt = <0x1>;
					regulator-name = "gfx_corner";
				};
			};
		};

		cprh-ctrl@179c4000 {
			clock-names = "core_clk";
			clocks = <0x3c 0x48>;
			compatible = "qcom,cprh-sdm660-kbss-regulator";
			phandle = <0x282>;
			qcom,apm-crossover-voltage = <0xd4e40>;
			qcom,apm-hysteresis-voltage = <0x4e20>;
			qcom,apm-threshold-voltage = <0xd4e40>;
			qcom,cpr-controller-id = <0x1>;
			qcom,cpr-corner-switch-delay-time = <0x412>;
			qcom,cpr-count-mode = <0x0>;
			qcom,cpr-count-repeat = <0xe>;
			qcom,cpr-ctrl-name = "apc1";
			qcom,cpr-down-error-step-limit = <0x1>;
			qcom,cpr-enable;
			qcom,cpr-hw-closed-loop;
			qcom,cpr-idle-cycles = <0xf>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-panic-reg-addr-list = <0x179c7aa4 0x17812c18>;
			qcom,cpr-panic-reg-name-list = "PERF_CPRH_STATUS", "APCLUS1_L2_SAW4_PMIC_STS";
			qcom,cpr-reset-step-quot-loop-en;
			qcom,cpr-saw-use-unit-mV;
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-step-quot-init-max = <0xe>;
			qcom,cpr-step-quot-init-min = <0xc>;
			qcom,cpr-up-down-delay-time = <0xbb8>;
			qcom,cpr-up-error-step-limit = <0x1>;
			qcom,cpr-voltage-settling-time = <0x6e0>;
			qcom,voltage-base = <0x61a80>;
			qcom,voltage-step = <0xfa0>;
			reg = <0x179c4000 0x4000 0x784000 0x1000>;
			reg-names = "cpr_ctrl", "fuse_base";

			thread@0 {
				qcom,cpr-consecutive-down = <0x2>;
				qcom,cpr-consecutive-up = <0x0>;
				qcom,cpr-down-threshold = <0x2>;
				qcom,cpr-thread-id = <0x0>;
				qcom,cpr-up-threshold = <0x2>;

				regulator {
					phandle = <0x70>;
					qcom,allow-quotient-interpolation;
					qcom,allow-voltage-interpolation;
					qcom,corner-frequencies = <0x11e1a300 0x42603000 0x538ab800 0x68242800 0x74bad000 0x802c8000 0x927c0000 0x11e1a300 0x42603000 0x538ab800 0x68242800 0x74bad000 0x802c8000 0x839b6800 0x11e1a300 0x42603000 0x538ab800 0x68242800 0x6b931000 0x802c8000 0x839b6800 0x11e1a300 0x42603000 0x538ab800 0x68242800 0x74bad000 0x802c8000 0x839b6800>;
					qcom,cpr-closed-loop-voltage-fuse-adjustment = <0xffffaa10 0xffffdcd8 0xffffe4a8 0xfffff830 0x2af8>;
					qcom,cpr-corner-fmax-map = <0x2 0x3 0x4 0x6 0x7 0x2 0x3 0x4 0x6 0x7 0x0 0x0 0x0 0x0 0x0 0x2 0x3 0x4 0x6 0x7 0x2 0x3 0x4 0x6 0x7>;
					qcom,cpr-corners = <0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7>;
					qcom,cpr-floor-to-ceiling-max-range = <0x9c40 0x9c40 0x9c40 0x9c40 0x101d0 0x101d0 0x9c40>;
					qcom,cpr-fuse-combos = <0x28>;
					qcom,cpr-fuse-corners = <0x5>;
					qcom,cpr-open-loop-voltage-fuse-adjustment = <0x3e80 0x6978 0x9858 0x9858 0x4e20>;
					qcom,cpr-ro-scaling-factor = <0xfc8 0x1086 0x0 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8 0xfc8 0x1086 0x0 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8 0xfc8 0x1086 0x0 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8 0xfc8 0x1086 0x0 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8 0xfc8 0x1086 0x0 0x8a2 0xa00 0x992 0x8b6 0x8ac 0x96a 0x8fc 0xa00 0x9a6 0x640 0xc30 0xa3c 0x8e8>;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-speed-bin-corners = <0x7 0x7 0x0 0x7 0x7>;
					qcom,cpr-speed-bins = <0x5>;
					qcom,cpr-voltage-ceiling = <0xb0c20 0xb0c20 0xc0620 0xd3ea0 0xf1360 0xf1360 0x104be0>;
					qcom,cpr-voltage-floor = <0x8f8e0 0x91820 0x9f2e0 0xadd40 0xb5a40 0xbf680 0xce0e0>;
					regulator-max-microvolt = <0x7>;
					regulator-min-microvolt = <0x1>;
					regulator-name = "apc1_perfcl_corner";
				};
			};
		};

		cprh-ctrl@179c8000 {
			clock-names = "core_clk";
			clocks = <0x3c 0x48>;
			compatible = "qcom,cprh-sdm660-kbss-regulator";
			phandle = <0x281>;
			qcom,apm-crossover-voltage = <0xd4e40>;
			qcom,apm-hysteresis-voltage = <0x4e20>;
			qcom,apm-threshold-voltage = <0xd4e40>;
			qcom,cpr-controller-id = <0x0>;
			qcom,cpr-corner-switch-delay-time = <0x412>;
			qcom,cpr-count-mode = <0x0>;
			qcom,cpr-count-repeat = <0xe>;
			qcom,cpr-ctrl-name = "apc0";
			qcom,cpr-down-error-step-limit = <0x1>;
			qcom,cpr-enable;
			qcom,cpr-hw-closed-loop;
			qcom,cpr-idle-cycles = <0xf>;
			qcom,cpr-loop-time = <0x4c4b40>;
			qcom,cpr-panic-reg-addr-list = <0x179cbaa4 0x17912c18>;
			qcom,cpr-panic-reg-name-list = "PWR_CPRH_STATUS", "APCLUS0_L2_SAW4_PMIC_STS";
			qcom,cpr-reset-step-quot-loop-en;
			qcom,cpr-saw-use-unit-mV;
			qcom,cpr-sensor-time = <0x3e8>;
			qcom,cpr-step-quot-init-max = <0xe>;
			qcom,cpr-step-quot-init-min = <0xc>;
			qcom,cpr-up-down-delay-time = <0xbb8>;
			qcom,cpr-up-error-step-limit = <0x1>;
			qcom,cpr-voltage-settling-time = <0x6e0>;
			qcom,voltage-base = <0x61a80>;
			qcom,voltage-step = <0xfa0>;
			reg = <0x179c8000 0x4000 0x784000 0x1000>;
			reg-names = "cpr_ctrl", "fuse_base";

			thread@0 {
				qcom,cpr-consecutive-down = <0x2>;
				qcom,cpr-consecutive-up = <0x0>;
				qcom,cpr-down-threshold = <0x2>;
				qcom,cpr-thread-id = <0x0>;
				qcom,cpr-up-threshold = <0x2>;

				regulator {
					phandle = <0x6f>;
					qcom,allow-quotient-interpolation;
					qcom,allow-voltage-interpolation;
					qcom,corner-frequencies = <0x11e1a300 0x25c3f800 0x35c98800 0x42603000 0x538ab800 0x5b8d8000 0x68242800 0x6ddd0000 0x11e1a300 0x25c3f800 0x35c98800 0x42603000 0x538ab800 0x5b8d8000 0x68242800 0x6ddd0000 0x11e1a300 0x25c3f800 0x35c98800 0x42603000 0x538ab800 0x5b8d8000 0x60216000 0x6ddd0000 0x11e1a300 0x25c3f800 0x35c98800 0x42603000 0x538ab800 0x5b8d8000 0x68242800 0x6ddd0000>;
					qcom,cpr-closed-loop-voltage-fuse-adjustment = <0xffff8300 0xffff8ad0 0xffff8eb8 0xffffa628 0xffffadf8>;
					qcom,cpr-corner-fmax-map = <0x2 0x3 0x4 0x5 0x8 0x2 0x3 0x4 0x5 0x8 0x0 0x0 0x0 0x0 0x0 0x2 0x3 0x4 0x5 0x8 0x2 0x3 0x4 0x5 0x8>;
					qcom,cpr-corners = <0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8>;
					qcom,cpr-floor-to-ceiling-max-range = <0x7d00 0x7d00 0x7d00 0x9c40 0xabe0 0x9c40 0x9c40 0x9c40>;
					qcom,cpr-fuse-combos = <0x28>;
					qcom,cpr-fuse-corners = <0x5>;
					qcom,cpr-open-loop-voltage-fuse-adjustment = <0xfffff060 0xfa0 0x1b58 0x4a38 0xffffe0c0>;
					qcom,cpr-ro-scaling-factor = <0xe10 0xe10 0xef6 0x97e 0x9d8 0xa8c 0x6fe 0x6e0 0x7b2 0x758 0x83e 0x7da 0x9ce 0x1324 0x1112 0x12ac 0xe10 0xe10 0xef6 0x97e 0x9d8 0xa8c 0x6fe 0x6e0 0x7b2 0x758 0x83e 0x7da 0x9ce 0x1324 0x1112 0x12ac 0xe10 0xe10 0xef6 0x97e 0x9d8 0xa8c 0x6fe 0x6e0 0x7b2 0x758 0x83e 0x7da 0x9ce 0x1324 0x1112 0x12ac 0xe10 0xe10 0xef6 0x97e 0x9d8 0xa8c 0x6fe 0x6e0 0x7b2 0x758 0x83e 0x7da 0x9ce 0x1324 0x1112 0x12ac 0xe10 0xe10 0xef6 0x97e 0x9d8 0xa8c 0x6fe 0x6e0 0x7b2 0x758 0x83e 0x7da 0x9ce 0x1324 0x1112 0x12ac>;
					qcom,cpr-scaled-open-loop-voltage-as-ceiling;
					qcom,cpr-speed-bin-corners = <0x8 0x8 0x0 0x8 0x8>;
					qcom,cpr-speed-bins = <0x5>;
					qcom,cpr-voltage-ceiling = <0xb0c20 0xb0c20 0xb0c20 0xc0620 0xd3ea0 0x104be0 0x104be0 0x104be0>;
					qcom,cpr-voltage-floor = <0x8f8e0 0x8f8e0 0x91820 0x9f2e0 0xadd40 0xb5a40 0xbf680 0xce0e0>;
					regulator-max-microvolt = <0x8>;
					regulator-min-microvolt = <0x1>;
					regulator-name = "apc0_pwrcl_corner";
				};
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x6 0x4>;
			phandle = <0x258>;
			qcom,irq-is-percpu;
		};

		cx_ipeak@1fe5040 {
			compatible = "qcom,cx-ipeak-v1";
			phandle = <0xfa>;
			reg = <0x1fe5040 0x28>;
		};

		devfreq_spdm_cpu {
			compatible = "qcom,devfreq_spdm";
			qcom,alpha-down = <0xf>;
			qcom,alpha-up = <0x8>;
			qcom,bucket-size = <0x8>;
			qcom,bw-dwnstep = <0x2008>;
			qcom,bw-upstep = <0x1c2>;
			qcom,cci-response-time-us = <0x2710 0x2710 0x2710 0x2710 0x2710 0x2710>;
			qcom,max-cci-freq = <0xfd200>;
			qcom,max-vote = <0x2008>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,name = "devfreq_spdm";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x200 0x0 0x0 0x1 0x200 0x0 0x0>;
			qcom,pl-freqs = <0x33450 0x94ed0>;
			qcom,ports = <0x18>;
			qcom,reject-rate = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
			qcom,response-time-us = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
			qcom,spdm-client = <0x0>;
			qcom,spdm-interval = <0x1e>;
			qcom,up-step-multp = <0x2>;
		};

		devfreq_spdm_gov {
			compatible = "qcom,gov_spdm_hyp";
			interrupt-names = "spdm-irq";
			interrupts = <0x0 0xc0 0x1>;
		};

		dsi_panel_pwr_supply {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			phandle = <0x311>;

			qcom,panel-supply-entry@0 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-max-voltage = <0x1dc130>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "wqhd-vddio";
				reg = <0x0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "lab";
				reg = <0x1>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x5b8d80>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "ibb";
				qcom,supply-post-on-sleep = <0xa>;
				reg = <0x2>;
			};
		};

		dsi_panel_pwr_supply_labibb_amoled {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			phandle = <0x312>;

			qcom,panel-supply-entry@0 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-max-voltage = <0x1dc130>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "wqhd-vddio";
				reg = <0x0>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x3390>;
				qcom,supply-max-voltage = <0x325aa0>;
				qcom,supply-min-voltage = <0x325aa0>;
				qcom,supply-name = "vdda-3p3";
				reg = <0x1>;
			};

			qcom,panel-supply-entry@2 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x5d1420>;
				qcom,supply-min-voltage = <0x4630c0>;
				qcom,supply-name = "lab";
				reg = <0x2>;
			};

			qcom,panel-supply-entry@3 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x602160>;
				qcom,supply-min-voltage = <0x3d0900>;
				qcom,supply-name = "ibb";
				reg = <0x3>;
			};

			qcom,panel-supply-entry@4 {
				qcom,supply-disable-load = <0x64>;
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <0x7b98a0>;
				qcom,supply-min-voltage = <0x4c4b40>;
				qcom,supply-name = "oledb";
				reg = <0x4>;
			};
		};

		dsi_panel_pwr_supply_no_labibb {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			phandle = <0x313>;

			qcom,panel-supply-entry@0 {
				qcom,supply-disable-load = <0x50>;
				qcom,supply-enable-load = <0x7d00>;
				qcom,supply-max-voltage = <0x1dc130>;
				qcom,supply-min-voltage = <0x1b7740>;
				qcom,supply-name = "wqhd-vddio";
				reg = <0x0>;
			};
		};

		generic-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x69>;

			opp-100 {
				opp-hz = <0x0 0x17d>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1296 {
				opp-hz = <0x0 0x134f>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
			};

			opp-150 {
				opp-hz = <0x0 0x23c>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-412 {
				opp-hz = <0x0 0x623>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};
		};

		gfx@5065000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,gpucc-sdm660", "syscon";
			phandle = <0x67>;
			qcom,gfxfreq-corner = <0x0 0x0 0x9896800 0x1 0xfdad680 0x2 0x160dc080 0x3 0x1bb75640 0x4 0x230c2b00 0x5 0x26906fc0 0x6 0x29b92700 0x7 0x2cb41780 0x7>;
			qcom,gpucc_gfx3d_clk-opp-handle = <0x2b>;
			reg = <0x5065000 0x10000>;
			vdd_dig_gfx-supply = <0x60>;
			vdd_gfx-supply = <0x64>;
			vdd_mx_gfx-supply = <0x62>;
		};

		gpio_keys {
			compatible = "gpio-keys";
			input-name = "gpio-keys";
			pinctrl-0 = <0x1cd 0x1ce>;
			pinctrl-1 = <0x1cf>;
			pinctrl-names = "tlmm_gpio_key_active", "tlmm_gpio_key_suspend", "default";
			status = "okay";

			camera_focus {
				debounce-interval = <0xf>;
				gpios = <0x3d 0x40 0x1>;
				label = "camera_focus";
				linux,code = <0x210>;
				linux,input-type = <0x1>;
			};

			camera_snapshot {
				debounce-interval = <0xf>;
				gpios = <0x3d 0x71 0x1>;
				label = "camera_snapshot";
				linux,code = <0x2fe>;
				linux,input-type = <0x1>;
			};

			vol_up {
				debounce-interval = <0xf>;
				gpio-key,wakeup;
				gpios = <0x1d0 0x7 0x1>;
				label = "volume_up";
				linux,can-disable;
				linux,code = <0x73>;
				linux,input-type = <0x1>;
			};
		};

		gpu-bw-tbl {
			compatible = "operating-points-v2";
			phandle = <0xf6>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-100 {
				opp-hz = <0x0 0x17d>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1296 {
				opp-hz = <0x0 0x134f>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
			};

			opp-150 {
				opp-hz = <0x0 0x23c>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-412 {
				opp-hz = <0x0 0x623>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};
		};

		hsusb@c200000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-names = "core_clk", "iface_clk", "utmi_clk", "sleep_clk", "xo", "cfg_ahb_clk";
			clocks = <0x3c 0x68 0x3c 0x3a 0x3c 0x69 0x3c 0x6a 0x68 0x91 0x3c 0x71>;
			compatible = "qcom,dwc-usb3-msm";
			interrupt-names = "hs_phy_irq", "pwr_event_irq";
			interrupts = <0x0 0x15c 0x4 0x0 0x90 0x4>;
			phandle = <0x292>;
			qcom,core-clk-rate = <0x3938700>;
			qcom,msm-bus,name = "usb-hs";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x57 0x200 0x0 0x0 0x57 0x200 0xea60 0xc3500>;
			qcom,pm-qos-latency = <0x34>;
			ranges;
			reg = <0xc200000 0xfc000 0xc016000 0x400>;
			reg-names = "core_base", "ahb2phy_base";
			reset-names = "core_reset";
			resets = <0x3c 0x6>;
			status = "disabled";

			dwc3@c200000 {
				compatible = "snps,dwc3";
				dr_mode = "host";
				interrupt-parent = <0x12>;
				interrupts = <0x0 0x8f 0x4>;
				linux,sysdev_is_parent;
				maximum-speed = "high-speed";
				reg = <0xc200000 0xc8d0>;
				snps,dis_enblslpm_quirk;
				snps,dis_u2_susphy_quirk;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				usb-core-id = <0x1>;
				usb-phy = <0x105 0x106>;
			};
		};

		hwlock {
			#hwlock-cells = <0x1>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0x77>;
			syscon = <0x75 0x0 0x1000>;
		};

		i2c@c175000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x23 0x3c 0x24>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x108 0x4 0x40 0x20000020 0x20 0x108 0x5 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x5f 0x4>;
			phandle = <0x2cc>;
			pinctrl-0 = <0x109>;
			pinctrl-1 = <0x10a>;
			pinctrl-2 = <0x10b>;
			pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x3d 0x3 0x0>;
			qcom,i2c-dat = <0x3d 0x2 0x0>;
			qcom,master-id = <0x56>;
			reg = <0xc175000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c176000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x23 0x3c 0x26>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x108 0x6 0x40 0x20000020 0x20 0x108 0x7 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x60 0x4>;
			phandle = <0x2cd>;
			pinctrl-0 = <0x10c>;
			pinctrl-1 = <0x10d>;
			pinctrl-2 = <0x10e>;
			pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x3d 0x7 0x0>;
			qcom,i2c-dat = <0x3d 0x6 0x0>;
			qcom,master-id = <0x56>;
			reg = <0xc176000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c177000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x23 0x3c 0x28>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x108 0x8 0x40 0x20000020 0x20 0x108 0x9 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x61 0x4>;
			phandle = <0x2ce>;
			pinctrl-0 = <0x10f>;
			pinctrl-1 = <0x110>;
			pinctrl-2 = <0x111>;
			pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x3d 0xb 0x0>;
			qcom,i2c-dat = <0x3d 0xa 0x0>;
			qcom,master-id = <0x56>;
			reg = <0xc177000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c178000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x23 0x3c 0x2a>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x108 0xa 0x40 0x20000020 0x20 0x108 0xb 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x62 0x4>;
			phandle = <0x2cf>;
			pinctrl-0 = <0x112>;
			pinctrl-1 = <0x113>;
			pinctrl-2 = <0x114>;
			pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x3d 0xf 0x0>;
			qcom,i2c-dat = <0x3d 0xe 0x0>;
			qcom,master-id = <0x56>;
			reg = <0xc178000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c1b5000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x2e 0x3c 0x2f>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x115 0x4 0x40 0x20000020 0x20 0x115 0x5 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x65 0x4>;
			phandle = <0x2d0>;
			pinctrl-0 = <0x116>;
			pinctrl-1 = <0x117>;
			pinctrl-2 = <0x118>;
			pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x3d 0x13 0x0>;
			qcom,i2c-dat = <0x3d 0x12 0x0>;
			qcom,master-id = <0x54>;
			reg = <0xc1b5000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c1b6000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x2e 0x3c 0x31>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x115 0x6 0x40 0x20000020 0x20 0x115 0x7 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x66 0x4>;
			phandle = <0x2d1>;
			pinctrl-0 = <0x119>;
			pinctrl-1 = <0x11a>;
			pinctrl-2 = <0x11b>;
			pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x3d 0x17 0x0>;
			qcom,i2c-dat = <0x3d 0x16 0x0>;
			qcom,master-id = <0x54>;
			reg = <0xc1b6000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c1b7000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x2e 0x3c 0x33>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x115 0x8 0x40 0x20000020 0x20 0x115 0x9 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x67 0x4>;
			phandle = <0x2d2>;
			pinctrl-0 = <0x11c>;
			pinctrl-1 = <0x11d>;
			pinctrl-2 = <0x11e>;
			pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x3d 0x1b 0x0>;
			qcom,i2c-dat = <0x3d 0x1a 0x0>;
			qcom,master-id = <0x54>;
			reg = <0xc1b7000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		i2c@c1b8000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x2e 0x3c 0x35>;
			compatible = "qcom,i2c-msm-v2";
			dma-names = "tx", "rx";
			dmas = <0x115 0xa 0x40 0x20000020 0x20 0x115 0xb 0x20 0x20000020 0x20>;
			interrupt-names = "qup_irq";
			interrupts = <0x0 0x68 0x4>;
			phandle = <0x2d3>;
			pinctrl-0 = <0x11f>;
			pinctrl-1 = <0x120>;
			pinctrl-2 = <0x121>;
			pinctrl-names = "i2c_active", "i2c_sleep", "i2c_bitbang";
			qcom,clk-freq-in = <0x124f800>;
			qcom,clk-freq-out = <0x61a80>;
			qcom,i2c-clk = <0x3d 0x1f 0x0>;
			qcom,i2c-dat = <0x3d 0x1e 0x0>;
			qcom,master-id = <0x54>;
			reg = <0xc1b8000 0x600>;
			reg-names = "qup_phys_addr";
			status = "disabled";
		};

		interrupt-controller@17a00000 {
			#address-cells = <0x1>;
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			#size-cells = <0x1>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupt-parent = <0x12>;
			interrupts = <0x1 0x9 0x4>;
			phandle = <0x12>;
			ranges;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17a00000 0x10000 0x17b00000 0x100000>;
		};

		iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0xff 0x2a>;
		};

		jtagfuse@786040 {
			compatible = "qcom,jtag-fuse-v4";
			phandle = <0x260>;
			reg = <0x786040 0x8>;
			reg-names = "fuse-base";
		};

		jtagmm@7840000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x68 0x8 0x68 0x9>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x261>;
			qcom,coresight-jtagmm-cpu = <0xa>;
			reg = <0x7840000 0x1000>;
			reg-names = "etm-base";
			status = "disabled";
		};

		jtagmm@7940000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x68 0x8 0x68 0x9>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x262>;
			qcom,coresight-jtagmm-cpu = <0xb>;
			reg = <0x7940000 0x1000>;
			reg-names = "etm-base";
			status = "disabled";
		};

		jtagmm@7a40000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x68 0x8 0x68 0x9>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x263>;
			qcom,coresight-jtagmm-cpu = <0xc>;
			reg = <0x7a40000 0x1000>;
			reg-names = "etm-base";
			status = "disabled";
		};

		jtagmm@7b40000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x68 0x8 0x68 0x9>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x264>;
			qcom,coresight-jtagmm-cpu = <0xd>;
			reg = <0x7b40000 0x1000>;
			reg-names = "etm-base";
			status = "disabled";
		};

		jtagmm@7c40000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x68 0x8 0x68 0x9>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x265>;
			qcom,coresight-jtagmm-cpu = <0xe>;
			reg = <0x7c40000 0x1000>;
			reg-names = "etm-base";
			status = "disabled";
		};

		jtagmm@7d40000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x68 0x8 0x68 0x9>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x266>;
			qcom,coresight-jtagmm-cpu = <0xf>;
			reg = <0x7d40000 0x1000>;
			reg-names = "etm-base";
			status = "disabled";
		};

		jtagmm@7e40000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x68 0x8 0x68 0x9>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x267>;
			qcom,coresight-jtagmm-cpu = <0x10>;
			reg = <0x7e40000 0x1000>;
			reg-names = "etm-base";
			status = "disabled";
		};

		jtagmm@7f40000 {
			clock-names = "core_clk", "core_a_clk";
			clocks = <0x68 0x8 0x68 0x9>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x268>;
			qcom,coresight-jtagmm-cpu = <0x11>;
			reg = <0x7f40000 0x1000>;
			reg-names = "etm-base";
			status = "disabled";
		};

		ldo@0506e000 {
			compatible = "qcom,sdm660-gfx-ldo";
			phandle = <0xee>;
			reg = <0x506e000 0x34>;
			reg-names = "ldo_addr";
			regulator-max-microvolt = <0xe1d48>;
			regulator-min-microvolt = <0x61a80>;
			regulator-name = "msm_gfx_ldo";
		};

		mailbox@17911000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,sdm660-apcs-hmss-global";
			phandle = <0x79>;
			reg = <0x17911000 0x1000>;
		};

		memory@0x778000 {
			compatible = "qcom,rpm-msg-ram";
			phandle = <0x78>;
			reg = <0x778000 0x7000>;
		};

		msm-sdw-codec@152c1000 {
			compatible = "qcom,msm-sdw-codec";
			interrupt-names = "swr_master_irq";
			interrupts = <0x0 0xa1 0x4>;
			phandle = <0x19c>;
			qcom,cdc-sdw-gpios = <0x1ca>;
			reg = <0x152c1000 0x0>;
			status = "disabled";

			swr_master {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,swr-wcd";

				wsa881x_en@20170211 {
					compatible = "qcom,wsa881x";
					phandle = <0x19e>;
					qcom,spkr-sd-n-node = <0x1cb>;
					reg = <0x0 0x20170211>;
				};

				wsa881x_en@20170212 {
					compatible = "qcom,wsa881x";
					phandle = <0x19f>;
					qcom,spkr-sd-n-node = <0x1cc>;
					reg = <0x0 0x20170212>;
				};

				wsa881x_en@21170213 {
					compatible = "qcom,wsa881x";
					phandle = <0x1a0>;
					qcom,spkr-sd-n-node = <0x1cb>;
					reg = <0x0 0x21170213>;
				};

				wsa881x_en@21170214 {
					compatible = "qcom,wsa881x";
					phandle = <0x1a1>;
					qcom,spkr-sd-n-node = <0x1cc>;
					reg = <0x0 0x21170214>;
				};
			};
		};

		msm_cdc_pinctrl@75 {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0x15e>;
			pinctrl-0 = <0x1c1>;
			pinctrl-1 = <0x1c2>;
			pinctrl-names = "aud_active", "aud_sleep";
		};

		pinctrl@03000000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,sdm660-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts-extended = <0x1 0x0 0xd0 0x4>;
			irqdomain-map = <0x1 0x0 0x107 0x3 0x0 0x5 0x0 0x107 0x4 0x0 0x9 0x0 0x107 0x5 0x0 0xa 0x0 0x107 0x6 0x0 0x42 0x0 0x107 0x7 0x0 0x16 0x0 0x107 0x8 0x0 0x19 0x0 0x107 0x9 0x0 0x1c 0x0 0x107 0xa 0x0 0x3a 0x0 0x107 0xb 0x0 0x29 0x0 0x107 0xd 0x0 0x2b 0x0 0x107 0xe 0x0 0x28 0x0 0x107 0xf 0x0 0x2a 0x0 0x107 0x10 0x0 0x2e 0x0 0x107 0x11 0x0 0x32 0x0 0x107 0x12 0x0 0x2c 0x0 0x107 0x13 0x0 0x38 0x0 0x107 0x15 0x0 0x2d 0x0 0x107 0x16 0x0 0x44 0x0 0x107 0x17 0x0 0x45 0x0 0x107 0x18 0x0 0x46 0x0 0x107 0x19 0x0 0x47 0x0 0x107 0x1a 0x0 0x48 0x0 0x107 0x1b 0x0 0x49 0x0 0x107 0x1c 0x0 0x40 0x0 0x107 0x1d 0x0 0x2 0x0 0x107 0x1e 0x0 0xd 0x0 0x107 0x1f 0x0 0x6f 0x0 0x107 0x20 0x0 0x4a 0x0 0x107 0x21 0x0 0x4b 0x0 0x107 0x22 0x0 0x4c 0x0 0x107 0x23 0x0 0x52 0x0 0x107 0x24 0x0 0x11 0x0 0x107 0x25 0x0 0x4d 0x0 0x107 0x26 0x0 0x2f 0x0 0x107 0x27 0x0 0x36 0x0 0x107 0x28 0x0 0x30 0x0 0x107 0x29 0x0 0x65 0x0 0x107 0x2a 0x0 0x31 0x0 0x107 0x2b 0x0 0x33 0x0 0x107 0x2c 0x0 0x56 0x0 0x107 0x2d 0x0 0x5a 0x0 0x107 0x2e 0x0 0x5b 0x0 0x107 0x2f 0x0 0x34 0x0 0x107 0x30 0x0 0x37 0x0 0x107 0x32 0x0 0x6 0x0 0x107 0x33 0x0 0x41 0x0 0x107 0x35 0x0 0x43 0x0 0x107 0x37 0x0 0x53 0x0 0x107 0x38 0x0 0x54 0x0 0x107 0x39 0x0 0x55 0x0 0x107 0x3a 0x0 0x57 0x0 0x107 0x3b 0x0 0x15 0x0 0x107 0x3f 0x0 0x4e 0x0 0x107 0x40 0x0 0x71 0x0 0x107 0x41 0x0 0x3c 0x0 0x107 0x42 0x0 0x62 0x0 0x107 0x43 0x0 0x1e 0x0 0x107 0x44 0x0 0x1f 0x0 0x107 0x46 0x0 0x1d 0x0 0x107 0x47 0x0 0x6b 0x0 0x107 0x4c 0x0 0x6d 0x0 0x107 0x53 0x0 0x67 0x0 0x107 0x54 0x0 0x69 0x0 0x107 0x55 0x0>;
			irqdomain-map-mask = <0xff 0x0>;
			irqdomain-map-pass-thru = <0x0 0xff>;
			phandle = <0x3d>;
			reg = <0x3000000 0xc00000>;
			reg-names = "pinctrl", "spi_cfg";
			wakeup-parent = <0x107>;

			blsp1_uart1_active {
				phandle = <0x134>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio0", "gpio1", "gpio2", "gpio3";
				};

				mux {
					function = "blsp_uart1";
					pins = "gpio0", "gpio1", "gpio2", "gpio3";
				};
			};

			blsp1_uart1_sleep {
				phandle = <0x133>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio0", "gpio1", "gpio2", "gpio3";
				};

				mux {
					function = "gpio";
					pins = "gpio0", "gpio1", "gpio2", "gpio3";
				};
			};

			blsp1_uart2_active {
				phandle = <0x137>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio4", "gpio5", "gpio6", "gpio7";
				};

				mux {
					function = "blsp_uart2 ";
					pins = "gpio4", "gpio5", "gpio6", "gpio7";
				};
			};

			blsp1_uart2_sleep {
				phandle = <0x136>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio4", "gpio5", "gpio6", "gpio7";
				};

				mux {
					function = "gpio";
					pins = "gpio4", "gpio5", "gpio6", "gpio7";
				};
			};

			blsp2_uart1 {
				phandle = <0x2bf>;

				blsp2_uart1_rfr_active {
					phandle = <0x13e>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio19";
					};

					mux {
						function = "blsp_uart5";
						pins = "gpio19";
					};
				};

				blsp2_uart1_rfr_sleep {
					phandle = <0x13b>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio19";
					};

					mux {
						function = "gpio";
						pins = "gpio19";
					};
				};

				blsp2_uart1_rxcts_active {
					phandle = <0x13d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio17", "gpio18";
					};

					mux {
						function = "blsp_uart5";
						pins = "gpio17", "gpio18";
					};
				};

				blsp2_uart1_rxcts_sleep {
					phandle = <0x13a>;

					config {
						bias-no-pull;
						drive-strength = <0x2>;
						pins = "gpio17", "gpio18";
					};

					mux {
						function = "gpio";
						pins = "gpio17", "gpio18";
					};
				};

				blsp2_uart1_tx_active {
					phandle = <0x13c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio16";
					};

					mux {
						function = "blsp_uart5";
						pins = "gpio16";
					};
				};

				blsp2_uart1_tx_sleep {
					phandle = <0x139>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio16";
					};

					mux {
						function = "gpio";
						pins = "gpio16";
					};
				};
			};

			blsp2_uart2_active {
				phandle = <0x141>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio24", "gpio25", "gpio26", "gpio27";
				};

				mux {
					function = "blsp_uart6_a";
					pins = "gpio24", "gpio25", "gpio26", "gpio27";
				};
			};

			blsp2_uart2_sleep {
				phandle = <0x140>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio24", "gpio25", "gpio26", "gpio27";
				};

				mux {
					function = "gpio";
					pins = "gpio24", "gpio25", "gpio26", "gpio27";
				};
			};

			cam_actuator_vaf_active {
				phandle = <0x2ab>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio50";
				};

				mux {
					function = "gpio";
					pins = "gpio50";
				};
			};

			cam_actuator_vaf_suspend {
				phandle = <0x2ac>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio50";
				};

				mux {
					function = "gpio";
					pins = "gpio50";
				};
			};

			cam_sensor_front_active {
				phandle = <0x2b9>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio47", "gpio44";
				};

				mux {
					function = "gpio";
					pins = "gpio47", "gpio44";
				};
			};

			cam_sensor_front_iris_active {
				phandle = <0x2bd>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio52";
				};

				mux {
					function = "gpio";
					pins = "gpio52";
				};
			};

			cam_sensor_front_iris_suspend {
				phandle = <0x2be>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio52";
				};

				mux {
					function = "gpio";
					pins = "gpio52";
				};
			};

			cam_sensor_front_suspend {
				phandle = <0x2ba>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio47";
				};

				mux {
					function = "gpio";
					pins = "gpio47";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x2af>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio32";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio32";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x2b0>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio32";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio32";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x2b3>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio33";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio33";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x2b4>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio33";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio33";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x2b7>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio34";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio34";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x2b8>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio34";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio34";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x2bb>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio35";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio35";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x2bc>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio35";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio35";
				};
			};

			cam_sensor_rear2_active {
				phandle = <0x2b5>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio48", "gpio51";
				};

				mux {
					function = "gpio";
					pins = "gpio48", "gpio51";
				};
			};

			cam_sensor_rear2_suspend {
				phandle = <0x2b6>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio48", "gpio51";
				};

				mux {
					function = "gpio";
					pins = "gpio48", "gpio51";
				};
			};

			cam_sensor_rear_active {
				phandle = <0x2b1>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio46", "gpio44";
				};

				mux {
					function = "gpio";
					pins = "gpio46", "gpio44";
				};
			};

			cam_sensor_rear_suspend {
				phandle = <0x2b2>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio46", "gpio44";
				};

				mux {
					function = "gpio";
					pins = "gpio46", "gpio44";
				};
			};

			cam_tof_active {
				phandle = <0x2ad>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio50", "gpio42", "gpio45";
				};

				mux {
					function = "gpio";
					pins = "gpio50", "gpio42", "gpio45";
				};
			};

			cam_tof_suspend {
				phandle = <0x2ae>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio50", "gpio42", "gpio45";
				};

				mux {
					function = "gpio";
					pins = "gpio50", "gpio42", "gpio45";
				};
			};

			cci0_active {
				phandle = <0x14a>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio36", "gpio37";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio36", "gpio37";
				};
			};

			cci0_suspend {
				phandle = <0x14c>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio36", "gpio37";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio36", "gpio37";
				};
			};

			cci1_active {
				phandle = <0x14b>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio38", "gpio39";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio38", "gpio39";
				};
			};

			cci1_suspend {
				phandle = <0x14d>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio38", "gpio39";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio38", "gpio39";
				};
			};

			cd_off {
				phandle = <0x2a6>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio54";
				};

				mux {
					function = "gpio";
					pins = "gpio54";
				};
			};

			cd_on {
				phandle = <0x2a5>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio54";
				};

				mux {
					function = "gpio";
					pins = "gpio54";
				};
			};

			i2c_1 {

				i2c_1_active {
					phandle = <0x109>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio2", "gpio3";
					};

					mux {
						function = "blsp_i2c1";
						pins = "gpio2", "gpio3";
					};
				};

				i2c_1_bitbang {
					phandle = <0x10b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio2", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio2", "gpio3";
					};
				};

				i2c_1_sleep {
					phandle = <0x10a>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio2", "gpio3";
					};

					mux {
						function = "blsp_i2c1";
						pins = "gpio2", "gpio3";
					};
				};
			};

			i2c_2 {

				i2c_2_active {
					phandle = <0x10c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "blsp_i2c2";
						pins = "gpio6", "gpio7";
					};
				};

				i2c_2_bitbang {
					phandle = <0x10e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio7";
					};
				};

				i2c_2_sleep {
					phandle = <0x10d>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "blsp_i2c2";
						pins = "gpio6", "gpio7";
					};
				};
			};

			i2c_3 {

				i2c_3_active {
					phandle = <0x10f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio10", "gpio11";
					};

					mux {
						function = "blsp_i2c3";
						pins = "gpio10", "gpio11";
					};
				};

				i2c_3_bitbang {
					phandle = <0x111>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio10", "gpio11";
					};

					mux {
						function = "gpio";
						pins = "gpio10", "gpio11";
					};
				};

				i2c_3_sleep {
					phandle = <0x110>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio10", "gpio11";
					};

					mux {
						function = "blsp_i2c3";
						pins = "gpio10", "gpio11";
					};
				};
			};

			i2c_4 {

				i2c_4_active {
					phandle = <0x112>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio14", "gpio15";
					};

					mux {
						function = "blsp_i2c4";
						pins = "gpio14", "gpio15";
					};
				};

				i2c_4_bitbang {
					phandle = <0x114>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio14", "gpio15";
					};

					mux {
						function = "gpio";
						pins = "gpio14", "gpio15";
					};
				};

				i2c_4_sleep {
					phandle = <0x113>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio14", "gpio15";
					};

					mux {
						function = "blsp_i2c4";
						pins = "gpio14", "gpio15";
					};
				};
			};

			i2c_5 {

				i2c_5_active {
					phandle = <0x116>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio18", "gpio19";
					};

					mux {
						function = "blsp_i2c5";
						pins = "gpio18", "gpio19";
					};
				};

				i2c_5_bitbang {
					phandle = <0x118>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio18", "gpio19";
					};

					mux {
						function = "gpio";
						pins = "gpio18", "gpio19";
					};
				};

				i2c_5_sleep {
					phandle = <0x117>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio18", "gpio19";
					};

					mux {
						function = "blsp_i2c5";
						pins = "gpio18", "gpio19";
					};
				};
			};

			i2c_6 {

				i2c_6_active {
					phandle = <0x119>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio22", "gpio23";
					};

					mux {
						function = "blsp_i2c6";
						pins = "gpio22", "gpio23";
					};
				};

				i2c_6_bitbang {
					phandle = <0x11b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio22", "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio22", "gpio23";
					};
				};

				i2c_6_sleep {
					phandle = <0x11a>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio22", "gpio23";
					};

					mux {
						function = "blsp_i2c6";
						pins = "gpio22", "gpio23";
					};
				};
			};

			i2c_7 {

				i2c_7_active {
					phandle = <0x11c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio26", "gpio27";
					};

					mux {
						function = "blsp_i2c7";
						pins = "gpio26", "gpio27";
					};
				};

				i2c_7_bitbang {
					phandle = <0x11e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio26", "gpio27";
					};

					mux {
						function = "gpio";
						pins = "gpio26", "gpio27";
					};
				};

				i2c_7_sleep {
					phandle = <0x11d>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio26", "gpio27";
					};

					mux {
						function = "blsp_i2c7";
						pins = "gpio26", "gpio27";
					};
				};
			};

			i2c_8 {

				i2c_8_active {
					phandle = <0x11f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio30", "gpio31";
					};

					mux {
						function = "blsp_i2c8_a";
						pins = "gpio30", "gpio31";
					};
				};

				i2c_8_bitbang {
					phandle = <0x121>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio30", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio30", "gpio31";
					};
				};

				i2c_8_sleep {
					phandle = <0x120>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio30", "gpio31";
					};

					mux {
						function = "blsp_i2c8_a";
						pins = "gpio30", "gpio31";
					};
				};
			};

			led_disable {
				phandle = <0x295>;

				config {
					bias-disable;
					drive_strength = <0x2>;
					output-low;
					pins = "gpio40";
				};

				mux {
					function = "gpio";
					pins = "gpio40";
				};
			};

			led_enable {
				phandle = <0x294>;

				config {
					bias-disable;
					drive_strength = <0x2>;
					output-high;
					pins = "gpio40";
				};

				mux {
					function = "gpio";
					pins = "gpio40";
				};
			};

			mdss_dp_aux_active {
				phandle = <0x2c5>;

				config {
					bias-disable = <0x0>;
					drive-strength = <0x8>;
					pins = "gpio55", "gpio56";
				};

				mux {
					function = "gpio";
					pins = "gpio55", "gpio56";
				};
			};

			mdss_dp_aux_suspend {
				phandle = <0x2c6>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio55", "gpio56";
				};

				mux {
					function = "gpio";
					pins = "gpio55", "gpio56";
				};
			};

			mdss_dp_usbplug_cc_active {
				phandle = <0x2c7>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "gpio58";
				};

				mux {
					function = "gpio";
					pins = "gpio58";
				};
			};

			mdss_dp_usbplug_cc_suspend {
				phandle = <0x2c8>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio58";
				};

				mux {
					function = "gpio";
					pins = "gpio58";
				};
			};

			msm_hph_en0 {

				hph_en0_active {
					phandle = <0x49>;

					config {
						output-high;
						pins = "gpio24";
					};

					mux {
						function = "gpio";
						pins = "gpio24";
					};
				};

				hph_en0_sleep {
					phandle = <0x4a>;

					config {
						output-low;
						pins = "gpio24";
					};

					mux {
						function = "gpio";
						pins = "gpio24";
					};
				};
			};

			msm_hph_en1 {

				hph_en1_active {
					phandle = <0x4b>;

					config {
						output-high;
						pins = "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio25";
					};
				};

				hph_en1_sleep {
					phandle = <0x4c>;

					config {
						output-low;
						pins = "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio25";
					};
				};
			};

			nfc {

				nfc_enable_active {
					phandle = <0x2a9>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio29", "gpio30", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio29", "gpio30", "gpio31";
					};
				};

				nfc_enable_suspend {
					phandle = <0x2aa>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio29", "gpio30", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio29", "gpio30", "gpio31";
					};
				};

				nfc_int_active {
					phandle = <0x2a7>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio28";
					};

					mux {
						function = "gpio";
						pins = "gpio28";
					};
				};

				nfc_int_suspend {
					phandle = <0x2a8>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio28";
					};

					mux {
						function = "gpio";
						pins = "gpio28";
					};
				};
			};

			pmx_mdss {
				phandle = <0x2c0>;

				mdss_dsi_active {
					phandle = <0x2c1>;

					config {
						bias-disable = <0x0>;
						drive-strength = <0x8>;
						pins = "gpio53";
					};

					mux {
						function = "gpio";
						pins = "gpio53";
					};
				};

				mdss_dsi_suspend {
					phandle = <0x2c2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio53";
					};

					mux {
						function = "gpio";
						pins = "gpio53";
					};
				};
			};

			pmx_mdss_te {

				mdss_te_active {
					phandle = <0x2c3>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio59";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio59";
					};
				};

				mdss_te_suspend {
					phandle = <0x2c4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio59";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio59";
					};
				};
			};

			sdc1_clk_off {
				phandle = <0x298>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc1_clk";
				};
			};

			sdc1_clk_on {
				phandle = <0x297>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc1_clk";
				};
			};

			sdc1_cmd_off {
				phandle = <0x29a>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					num-grp-pins = <0x1>;
					pins = "sdc1_cmd";
				};
			};

			sdc1_cmd_on {
				phandle = <0x299>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc1_cmd";
				};
			};

			sdc1_data_off {
				phandle = <0x29c>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc1_data";
				};
			};

			sdc1_data_on {
				phandle = <0x29b>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc1_data";
				};
			};

			sdc1_rclk_off {
				phandle = <0x29e>;

				config {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc1_rclk_on {
				phandle = <0x29d>;

				config {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc2_clk_off {
				phandle = <0x2a0>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_on {
				phandle = <0x29f>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_cmd_off {
				phandle = <0x2a2>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_on {
				phandle = <0x2a1>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_data_off {
				phandle = <0x2a4>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_on {
				phandle = <0x2a3>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};
			};

			sdw_clk_data {

				sdw_data_active {
					phandle = <0x1c7>;

					config {
						bias-bus-hold;
						drive-strength = <0x4>;
						pins = "gpio25";
					};

					mux {
						function = "sndwire_data";
						pins = "gpio25";
					};
				};

				sdw_data_sleep {
					phandle = <0x1c9>;

					config {
						bias-bus-hold;
						drive-strength = <0x4>;
						pins = "gpio25";
					};

					mux {
						function = "sndwire_data";
						pins = "gpio25";
					};
				};
			};

			sdw_clk_pin {

				sdw_clk_active {
					phandle = <0x1c6>;

					config {
						bias-bus-hold;
						drive-strength = <0x2>;
						pins = "gpio24";
					};

					mux {
						function = "sndwire_clk";
						pins = "gpio24";
					};
				};

				sdw_clk_sleep {
					phandle = <0x1c8>;

					config {
						bias-bus-hold;
						drive-strength = <0x2>;
						pins = "gpio24";
					};

					mux {
						function = "sndwire_clk";
						pins = "gpio24";
					};
				};
			};

			spi_1 {

				spi_1_active {
					phandle = <0x122>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "blsp_spi1";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};

				spi_1_sleep {
					phandle = <0x123>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "blsp_spi1";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};
			};

			spi_2 {

				spi_2_active {
					phandle = <0x124>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "blsp_spi2";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};

				spi_2_sleep {
					phandle = <0x125>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					mux {
						function = "blsp_spi2";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};
			};

			spi_3 {

				spi_3_active {
					phandle = <0x126>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};

					mux {
						function = "blsp_spi3";
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};
				};

				spi_3_sleep {
					phandle = <0x127>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};

					mux {
						function = "blsp_spi3";
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};
				};
			};

			spi_4 {

				spi_4_active {
					phandle = <0x128>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};

					mux {
						function = "blsp_spi4";
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};
				};

				spi_4_sleep {
					phandle = <0x129>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};

					mux {
						function = "blsp_spi4";
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};
				};
			};

			spi_5 {

				spi_5_active {
					phandle = <0x12a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};

					mux {
						function = "blsp_spi5";
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};
				};

				spi_5_sleep {
					phandle = <0x12b>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};

					mux {
						function = "blsp_spi5";
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};
				};
			};

			spi_6 {

				spi_6_active {
					phandle = <0x12c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio49", "gpio52", "gpio22", "gpio23";
					};

					mux {
						function = "blsp_spi6";
						pins = "gpio49", "gpio52", "gpio22", "gpio23";
					};
				};

				spi_6_sleep {
					phandle = <0x12d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio49", "gpio52", "gpio22", "gpio23";
					};

					mux {
						function = "blsp_spi6";
						pins = "gpio49", "gpio52", "gpio22", "gpio23";
					};
				};
			};

			spi_7 {

				spi_7_active {
					phandle = <0x12e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};

					mux {
						function = "blsp_spi7";
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};
				};

				spi_7_sleep {
					phandle = <0x12f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};

					mux {
						function = "blsp_spi7";
						pins = "gpio24", "gpio25", "gpio26", "gpio27";
					};
				};
			};

			spi_8 {

				spi_8_active {
					phandle = <0x130>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};

					mux {
						function = "blsp_spi8_a";
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};
				};

				spi_8_sleep {
					phandle = <0x131>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};

					mux {
						function = "blsp_spi8_a";
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_active {
					phandle = <0x45>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio26";
					};

					mux {
						function = "gpio";
						pins = "gpio26";
					};
				};

				spkr_1_sd_n_sleep {
					phandle = <0x46>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio26";
					};

					mux {
						function = "gpio";
						pins = "gpio26";
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_active {
					phandle = <0x47>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio27";
					};

					mux {
						function = "gpio";
						pins = "gpio27";
					};
				};

				spkr_2_sd_n_sleep {
					phandle = <0x48>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio27";
					};

					mux {
						function = "gpio";
						pins = "gpio27";
					};
				};
			};

			tlmm_gpio_key {

				gpio_key_active {
					phandle = <0x1cd>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio64", "gpio113";
					};

					mux {
						function = "gpio";
						pins = "gpio64", "gpio113";
					};
				};

				gpio_key_suspend {
					phandle = <0x1cf>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio64", "gpio113";
					};

					mux {
						function = "gpio";
						pins = "gpio64", "gpio113";
					};
				};
			};

			trigout_a {
				phandle = <0x296>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					output-low;
					pins = "gpio49";
				};

				mux {
					function = "qdss_cti0_a";
					pins = "gpio49";
				};
			};

			ts_mux {

				ts_active {
					phandle = <0x2c9>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio66", "gpio67";
					};

					mux {
						function = "gpio";
						pins = "gpio66", "gpio67";
					};
				};

				ts_int_suspend {
					phandle = <0x2cb>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio67";
					};

					mux {
						function = "gpio";
						pins = "gpio67";
					};
				};

				ts_reset_suspend {
					phandle = <0x2ca>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio66";
					};

					mux {
						function = "gpio";
						pins = "gpio66";
					};
				};
			};

			uart_console_active {
				phandle = <0x293>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio4", "gpio5";
				};

				mux {
					function = "blsp_uart2";
					pins = "gpio4", "gpio5";
				};
			};

			ufs_dev_reset_assert {
				phandle = <0x95>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					output-low;
					pins = "ufs_reset";
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x96>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					output-high;
					pins = "ufs_reset";
				};
			};

			wcd_gnd_mic_swap {

				wcd_gnd_mic_swap_active {
					phandle = <0x1c1>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio63";
					};
				};

				wcd_gnd_mic_swap_idle {
					phandle = <0x1c2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio63";
					};
				};
			};

			wcd_usbc_analog_en1 {

				wcd_usbc_ana_en1_active {
					phandle = <0x5c>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};

				wcd_usbc_ana_en1_idle {
					phandle = <0x5d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};
			};

			wcd_usbc_analog_en2n {

				wcd_usbc_ana_en2n_active {
					phandle = <0x5e>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio77";
					};

					mux {
						function = "gpio";
						pins = "gpio77";
					};
				};

				wcd_usbc_ana_en2n_idle {
					phandle = <0x5f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-high;
						pins = "gpio77";
					};

					mux {
						function = "gpio";
						pins = "gpio77";
					};
				};
			};
		};

		qcedev@1de0000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x68 0x86 0x68 0x86 0x68 0x86 0x68 0x86>;
			compatible = "qcom,qcedev";
			interrupts = <0x0 0xce 0x4>;
			phandle = <0x25a>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x1>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x60180 0x60180>;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
		};

		qcom,avtimer@150f700c {
			compatible = "qcom,avtimer";
			qcom,clk-div = <0x1b>;
			reg = <0x150f700c 0x4 0x150f7010 0x4>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			qcom,iommu-dma-addr-pool = <0x20000 0x78000000>;
			status = "ok";

			msm_cam_smmu_cb1 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommu-cells = <0x1>;
				iommus = <0xff 0xc00 0xff 0xc01 0xff 0xc02 0xff 0xc03>;
				label = "vfe";
				qcom,scratch-buf-support;
			};

			msm_cam_smmu_cb2 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommu-cells = <0x1>;
				iommus = <0xff 0xa00>;
				label = "cpp";
			};

			msm_cam_smmu_cb4 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommu-cells = <0x1>;
				iommus = <0xff 0x800>;
				label = "jpeg_enc0";
			};

			msm_cam_smmu_cb5 {
				compatible = "qcom,msm-cam-smmu-cb";
				iommu-cells = <0x1>;
				iommus = <0xff 0x801>;
				label = "jpeg_dma";
			};
		};

		qcom,cc-debug@62000 {
			#clock-cells = <0x1>;
			clock-names = "xo_clk_src";
			clocks = <0x68 0x0>;
			compatible = "qcom,sdm660-debugcc";
			phandle = <0x22a>;
			qcom,cpu = <0x65>;
			qcom,gcc = <0x3c>;
			qcom,gpu = <0x67>;
			qcom,mmss = <0x66>;
		};

		qcom,cci@ca0c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			clock-names = "mmssnoc_axi", "mnoc_ahb", "smmu_ahb", "smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "cci_src_clk", "cci_ahb_clk", "camss_cci_clk";
			clocks = <0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58 0x66 0x59 0x66 0x87 0x66 0xa 0x66 0x5a 0x66 0x5b>;
			compatible = "qcom,cci";
			gdscr-supply = <0xf1>;
			gpios = <0x3d 0x24 0x0 0x3d 0x25 0x0 0x3d 0x26 0x0 0x3d 0x27 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0x127 0x4>;
			mmagic-supply = <0xf0>;
			phandle = <0x2de>;
			pinctrl-0 = <0x14a 0x14b>;
			pinctrl-1 = <0x14c 0x14d>;
			pinctrl-names = "cci_default", "cci_suspend";
			qcom,cam-vreg-name = "mmagic", "gdscr";
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c3460 0x0 0x0>;
			qcom,gpio-tbl-flags = <0x1 0x1 0x1 0x1>;
			qcom,gpio-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			qcom,gpio-tbl-num = <0x0 0x1 0x2 0x3>;
			reg = <0xca0c000 0x4000>;
			reg-names = "cci";
			status = "ok";

			qcom,i2c_custom_mode {
				phandle = <0x2e1>;
				qcom,cci-clk-src = <0x23c3460>;
				qcom,hw-scl-stretch-en = <0x1>;
				qcom,hw-tbuf = <0x3e>;
				qcom,hw-thd-dat = <0x16>;
				qcom,hw-thd-sta = <0x23>;
				qcom,hw-thigh = <0x26>;
				qcom,hw-tlow = <0x38>;
				qcom,hw-trdhld = <0x6>;
				qcom,hw-tsp = <0x3>;
				qcom,hw-tsu-sta = <0x28>;
				qcom,hw-tsu-sto = <0x28>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				phandle = <0x2e0>;
				qcom,cci-clk-src = <0x23c3460>;
				qcom,hw-scl-stretch-en = <0x0>;
				qcom,hw-tbuf = <0x3e>;
				qcom,hw-thd-dat = <0x16>;
				qcom,hw-thd-sta = <0x23>;
				qcom,hw-thigh = <0x26>;
				qcom,hw-tlow = <0x38>;
				qcom,hw-trdhld = <0x6>;
				qcom,hw-tsp = <0x3>;
				qcom,hw-tsu-sta = <0x28>;
				qcom,hw-tsu-sto = <0x28>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				phandle = <0x2e2>;
				qcom,cci-clk-src = <0x23c3460>;
				qcom,hw-scl-stretch-en = <0x0>;
				qcom,hw-tbuf = <0x18>;
				qcom,hw-thd-dat = <0x10>;
				qcom,hw-thd-sta = <0xf>;
				qcom,hw-thigh = <0x10>;
				qcom,hw-tlow = <0x16>;
				qcom,hw-trdhld = <0x3>;
				qcom,hw-tsp = <0x3>;
				qcom,hw-tsu-sta = <0x12>;
				qcom,hw-tsu-sto = <0x11>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				phandle = <0x2df>;
				qcom,cci-clk-src = <0x23c3460>;
				qcom,hw-scl-stretch-en = <0x0>;
				qcom,hw-tbuf = <0xe3>;
				qcom,hw-thd-dat = <0x16>;
				qcom,hw-thd-sta = <0xa2>;
				qcom,hw-thigh = <0xc9>;
				qcom,hw-tlow = <0xae>;
				qcom,hw-trdhld = <0x6>;
				qcom,hw-tsp = <0x3>;
				qcom,hw-tsu-sta = <0xe7>;
				qcom,hw-tsu-sto = <0xcc>;
				status = "ok";
			};
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,config-arr = <0x178880b8 0x178980b8 0x178a80b8 0x178b80b8>;
			qcom,threshold-arr = <0x178880b0 0x178980b0 0x178a80b0 0x178b80b0>;
		};

		qcom,chd_silver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,config-arr = <0x179880b8 0x179980b8 0x179a80b8 0x179b80b8>;
			qcom,threshold-arr = <0x179880b0 0x179980b0 0x179a80b0 0x179b80b0>;
		};

		qcom,clk-cpu-660@179c0000 {
			#address-cells = <0x1>;
			#clock-cells = <0x1>;
			#size-cells = <0x1>;
			clock-names = "aux_clk", "xo_a";
			clocks = <0x3c 0xa1 0x68 0x1>;
			compatible = "qcom,clk-cpu-osm";
			interrupt-names = "pwrcl-irq", "perfcl-irq";
			interrupts = <0x0 0x23 0x1 0x0 0x24 0x1>;
			phandle = <0x71>;
			qcom,apcs-cfg-rcgr = <0x17911054 0x17811054>;
			qcom,apcs-cmd-rcgr = <0x17911050 0x17811050>;
			qcom,apcs-itm-present = <0x179d143c 0x179d143c>;
			qcom,apcs-pll-user-ctl = <0x1791600c 0x1781600c>;
			qcom,apm-ctrl-status = <0x179d000c 0x179d0018>;
			qcom,apm-mode-ctl = <0x179d0004 0x179d0010>;
			qcom,apm-threshold-voltage = <0xd4e40>;
			qcom,boost-fsm-en;
			qcom,cc-delay = <0x5>;
			qcom,cc-factor = <0x64>;
			qcom,cc-reads = <0xa>;
			qcom,down-timer = <0x3e8 0x3e8>;
			qcom,droop-fsm-en;
			qcom,enable-llm-freq-vote;
			qcom,enable-llm-volt-vote;
			qcom,l-val-base = <0x17916004 0x17816004>;
			qcom,llm-freq-down-timer = <0x4fffb 0x4fffb>;
			qcom,llm-freq-up-timer = <0x4fffb 0x4fffb>;
			qcom,llm-volt-down-timer = <0x4fffb 0x4fffb>;
			qcom,llm-volt-up-timer = <0x4fffb 0x4fffb>;
			qcom,osm-clk-rate = <0xbebc200>;
			qcom,pc-fsm-en;
			qcom,perfcl-speedbin0-v0 = <0x11e1a300 0x4000f 0x1200020 0x1 0x1 0x42603000 0x404003a 0x52e002e 0x1 0x2 0x538ab800 0x4040049 0x73a003a 0x2 0x3 0x68242800 0x404005b 0x9480048 0x2 0x4 0x74bad000 0x4040066 0xa510051 0x2 0x5 0x802c8000 0x4040070 0xb590059 0x2 0x6 0x927c0000 0x4040080 0xc660066 0x3 0x7>;
			qcom,perfcl-speedbin1-v0 = <0x11e1a300 0x4000f 0x1200020 0x1 0x1 0x42603000 0x404003a 0x52e002e 0x1 0x2 0x538ab800 0x4040049 0x73a003a 0x2 0x3 0x68242800 0x404005b 0x9480048 0x2 0x4 0x74bad000 0x4040066 0xa510051 0x2 0x5 0x802c8000 0x4040070 0xb590059 0x2 0x6 0x839b6800 0x4040073 0xb5c005c 0x3 0x7>;
			qcom,perfcl-speedbin3-v0 = <0x11e1a300 0x4000f 0x1200020 0x1 0x1 0x42603000 0x404003a 0x52e002e 0x1 0x2 0x538ab800 0x4040049 0x73a003a 0x2 0x3 0x68242800 0x404005b 0x9480048 0x2 0x4 0x6b931000 0x404005e 0x94b004b 0x2 0x5>;
			qcom,perfcl-speedbin4-v0 = <0x11e1a300 0x4000f 0x1200020 0x1 0x1 0x42603000 0x404003a 0x52e002e 0x1 0x2 0x538ab800 0x4040049 0x73a003a 0x2 0x3 0x68242800 0x404005b 0x9480048 0x2 0x4 0x74bad000 0x4040066 0xa510051 0x2 0x5>;
			qcom,ps-fsm-en;
			qcom,pwrcl-speedbin0-v0 = <0x11e1a300 0x4000f 0x1200020 0x1 0x1 0x25c3f800 0x5040021 0x3200020 0x1 0x2 0x35c98800 0x404002f 0x4260026 0x1 0x3 0x42603000 0x404003a 0x52e002e 0x2 0x4 0x538ab800 0x4040049 0x73a003a 0x2 0x5 0x5b8d8000 0x4040050 0x8400040 0x2 0x6 0x68242800 0x404005b 0x9480048 0x2 0x7 0x6ddd0000 0x4040060 0x94c004c 0x3 0x8>;
			qcom,pwrcl-speedbin1-v0 = <0x11e1a300 0x4000f 0x1200020 0x1 0x1 0x25c3f800 0x5040021 0x3200020 0x1 0x2 0x35c98800 0x404002f 0x4260026 0x1 0x3 0x42603000 0x404003a 0x52e002e 0x2 0x4 0x538ab800 0x4040049 0x73a003a 0x2 0x5 0x5b8d8000 0x4040050 0x8400040 0x2 0x6 0x68242800 0x404005b 0x9480048 0x2 0x7 0x6ddd0000 0x4040060 0x94c004c 0x3 0x8>;
			qcom,pwrcl-speedbin3-v0 = <0x11e1a300 0x4000f 0x1200020 0x1 0x1 0x25c3f800 0x5040021 0x3200020 0x1 0x2 0x35c98800 0x404002f 0x4260026 0x1 0x3 0x42603000 0x404003a 0x52e002e 0x2 0x4 0x538ab800 0x4040049 0x73a003a 0x2 0x5 0x5b8d8000 0x4040050 0x8400040 0x2 0x6 0x60216000 0x4040054 0x9430043 0x2 0x7>;
			qcom,pwrcl-speedbin4-v0 = <0x11e1a300 0x4000f 0x1200020 0x1 0x1 0x25c3f800 0x5040021 0x3200020 0x1 0x2 0x35c98800 0x404002f 0x4260026 0x1 0x3 0x42603000 0x404003a 0x52e002e 0x2 0x4 0x538ab800 0x4040049 0x73a003a 0x2 0x5 0x5b8d8000 0x4040050 0x8400040 0x2 0x6 0x68242800 0x404005b 0x9480048 0x2 0x7 0x6ddd0000 0x4040060 0x94c004c 0x3 0x8>;
			qcom,safe-fsm-en;
			qcom,set-ret-inactive;
			qcom,up-timer = <0x3e8 0x3e8>;
			qcom,wfx-fsm-en;
			qcom,xo-clk-rate = <0x124f800>;
			reg = <0x179c0000 0x4000 0x17916000 0x1000 0x17816000 0x1000 0x179d1000 0x1000 0x784130 0x8 0x784130 0x8>;
			reg-names = "osm", "pwrcl_pll", "perfcl_pll", "apcs_common", "pwrcl_efuse", "perfcl_efuse";
			vdd-perfcl-supply = <0x70>;
			vdd-pwrcl-supply = <0x6f>;

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x2f>;
					qcom,cpu = <0xa>;
				};

				cpu1-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x30>;
					qcom,cpu = <0xb>;
				};

				cpu2-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x31>;
					qcom,cpu = <0xc>;
				};

				cpu3-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x32>;
					qcom,cpu = <0xd>;
				};

				cpu4-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x27>;
					qcom,cpu = <0xe>;
				};

				cpu5-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x28>;
					qcom,cpu = <0xf>;
				};

				cpu6-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x24>;
					qcom,cpu = <0x10>;
				};

				cpu7-isolate {
					#cooling-cells = <0x2>;
					phandle = <0x25>;
					qcom,cpu = <0x11>;
				};
			};

			qcom,limits-dcvs@0x179cc808 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x26 0x4>;
				phandle = <0x8>;
				qcom,affinity = <0x1>;
				qcom,legacy-lmh-enable;
				qcom,no-cooling-device-register;
				reg = <0x179cc800 0x1000 0x179c3400 0x1000>;
			};

			qcom,limits-dcvs@179ce800 {
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x25 0x4>;
				phandle = <0x4>;
				qcom,affinity = <0x0>;
				qcom,legacy-lmh-enable;
				qcom,no-cooling-device-register;
				reg = <0x179ce800 0x1000 0x179c1400 0x1000>;
			};
		};

		qcom,cpp@ca04000 {
			camss-vdd-supply = <0xf1>;
			cell-index = <0x0>;
			clock-names = "mmssnoc_axi_clk", "mnoc_ahb_clk", "camss_ahb_clk", "camss_top_ahb_clk", "cpp_src_clk", "cpp_core_clk", "camss_cpp_ahb_clk", "camss_cpp_axi_clk", "micro_iface_clk", "mmss_smmu_axi_clk", "cpp_vbif_ahb_clk";
			clocks = <0x68 0x70 0x66 0xa9 0x66 0x59 0x66 0x87 0x66 0xb 0x66 0x62 0x66 0x60 0x66 0x61 0x66 0x86 0x66 0x58 0x66 0x63>;
			compatible = "qcom,cpp";
			interrupt-names = "cpp";
			interrupts = <0x0 0x126 0x4>;
			qcom,bus-master = <0x1>;
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0xbebc200 0xbebc200 0x0 0x0 0x0 0x0 0x0>;
			qcom,cpp-cx-ipeak = <0xfa 0x2>;
			qcom,micro-reset;
			qcom,min-clock-rate = <0xbebc200>;
			qcom,msm-bus,name = "msm_camera_cpp";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x6a 0x200 0x0 0x0 0x6a 0x200 0x0 0x0>;
			qcom,msm-bus-vector-dyn-vote;
			qcom,src-clock-rates = <0x7270e00 0xf424000 0x16e36000 0x1c9c3800 0x202fbf00 0x22551000>;
			qcom,vbif-qos-setting = <0x550 0x55555555 0x554 0x55555555 0x558 0x55555555 0x55c 0x55555555 0x560 0x55555555 0x564 0x55555555 0x568 0x55555555 0x56c 0x55555555 0x570 0x55555555 0x574 0x55555555 0x578 0x55555555 0x57c 0x55555555 0x580 0x55555555 0x584 0x55555555 0x588 0x55555555 0x58c 0x55555555>;
			qcom,vdd-names = "smmu-vdd", "camss-vdd", "vdd";
			reg = <0xca04000 0x100 0xca80000 0x3000 0xca18000 0x3000 0xc8c36d4 0x4>;
			reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
			reset-names = "micro_iface_reset";
			resets = <0x66 0x0>;
			smmu-vdd-supply = <0xf0>;
			status = "ok";
			vdd-supply = <0x147>;

			qcom,cpp-fw-payload-info {
				qcom,dup-frame-indicator-off = <0x46>;
				qcom,dup-we-mmu-pf-ptr-off = <0x12>;
				qcom,fe-mmu-pf-ptr-off = <0x7>;
				qcom,fe-ptr-off = <0xb>;
				qcom,plane-base = <0x2cb>;
				qcom,plane-size = <0x19>;
				qcom,ref-fe-mmu-pf-ptr-off = <0xa>;
				qcom,ref-fe-ptr-off = <0x11>;
				qcom,ref-we-mmu-pf-ptr-off = <0x17>;
				qcom,ref-we-ptr-off = <0x24>;
				qcom,set-group-buffer-len = <0x87>;
				qcom,stripe-base = <0x316>;
				qcom,stripe-size = <0x3f>;
				qcom,we-meta-ptr-off = <0x2a>;
				qcom,we-mmu-pf-ptr-off = <0xd>;
				qcom,we-ptr-off = <0x17>;
			};
		};

		qcom,cpu-cpu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0x69>;
			phandle = <0x6a>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,cpu-cpu-ddr-bwmon@01008000 {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0xb7 0x4>;
			phandle = <0x22b>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0x6a>;
			reg = <0x1008000 0x300 0x1001000 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,cpu0-cpu-ddr-lat {
			compatible = "qcom,devbw";
			governor = "powersave";
			operating-points-v2 = <0x69>;
			phandle = <0x6b>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "powersave";
			operating-points-v2 = <0x69>;
			phandle = <0x6c>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,cpu0-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			phandle = <0x22c>;
			qcom,cpulist = <0xa 0xb 0xc 0xd>;

			qcom,cpu0-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x22e>;
				qcom,core-dev-table = <0x9ab00 0x2fa 0x156300 0x623 0x1c2000 0xb71>;
				qcom,cpulist = <0xa 0xb 0xc 0xd>;
				qcom,target-dev = <0x6c>;
			};

			qcom,cpu0-cpu-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x22d>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0xdc500 0x2fa 0x156300 0x826 0x1c2000 0xf27>;
				qcom,cpulist = <0xa 0xb 0xc 0xd>;
				qcom,stall-ev = <0xe7>;
				qcom,target-dev = <0x6b>;
			};
		};

		qcom,cpu4-cpu-ddr-lat {
			compatible = "qcom,devbw";
			governor = "powersave";
			operating-points-v2 = <0x69>;
			phandle = <0x6d>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,cpu4-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "powersave";
			operating-points-v2 = <0x69>;
			phandle = <0x6e>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x200>;
		};

		qcom,cpu4-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			phandle = <0x22f>;
			qcom,cpulist = <0xe 0xf 0x10 0x11>;

			qcom,cpu4-computemon {
				compatible = "qcom,arm-compute-mon";
				phandle = <0x231>;
				qcom,core-dev-table = <0x10fe00 0x2fa 0x156300 0x826 0x1aa900 0xb71 0x20d000 0xf27 0x21b100 0x1ae1>;
				qcom,cpulist = <0xe 0xf 0x10 0x11>;
				qcom,target-dev = <0x6e>;
			};

			qcom,cpu4-cpu-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				phandle = <0x230>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x10fe00 0x2fa 0x156300 0xf27 0x20d000 0x172b 0x21b100 0x1ae1>;
				qcom,cpulist = <0xe 0xf 0x10 0x11>;
				qcom,stall-ev = <0x24>;
				qcom,target-dev = <0x6d>;
			};
		};

		qcom,csid@ca30000 {
			bimc_smmu-supply = <0xf0>;
			cell-index = <0x0>;
			clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src", "csi_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_pix_clk", "cphy_csid_clk";
			clocks = <0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58 0x66 0x59 0x66 0x87 0x66 0x7e 0x66 0xc 0x66 0x13 0x66 0x65 0x66 0x64 0x66 0x68 0x66 0x67 0x66 0x5c>;
			compatible = "qcom,csid-v5.0", "qcom,csid";
			gdscr-supply = <0xf1>;
			interrupt-names = "csid";
			interrupts = <0x0 0x128 0x4>;
			qcom,cam-vreg-max-voltage = <0xe1d48 0x0 0x0>;
			qcom,cam-vreg-min-voltage = <0xe1d48 0x0 0x0>;
			qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
			qcom,cam-vreg-op-mode = <0x0 0x0 0x0>;
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x127a3980 0xbebc200 0x0 0x0 0x0 0x0 0x0>;
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x146>;
			reg = <0xca30000 0x400>;
			reg-names = "csid";
			status = "ok";
			vdd_sec-supply = <0x104>;
		};

		qcom,csid@ca30400 {
			bimc_smmu-supply = <0xf0>;
			cell-index = <0x1>;
			clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src", "csi_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_pix_clk", "cphy_csid_clk";
			clocks = <0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58 0x66 0x59 0x66 0x87 0x66 0x7e 0x66 0xe 0x66 0x13 0x66 0x6a 0x66 0x69 0x66 0x6d 0x66 0x6c 0x66 0x5d>;
			compatible = "qcom,csid-v5.0", "qcom,csid";
			gdscr-supply = <0xf1>;
			interrupt-names = "csid";
			interrupts = <0x0 0x129 0x4>;
			qcom,cam-vreg-max-voltage = <0xe1d48 0x0 0x0>;
			qcom,cam-vreg-min-voltage = <0xe1d48 0x0 0x0>;
			qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
			qcom,cam-vreg-op-mode = <0x0 0x0 0x0>;
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x127a3980 0xbebc200 0x0 0x0 0x0 0x0 0x0>;
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x146>;
			reg = <0xca30400 0x400>;
			reg-names = "csid";
			status = "ok";
			vdd_sec-supply = <0x104>;
		};

		qcom,csid@ca30800 {
			bimc_smmu-supply = <0xf0>;
			cell-index = <0x2>;
			clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src", "csi_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_pix_clk", "cphy_csid_clk";
			clocks = <0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58 0x66 0x59 0x66 0x87 0x66 0x7e 0x66 0x10 0x66 0x13 0x66 0x6f 0x66 0x6e 0x66 0x72 0x66 0x71 0x66 0x5e>;
			compatible = "qcom,csid-v5.0", "qcom,csid";
			gdscr-supply = <0xf1>;
			interrupt-names = "csid";
			interrupts = <0x0 0x12a 0x4>;
			qcom,cam-vreg-max-voltage = <0xe1d48 0x0 0x0>;
			qcom,cam-vreg-min-voltage = <0xe1d48 0x0 0x0>;
			qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
			qcom,cam-vreg-op-mode = <0x0 0x0 0x0>;
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x127a3980 0xbebc200 0x0 0x0 0x0 0x0 0x0>;
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x146>;
			reg = <0xca30800 0x400>;
			reg-names = "csid";
			status = "ok";
			vdd_sec-supply = <0x104>;
		};

		qcom,csid@ca30c00 {
			bimc_smmu-supply = <0xf0>;
			cell-index = <0x3>;
			clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi_src_clk", "csiphy_clk_src", "csi_clk", "csi_ahb_clk", "csi_rdi_clk", "csi_pix_clk", "cphy_csid_clk";
			clocks = <0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58 0x66 0x59 0x66 0x87 0x66 0x7e 0x66 0x12 0x66 0x13 0x66 0x74 0x66 0x73 0x66 0x76 0x66 0x75 0x66 0x5f>;
			compatible = "qcom,csid-v5.0", "qcom,csid";
			gdscr-supply = <0xf1>;
			interrupt-names = "csid";
			interrupts = <0x0 0x12b 0x4>;
			qcom,cam-vreg-max-voltage = <0xe1d48 0x0 0x0>;
			qcom,cam-vreg-min-voltage = <0xe1d48 0x0 0x0>;
			qcom,cam-vreg-name = "vdd_sec", "gdscr", "bimc_smmu";
			qcom,cam-vreg-op-mode = <0x0 0x0 0x0>;
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x127a3980 0xbebc200 0x0 0x0 0x0 0x0 0x0>;
			qcom,csi-vdd-voltage = <0x124f80>;
			qcom,mipi-csi-vdd-supply = <0x146>;
			reg = <0xca30c00 0x400>;
			reg-names = "csid";
			status = "ok";
			vdd_sec-supply = <0x104>;
		};

		qcom,csiphy@c824000 {
			bimc_smmu-supply = <0xf0>;
			cell-index = <0x0>;
			clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "csi_src_clk", "csi_clk", "cphy_csid_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk", "csiphy_ahb2crif";
			clocks = <0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58 0x66 0x59 0x66 0x87 0x66 0xc 0x66 0x65 0x66 0x5c 0x66 0xd 0x66 0x66 0x66 0x7e 0x66 0x13 0x66 0x79 0x66 0x90>;
			compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
			gdscr-supply = <0xf1>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x4e 0x4>;
			qcom,cam-vreg-name = "gdscr", "bimc_smmu";
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x127a3980 0x0 0x0 0x100db355 0x0 0x0 0xbebc200 0x0 0x0>;
			reg = <0xc824000 0x1000 0xca00120 0x4>;
			reg-names = "csiphy", "csiphy_clk_mux";
			status = "ok";
		};

		qcom,csiphy@c825000 {
			bimc_smmu-supply = <0xf0>;
			cell-index = <0x1>;
			clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "csi_src_clk", "csi_clk", "cphy_csid_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk", "csiphy_ahb2crif";
			clocks = <0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58 0x66 0x59 0x66 0x87 0x66 0xe 0x66 0x6a 0x66 0x5d 0x66 0xf 0x66 0x6b 0x66 0x7e 0x66 0x13 0x66 0x7a 0x66 0x90>;
			compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
			gdscr-supply = <0xf1>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x4f 0x4>;
			qcom,cam-vreg-name = "gdscr", "bimc_smmu";
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x127a3980 0x0 0x0 0x100db355 0x0 0x0 0xbebc200 0x0 0x0>;
			reg = <0xc825000 0x1000 0xca00124 0x4>;
			reg-names = "csiphy", "csiphy_clk_mux";
			status = "ok";
		};

		qcom,csiphy@c826000 {
			bimc_smmu-supply = <0xf0>;
			cell-index = <0x2>;
			clock-names = "mmssnoc_axi", "mnoc_ahb", "bmic_smmu_ahb", "bmic_smmu_axi", "camss_ahb_clk", "camss_top_ahb_clk", "csi_src_clk", "csi_clk", "cphy_csid_clk", "csiphy_timer_src_clk", "csiphy_timer_clk", "camss_ispif_ahb_clk", "csiphy_clk_src", "csiphy_clk", "csiphy_ahb2crif";
			clocks = <0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58 0x66 0x59 0x66 0x87 0x66 0x10 0x66 0x6f 0x66 0x5e 0x66 0x11 0x66 0x70 0x66 0x7e 0x66 0x13 0x66 0x7b 0x66 0x90>;
			compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
			gdscr-supply = <0xf1>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x50 0x4>;
			qcom,cam-vreg-name = "gdscr", "bimc_smmu";
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x127a3980 0x0 0x0 0x100db355 0x0 0x0 0xbebc200 0x0 0x0>;
			reg = <0xc826000 0x1000 0xca00128 0x4>;
			reg-names = "csiphy", "csiphy_clk_mux";
			status = "ok";
		};

		qcom,dp_ctrl@c990000 {
			cell-index = <0x0>;
			clock-names = "core_mnoc_clk", "core_iface_clk", "core_bus_clk", "core_mdp_core_clk", "core_alt_iface_clk", "core_aux_clk", "core_ref_clk_src", "core_ref_clk", "core_ahb_phy_clk", "ctrl_link_clk", "ctrl_link_iface_clk", "ctrl_crypto_clk", "ctrl_pixel_clk", "pixel_clk_rcg", "pixel_parent";
			clocks = <0x66 0xa9 0x66 0x92 0x66 0x93 0x66 0xa2 0x66 0xa1 0x66 0x99 0x68 0x5c 0x3c 0x6e 0x3c 0x71 0x66 0x9c 0x66 0x9d 0x66 0x9a 0x66 0x9e 0x66 0x18 0x1e3 0x4>;
			compatible = "qcom,mdss-dp";
			gdsc-supply = <0xf2>;
			phandle = <0x1d2>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = <0x2413231d>;
			qcom,aux-cfg2-settings = [28 00];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 28];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,dp-usbpd-detection = <0x102>;
			qcom,logical2physical-lane-map = <0x10203>;
			qcom,max-pclk-frequency-khz = <0x493e0>;
			qcom,mdss-fb-map = <0x1e2>;
			qcom,msm_ext_disp = <0x1e1>;
			qcom,phy-register-offset = <0x4>;
			reg = <0xc990000 0xa8c 0xc011000 0x910 0x1fcb200 0x50 0xc8c2200 0x1a0 0x780000 0x621c 0xc9e1000 0x2c>;
			reg-names = "dp_ctrl", "dp_phy", "tcsr_regs", "dp_mmss_cc", "qfprom_physical", "hdcp_physical";
			status = "ok";
			vdda-0p9-supply = <0x104>;
			vdda-1p8-supply = <0x63>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x4>;
					qcom,supply-enable-load = <0x3110>;
					qcom,supply-max-voltage = <0x1dc130>;
					qcom,supply-min-voltage = <0x1b2920>;
					qcom,supply-name = "vdda-1p8";
					reg = <0x0>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x20>;
					qcom,supply-enable-load = <0x11eb8>;
					qcom,supply-max-voltage = <0xe1d48>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			phandle = <0x101>;
			reg = <0x10f004 0x4>;
			regulator-name = "gdsc_usb30";
			status = "ok";
		};

		qcom,gdsc@175004 {
			compatible = "qcom,gdsc";
			phandle = <0x100>;
			reg = <0x175004 0x4>;
			regulator-name = "gdsc_ufs";
			status = "ok";
		};

		qcom,gdsc@17d034 {
			compatible = "qcom,gdsc";
			phandle = <0xfd>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d034 0x4>;
			regulator-name = "gdsc_hlos1_vote_lpass_adsp";
			status = "ok";
		};

		qcom,gdsc@17d04c {
			compatible = "qcom,gdsc";
			phandle = <0xfe>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d04c 0x4>;
			regulator-name = "gdsc_hlos1_vote_turing_adsp";
			status = "ok";
		};

		qcom,gdsc@17e04c {
			compatible = "qcom,gdsc";
			phandle = <0x283>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17e04c 0x4>;
			regulator-name = "gdsc_hlos2_vote_turing_adsp";
			status = "ok";
		};

		qcom,gdsc@5066004 {
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0xf3>;
			phandle = <0xf8>;
			qcom,gds-timeout = <0x7d0>;
			qcom,no-status-check-on-disable;
			reg = <0x5066004 0x4>;
			regulator-name = "gdsc_gpu_cx";
			status = "ok";
		};

		qcom,gdsc@5066094 {
			clock-names = "core_root_clk";
			clocks = <0x67 0xc>;
			compatible = "qcom,gdsc";
			domain-addr = <0xf4>;
			parent-supply = <0x64>;
			phandle = <0xf9>;
			qcom,force-enable-root-clk;
			qcom,reset-aon-logic;
			qcom,retain-periph;
			reg = <0x5066094 0x4>;
			regulator-name = "gdsc_gpu_gx";
			status = "ok";
			sw-reset = <0xf5>;
		};

		qcom,gdsc@c8c1024 {
			compatible = "qcom,gdsc";
			phandle = <0x80>;
			reg = <0xc8c1024 0x4>;
			regulator-name = "gdsc_venus";
			status = "ok";
		};

		qcom,gdsc@c8c1040 {
			compatible = "qcom,gdsc";
			phandle = <0x14e>;
			qcom,support-hw-trigger;
			reg = <0xc8c1040 0x4>;
			regulator-name = "gdsc_venus_core0";
			status = "ok";
		};

		qcom,gdsc@c8c2304 {
			compatible = "qcom,gdsc";
			phandle = <0xf2>;
			proxy-supply = <0xf2>;
			qcom,proxy-consumer-enable;
			reg = <0xc8c2304 0x4>;
			regulator-name = "gdsc_mdss";
			status = "ok";
		};

		qcom,gdsc@c8c34a0 {
			compatible = "qcom,gdsc";
			phandle = <0xf1>;
			reg = <0xc8c34a0 0x4>;
			regulator-name = "gdsc_camss_top";
			status = "ok";
		};

		qcom,gdsc@c8c3664 {
			compatible = "qcom,gdsc";
			parent-supply = <0xf1>;
			phandle = <0x148>;
			reg = <0xc8c3664 0x4>;
			regulator-name = "gdsc_vfe0";
			status = "ok";
		};

		qcom,gdsc@c8c3674 {
			compatible = "qcom,gdsc";
			parent-supply = <0xf1>;
			phandle = <0x149>;
			reg = <0xc8c3674 0x4>;
			regulator-name = "gdsc_vfe1";
			status = "ok";
		};

		qcom,gdsc@c8c36d4 {
			compatible = "qcom,gdsc";
			parent-supply = <0xf1>;
			phandle = <0x147>;
			qcom,support-hw-trigger;
			reg = <0xc8c36d4 0x4>;
			regulator-name = "gdsc_cpp";
			status = "ok";
		};

		qcom,gdsc@c8ce020 {
			clock-names = "bus_clk", "mem_clk";
			clocks = <0x66 0x58 0x66 0x57>;
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0xef>;
			phandle = <0xf0>;
			proxy-supply = <0xf0>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			qcom,proxy-consumer-enable;
			reg = <0xc8ce020 0x4>;
			regulator-name = "gdsc_bimc_smmu";
			status = "ok";
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect";
			qcom,config-reg = <0x179d1434>;
			qcom,threshold-arr = <0x179d141c 0x179d1420 0x179d1424 0x179d1428 0x179d142c 0x179d1430>;
		};

		qcom,glink {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,glink";
			ranges;

			adsp {
				cpu-affinity = <0x1 0x2>;
				interrupts = <0x0 0x9d 0x1>;
				label = "adsp";
				mbox-names = "adsp_smem";
				mboxes = <0x79 0x9>;
				phandle = <0x7b>;
				qcom,glink-label = "lpass";
				qcom,remote-pid = <0x2>;
				transport = "smem";

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x7a 0x7c>;
				};

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			cdsp {
				interrupts = <0x0 0x201 0x1>;
				label = "cdsp";
				mbox-names = "cdsp_smem";
				mboxes = <0x79 0x1d>;
				phandle = <0x7c>;
				qcom,glink-label = "cdsp";
				qcom,remote-pid = <0x5>;
				transport = "smem";

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x7a 0x7b>;
				};

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,msm_cdsp_rm {
						#cooling-cells = <0x2>;
						compatible = "qcom,msm-cdsp-rm";
						phandle = <0x239>;
						qcom,qos-latency-us = <0x2c>;
						qcom,qos-maxhold-ms = <0x14>;
					};

					qcom,msm_hvx_rm {
						#cooling-cells = <0x2>;
						compatible = "qcom,msm-hvx-rm";
						phandle = <0x23a>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			modem {
				interrupts = <0x0 0x1c4 0x1>;
				label = "modem";
				mbox-names = "mpss_smem";
				mboxes = <0x79 0xf>;
				phandle = <0x7a>;
				qcom,glink-label = "mpss";
				qcom,remote-pid = <0x1>;
				transport = "smem";

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x7b 0x7c>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			wdsp {
				label = "wdsp";
				phandle = <0x151>;
				qcom,glink-label = "wdsp";
				rx-descriptors = <0x1200c 0x12010>;
				transport = "spi";
				tx-descriptors = <0x12000 0x12004>;

				qcom,diag_cmd {
					qcom,glink-channels = "DIAG_CMD";
					qcom,intents = <0x4000 0x1>;
				};

				qcom,diag_ctrl {
					qcom,glink-channels = "DIAG_CTRL";
					qcom,intents = <0x4000 0x1>;
				};

				qcom,diag_data {
					qcom,glink-channels = "DIAG_DATA";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,wdsp_ctrl {
					qcom,glink-channels = "g_glink_ctrl";
					qcom,intents = <0x400 0x1>;
				};

				qcom,wdsp_data {
					qcom,glink-channels = "g_glink_audio_data";
					qcom,intents = <0x1000 0x2>;
				};

				qcom,wdsp_ild {
					qcom,glink-channels = "g_glink_persistent_data_ild";
				};

				qcom,wdsp_nild {
					qcom,glink-channels = "g_glink_persistent_data_nild";
				};
			};
		};

		qcom,glink_pkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-transport = "smem";
			};

			qcom,glinkpkt-loopback_cntl {
				qcom,glinkpkt-ch-name = "LOCAL_LOOPBACK_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback_ctrl";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-transport = "lloop";
			};

			qcom,glinkpkt-loopback_data {
				qcom,glinkpkt-ch-name = "glink_pkt_lloop_CLNT";
				qcom,glinkpkt-dev-name = "glink_pkt_loopback";
				qcom,glinkpkt-edge = "local";
				qcom,glinkpkt-transport = "lloop";
			};
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			operating-points-v2 = <0xf6>;
			phandle = <0xf7>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1a 0x200>;
		};

		qcom,icnss@18800000 {
			clock-names = "cxo_ref_clk_pin";
			clocks = <0x68 0x22>;
			compatible = "qcom,icnss";
			interrupts = <0x0 0x19d 0x4 0x0 0x19e 0x4 0x0 0x19f 0x4 0x0 0x1a0 0x4 0x0 0x1a1 0x4 0x0 0x1a2 0x4 0x0 0x1a4 0x4 0x0 0x1a5 0x4 0x0 0x1a6 0x4 0x0 0x1a7 0x4 0x0 0x1a8 0x4 0x0 0x1a9 0x4>;
			iommus = <0x3f 0x1a00 0x3f 0x1a01>;
			qcom,hyp_enabled;
			qcom,iommu-dma = "bypass";
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-faults = "stall-disable";
			qcom,vdd-1.3-rfa-config = <0x124f80 0x14e790>;
			qcom,vdd-1.8-xo-config = <0x1ab3f0 0x1cfde0>;
			qcom,vdd-3.3-ch0-config = <0x30d400 0x33e140>;
			qcom,vdd-cx-mx-config = <0xcf080 0xcf080>;
			qcom,wlan-msa-fixed-region = <0x87>;
			qcom,wlan-msa-memory = <0x100000>;
			reg = <0x18800000 0x800000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_ipa";
			vdd-1.3-rfa-supply = <0x85>;
			vdd-1.8-xo-supply = <0x84>;
			vdd-3.3-ch0-supply = <0x86>;
			vdd-cx-mx-supply = <0x83>;

			qcom,smp2p_map_wlan_1_in {
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
				interrupts-extended = <0x88 0x0 0x0 0x88 0x1 0x0>;
			};
		};

		qcom,ion {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@10 {
				memory-region = <0x98>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0xa>;
			};

			qcom,ion-heap@22 {
				memory-region = <0x72>;
				qcom,ion-heap-type = "DMA";
				reg = <0x16>;
			};

			qcom,ion-heap@25 {
				phandle = <0x269>;
				qcom,ion-heap-type = "SYSTEM";
				reg = <0x19>;
			};

			qcom,ion-heap@27 {
				memory-region = <0x97>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1b>;
			};

			qcom,ion-heap@9 {
				qcom,ion-heap-type = "SYSTEM_SECURE";
				reg = <0x9>;
			};
		};

		qcom,ipa@14780000 {
			clock-names = "core_clk", "smmu_clk";
			clocks = <0x68 0xa 0x68 0xb6>;
			compatible = "qcom,ipa";
			interrupt-names = "ipa-irq", "bam-irq";
			interrupts = <0x0 0x14d 0x4 0x0 0x1b0 0x4>;
			phandle = <0x235>;
			qcom,arm-smmu;
			qcom,bus-vector-names = "MIN", "SVS", "PERF", "TURBO";
			qcom,ee = <0x0>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0x6>;
			qcom,ipa-polling-iteration = <0x28>;
			qcom,ipa-wdi2;
			qcom,lan-rx-ring-size = <0xc0>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x1 0x2a4 0x0 0x0 0x5a 0x200 0x13880 0x9c400 0x1 0x2a4 0x13880 0x13880 0x5a 0x200 0x324b0 0xea600 0x1 0x2a4 0x324b0 0x27100 0x5a 0x200 0x324b0 0xea600 0x1 0x2a4 0x324b0 0x27100>;
			qcom,rx-polling-sleep-ms = <0x1>;
			qcom,smmu-disable-htw;
			qcom,smmu-s1-bypass;
			qcom,use-dma-zone;
			qcom,use-ipa-tethering-bridge;
			qcom,wan-rx-ring-size = <0xc0>;
			reg = <0x14780000 0x4effc 0x14784000 0x26934>;
			reg-names = "ipa-base", "bam-base";
			status = "disabled";

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <0x3f 0x19c0 0x0>;
				phandle = <0x236>;
				qcom,iommu-dma = "bypass";
				qcom,iommu-dma-addr-pool = <0x10000000 0x40000000>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0x3f 0x19c2 0x0>;
				phandle = <0x238>;
				qcom,iommu-dma = "bypass";
				qcom,iommu-dma-addr-pool = <0x40000000 0x20000000>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <0x3f 0x19c1 0x0>;
				phandle = <0x237>;
				qcom,iommu-dma = "bypass";
				status = "disabled";
			};
		};

		qcom,ipc-spinlock@1f40000 {
			compatible = "qcom,ipc-spinlock-sfpb";
			qcom,num-locks = <0x8>;
			reg = <0x1f40000 0x8000>;
		};

		qcom,ispif@ca31000 {
			camss-vdd-supply = <0xf1>;
			cell-index = <0x0>;
			clock-names = "mmssnoc_axi", "mnoc_ahb_clk", "camss_ahb_clk", "camss_top_ahb_clk", "ispif_ahb_clk", "csi0_src_clk", "csi1_src_clk", "csi2_src_clk", "csi3_src_clk", "csi0_rdi_clk", "csi1_rdi_clk", "csi2_rdi_clk", "csi3_rdi_clk", "csi0_pix_clk", "csi1_pix_clk", "csi2_pix_clk", "csi3_pix_clk", "camss_csi0_clk", "camss_csi1_clk", "camss_csi2_clk", "camss_csi3_clk", "vfe0_clk_src", "camss_vfe_vfe0_clk", "camss_csi_vfe0_clk", "vfe1_clk_src", "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
			clocks = <0x68 0x70 0x66 0xa9 0x66 0x59 0x66 0x87 0x66 0x7e 0x66 0xc 0x66 0xe 0x66 0x10 0x66 0x12 0x66 0x68 0x66 0x6d 0x66 0x72 0x66 0x76 0x66 0x67 0x66 0x6c 0x66 0x71 0x66 0x75 0x66 0x65 0x66 0x6a 0x66 0x6f 0x66 0x74 0x66 0xbb 0x66 0x89 0x66 0x77 0x66 0xbc 0x66 0x8c 0x66 0x78>;
			compatible = "qcom,ispif-v3.0", "qcom,ispif";
			interrupt-names = "ispif";
			interrupts = <0x0 0x135 0x4>;
			qcom,clock-cntl-support;
			qcom,clock-control = "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "INIT_RATE", "INIT_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE";
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,num-isps = <0x2>;
			qcom,vdd-names = "camss-vdd", "vfe0-vdd", "vfe1-vdd";
			reg = <0xca31000 0xc00 0xca00020 0x4>;
			reg-names = "ispif", "csi_clk_mux";
			status = "ok";
			vfe0-vdd-supply = <0x148>;
			vfe1-vdd-supply = <0x149>;
		};

		qcom,jpeg@ca1c000 {
			camss-vdd-supply = <0xf1>;
			cell-index = <0x0>;
			clock-names = "mmssnoc_axi", "mmss_mnoc_ahb_clk", "mmss_bimc_smmu_ahb_clk", "mmss_bimc_smmu_axi_clk", "mmss_camss_ahb_clk", "mmss_camss_top_ahb_clk", "core_clk", "mmss_camss_jpeg_ahb_clk", "mmss_camss_jpeg_axi_clk";
			clocks = <0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58 0x66 0x59 0x66 0x87 0x66 0x0 0x66 0x80 0x66 0x81>;
			compatible = "qcom,jpeg";
			interrupt-names = "jpeg";
			interrupts = <0x0 0x13c 0x4>;
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			qcom,msm-bus,name = "msm_camera_jpeg0";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3e 0x200 0x0 0x0 0x3e 0x200 0x124f80 0x124f80>;
			qcom,prefetch-reg-settings = <0x30c 0x1111 0x318 0x31 0x324 0x31 0x330 0x31 0x33c 0x0>;
			qcom,vbif-reg-settings = <0x4 0x1>;
			qcom,vdd-names = "smmu-vdd", "camss-vdd";
			reg = <0xca1c000 0x4000 0xca60000 0x3000>;
			reg-names = "jpeg_hw", "jpeg_vbif";
			smmu-vdd-supply = <0xf0>;
			status = "ok";
		};

		qcom,jpeg@caa0000 {
			camss-vdd-supply = <0xf1>;
			cell-index = <0x3>;
			clock-names = "mmssnoc_axi", "mmss_mnoc_ahb_clk", "mmss_bimc_smmu_ahb_clk", "mmss_bimc_smmu_axi_clk", "mmss_camss_ahb_clk", "mmss_camss_top_ahb_clk", "core_clk", "mmss_camss_jpeg_ahb_clk", "mmss_camss_jpeg_axi_clk";
			clocks = <0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58 0x66 0x59 0x66 0x87 0x66 0x1 0x66 0x80 0x66 0x81>;
			compatible = "qcom,jpegdma";
			interrupt-names = "jpeg";
			interrupts = <0x0 0x130 0x4>;
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			qcom,max-ds-factor = <0x80>;
			qcom,msm-bus,name = "msm_camera_jpeg_dma";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3e 0x200 0x0 0x0 0x3e 0x200 0x124f80 0x124f80>;
			qcom,prefetch-reg-settings = <0x18c 0x11 0x1a0 0x31 0x1b0 0x31>;
			qcom,vbif-reg-settings = <0x4 0x1>;
			qcom,vdd-names = "smmu-vdd", "camss-vdd";
			reg = <0xcaa0000 0x4000 0xca60000 0x3000>;
			reg-names = "jpeg_hw", "jpeg_vbif";
			smmu-vdd-supply = <0xf0>;
			status = "ok";
		};

		qcom,kgsl-3d0@5000000 {
			#cooling-cells = <0x2>;
			clock-names = "core_clk", "iface_clk", "rbbmtimer_clk", "mem_clk", "alt_mem_iface_clk", "rbcpr_clk";
			clocks = <0x67 0xd 0x3c 0x42 0x67 0xe 0x3c 0x40 0x3c 0x20 0xeb 0x1>;
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x0 0x12c 0x4>;
			label = "kgsl-3d0";
			phandle = <0x2b>;
			qcom,bus-control;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,ca-target-pwrlevel = <0x4>;
			qcom,chipid = <0x5010200>;
			qcom,enable-ca-jump;
			qcom,gpu-quirk-dp2clockgating-disable;
			qcom,gpu-quirk-lmloadkill-disable;
			qcom,gpu-speed-bin = <0x41a0 0x1fe00000 0x15>;
			qcom,gpubw-dev = <0xf7>;
			qcom,highest-bank-bit = <0xe>;
			qcom,id = <0x0>;
			qcom,initial-pwrlevel = <0x6>;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0xe>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0x61a80 0x1a 0x200 0x0 0x927c0 0x1a 0x200 0x0 0xc3500 0x1a 0x200 0x0 0x124f80 0x1a 0x200 0x0 0x192580 0x1a 0x200 0x0 0x2162e0 0x1a 0x200 0x0 0x2990a0 0x1a 0x200 0x0 0x2ee000 0x1a 0x200 0x0 0x3e12a0 0x1a 0x200 0x0 0x4f1a00 0x1a 0x200 0x0 0x5294a0 0x1a 0x200 0x0 0x5ee8e0 0x1a 0x200 0x0 0x6e1b80>;
			qcom,pm-qos-active-latency = <0x206>;
			qcom,pm-qos-wakeup-latency = <0x206>;
			qcom,snapshot-size = <0x100000>;
			reg = <0x5000000 0x40000 0x780000 0x6220>;
			reg-names = "kgsl_3d0_reg_memory", "qfprom_memory";
			regulator-names = "vddcx", "vdd";
			status = "ok";
			vdd-supply = <0xf9>;
			vddcx-supply = <0xf8>;

			qcom,gpu-cx-ipeak {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-cx-ipeak";

				qcom,gpu-cx-ipeak@0 {
					qcom,gpu-cx-ipeak = <0xfa 0x1>;
					qcom,gpu-cx-ipeak-freq = <0x29b92700>;
				};
			};

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";
				qcom,mempool-max-pages = <0x8000>;

				qcom,gpu-mempool@0 {
					qcom,mempool-page-size = <0x1000>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x10000>;
					reg = <0x1>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x7>;
					qcom,speed-bin = <0x0>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xd>;
						qcom,bus-max = <0xd>;
						qcom,bus-min = <0xc>;
						qcom,gpu-freq = <0x2cb41780>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xd>;
						qcom,bus-min = <0xb>;
						qcom,gpu-freq = <0x29b92700>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x26906fc0>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0xa>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0x9>;
						qcom,gpu-freq = "#\f+";
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x6>;
						qcom,gpu-freq = <0x160dc080>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x6>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0xfdad680>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x9896800>;
						reg = <0x7>;
					};

					qcom,gpu-pwrlevel@8 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x124f800>;
						reg = <0x8>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x7>;
					qcom,speed-bin = <0x9d>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xd>;
						qcom,bus-max = <0xd>;
						qcom,bus-min = <0xc>;
						qcom,gpu-freq = <0x2cb41780>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xd>;
						qcom,bus-min = <0xb>;
						qcom,gpu-freq = <0x29b92700>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x26906fc0>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0xa>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0x9>;
						qcom,gpu-freq = "#\f+";
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x6>;
						qcom,gpu-freq = <0x160dc080>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x6>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0xfdad680>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x9896800>;
						reg = <0x7>;
					};

					qcom,gpu-pwrlevel@8 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x124f800>;
						reg = <0x8>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,speed-bin = <0x92>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xd>;
						qcom,bus-max = <0xd>;
						qcom,bus-min = <0xc>;
						qcom,gpu-freq = <0x29b92700>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x26906fc0>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0xa>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0x9>;
						qcom,gpu-freq = "#\f+";
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x6>;
						qcom,gpu-freq = <0x160dc080>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x6>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0xfdad680>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x9896800>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x124f800>;
						reg = <0x7>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x5>;
					qcom,speed-bin = <0x87>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xd>;
						qcom,bus-max = <0xd>;
						qcom,bus-min = <0xc>;
						qcom,gpu-freq = <0x26906fc0>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xa>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0x9>;
						qcom,gpu-freq = "#\f+";
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x6>;
						qcom,gpu-freq = <0x160dc080>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x6>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0xfdad680>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x9896800>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x124f800>;
						reg = <0x6>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x2>;
					qcom,speed-bin = <0x4e>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x6>;
						qcom,gpu-freq = <0x160dc080>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x6>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0xfdad680>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x9896800>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x124f800>;
						reg = <0x3>;
					};
				};

				qcom,gpu-pwrlevels-5 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x3>;
					qcom,speed-bin = <0x5a>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x19a14780>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x6>;
						qcom,gpu-freq = <0x160dc080>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x6>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0xfdad680>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x9896800>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x124f800>;
						reg = <0x4>;
					};
				};

				qcom,gpu-pwrlevels-6 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-pwrlevel = <0x4>;
					qcom,speed-bin = <0x7a>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xc>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0xb>;
						qcom,gpu-freq = <0x22de6440>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x1bb75640>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x6>;
						qcom,gpu-freq = <0x160dc080>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x6>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0xfdad680>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x3>;
						qcom,bus-max = <0x5>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x9896800>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x124f800>;
						reg = <0x5>;
					};
				};
			};
		};

		qcom,kgsl-busmon {
			compatible = "qcom,kgsl-busmon";
			label = "kgsl-busmon";
			phandle = <0x285>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			phandle = <0x284>;
			qcom,firmware-name = "a512_zap";
			qcom,pas-id = <0xd>;
		};

		qcom,kgsl-iommu {
			clock-names = "iface_clk", "mem_clk", "alt_mem_iface_clk";
			clocks = <0x3c 0x42 0x3c 0x40 0x3c 0x20>;
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x286>;
			qcom,hyp_secure_alloc;
			qcom,micro-mmu-control = <0x6000>;
			qcom,protect = <0x40000 0x10000>;
			qcom,retention;
			qcom,secure_align_mask = <0xfff>;
			reg = <0x5040000 0x10000>;

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xfb 0x2>;
				phandle = <0x288>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xfb 0x0>;
				label = "gfx3d_user";
				phandle = <0x287>;
				qcom,gpu-offset = <0x48000>;
				qcom,iommu-dma = "disabled";
			};
		};

		qcom,lpass@15700000 {
			clock-names = "xo";
			clocks = <0x68 0x8f>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			interrupts-extended = <0x1 0x0 0xa2 0x1 0x8b 0x0 0x0 0x8b 0x2 0x0 0x8b 0x1 0x0 0x8b 0x3 0x0>;
			memory-region = <0x8a>;
			qcom,firmware-name = "adsp";
			qcom,mas-crypto = <0x81>;
			qcom,pas-id = <0x1>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x8c 0x0>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,sysmon-id = <0x1>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0x15700000 0x100>;
			reg-names = "base_reg";
			status = "ok";
			vdd_cx-supply = <0x89>;
		};

		qcom,lpm-levels {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,lpm-levels";
			qcom,use-psci;

			qcom,pm-cluster@0 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "system";
				qcom,psci-mode-mask = <0xf>;
				qcom,psci-mode-shift = <0x8>;
				qcom,spm-device-names = "cci";
				reg = <0x0>;

				qcom,pm-cluster-level@0 {
					label = "system-wfi";
					qcom,entry-latency-us = <0x280>;
					qcom,exit-latency-us = <0x676>;
					qcom,min-residency-us = <0x8f6>;
					qcom,psci-mode = <0x0>;
					reg = <0x0>;
				};

				qcom,pm-cluster-level@1 {
					label = "system-pc";
					qcom,entry-latency-us = <0x2a4f>;
					qcom,exit-latency-us = <0x119a>;
					qcom,is-reset;
					qcom,min-child-idx = <0x3>;
					qcom,min-residency-us = <0x3be9>;
					qcom,notify-rpm;
					qcom,psci-mode = <0x3>;
					reg = <0x1>;
				};

				qcom,pm-cluster@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					label = "pwr";
					qcom,cpu = <0xa 0xb 0xc 0xd>;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x4>;
					qcom,spm-device-names = "l2";
					reg = <0x0>;

					qcom,pm-cluster-level@0 {
						label = "pwr-l2-wfi";
						qcom,entry-latency-us = <0x26>;
						qcom,exit-latency-us = <0x33>;
						qcom,min-residency-us = <0x59>;
						qcom,psci-mode = <0x1>;
						reg = <0x0>;
					};

					qcom,pm-cluster-level@1 {
						label = "pwr-l2-dynret";
						qcom,entry-latency-us = <0x168>;
						qcom,exit-latency-us = <0x1a5>;
						qcom,min-child-idx = <0x1>;
						qcom,min-residency-us = <0x30d>;
						qcom,psci-mode = <0x2>;
						reg = <0x1>;
					};

					qcom,pm-cluster-level@2 {
						label = "pwr-l2-ret";
						qcom,entry-latency-us = <0x320>;
						qcom,exit-latency-us = <0x205>;
						qcom,min-child-idx = <0x2>;
						qcom,min-residency-us = <0x39a>;
						qcom,psci-mode = <0x3>;
						reg = <0x2>;
					};

					qcom,pm-cluster-level@3 {
						label = "pwr-l2-pc";
						qcom,entry-latency-us = <0x320>;
						qcom,exit-latency-us = <0x846>;
						qcom,is-reset;
						qcom,min-child-idx = <0x2>;
						qcom,min-residency-us = <0xb66>;
						qcom,psci-mode = <0x4>;
						reg = <0x3>;
					};

					qcom,pm-cpu {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						qcom,cpu = <0xa 0xb 0xc 0xd>;
						qcom,disable-ipi-prediction;
						qcom,psci-mode-mask = <0xf>;
						qcom,psci-mode-shift = <0x0>;

						qcom,pm-cpu-level@0 {
							label = "wfi";
							qcom,entry-latency-us = <0x31>;
							qcom,exit-latency-us = <0x2a>;
							qcom,min-residency-us = <0x5b>;
							qcom,psci-cpu-mode = <0x1>;
							reg = <0x0>;
						};

						qcom,pm-cpu-level@1 {
							label = "ret";
							qcom,entry-latency-us = <0x46>;
							qcom,exit-latency-us = <0x3f>;
							qcom,min-residency-us = <0xac>;
							qcom,psci-cpu-mode = <0x2>;
							reg = <0x1>;
						};

						qcom,pm-cpu-level@2 {
							label = "pc";
							qcom,entry-latency-us = <0x122>;
							qcom,exit-latency-us = <0x178>;
							qcom,is-reset;
							qcom,min-residency-us = <0x29a>;
							qcom,psci-cpu-mode = <0x3>;
							qcom,use-broadcast-timer;
							reg = <0x2>;
						};
					};
				};

				qcom,pm-cluster@1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					label = "perf";
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x4>;
					qcom,spm-device-names = "l2";
					reg = <0x1>;

					qcom,pm-cluster-level@0 {
						label = "perf-l2-wfi";
						qcom,entry-latency-us = <0x26>;
						qcom,exit-latency-us = <0x33>;
						qcom,min-residency-us = <0x59>;
						qcom,psci-mode = <0x1>;
						reg = <0x0>;
					};

					qcom,pm-cluster-level@1 {
						label = "perf-l2-dynret";
						qcom,entry-latency-us = <0x13a>;
						qcom,exit-latency-us = <0x159>;
						qcom,min-child-idx = <0x1>;
						qcom,min-residency-us = <0x293>;
						qcom,psci-mode = <0x2>;
						reg = <0x1>;
					};

					qcom,pm-cluster-level@2 {
						label = "perf-l2-ret";
						qcom,entry-latency-us = <0x177>;
						qcom,exit-latency-us = <0x1a3>;
						qcom,min-child-idx = <0x2>;
						qcom,min-residency-us = <0x2e1>;
						qcom,psci-mode = <0x3>;
						reg = <0x2>;
					};

					qcom,pm-cluster-level@3 {
						label = "perf-l2-pc";
						qcom,entry-latency-us = <0x280>;
						qcom,exit-latency-us = <0x676>;
						qcom,is-reset;
						qcom,min-child-idx = <0x2>;
						qcom,min-residency-us = <0x8f6>;
						qcom,psci-mode = <0x4>;
						reg = <0x3>;
					};

					qcom,pm-cpu {
						#address-cells = <0x1>;
						#size-cells = <0x0>;
						qcom,cpu = <0xe 0xf 0x10 0x11>;
						qcom,disable-ipi-prediction;
						qcom,psci-mode-mask = <0xf>;
						qcom,psci-mode-shift = <0x0>;

						qcom,pm-cpu-level@0 {
							label = "wfi";
							qcom,entry-latency-us = <0x1d>;
							qcom,exit-latency-us = <0x27>;
							qcom,min-residency-us = <0x44>;
							qcom,psci-cpu-mode = <0x1>;
							reg = <0x0>;
						};

						qcom,pm-cpu-level@1 {
							label = "ret";
							qcom,entry-latency-us = <0x32>;
							qcom,exit-latency-us = <0x3c>;
							qcom,min-residency-us = <0xb5>;
							qcom,psci-cpu-mode = <0x2>;
							reg = <0x1>;
						};

						qcom,pm-cpu-level@2 {
							label = "pc";
							qcom,entry-latency-us = <0x129>;
							qcom,exit-latency-us = <0x144>;
							qcom,is-reset;
							qcom,min-residency-us = <0x26d>;
							qcom,psci-cpu-mode = <0x3>;
							qcom,use-broadcast-timer;
							reg = <0x2>;
						};
					};
				};
			};
		};

		qcom,mdss_dp_pll@c011000 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "iface_clk", "ref_clk_src", "ref_clk";
			clock-rate = <0x0>;
			clocks = <0x66 0x92 0x68 0x5c 0x3c 0x6e>;
			compatible = "qcom,mdss_dp_pll_sdm660";
			gdsc-supply = <0xf2>;
			label = "MDSS DP PLL";
			phandle = <0x1e3>;
			reg = <0xc011c00 0x190 0xc011000 0x910 0xc8c2300 0x8>;
			reg-names = "pll_base", "phy_base", "gdsc_base";
			status = "ok";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi@0 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-names = "mdp_core_clk", "mnoc_clk", "iface_clk", "bus_clk", "core_mmss_clk", "ext_byte0_clk", "ext_byte1_clk", "ext_pixel0_clk", "ext_pixel1_clk";
			clocks = <0x66 0xa2 0x66 0xa9 0x66 0x92 0x66 0x93 0x66 0xa7 0x1d8 0x0 0x1d9 0xc 0x1d8 0x2 0x1d9 0xe>;
			compatible = "qcom,mdss-dsi";
			gdsc-supply = <0xf2>;
			phandle = <0x30d>;
			qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;
			qcom,msm-bus,name = "mdss_dsi";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x3e8>;
			ranges = <0xc994000 0xc994000 0x400 0xc994400 0xc994400 0x588 0xc828000 0xc828000 0xac 0xc996000 0xc996000 0x400 0xc996400 0xc996400 0x588 0xc828000 0xc828000 0xac>;
			vdda-0p9-supply = <0x104>;
			vdda-1p2-supply = <0x146>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x4>;
					qcom,supply-enable-load = <0x3110>;
					qcom,supply-max-voltage = <0x1312d0>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};

			qcom,mdss_dsi_ctrl0@c994000 {
				cell-index = <0x0>;
				clock-names = "byte_clk", "pixel_clk", "core_clk", "byte_clk_rcg", "pixel_clk_rcg", "byte_intf_clk", "pll_byte_clk_mux", "pll_pixel_clk_mux", "pll_byte_clk_src", "pll_pixel_clk_src", "pll_shadow_byte_clk_src", "pll_shadow_pixel_clk_src";
				clocks = <0x66 0x94 0x66 0xa3 0x66 0x9f 0x66 0x6 0x66 0xb8 0x66 0x95 0x1d8 0x0 0x1d8 0x2 0x1d8 0x1 0x1d8 0x3 0x1d8 0x7 0x1d8 0x8>;
				compatible = "qcom,mdss-dsi-ctrl";
				ibb-supply = <0x1dd>;
				lab-supply = <0x1dc>;
				label = "MDSS DSI CTRL->0";
				phandle = <0x30e>;
				qcom,mdss-fb-map = <0x1df>;
				qcom,mdss-mdp = <0x1de>;
				qcom,null-insertion-enabled;
				qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
				qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
				qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
				qcom,timing-db-mode;
				reg = <0xc994000 0x400 0xc994400 0x588 0xc828000 0xac>;
				reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
				vdda-3p3-supply = <0x1db>;
				wqhd-vddio-supply = <0x1da>;
			};

			qcom,mdss_dsi_ctrl1@c996000 {
				cell-index = <0x1>;
				clock-names = "byte_clk", "pixel_clk", "core_clk", "byte_clk_rcg", "pixel_clk_rcg", "byte_intf_clk", "pll_byte_clk_mux", "pll_pixel_clk_mux", "pll_byte_clk_src", "pll_pixel_clk_src", "pll_shadow_byte_clk_src", "pll_shadow_pixel_clk_src";
				clocks = <0x66 0x97 0x66 0xa4 0x66 0xa0 0x66 0x7 0x66 0xb9 0x66 0x98 0x1d9 0xc 0x1d9 0xe 0x1d9 0xd 0x1d9 0xf 0x1d9 0x13 0x1d9 0x14>;
				compatible = "qcom,mdss-dsi-ctrl";
				ibb-supply = <0x1dd>;
				lab-supply = <0x1dc>;
				label = "MDSS DSI CTRL->1";
				phandle = <0x30f>;
				qcom,mdss-fb-map = <0x1df>;
				qcom,mdss-mdp = <0x1de>;
				qcom,null-insertion-enabled;
				qcom,platform-lane-config = <0x100f 0x100f 0x100f 0x100f 0x108f>;
				qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
				qcom,platform-strength-ctrl = [ff 06 ff 06 ff 06 ff 06 ff 00];
				qcom,timing-db-mode;
				reg = <0xc996000 0x400 0xc996400 0x588 0xc828000 0xac>;
				reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
				wqhd-vddio-supply = <0x1da>;
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x20>;
					qcom,supply-enable-load = <0x11eb8>;
					qcom,supply-max-voltage = <0xe1d48>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_pll@c994400 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			clocks = <0x66 0x92>;
			compatible = "qcom,mdss_dsi_pll_sdm660";
			gdsc-supply = <0xf2>;
			label = "MDSS DSI 0 PLL";
			memory-region = <0x1e4>;
			phandle = <0x1d8>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0xc994400 0x588 0xc8c2300 0x8 0xc994200 0x98>;
			reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";
			status = "ok";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_pll@c996400 {
			#clock-cells = <0x1>;
			cell-index = <0x1>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			clocks = <0x66 0x92>;
			compatible = "qcom,mdss_dsi_pll_sdm660";
			gdsc-supply = <0xf2>;
			label = "MDSS DSI 1 PLL";
			phandle = <0x1d9>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			reg = <0xc996400 0x588 0xc8c2300 0x8 0xc996200 0x98>;
			reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";
			status = "ok";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_mdp@c900000 {
			#interrupt-cells = <0x1>;
			#list-cells = <0x1>;
			clock-names = "mnoc_clk", "iface_clk", "bus_clk", "throttle_bus_clk", "core_clk_src", "core_clk", "vsync_clk", "lut_clk";
			clocks = <0x66 0xa9 0x66 0x92 0x66 0x93 0x66 0xaf 0x66 0x20 0x66 0xa2 0x66 0xa6 0x66 0x20>;
			compatible = "qcom,mdss_mdp";
			interrupt-controller;
			interrupts = <0x0 0x53 0x4>;
			phandle = <0x1de>;
			qcom,max-bandwidth-high-kbps = <0x64b540>;
			qcom,max-bandwidth-low-kbps = <0x64b540>;
			qcom,max-bandwidth-per-pipe-kbps = <0x2f4d60>;
			qcom,max-bw-settings = <0x1 0x64b540 0x2 0x44aa20>;
			qcom,max-clk-rate = <0x18964020>;
			qcom,max-dest-scaler-input-width = <0x800>;
			qcom,max-dest-scaler-output-width = <0xa00>;
			qcom,max-mixer-width = <0xa00>;
			qcom,max-pipe-width = <0xa00>;
			qcom,mdp-settings = <0x1190 0x0 0x12ac 0xc0000ccc 0x12b4 0xc0000ccc 0x12bc 0xcccccc 0x12c4 0xcccc 0x13a8 0xcccc0c0 0x13b0 0xccccc0c0 0x13b8 0xcccc0000 0x13d0 0xcc0000 0x506c 0x0 0x706c 0x0 0x906c 0x0 0xb06c 0x0 0x1506c 0x0 0x1706c 0x0 0x1906c 0x0 0x1b06c 0x0 0x2506c 0x0 0x2706c 0x0>;
			qcom,mdss-ab-factor = <0x1 0x1>;
			qcom,mdss-ad-off = <0x79000 0x79800>;
			qcom,mdss-cdm-off = <0x7a200>;
			qcom,mdss-clk-factor = <0x69 0x64>;
			qcom,mdss-ctl-off = <0x2000 0x2200 0x2400 0x2600 0x2800>;
			qcom,mdss-cx-ipeak = <0xfa 0x3>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-dram-channels = <0x2>;
			qcom,mdss-dsc-off = <0x81000 0x81400>;
			qcom,mdss-dspp-off = <0x55000 0x57000>;
			qcom,mdss-has-decimation;
			qcom,mdss-has-panic-ctrl;
			qcom,mdss-has-pingpong-split;
			qcom,mdss-has-separate-rotator;
			qcom,mdss-has-source-split;
			qcom,mdss-highest-bank-bit = <0x1>;
			qcom,mdss-ib-factor = <0x1 0x1>;
			qcom,mdss-idle-power-collapse-enabled;
			qcom,mdss-intf-off = <0x6b000 0x6b800 0x6c000 0x6c800>;
			qcom,mdss-mdp-reg-offset = <0x1000>;
			qcom,mdss-mixer-intf-off = <0x45000 0x46000 0x47000 0x4a000>;
			qcom,mdss-per-pipe-panic-luts = <0xf 0xffff 0xfffc 0xff00>;
			qcom,mdss-pingpong-off = <0x71000 0x71800 0x72000 0x72800>;
			qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3a8 0x10 0xf>;
			qcom,mdss-pipe-cursor-off = <0x35000>;
			qcom,mdss-pipe-cursor-xin-id = <0x2>;
			qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2ac 0x8 0xc 0x2b4 0x8 0xc 0x2c4 0x8 0xc>;
			qcom,mdss-pipe-dma-off = <0x25000 0x27000 0x29000>;
			qcom,mdss-pipe-dma-xin-id = <0x1 0x5 0x9>;
			qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2ac 0x0 0x0 0x2b4 0x0 0x0>;
			qcom,mdss-pipe-vig-off = <0x5000 0x7000>;
			qcom,mdss-pipe-vig-xin-id = <0x0 0x4>;
			qcom,mdss-ppb-cfg-off = <0x334 0x33c>;
			qcom,mdss-ppb-ctl-off = <0x330 0x338 0x370 0x374>;
			qcom,mdss-prefill-outstanding-buffer-bytes = <0x0>;
			qcom,mdss-prefill-pingpong-buffer-pixels = <0x1400>;
			qcom,mdss-prefill-post-scaler-buffer-pixels = <0xa00>;
			qcom,mdss-prefill-scaler-buffer-lines-bilinear = <0x2>;
			qcom,mdss-prefill-scaler-buffer-lines-caf = <0x4>;
			qcom,mdss-prefill-y-buffer-bytes = <0x0>;
			qcom,mdss-slave-pingpong-off = <0x73000>;
			qcom,mdss-vbif-qos-nrt-setting = <0x1 0x1 0x1 0x1>;
			qcom,mdss-vbif-qos-rt-setting = <0x1 0x2 0x2 0x2>;
			qcom,mdss-wb-off = <0x66000>;
			qcom,mdss-wfd-mode = "intf";
			qcom,msm-bus,name = "mdss_mdp";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x17 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800 0x17 0x200 0x0 0x61a800>;
			qcom,regs-dump-mdp = <0x1000 0x1458 0x2000 0x2094 0x2200 0x2294 0x2400 0x2494 0x2600 0x2694 0x2800 0x2894 0x5000 0x5154 0x5a00 0x5b00 0x7000 0x7154 0x7a00 0x7b00 0x25000 0x25184 0x27000 0x27184 0x29000 0x29184 0x35000 0x35150 0x45000 0x452bc 0x46000 0x462bc 0x47000 0x472bc 0x4a000 0x4a2bc 0x55000 0x5522c 0x57000 0x5722c 0x66000 0x662c0 0x6b000 0x6b268 0x6b800 0x6ba68 0x6c000 0x6c268 0x71000 0x710d4 0x71800 0x718d4 0x73000 0x730d4 0x81000 0x81140 0x81400 0x81540>;
			qcom,regs-dump-names-mdp = "MDP", "CTL_0", "CTL_1", "CTL_2", "CTL_3", "CTL_4", "VIG0_SSPP", "VIG0", "VIG1_SSPP", "VIG1", "DMA0_SSPP", "DMA1_SSPP", "DMA2_SSPP", "CURSOR0_SSPP", "LAYER_0", "LAYER_1", "LAYER_2", "LAYER_5", "DSPP_0", "DSPP_1", "WB_2", "INTF_0", "INTF_1", "INTF_2", "PP_0", "PP_1", "PP_4", "DSC_0", "DSC_1";
			qcom,vbif-settings = <0xac 0x8040 0xd0 0x2828>;
			reg = <0xc900000 0x90000 0xc9b0000 0x1040>;
			reg-names = "mdp_phys", "vbif_phys";
			status = "ok";
			vdd-supply = <0xf2>;

			qcom,mdss-pp-offsets {
				qcom,mdss-dspp-gamut-off = <0x1600>;
				qcom,mdss-dspp-pcc-off = <0x1700>;
				qcom,mdss-dspp-pgc-off = <0x17c0>;
				qcom,mdss-lm-pgc-off = <0x3c0>;
				qcom,mdss-sspp-dma-pcc-off = <0x380>;
				qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
				qcom,mdss-sspp-rgb-pcc-off = <0x380>;
				qcom,mdss-sspp-vig-pcc-off = <0x1b00>;
			};

			qcom,mdss-reg-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x27100 0x1 0x24e 0x0 0x4e200>;
			};

			qcom,mdss-scaler-offsets {
				qcom,mdss-dest-block-off = <0x61000>;
				qcom,mdss-dest-scaler-lut-off = <0x900 0x1100>;
				qcom,mdss-dest-scaler-off = <0x800 0x1000>;
				qcom,mdss-has-dest-scaler;
				qcom,mdss-vig-scaler-lut-off = <0xb00>;
				qcom,mdss-vig-scaler-off = <0xa00>;
			};

			qcom,mdss_dsi_dual_sim_video {
				phandle = <0x2fa>;
				qcom,dsi-ctrl-num = <0x0 0x1>;
				qcom,dsi-phy-num = <0x0 0x1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-panel-broadcast-mode;
				qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-qsync-min-refresh-rate = <0x2d>;
				qcom,mdss-dsi-reset-sequence = <0x1 0x14 0x0 0xc8 0x1 0x14>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,panel-ack-disabled;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-h-back-porch = <0x2c>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						qcom,mdss-dsi-v-back-porch = <0x4>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x4>;
						qcom,mdss-dsi-v-top-border = <0x0>;
					};
				};
			};

			qcom,mdss_dsi_hx8399_truly_fhd_video {
				phandle = <0x30c>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x2a>;
				qcom,mdss-dsi-h-front-porch = <0x2a>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-pulse-width = <0xa>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-h-sync-skew = <0x0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-min-refresh-rate = <0x1e>;
				qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 96 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 b9 ff 83 99 39 01 00 00 00 00 02 d2 88 39 01 00 00 00 00 0c b1 02 04 72 92 01 32 aa 11 11 52 57 39 01 00 00 00 00 10 b2 00 80 80 cc 05 07 5a 11 10 10 00 1e 70 03 d4 39 01 00 00 00 00 2d b4 00 ff 59 59 01 ab 00 00 09 00 03 05 00 28 03 0b 0d 21 03 02 00 0c a3 80 59 59 02 ab 00 00 09 00 03 05 00 28 03 0b 0d 02 00 0c a3 01 39 01 00 00 05 00 22 d3 00 0c 03 03 00 00 10 10 00 00 03 00 03 00 08 78 08 78 00 00 00 00 00 24 02 05 05 03 00 00 00 05 40 39 01 00 00 05 00 21 d5 20 20 19 19 18 18 02 03 00 01 24 24 18 18 18 18 24 24 00 00 00 00 00 00 00 00 2f 2f 30 30 31 31 39 01 00 00 05 00 21 d6 24 24 18 18 19 19 01 00 03 02 24 24 18 18 18 18 20 20 40 40 40 40 40 40 40 40 2f 2f 30 30 31 31 39 01 00 00 00 00 02 bd 00 39 01 00 00 00 00 11 d8 aa aa aa aa aa aa aa aa aa ba aa aa aa ba aa aa 39 01 00 00 00 00 02 bd 01 39 01 00 00 00 00 11 d8 00 00 00 00 00 00 00 00 82 ea aa aa 82 ea aa aa 39 01 00 00 00 00 02 bd 02 39 01 00 00 00 00 09 d8 ff ff c0 3f ff ff c0 3f 39 01 00 00 00 00 02 bd 00 39 01 00 00 05 00 37 e0 01 21 31 2d 66 6f 7b 75 7a 81 86 89 8c 90 95 97 9a a1 a2 aa 9e ad b0 5b 57 63 7a 01 21 31 2d 66 6f 7b 75 7a 81 86 89 8c 90 95 97 9a a1 a2 aa 9e ad b0 5b 57 63 7a 39 01 00 00 00 00 03 b6 7e 7e 39 01 00 00 00 00 02 cc 08 05 01 00 00 96 00 02 11 00 05 01 00 00 32 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x870>;
				qcom,mdss-dsi-panel-max-error-count = <0x3>;
				qcom,mdss-dsi-panel-name = "hx8399c video mode dsi truly panel";
				qcom,mdss-dsi-panel-on-check-value = <0x9d 0x9d 0x9d 0x9d>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x4>;
				qcom,mdss-dsi-panel-status-value = <0x9d 0x9d 0x9d 0x9d>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241c0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0xe>;
				qcom,mdss-dsi-t-clk-pre = <0x31>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0xf>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-v-front-porch = <0xa>;
				qcom,mdss-dsi-v-pulse-width = <0x3>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-pan-physical-height-dimension = <0x81>;
				qcom,mdss-pan-physical-width-dimension = <0x41>;
			};

			qcom,mdss_dsi_lgd_incell_sw49106_fhd_video {
				phandle = <0x30b>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x8>;
				qcom,mdss-dsi-h-front-porch = <0x8>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-pulse-width = <0x4>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-h-sync-skew = <0x0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 64 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-on-command = [05 01 00 00 0b 00 02 35 00 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 24 15 01 00 00 00 00 02 55 80 39 01 00 00 00 00 02 b0 ac 39 01 00 00 00 00 06 b1 46 00 80 14 85 39 01 00 00 00 00 08 b3 05 08 14 00 1c 00 02 39 01 00 00 00 00 10 b4 83 08 00 04 04 04 04 00 00 00 00 00 00 00 00 39 01 00 00 00 00 13 b5 03 1e 0b 02 29 00 00 00 00 04 00 24 00 10 10 10 10 00 39 01 00 00 00 00 0a b6 00 72 39 13 08 67 00 60 46 39 01 00 00 00 00 05 b7 00 50 37 04 39 01 00 00 00 00 0c b8 70 38 14 ed 08 04 00 01 0a a0 00 39 01 00 00 00 00 06 c0 8a 8f 18 c1 12 39 01 00 00 00 00 07 c1 01 00 30 c2 c7 0f 39 01 00 00 00 00 03 c2 2a 00 39 01 00 00 00 00 07 c3 05 0e 0e 50 88 09 39 01 00 00 00 00 04 c4 a2 e8 f4 39 01 00 00 00 00 05 c5 c2 2a 4e 08 39 01 00 00 00 00 03 c6 15 01 39 01 00 00 00 00 07 ca 00 00 03 84 55 f5 39 01 00 00 00 00 03 cb 3f a0 39 01 00 00 00 00 09 cc f0 03 10 55 11 fc 34 34 39 01 00 00 00 00 07 cd 11 50 50 90 00 f3 39 01 00 00 00 00 07 ce a0 28 28 34 00 ab 39 01 00 00 00 00 10 d0 10 1b 22 2a 35 42 4a 53 4d 44 34 23 10 03 81 39 01 00 00 00 00 10 d1 09 15 1c 25 31 3f 47 52 4f 45 34 22 0e 01 83 39 01 00 00 00 00 10 d2 10 1b 22 29 34 41 49 52 4e 44 34 23 10 03 81 39 01 00 00 00 00 10 d3 09 15 1c 24 30 3e 46 51 50 45 34 22 0e 01 83 39 01 00 00 00 00 10 d4 10 1b 22 2a 35 42 4a 53 4d 44 34 23 10 03 81 39 01 00 00 00 00 10 d5 09 15 1c 25 31 3f 47 52 4f 45 34 22 0e 01 83 39 01 00 00 00 00 0d e5 24 23 11 10 00 0a 08 06 04 11 0e 23 39 01 00 00 00 00 0d e6 24 23 11 10 01 0b 09 07 05 11 0e 23 39 01 00 00 00 00 07 e7 15 16 17 18 19 1a 39 01 00 00 00 00 07 e8 1b 1c 1d 1e 1f 20 39 01 00 00 00 00 05 ed 00 01 53 0c 39 01 00 00 00 00 03 f0 b2 00 39 01 00 00 00 00 05 f2 01 00 17 00 39 01 00 00 64 00 07 f3 00 50 90 c9 00 01 05 01 00 00 78 00 02 11 00 05 01 00 00 05 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x870>;
				qcom,mdss-dsi-panel-name = "lgd incell sw49106 fhd video";
				qcom,mdss-dsi-panel-timings = <0xf83c2800 0x6e722e40 0x30030400>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241b0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-post-init-delay = <0x1>;
				qcom,mdss-dsi-reset-sequence = <0x1 0x190 0x0 0x190 0x1 0x190>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x30>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x5c>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-v-front-porch = <0xaa>;
				qcom,mdss-dsi-v-pulse-width = <0x1>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
			};

			qcom,mdss_dsi_nt35597_dsc_cmd_truly {
				phandle = <0x301>;
				qcom,adjust-timer-wakeup-ms = <0x1>;
				qcom,dsi-ctrl-num = <0x1>;
				qcom,dsi-phy-num = <0x1>;
				qcom,dsi-select-clocks = "src_byte_clk1", "src_pixel_clk1";
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-max-error-count = <0x3>;
				qcom,mdss-dsi-panel-name = "nt35597 cmd mode dsi truly panel with DSC";
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x1>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x201d0507 0x30304a0 0x201d0507 0x30304a0 0x201d0507 0x30304a0 0x201d0507 0x30304a0 0x20120506 0x31304a0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-bit-per-component = <0x8>;
						qcom,mdss-dsc-bit-per-pixel = <0x8>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-per-pkt = <0x2>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x2 0xfb011501 0x0 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x2 0x5401501 0x0 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x2 0xc731501 0x0 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x2 0x13001501 0x0 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x2 0x5b011501 0x0 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x2 0x5f011501 0x0 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x2 0xfb011501 0x0 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x2 0x3011501 0x0 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x2 0x7101501 0x0 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x2 0xb131501 0x0 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x2 0xf171501 0x0 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x2 0x13011501 0x0 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x2 0x17101501 0x0 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x2 0x1b131501 0x0 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x2 0x1f171501 0x0 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x2 0x23401501 0x0 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x2 0x27401501 0x0 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x2 0xde071501 0x0 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x2 0xe2071501 0x0 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x2 0x4c111501 0x0 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x2 0x50101501 0x0 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x2 0x56001501 0x0 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x2 0x5b431501 0x0 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x2 0x63221501 0x0 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x2 0x72021501 0x0 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x2 0x7d601501 0x0 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x2 0xb4001501 0x0 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x2 0x80001501 0x0 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x2 0x8a001501 0x0 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x2 0x98101501 0x0 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x0 0x2c00315 0x1000000 0x43b03 0xa0a1501 0x0 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x10150100 0x2 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-jitter = <0x1 0x1>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-back-porch = <0x8>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-v-front-porch = <0xa>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,mdss-dsi-v-top-border = <0x0>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_dsc_video_truly {
				phandle = <0x300>;
				qcom,dsi-ctrl-num = <0x1>;
				qcom,dsi-phy-num = <0x1>;
				qcom,dsi-select-clocks = "src_byte_clk1", "src_pixel_clk1";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-schedule-line = <0x5>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-min-refresh-rate = <0x1e>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-max-error-count = <0x3>;
				qcom,mdss-dsi-panel-name = "nt35597 video mode dsi truly panel with DSC";
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x1>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x201d0507 0x30304a0 0x201d0507 0x30304a0 0x201d0507 0x30304a0 0x201d0507 0x30304a0 0x20120506 0x31304a0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,compression-mode = "dsc";
						qcom,mdss-dsc-bit-per-component = <0x8>;
						qcom,mdss-dsc-bit-per-pixel = <0x8>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsc-slice-height = <0x10>;
						qcom,mdss-dsc-slice-per-pkt = <0x2>;
						qcom,mdss-dsc-slice-width = <0x2d0>;
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command = <0x15010000 0x2ff 0x20150100 0x2 0xfb011501 0x0 0x2000115 0x1000000 0x20155 0x15010000 0x202 0x45150100 0x2 0x5401501 0x0 0x2061915 0x1000000 0x2071e 0x15010000 0x20b 0x73150100 0x2 0xc731501 0x0 0x20eb015 0x1000000 0x20fae 0x15010000 0x211 0xb8150100 0x2 0x13001501 0x0 0x2588015 0x1000000 0x25901 0x15010000 0x25a 0x150100 0x2 0x5b011501 0x0 0x25c8015 0x1000000 0x25d81 0x15010000 0x25e 0x150100 0x2 0x5f011501 0x0 0x2723115 0x1000000 0x26803 0x15010000 0x2ff 0x24150100 0x2 0xfb011501 0x0 0x2001c15 0x1000000 0x2010b 0x15010000 0x202 0xc150100 0x2 0x3011501 0x0 0x2040f15 0x1000000 0x20510 0x15010000 0x206 0x10150100 0x2 0x7101501 0x0 0x2088915 0x1000000 0x2098a 0x15010000 0x20a 0x13150100 0x2 0xb131501 0x0 0x20c1515 0x1000000 0x20d15 0x15010000 0x20e 0x17150100 0x2 0xf171501 0x0 0x2101c15 0x1000000 0x2110b 0x15010000 0x212 0xc150100 0x2 0x13011501 0x0 0x2140f15 0x1000000 0x21510 0x15010000 0x216 0x10150100 0x2 0x17101501 0x0 0x2188915 0x1000000 0x2198a 0x15010000 0x21a 0x13150100 0x2 0x1b131501 0x0 0x21c1515 0x1000000 0x21d15 0x15010000 0x21e 0x17150100 0x2 0x1f171501 0x0 0x2204015 0x1000000 0x22101 0x15010000 0x222 0x150100 0x2 0x23401501 0x0 0x2244015 0x1000000 0x2256d 0x15010000 0x226 0x40150100 0x2 0x27401501 0x0 0x2e00015 0x1000000 0x2dc21 0x15010000 0x2dd 0x22150100 0x2 0xde071501 0x0 0x2df0715 0x1000000 0x2e36d 0x15010000 0x2e1 0x7150100 0x2 0xe2071501 0x0 0x229d815 0x1000000 0x22a2a 0x15010000 0x24b 0x3150100 0x2 0x4c111501 0x0 0x24d1015 0x1000000 0x24e01 0x15010000 0x24f 0x1150100 0x2 0x50101501 0x0 0x2510015 0x1000000 0x25280 0x15010000 0x253 0x150100 0x2 0x56001501 0x0 0x2540715 0x1000000 0x25807 0x15010000 0x255 0x25150100 0x2 0x5b431501 0x0 0x25c0015 0x1000000 0x25f73 0x15010000 0x260 0x73150100 0x2 0x63221501 0x0 0x2640015 0x1000000 0x26708 0x15010000 0x268 0x4150100 0x2 0x72021501 0x0 0x27a8015 0x1000000 0x27b91 0x15010000 0x27c 0xd8150100 0x2 0x7d601501 0x0 0x27f1515 0x1000000 0x27515 0x15010000 0x2b3 0xc0150100 0x2 0xb4001501 0x0 0x2b50015 0x1000000 0x27800 0x15010000 0x279 0x150100 0x2 0x80001501 0x0 0x2830015 0x1000000 0x2930a 0x15010000 0x294 0xa150100 0x2 0x8a001501 0x0 0x29bff15 0x1000000 0x29db0 0x15010000 0x29f 0x63150100 0x2 0x98101501 0x0 0x2ec0015 0x1000000 0x2ff10 0x39010000 0x11c1 0x9200010 0x2000268 0x1bb000a 0x66704c5 0x39010000 0x3c2 0x10f01501 0x0 0x2c00339 0x1000000 0x43b03 0xa0a1501 0x0 0x2350015 0x1000000 0x2e501 0x15010000 0x2bb 0x3150100 0x2 0xfb010501 0x7800 0x2110005 0x1000078 0x22900>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-back-porch = <0x8>;
						qcom,mdss-dsi-v-front-porch = <0xa>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_truly_wqxga_cmd {
				phandle = <0x2fc>;
				qcom,adjust-timer-wakeup-ms = <0x1>;
				qcom,config-select = <0x1d4>;
				qcom,dsi-ctrl-num = <0x0 0x1>;
				qcom,dsi-phy-num = <0x0 0x1>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-max-error-count = <0x3>;
				qcom,mdss-dsi-panel-name = "Dual nt35597 cmd mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x1>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x23180708 0x40304a0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,ulps-enabled;

				config0 {
					phandle = <0x1d4>;
					qcom,split-mode = "dualctl-split";
				};

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-jitter = <0x1 0x1>;
						qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>;
						qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x23180708 0x40304a0>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-back-porch = <0x7>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x1>;
						qcom,mdss-dsi-v-top-border = <0x0>;
					};
				};
			};

			qcom,mdss_dsi_nt35597_wqxga_cmd {
				phandle = <0x304>;
				qcom,adjust-timer-wakeup-ms = <0x1>;
				qcom,config-select = <0x1d7>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x20>;
				qcom,mdss-dsi-h-front-porch = <0x64>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-h-sync-skew = <0x0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00 05 01 00 00 3c 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-on-command = <0x15010000 0x100002ff 0x10150100 0x100002 0xfb011501 0x1000 0x2ba0315 0x1000010 0x2e501 0x15010000 0x10000235 0x150100 0x100002 0xbb101501 0x1000 0x2b00315 0x1000010 0x2ffe0 0x15010000 0x100002fb 0x1150100 0x100002 0x6b3d1501 0x1000 0x26c3d15 0x1000010 0x26d3d 0x15010000 0x1000026e 0x3d150100 0x100002 0x6f3d1501 0x1000 0x2350215 0x1000010 0x23672 0x15010000 0x10000237 0x10150100 0x100002 0x8c01501 0x1000 0x2ff2415 0x1000010 0x2fb01 0x15010000 0x100002c6 0x6150100 0x100002 0xff100501 0xa000 0x2110005 0x10000a0 0x22900>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0xa00>;
				qcom,mdss-dsi-panel-name = "Dual nt35597 cmd mode dsi panel without DSC";
				qcom,mdss-dsi-panel-timings = <0xcd322200 0x60642634 0x29030400>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x23180708 0x40304a0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x2d0>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x7>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-v-front-porch = <0x8>;
				qcom,mdss-dsi-v-pulse-width = <0x1>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;
				qcom,ulps-enabled;

				config0 {
					phandle = <0x1d7>;
					qcom,split-mode = "dualctl-split";
				};

				config1 {
					phandle = <0x305>;
					qcom,split-mode = "pingpong-split";
				};
			};

			qcom,mdss_dsi_nt35597_wqxga_video {
				phandle = <0x302>;
				qcom,config-select = <0x1d6>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x20>;
				qcom,mdss-dsi-h-front-porch = <0x64>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-h-sync-skew = <0x0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-min-refresh-rate = <0x1e>;
				qcom,mdss-dsi-off-command = [05 01 00 00 0a 00 02 28 00 05 01 00 00 3c 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ba 03 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 bb 03 15 01 00 00 00 00 02 b0 03 39 01 00 00 00 00 06 3b 03 08 08 64 9a 15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 6b 3d 15 01 00 00 00 00 02 6c 3d 15 01 00 00 00 00 02 6d 3d 15 01 00 00 00 00 02 6e 3d 15 01 00 00 00 00 02 6f 3d 15 01 00 00 00 00 02 35 02 15 01 00 00 00 00 02 36 72 15 01 00 00 00 00 02 37 10 15 01 00 00 00 00 02 08 c0 15 01 00 00 00 00 02 ff 10 05 01 00 00 78 00 02 11 00 05 01 00 00 32 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-height = <0xa00>;
				qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi\n   panel without DSC";
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-timings = <0xe2362400 0x666a2838 0x2a030400>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x23180708 0x40304a0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-width = <0x2d0>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-underflow-color = <0x3ff>;
				qcom,mdss-dsi-v-back-porch = <0x7>;
				qcom,mdss-dsi-v-front-porch = <0x8>;
				qcom,mdss-dsi-v-pulse-width = <0x1>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;

				config0 {
					phandle = <0x1d6>;
					qcom,split-mode = "dualctl-split";
				};

				config1 {
					phandle = <0x303>;
					qcom,split-mode = "pingpong-split";
				};
			};

			qcom,mdss_dsi_nt35597_wqxga_video_truly {
				phandle = <0x2fb>;
				qcom,config-select = <0x1d3>;
				qcom,dsi-ctrl-num = <0x0 0x1>;
				qcom,dsi-phy-num = <0x0 0x1>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-dynamic-bitclk_freq = <0x2f942f40 0x2fc75ca0 0x2ffa8a00 0x302db760 0x3060e4c0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-min-refresh-rate = <0x1e>;
				qcom,mdss-dsi-pan-enable-dynamic-bitclk;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-max-error-count = <0x3>;
				qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x1>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x23180708 0x40304a0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-reset-sequence = <0x1 0x14 0x0 0x14 0x1 0x32>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0x3ff>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-pan-physical-height-dimension = <0x83>;
				qcom,mdss-pan-physical-width-dimension = <0x4a>;

				config0 {
					phandle = <0x1d3>;
					qcom,split-mode = "dualctl-split";
				};

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-h-back-porch = <0x20>;
						qcom,mdss-dsi-h-front-porch = <0x64>;
						qcom,mdss-dsi-h-pulse-width = <0x10>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 03 15 01 00 00 00 00 02 fb 01 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-timings = <0xe2362400 0x666a2838 0x2a030400>;
						qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x231e0708 0x50304a0 0x23180708 0x40304a0>;
						qcom,mdss-dsi-panel-width = <0x2d0>;
						qcom,mdss-dsi-v-back-porch = <0x7>;
						qcom,mdss-dsi-v-front-porch = <0x8>;
						qcom,mdss-dsi-v-pulse-width = <0x1>;
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_cmd {
				phandle = <0x307>;
				qcom,dsi-ctrl-num = <0x0>;
				qcom,dsi-phy-num = <0x0>;
				qcom,dsi-sec-ctrl-num = <0x1>;
				qcom,dsi-sec-phy-num = <0x1>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-panel-max-error-count = <0x3>;
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd command mode dsi panel";
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x1>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241a0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-post-init-delay = <0x1>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-pulse-width = <0xc>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 35 00 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-back-porch = <0x2>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-v-front-porch = <0xc>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,mdss-dsi-v-top-border = <0x0>;
					};
				};
			};

			qcom,mdss_dsi_nt35695b_truly_fhd_video {
				phandle = <0x306>;
				qcom,dsi-ctrl-num = <0x0>;
				qcom,dsi-phy-num = <0x0>;
				qcom,dsi-sec-ctrl-num = <0x1>;
				qcom,dsi-sec-phy-num = <0x1>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-min-refresh-rate = <0x1e>;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-max-error-count = <0x3>;
				qcom,mdss-dsi-panel-name = "nt35695b truly fhd video mode dsi panel";
				qcom,mdss-dsi-panel-on-check-value = <0x9c>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x1>;
				qcom,mdss-dsi-panel-status-value = <0x9c>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241e0809 0x50304a0 0x241a0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-post-init-delay = <0x1>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-h-back-porch = <0x3c>;
						qcom,mdss-dsi-h-front-porch = <0x78>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-pulse-width = <0xc>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 03 55 15 01 00 00 00 00 02 05 50 15 01 00 00 00 00 02 06 a8 15 01 00 00 00 00 02 07 ad 15 01 00 00 00 00 02 08 0c 15 01 00 00 00 00 02 0b aa 15 01 00 00 00 00 02 0c aa 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f b3 15 01 00 00 00 00 02 11 28 15 01 00 00 00 00 02 12 10 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 4a 15 01 00 00 00 00 02 15 12 15 01 00 00 00 00 02 16 12 15 01 00 00 00 00 02 30 01 15 01 00 00 00 00 02 72 11 15 01 00 00 00 00 02 58 82 15 01 00 00 00 00 02 59 00 15 01 00 00 00 00 02 5a 02 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 82 15 01 00 00 00 00 02 5d 80 15 01 00 00 00 00 02 5e 02 15 01 00 00 00 00 02 5f 00 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 89 15 01 00 00 00 00 02 04 8a 15 01 00 00 00 00 02 05 0f 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 1c 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 00 15 01 00 00 00 00 02 0c 00 15 01 00 00 00 00 02 0d 13 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 01 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 89 15 01 00 00 00 00 02 14 8a 15 01 00 00 00 00 02 15 0f 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 1c 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 00 15 01 00 00 00 00 02 1c 00 15 01 00 00 00 00 02 1d 13 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 93 06 15 01 00 00 00 00 02 94 06 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b 0f 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 b6 21 15 01 00 00 00 00 02 b7 22 15 01 00 00 00 00 02 b8 07 15 01 00 00 00 00 02 b9 07 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bd 20 15 01 00 00 00 00 02 be 07 15 01 00 00 00 00 02 bf 07 15 01 00 00 00 00 02 c1 6d 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 e3 00 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 bb 03 05 01 00 00 78 00 02 11 00 05 01 00 00 78 00 02 29 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <0x438>;
						qcom,mdss-dsi-v-back-porch = <0x2>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-v-front-porch = <0xc>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,mdss-dsi-v-top-border = <0x0>;
					};
				};
			};

			qcom,mdss_dsi_nt36850_truly_wqhd_cmd {
				phandle = <0x2fd>;
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x8c>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-pulse-width = <0x14>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-h-sync-skew = <0x0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 19 15 01 00 00 00 00 02 01 03 15 01 00 00 00 00 02 02 04 15 01 00 00 00 00 02 03 1b 15 01 00 00 00 00 02 04 1d 15 01 00 00 00 00 02 05 01 15 01 00 00 00 00 02 06 0c 15 01 00 00 00 00 02 07 0f 15 01 00 00 00 00 02 08 1f 15 01 00 00 00 00 02 09 00 15 01 00 00 00 00 02 0a 00 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 16 15 01 00 00 00 00 02 0d 14 15 01 00 00 00 00 02 0e 15 15 01 00 00 00 00 02 0f 00 15 01 00 00 00 00 02 10 19 15 01 00 00 00 00 02 11 03 15 01 00 00 00 00 02 12 04 15 01 00 00 00 00 02 13 1b 15 01 00 00 00 00 02 14 1d 15 01 00 00 00 00 02 15 01 15 01 00 00 00 00 02 16 0c 15 01 00 00 00 00 02 17 0f 15 01 00 00 00 00 02 18 1f 15 01 00 00 00 00 02 19 00 15 01 00 00 00 00 02 1a 00 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 16 15 01 00 00 00 00 02 1d 14 15 01 00 00 00 00 02 1e 15 15 01 00 00 00 00 02 1f 00 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 10 15 01 00 00 00 00 02 23 28 15 01 00 00 00 00 02 24 28 15 01 00 00 00 00 02 25 5d 15 01 00 00 00 00 02 26 28 15 01 00 00 00 00 02 27 28 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 15 15 01 00 00 00 00 02 2b 00 15 01 00 00 00 00 02 2d 00 15 01 00 00 00 00 02 2f 02 15 01 00 00 00 00 02 30 02 15 01 00 00 00 00 02 31 00 15 01 00 00 00 00 02 32 23 15 01 00 00 00 00 02 33 01 15 01 00 00 00 00 02 34 03 15 01 00 00 00 00 02 35 49 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 37 1d 15 01 00 00 00 00 02 38 08 15 01 00 00 00 00 02 39 03 15 01 00 00 00 00 02 3a 49 15 01 00 00 00 00 02 42 01 15 01 00 00 00 00 02 43 8c 15 01 00 00 00 00 02 44 a3 15 01 00 00 00 00 02 48 8c 15 01 00 00 00 00 02 49 a3 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5f 4d 15 01 00 00 00 00 02 63 00 15 01 00 00 00 00 02 67 04 15 01 00 00 00 00 02 6e 10 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 73 00 15 01 00 00 00 00 02 74 04 15 01 00 00 00 00 02 75 1b 15 01 00 00 00 00 02 76 05 15 01 00 00 00 00 02 77 01 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 7a 00 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c da 15 01 00 00 00 00 02 7d 10 15 01 00 00 00 00 02 7e 04 15 01 00 00 00 00 02 7f 1b 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 81 05 15 01 00 00 00 00 02 82 01 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 84 05 15 01 00 00 00 00 02 85 05 15 01 00 00 00 00 02 86 1b 15 01 00 00 00 00 02 87 1b 15 01 00 00 00 00 02 88 1b 15 01 00 00 00 00 02 89 1b 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 8b f0 15 01 00 00 00 00 02 8c 00 15 01 00 00 00 00 02 8f 63 15 01 00 00 00 00 02 90 51 15 01 00 00 00 00 02 91 40 15 01 00 00 00 00 02 92 51 15 01 00 00 00 00 02 93 08 15 01 00 00 00 00 02 94 08 15 01 00 00 00 00 02 95 51 15 01 00 00 00 00 02 96 51 15 01 00 00 00 00 02 97 00 15 01 00 00 00 00 02 98 00 15 01 00 00 00 00 02 99 33 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9c 01 15 01 00 00 00 00 02 9d 30 15 01 00 00 00 00 02 a5 10 15 01 00 00 00 00 02 a6 01 15 01 00 00 00 00 02 a9 21 15 01 00 00 00 00 02 b3 2a 15 01 00 00 00 00 02 b4 da 15 01 00 00 00 00 02 ba 83 15 01 00 00 00 00 02 c4 24 15 01 00 00 00 00 02 c5 aa 15 01 00 00 00 00 02 c6 09 15 01 00 00 00 00 02 c7 00 15 01 00 00 00 00 02 c9 c0 15 01 00 00 00 00 02 ca 04 15 01 00 00 00 00 02 d5 3f 15 01 00 00 00 00 02 d6 10 15 01 00 00 00 00 02 d7 3f 15 01 00 00 00 00 02 d8 10 15 01 00 00 00 00 02 d9 ee 15 01 00 00 00 00 02 da 49 15 01 00 00 00 00 02 db 94 15 01 00 00 00 00 02 e9 33 15 01 00 00 00 00 02 eb 28 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ee 00 15 01 00 00 00 00 02 ef 06 15 01 00 00 00 00 02 f0 01 15 01 00 00 00 00 02 f1 01 15 01 00 00 00 00 02 f2 0d 15 01 00 00 00 00 02 f3 48 15 01 00 00 00 00 02 f6 00 15 01 00 00 00 00 02 f7 00 15 01 00 00 00 00 02 f8 00 15 01 00 00 00 00 02 f9 00 15 01 00 00 00 00 02 ff 26 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 ab 15 01 00 00 00 00 02 01 00 15 01 00 00 00 00 02 02 80 15 01 00 00 00 00 02 03 08 15 01 00 00 00 00 02 04 01 15 01 00 00 00 00 02 05 32 15 01 00 00 00 00 02 06 4c 15 01 00 00 00 00 02 07 26 15 01 00 00 00 00 02 08 09 15 01 00 00 00 00 02 09 02 15 01 00 00 00 00 02 0a 32 15 01 00 00 00 00 02 0b 55 15 01 00 00 00 00 02 0c 14 15 01 00 00 00 00 02 0d 28 15 01 00 00 00 00 02 0e 40 15 01 00 00 00 00 02 0f 80 15 01 00 00 00 00 02 10 00 15 01 00 00 00 00 02 11 22 15 01 00 00 00 00 02 12 0a 15 01 00 00 00 00 02 13 20 15 01 00 00 00 00 02 14 06 15 01 00 00 00 00 02 15 00 15 01 00 00 00 00 02 16 40 15 01 00 00 00 00 02 19 43 15 01 00 00 00 00 02 1a 03 15 01 00 00 00 00 02 1b 25 15 01 00 00 00 00 02 1c 11 15 01 00 00 00 00 02 1d 00 15 01 00 00 00 00 02 1e 80 15 01 00 00 00 00 02 1f 00 15 01 00 00 00 00 02 20 03 15 01 00 00 00 00 02 21 03 15 01 00 00 00 00 02 22 25 15 01 00 00 00 00 02 23 25 15 01 00 00 00 00 02 24 00 15 01 00 00 00 00 02 25 a7 15 01 00 00 00 00 02 26 80 15 01 00 00 00 00 02 27 a5 15 01 00 00 00 00 02 28 06 15 01 00 00 00 00 02 29 85 15 01 00 00 00 00 02 2a 30 15 01 00 00 00 00 02 2b 97 15 01 00 00 00 00 02 2f 25 15 01 00 00 00 00 02 30 26 15 01 00 00 00 00 02 31 41 15 01 00 00 00 00 02 32 04 15 01 00 00 00 00 02 33 04 15 01 00 00 00 00 02 34 2b 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 37 c8 15 01 00 00 00 00 02 38 26 15 01 00 00 00 00 02 39 25 15 01 00 00 00 00 02 3a 26 15 01 00 00 00 00 02 3f eb 15 01 00 00 00 00 02 41 21 15 01 00 00 00 00 02 42 03 15 01 00 00 00 00 02 43 00 15 01 00 00 00 00 02 44 11 15 01 00 00 00 00 02 45 00 15 01 00 00 00 00 02 46 00 15 01 00 00 00 00 02 47 00 15 01 00 00 00 00 02 48 03 15 01 00 00 00 00 02 49 03 15 01 00 00 00 00 02 4a 00 15 01 00 00 00 00 02 4b 00 15 01 00 00 00 00 02 4c 01 15 01 00 00 00 00 02 4d 4e 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 4c 15 01 00 00 00 00 02 50 0d 15 01 00 00 00 00 02 51 0e 15 01 00 00 00 00 02 52 20 15 01 00 00 00 00 02 53 97 15 01 00 00 00 00 02 54 4b 15 01 00 00 00 00 02 55 4c 15 01 00 00 00 00 02 56 20 15 01 00 00 00 00 02 58 04 15 01 00 00 00 00 02 59 04 15 01 00 00 00 00 02 5a 09 15 01 00 00 00 00 02 5b 00 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5d c8 15 01 00 00 00 00 02 5e 4c 15 01 00 00 00 00 02 5f 4b 15 01 00 00 00 00 02 60 00 15 01 00 00 00 00 02 80 2b 15 01 00 00 00 00 02 81 43 15 01 00 00 00 00 02 82 03 15 01 00 00 00 00 02 83 25 15 01 00 00 00 00 02 84 11 15 01 00 00 00 00 02 85 00 15 01 00 00 00 00 02 86 80 15 01 00 00 00 00 02 87 00 15 01 00 00 00 00 02 88 00 15 01 00 00 00 00 02 89 03 15 01 00 00 00 00 02 8a 22 15 01 00 00 00 00 02 8b 25 15 01 00 00 00 00 02 8c 00 15 01 00 00 00 00 02 8d a4 15 01 00 00 00 00 02 8e 00 15 01 00 00 00 00 02 8f a2 15 01 00 00 00 00 02 90 06 15 01 00 00 00 00 02 91 63 15 01 00 00 00 00 02 92 30 15 01 00 00 00 00 02 93 97 15 01 00 00 00 00 02 94 25 15 01 00 00 00 00 02 95 26 15 01 00 00 00 00 02 96 41 15 01 00 00 00 00 02 97 04 15 01 00 00 00 00 02 98 04 15 01 00 00 00 00 02 99 f0 15 01 00 00 00 00 02 9a 00 15 01 00 00 00 00 02 9b 00 15 01 00 00 00 00 02 9c c8 15 01 00 00 00 00 02 9d 50 15 01 00 00 00 00 02 9e 26 15 01 00 00 00 00 02 9f 25 15 01 00 00 00 00 02 a0 26 15 01 00 00 00 00 02 a2 00 15 01 00 00 00 00 02 a3 33 15 01 00 00 00 00 02 a5 40 15 01 00 00 00 00 02 a6 40 15 01 00 00 00 00 02 ac 91 15 01 00 00 00 00 02 ad 66 15 01 00 00 00 00 02 ae 66 15 01 00 00 00 00 02 b1 40 15 01 00 00 00 00 02 b2 40 15 01 00 00 00 00 02 b4 40 15 01 00 00 00 00 02 b5 40 15 01 00 00 00 00 02 b7 40 15 01 00 00 00 00 02 b8 40 15 01 00 00 00 00 02 ba 22 15 01 00 00 00 00 02 bb 00 15 01 00 00 00 00 02 c2 01 15 01 00 00 00 00 02 c3 01 15 01 00 00 00 00 02 c4 01 15 01 00 00 00 00 02 c5 01 15 01 00 00 00 00 02 c6 01 15 01 00 00 00 00 02 c8 00 15 01 00 00 00 00 02 c9 00 15 01 00 00 00 00 02 ca 00 15 01 00 00 00 00 02 cd 00 15 01 00 00 00 00 02 ce 00 15 01 00 00 00 00 02 d6 04 15 01 00 00 00 00 02 d7 00 15 01 00 00 00 00 02 d8 0d 15 01 00 00 00 00 02 d9 00 15 01 00 00 00 00 02 da 00 15 01 00 00 00 00 02 db 00 15 01 00 00 00 00 02 dc 00 15 01 00 00 00 00 02 dd 00 15 01 00 00 00 00 02 de 00 15 01 00 00 00 00 02 df 01 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 e1 00 15 01 00 00 00 00 02 e2 19 15 01 00 00 00 00 02 e3 04 15 01 00 00 00 00 02 e4 00 15 01 00 00 00 00 02 e5 04 15 01 00 00 00 00 02 e6 00 15 01 00 00 00 00 02 e7 12 15 01 00 00 00 00 02 e8 00 15 01 00 00 00 00 02 e9 50 15 01 00 00 00 00 02 ea 10 15 01 00 00 00 00 02 eb 02 15 01 00 00 00 00 02 ff 27 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ff 28 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 60 0a 15 01 00 00 00 00 02 63 32 15 01 00 00 00 00 02 64 01 15 01 00 00 00 00 02 68 da 15 01 00 00 00 00 02 69 00 15 01 00 00 00 00 02 ff 29 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 60 0a 15 01 00 00 00 00 02 63 32 15 01 00 00 00 00 02 64 01 15 01 00 00 00 00 02 68 da 15 01 00 00 00 00 02 69 00 15 01 00 00 00 00 02 ff e0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 35 40 15 01 00 00 00 00 02 36 40 15 01 00 00 00 00 02 37 00 15 01 00 00 00 00 02 89 c6 15 01 00 00 00 00 02 ff f0 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 ea 40 15 01 00 00 00 00 02 ff 10 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 44 03 e8 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 01 05 01 00 00 0a 00 02 20 00 15 01 00 00 00 00 02 bb 10 05 01 00 00 78 00 02 11 00 05 01 00 00 14 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0xa00>;
				qcom,mdss-dsi-panel-name = "Dual nt36850 cmd mode dsi truly panel without DSC";
				qcom,mdss-dsi-panel-timings = <0xda342400 0x64682838 0x2a030400>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241c0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x2d0>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0xe>;
				qcom,mdss-dsi-t-clk-pre = <0x31>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x14>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-v-front-porch = <0x8>;
				qcom,mdss-dsi-v-pulse-width = <0x4>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
			};

			qcom,mdss_dsi_rm67195_amoled_fhd_cmd {
				phandle = <0x30a>;
				qcom,mdss-dsi-bl-max-level = <0xff>;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x3c>;
				qcom,mdss-dsi-h-front-porch = <0x78>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-pulse-width = <0xc>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-h-sync-skew = <0x0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 82 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-on-command = <0x15010000 0x2fe 0xd150100 0x2 0xbc01501 0x0 0x2420015 0x1000000 0x21808 0x15010000 0x208 0x41150100 0x2 0x46021501 0x0 0x21e0415 0x1000002 0x21e00 0x15010000 0x2fe 0xa150100 0x2 0x24171501 0x0 0x2040715 0x1000000 0x21a0c 0x15010000 0x200020f 0x44150100 0x2 0xfe0b1501 0x0 0x2284015 0x1000002 0x2294f 0x15010000 0x2fe 0x4150100 0x2 0xad81501 0x0 0x20ce615 0x1000000 0x24e20 0x15010000 0x24f 0x1b150100 0x2 0x502f1501 0x200 0x2510815 0x1000000 0x2fe09 0x15010000 0x200 0x8150100 0x2 0x1081501 0x0 0x2020015 0x1000000 0x20300 0x15010000 0x204 0x10150100 0x2 0x5001501 0x0 0x2060815 0x1000000 0x20708 0x15010000 0x208 0x150100 0x2 0x12241501 0x0 0x2134915 0x1000000 0x21492 0x15010000 0x215 0x49150100 0x2 0x16921501 0x0 0x2172415 0x1000000 0x21824 0x15010000 0x219 0x49150100 0x2 0x1a921501 0x0 0x21b4915 0x1000000 0x21c92 0x15010000 0x21d 0x24150100 0x2 0x1e241501 0x0 0x21f4915 0x1000000 0x22092 0x15010000 0x221 0x49150100 0x2 0x22921501 0x0 0x2232415 0x1000000 0x29b07 0x15010000 0x200029c 0xa5150100 0x2 0xfe001501 0x0 0x2c20815 0x1000002 0x23500 0x39010000 0x344 0x3e80501 0x8200 0x2110005 0x1000014 0x22900>;
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-panel-name = "rm67195 amoled fhd cmd mode dsi panel";
				qcom,mdss-dsi-panel-orientation = "180";
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241f0809 0x50304a0 0x241a0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-reset-sequence = <0x1 0x14 0x0 0x14 0x1 0x14>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0xd>;
				qcom,mdss-dsi-t-clk-pre = <0x2f>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0xc>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-v-front-porch = <0x8>;
				qcom,mdss-dsi-v-pulse-width = <0x4>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-dsi-wr-mem-continue = <0x3c>;
				qcom,mdss-dsi-wr-mem-start = <0x2c>;
				qcom,mdss-pan-physical-height-dimension = <0x7d>;
				qcom,mdss-pan-physical-width-dimension = <0x46>;
			};

			qcom,mdss_dsi_sharp_wqxga_video {
				phandle = <0x2fe>;
				qcom,cmd-sync-wait-broadcast;
				qcom,config-select = <0x1d5>;
				qcom,esd-check-enabled;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-pmic-bank-select = <0x2>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
				qcom,mdss-dsi-bl-pmic-pwm-frequency = <0x32>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x20>;
				qcom,mdss-dsi-h-front-porch = <0x4c>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-h-sync-skew = <0x0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-min-refresh-rate = <0x1e>;
				qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-on-command = [05 01 00 00 a0 00 02 11 00 05 01 00 00 02 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-blackness-level = <0x17f6>;
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3a20 0x3e3f 0x7eb3 0x40ab 0x3a61 0x78be 0x1e6e 0xd57>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-height = <0xa00>;
				qcom,mdss-dsi-panel-name = "Dual SHARP video mode dsi panel";
				qcom,mdss-dsi-panel-peak-brightness = <0x561af8>;
				qcom,mdss-dsi-panel-status-check-mode = "bta_check";
				qcom,mdss-dsi-panel-timings = <0xe2362400 0x666a2838 0x2a030400>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x23200609 0x50304a0 0x23200609 0x50304a0 0x23200609 0x50304a0 0x23200609 0x50304a0 0x232e0608 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-width = <0x320>;
				qcom,mdss-dsi-pre-off-command = [05 01 00 00 02 00 02 28 00 05 01 00 00 a0 00 02 10 00];
				qcom,mdss-dsi-reset-sequence = <0x1 0x2 0x0 0x5 0x1 0x78>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0x2>;
				qcom,mdss-dsi-t-clk-pre = <0x2a>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0xb>;
				qcom,mdss-dsi-v-front-porch = <0x2>;
				qcom,mdss-dsi-v-pulse-width = <0x1>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,mdss-pan-physical-height-dimension = <0x85>;
				qcom,mdss-pan-physical-width-dimension = <0x53>;

				config0 {
					phandle = <0x1d5>;
					qcom,split-mode = "dualctl-split";
				};

				config1 {
					phandle = <0x2ff>;
					qcom,split-mode = "pingpong-split";
				};
			};

			qcom,mdss_dsi_sim_video {
				phandle = <0x2f9>;
				qcom,dsi-ctrl-num = <0x0>;
				qcom,dsi-phy-num = <0x0>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-reset-sequence = <0x1 0x0 0x0 0x0 0x1 0x0>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0x4>;
				qcom,mdss-dsi-t-clk-pre = <0x1b>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,panel-ack-disabled;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-h-back-porch = <0x8>;
						qcom,mdss-dsi-h-front-porch = <0x8>;
						qcom,mdss-dsi-h-left-border = <0x0>;
						qcom,mdss-dsi-h-pulse-width = <0x8>;
						qcom,mdss-dsi-h-right-border = <0x0>;
						qcom,mdss-dsi-h-sync-pulse = <0x0>;
						qcom,mdss-dsi-h-sync-skew = <0x0>;
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-framerate = <0x3c>;
						qcom,mdss-dsi-panel-height = <0x1e0>;
						qcom,mdss-dsi-panel-timings = <0x0 0x0 0x0>;
						qcom,mdss-dsi-panel-width = <0x280>;
						qcom,mdss-dsi-v-back-porch = <0x6>;
						qcom,mdss-dsi-v-bottom-border = <0x0>;
						qcom,mdss-dsi-v-front-porch = <0x6>;
						qcom,mdss-dsi-v-pulse-width = <0x2>;
						qcom,mdss-dsi-v-top-border = <0x0>;
					};
				};
			};

			qcom,mdss_dsi_truly_1080p_cmd {
				phandle = <0x308>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x40>;
				qcom,mdss-dsi-h-front-porch = <0x60>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-h-sync-skew = <0x0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-on-command = [23 01 00 00 00 00 02 d6 01 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 00 05 01 00 00 78 00 02 11 00 23 01 00 00 00 00 02 b0 04 29 01 00 00 00 00 07 b3 04 00 00 00 00 00 29 01 00 00 00 00 03 b6 3a d3 29 01 00 00 00 00 03 c0 00 00 29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02 58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01 22 22 00 01 29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00 29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06 00 00 00 00 00 04 00 00 00 0c 06 29 01 00 00 00 00 29 c6 78 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 00 78 00 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0 23 01 00 00 00 00 02 cc 0b 29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00 29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00 a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33 29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32 29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00 00 fc 00 00 00 00 00 fc 00 05 01 00 00 14 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-panel-max-error-count = <0x3>;
				qcom,mdss-dsi-panel-name = "truly 1080p cmd mode dsi panel";
				qcom,mdss-dsi-panel-on-check-value = <0x1c>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x1>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x686e2a3c 0x44030400>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231a0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-post-init-delay = <0x1>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0x2>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-dcs-command = <0x1>;
				qcom,mdss-dsi-te-pin-select = <0x1>;
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x10>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-v-front-porch = <0x4>;
				qcom,mdss-dsi-v-pulse-width = <0x1>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
				qcom,ulps-enabled;
			};

			qcom,mdss_dsi_truly_1080p_video {
				phandle = <0x309>;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-bl-min-level = <0x1>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-border-color = <0x0>;
				qcom,mdss-dsi-bpp = <0x18>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-h-back-porch = <0x40>;
				qcom,mdss-dsi-h-front-porch = <0x60>;
				qcom,mdss-dsi-h-left-border = <0x0>;
				qcom,mdss-dsi-h-pulse-width = <0x10>;
				qcom,mdss-dsi-h-right-border = <0x0>;
				qcom,mdss-dsi-h-sync-pulse = <0x0>;
				qcom,mdss-dsi-h-sync-skew = <0x0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-max-refresh-rate = <0x3c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-min-refresh-rate = <0x1e>;
				qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
				qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 51 ff 15 01 00 00 00 00 02 53 2c 15 01 00 00 00 00 02 55 00 05 01 00 00 78 00 02 11 00 23 01 00 00 00 00 02 b0 00 29 01 00 00 00 00 07 b3 14 00 00 00 00 00 29 01 00 00 00 00 03 b6 3a d3 29 01 00 00 00 00 03 c0 00 00 29 01 00 00 00 00 23 c1 84 60 10 eb ff 6f ce ff ff 17 02 58 73 ae b1 20 c6 ff ff 1f f3 ff 5f 10 10 10 10 00 02 01 22 22 00 01 29 01 00 00 00 00 08 c2 31 f7 80 06 08 00 00 29 01 00 00 00 00 17 c4 70 00 00 00 00 04 00 00 00 0c 06 00 00 00 00 00 04 00 00 00 0c 06 29 01 00 00 00 00 29 c6 00 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 00 01 00 69 00 69 00 69 00 00 00 00 00 69 00 69 00 69 10 19 07 29 01 00 00 00 00 0a cb 31 fc 3f 8c 00 00 00 00 c0 23 01 00 00 00 00 02 cc 0b 29 01 00 00 00 00 0b d0 11 81 bb 1e 1e 4c 19 19 0c 00 29 01 00 00 00 00 1a d3 1b 33 bb bb b3 33 33 33 00 01 00 a0 d8 a0 0d 4e 4e 33 3b 22 72 07 3d bf 33 29 01 00 00 00 00 08 d5 06 00 00 01 51 01 32 29 01 00 00 00 00 1f c7 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 01 0a 11 18 26 33 3e 50 38 42 52 60 67 6e 77 29 01 00 00 14 00 14 c8 01 00 00 00 00 fc 00 00 00 00 00 fc 00 00 00 00 00 fc 00 05 01 00 00 14 00 02 29 00];
				qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
				qcom,mdss-dsi-panel-framerate = <0x3c>;
				qcom,mdss-dsi-panel-height = <0x780>;
				qcom,mdss-dsi-panel-max-error-count = <0x3>;
				qcom,mdss-dsi-panel-name = "truly 1080p video mode dsi panel";
				qcom,mdss-dsi-panel-on-check-value = <0x1c>;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-panel-status-command = <0x6010001 0x10a>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_hs_mode";
				qcom,mdss-dsi-panel-status-read-length = <0x1>;
				qcom,mdss-dsi-panel-status-value = <0x1c>;
				qcom,mdss-dsi-panel-timings = <0xe6382600 0x686e2a3c 0x44030400>;
				qcom,mdss-dsi-panel-timings-phy-v2 = <0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231e0809 0x50304a0 0x231a0809 0x50304a0>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-panel-width = <0x438>;
				qcom,mdss-dsi-post-init-delay = <0x1>;
				qcom,mdss-dsi-reset-sequence = <0x1 0xa 0x0 0xa 0x1 0xa>;
				qcom,mdss-dsi-stream = <0x0>;
				qcom,mdss-dsi-t-clk-post = <0x2>;
				qcom,mdss-dsi-t-clk-pre = <0x2d>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-underflow-color = <0xff>;
				qcom,mdss-dsi-v-back-porch = <0x10>;
				qcom,mdss-dsi-v-bottom-border = <0x0>;
				qcom,mdss-dsi-v-front-porch = <0x4>;
				qcom,mdss-dsi-v-pulse-width = <0x1>;
				qcom,mdss-dsi-v-top-border = <0x0>;
				qcom,mdss-dsi-virtual-channel-id = <0x0>;
			};

			qcom,mdss_fb_dp {
				cell-index = <0x2>;
				compatible = "qcom,mdss-fb";
				phandle = <0x1e2>;
				qcom,mdss-intf = <0x1d2>;
			};

			qcom,mdss_fb_primary {
				cell-index = <0x0>;
				compatible = "qcom,mdss-fb";
				phandle = <0x1df>;

				qcom,cont-splash-memory {
					linux,contiguous-region = <0x1d1>;
				};
			};

			qcom,mdss_fb_wfd {
				cell-index = <0x1>;
				compatible = "qcom,mdss-fb";
				phandle = <0x1e0>;
			};

			qcom,smmu_mdp_sec_cb {
				clock-names = "mmss_noc_axi_clk", "mmss_noc_ahb_clk", "mmss_smmu_ahb_clk", "mmss_smmu_axi_clk";
				clocks = <0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58>;
				compatible = "qcom,smmu_mdp_sec";
				gdsc-mmagic-mdss-supply = <0xf0>;
				iommus = <0xff 0x1>;
				phandle = <0x2f8>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-vmid = <0xa>;
			};

			qcom,smmu_mdp_unsec_cb {
				clock-names = "mmss_noc_axi_clk", "mmss_noc_ahb_clk", "mmss_smmu_ahb_clk", "mmss_smmu_axi_clk";
				clocks = <0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58>;
				compatible = "qcom,smmu_mdp_unsec";
				gdsc-mmagic-mdss-supply = <0xf0>;
				iommus = <0xff 0x0>;
				phandle = <0x2f7>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-earlymap;
			};
		};

		qcom,mdss_rotator {
			#list-cells = <0x1>;
			clock-names = "mnoc_clk", "iface_clk", "rot_core_clk", "rot_clk", "axi_clk";
			clocks = <0x66 0xa9 0x66 0x92 0x66 0xba 0x66 0xa5 0x66 0x93>;
			compatible = "qcom,sde_rotator";
			interrupt-parent = <0x1de>;
			interrupts = <0x2 0x0>;
			phandle = <0x310>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-highest-bank-bit = <0x1>;
			qcom,mdss-rot-mode = <0x1>;
			qcom,mdss-rot-parent = <0x1de 0x0>;
			qcom,mdss-rot-vbif-qos-setting = <0x1 0x1 0x1 0x1>;
			qcom,mdss-rot-xin-id = <0xe 0xf>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800>;
			qcom,supply-names = "rot-vdd";
			reg = <0xc900000 0xab100 0xc9b0000 0x1040>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			rot-vdd-supply = <0xf2>;

			qcom,sde-reg-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x27100 0x1 0x24e 0x0 0x4e200>;
			};
		};

		qcom,mdss_wb_panel {
			compatible = "qcom,mdss_wb";
			qcom,mdss-fb-map = <0x1e0>;
			qcom,mdss_pan_bpp = <0x18>;
			qcom,mdss_pan_res = <0x280 0x1e0>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-boot-time;
				qcom,client-id = <0x0>;
				qcom,peripheral-size = <0x200000>;
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,client-id = <0x2>;
				qcom,peripheral-size = <0x300000>;
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				phandle = <0x214>;
				qcom,allocate-on-request;
				qcom,client-id = <0x1>;
				qcom,peripheral-size = <0x0>;
			};
		};

		qcom,mpm2-sleep-counter@10a3000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0x10a3000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x0>;
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x72>;
			restrict-access;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			phandle = <0x2f0>;
			qcom,subsys-name = "apr_adsp";

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				iommus = <0x73 0x1>;
				phandle = <0x2f1>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x0 0xf>;
				qcom,smmu-version = <0x2>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				phandle = <0x2f2>;

				cdc_comp_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x160>;
					pinctrl-0 = <0x156>;
					pinctrl-1 = <0x157>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
				};

				cdc_dmic_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x161>;
					pinctrl-0 = <0x158 0x159>;
					pinctrl-1 = <0x15a 0x15b>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
				};

				cdc_pdm_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x15f>;
					pinctrl-0 = <0x152 0x153>;
					pinctrl-1 = <0x154 0x155>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
				};

				lpi_pinctrl@15070000 {
					#gpio-cells = <0x2>;
					compatible = "qcom,lpi-pinctrl";
					gpio-controller;
					phandle = <0x2f3>;
					qcom,lpi-offset-tbl = <0x0 0x1000 0x2000 0x2010 0x3000 0x3010 0x4000 0x4010 0x5000 0x5010 0x5020 0x5030 0x6000 0x6010 0x7000 0x7010 0x5040 0x5050 0x8000 0x8010 0x8020 0x8030 0x8040 0x8050 0x8060 0x8070 0x9000 0x9010 0xa000 0xa010 0xb000 0xb010>;
					qcom,num-gpios = <0x20>;
					reg = <0x15070000 0x0>;

					cdc_pdm_2_gpios_active {
						phandle = <0x153>;

						config {
							drive-strength = <0x8>;
							pins = "gpio20";
						};

						mux {
							function = "func1";
							pins = "gpio20";
						};
					};

					cdc_pdm_2_gpios_sleep {
						phandle = <0x155>;

						config {
							bias-disable;
							drive-strength = <0x2>;
							pins = "gpio20";
						};

						mux {
							function = "func1";
							pins = "gpio20";
						};
					};

					cdc_pdm_comp_gpios_active {
						phandle = <0x156>;

						config {
							drive-strength = <0x8>;
							pins = "gpio22", "gpio24";
						};

						mux {
							function = "func1";
							pins = "gpio22", "gpio24";
						};
					};

					cdc_pdm_comp_gpios_sleep {
						phandle = <0x157>;

						config {
							bias-disable;
							drive-strength = <0x2>;
							pins = "gpio22", "gpio24";
						};

						mux {
							function = "func1";
							pins = "gpio22", "gpio24";
						};
					};

					cdc_pdm_gpios_active {
						phandle = <0x152>;

						config {
							drive-strength = <0x8>;
							output-high;
							pins = "gpio18", "gpio19", "gpio21", "gpio23", "gpio25";
						};

						mux {
							function = "func1";
							pins = "gpio18", "gpio19", "gpio21", "gpio23", "gpio25";
						};
					};

					cdc_pdm_gpios_sleep {
						phandle = <0x154>;

						config {
							bias-disable;
							drive-strength = <0x2>;
							output-low;
							pins = "gpio18", "gpio19", "gpio21", "gpio23", "gpio25";
						};

						mux {
							function = "func1";
							pins = "gpio18", "gpio19", "gpio21", "gpio23", "gpio25";
						};
					};

					dmic12_gpios_active {
						phandle = <0x158>;

						config {
							drive-strength = <0x8>;
							output-high;
							pins = "gpio26", "gpio28";
						};

						mux {
							function = "func1";
							pins = "gpio26", "gpio28";
						};
					};

					dmic12_gpios_sleep {
						phandle = <0x15a>;

						config {
							bias-disable;
							drive-strength = <0x2>;
							output-low;
							pins = "gpio26", "gpio28";
						};

						mux {
							function = "func1";
							pins = "gpio26", "gpio28";
						};
					};

					dmic34_gpios_active {
						phandle = <0x159>;

						config {
							drive-strength = <0x8>;
							input-enable;
							pins = "gpio27", "gpio29";
						};

						mux {
							function = "func1";
							pins = "gpio27", "gpio29";
						};
					};

					dmic34_gpios_sleep {
						phandle = <0x15b>;

						config {
							drive-strength = <0x2>;
							input-enable;
							pins = "gpio27", "gpio29";
							pull-down;
						};

						mux {
							function = "func1";
							pins = "gpio27", "gpio29";
						};
					};

					lpi_cdc_reset_active {
						phandle = <0x15c>;

						config {
							drive-strength = <0x10>;
							output-high;
							pins = "gpio24";
						};

						mux {
							function = "gpio";
							pins = "gpio24";
						};
					};

					lpi_cdc_reset_sleep {
						phandle = <0x15d>;

						config {
							bias-disable;
							drive-strength = <0x10>;
							output-low;
							pins = "gpio24";
						};

						mux {
							function = "gpio";
							pins = "gpio24";
						};
					};

					lpi_mclk0_active {
						phandle = <0x1c5>;

						config {
							bias-disable;
							drive-strength = <0x8>;
							pins = "gpio18";
						};

						mux {
							function = "func2";
							pins = "gpio18";
						};
					};

					lpi_mclk0_sleep {
						phandle = <0x1c4>;

						config {
							bias-pull-down;
							drive-strength = <0x2>;
							pins = "gpio18";
						};

						mux {
							function = "func2";
							pins = "gpio18";
						};
					};
				};

				msm_cdc_pinctrl@64 {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x41>;
					pinctrl-0 = <0x15c>;
					pinctrl-1 = <0x15d>;
					pinctrl-names = "aud_active", "aud_sleep";
					qcom,lpi-gpios;
				};

				sound {
					asoc-codec = <0x199 0x19a 0x19b 0x19c 0x19d>;
					asoc-codec-names = "msm-stub-codec.1", "msm-dig-codec", "analog-codec", "msm_sdw_codec", "msm-ext-disp-audio-codec-rx";
					asoc-cpu = <0x16e 0x16f 0x170 0x171 0x172 0x173 0x174 0x175 0x176 0x177 0x178 0x179 0x17a 0x17b 0x17c 0x17d 0x17e 0x17f 0x180 0x181 0x182 0x183 0x184 0x185 0x186 0x187 0x188 0x189 0x18a 0x18b 0x18c 0x18d 0x18e 0x18f 0x190 0x191 0x192 0x193 0x194 0x195 0x196 0x197 0x198>;
					asoc-cpu-names = "msm-dai-q6-dp.0", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.7", "msm-dai-q6-mi2s.8", "msm-dai-q6-mi2s.9", "msm-dai-q6-mi2s.10", "msm-dai-q6-mi2s.11", "msm-dai-q6-mi2s.12", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-dev.16400", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195";
					asoc-platform = <0x162 0x163 0x164 0x165 0x166 0x167 0x168 0x169 0x16a 0x16b 0x16c 0x16d>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-pcm-dsp-noirq";
					compatible = "qcom,sdm660-asoc-snd";
					phandle = <0x2f4>;
					qcom,audio-routing = "RX_BIAS", "INT_MCLK0", "SPK_RX_BIAS", "INT_MCLK0", "INT_LDO_H", "INT_MCLK0", "RX_I2S_CLK", "INT_MCLK0", "TX_I2S_CLK", "INT_MCLK0", "MIC BIAS External", "Handset Mic", "MIC BIAS External2", "Headset Mic", "MIC BIAS External", "Secondary Mic", "AMIC1", "MIC BIAS External", "AMIC2", "MIC BIAS External2", "AMIC3", "MIC BIAS External", "DMIC1", "MIC BIAS External", "MIC BIAS External", "Digital Mic1", "DMIC2", "MIC BIAS External", "MIC BIAS External", "Digital Mic2", "DMIC3", "MIC BIAS External", "MIC BIAS External", "Digital Mic3", "DMIC4", "MIC BIAS External", "MIC BIAS External", "Digital Mic4", "SpkrLeft IN", "SPK1 OUT", "SpkrRight IN", "SPK2 OUT", "PDM_IN_RX1", "PDM_OUT_RX1", "PDM_IN_RX2", "PDM_OUT_RX2", "PDM_IN_RX3", "PDM_OUT_RX3", "ADC1_IN", "ADC1_OUT", "ADC2_IN", "ADC2_OUT", "ADC3_IN", "ADC3_OUT";
					qcom,auxpcm-audio-intf;
					qcom,cdc-comp-gpios = <0x160>;
					qcom,cdc-dmic-gpios = <0x161>;
					qcom,cdc-pdm-gpios = <0x15f>;
					qcom,ext-disp-audio-rx;
					qcom,mi2s-audio-intf;
					qcom,model = "sdm660-snd-card";
					qcom,msm-hs-micbias-type = "external";
					qcom,msm-mbhc-gnd-swh = <0x1>;
					qcom,msm-mbhc-hphl-swh = <0x1>;
					qcom,msm-mclk-freq = <0x927c00>;
					qcom,msm-mi2s-master = <0x1 0x1 0x1 0x1 0x1>;
					qcom,msm-micbias2-ext-cap;
					qcom,us-euro-gpios = <0x15e>;
					qcom,wcn-btfm;
					qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight", "SpkrLeft", "SpkrRight";
					qcom,wsa-devs = <0x19e 0x19f 0x1a0 0x1a1>;
					qcom,wsa-max-devs = <0x2>;
					status = "disabled";
				};

				sound-tavil {
					asoc-codec = <0x199 0x19d>;
					asoc-codec-names = "msm-stub-codec.1", "msm-ext-disp-audio-codec-rx";
					asoc-cpu = <0x16e 0x16f 0x170 0x171 0x172 0x173 0x17a 0x17b 0x17c 0x17d 0x17e 0x1a9 0x1aa 0x1ab 0x1ac 0x1ad 0x1ae 0x1af 0x1b0 0x1b1 0x1b2 0x1b3 0x17f 0x180 0x181 0x182 0x183 0x184 0x185 0x186 0x1b4 0x1b5 0x187 0x188 0x189 0x18a 0x18b 0x18c 0x18d 0x18e 0x18f 0x190 0x191 0x192 0x193 0x194 0x195 0x196 0x197 0x198>;
					asoc-cpu-names = "msm-dai-q6-dp.0", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394", "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-dev.16400", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195";
					asoc-platform = <0x162 0x163 0x164 0x165 0x166 0x167 0x168 0x169 0x16a 0x16b 0x16c 0x1a7 0x1a8 0x16d>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm", "msm-compr-dsp", "msm-pcm-dsp-noirq";
					compatible = "qcom,sdm660-asoc-snd-tavil";
					phandle = <0x2f5>;
					qcom,audio-routing = "AIF4 VI", "MCLK", "RX_BIAS", "MCLK", "MADINPUT", "MCLK", "AMIC2", "MIC BIAS2", "MIC BIAS2", "Headset Mic", "AMIC3", "MIC BIAS2", "MIC BIAS2", "ANCRight Headset Mic", "AMIC4", "MIC BIAS2", "MIC BIAS2", "ANCLeft Headset Mic", "AMIC5", "MIC BIAS3", "MIC BIAS3", "Handset Mic", "DMIC0", "MIC BIAS1", "MIC BIAS1", "Digital Mic0", "DMIC1", "MIC BIAS1", "MIC BIAS1", "Digital Mic1", "DMIC2", "MIC BIAS3", "MIC BIAS3", "Digital Mic2", "DMIC3", "MIC BIAS3", "MIC BIAS3", "Digital Mic3", "DMIC4", "MIC BIAS4", "MIC BIAS4", "Digital Mic4", "DMIC5", "MIC BIAS4", "MIC BIAS4", "Digital Mic5", "SpkrLeft IN", "SPK1 OUT", "SpkrRight IN", "SPK2 OUT";
					qcom,auxpcm-audio-intf;
					qcom,ext-disp-audio-rx;
					qcom,hph-en0-gpio = <0x1a3>;
					qcom,hph-en1-gpio = <0x1a4>;
					qcom,mi2s-audio-intf;
					qcom,model = "sdm660-tavil-snd-card";
					qcom,msm-mbhc-gnd-swh = <0x1>;
					qcom,msm-mbhc-hphl-swh = <0x1>;
					qcom,msm-mclk-freq = <0x927c00>;
					qcom,msm-mi2s-master = <0x1 0x1 0x1 0x1 0x1>;
					qcom,us-euro-gpios = <0x1a2>;
					qcom,usbc-analog-en1_gpio = <0x1a5>;
					qcom,usbc-analog-en2_n_gpio = <0x1a6>;
					qcom,wcn-btfm;
					qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight", "SpkrLeft", "SpkrRight";
					qcom,wsa-devs = <0x1b6 0x1b7 0x1b8 0x1b9>;
					qcom,wsa-max-devs = <0x2>;
				};
			};
		};

		qcom,msm-cam@ca00000 {
			bus-vectors = "suspend", "svs", "nominal", "turbo";
			compatible = "qcom,msm-cam";
			qcom,bus-votes = <0x0 0x8f0d180 0x1312d000 0x1312d000>;
			qcom,gpu-limit = <0x29b92700>;
			reg = <0xca00000 0x4000>;
			reg-names = "msm-cam";
			status = "ok";
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x1a8>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x168>;
		};

		qcom,msm-cpe-lsm {
			compatible = "qcom,msm-cpe-lsm";
			phandle = <0x1a7>;
		};

		qcom,msm-cpe-lsm@3 {
			compatible = "qcom,msm-cpe-lsm";
			phandle = <0x1bc>;
			qcom,msm-cpe-lsm-id = <0x3>;
		};

		qcom,msm-cpufreq {
			clock-names = "cpu0_clk", "cpu4_clk";
			clocks = <0x71 0x1 0x71 0x2>;
			compatible = "qcom,msm-cpufreq";
			phandle = <0x232>;
			qcom,cpufreq-table-0 = <0x9ab00 0xdc500 0x10fe00 0x156300 0x177000 0x1aa900 0x1c2000>;
			qcom,cpufreq-table-4 = <0x10fe00 0x156300 0x1aa900 0x1de200 0x20d000 0x21b100>;
			qcom,governor-per-policy;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";

			qcom,msm-dai-q6-int-mi2s0 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x174>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x7>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-int-mi2s1 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x175>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x8>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-int-mi2s2 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x176>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x9>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-int-mi2s3 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x177>;
				qcom,msm-dai-q6-mi2s-dev-id = <0xa>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-int-mi2s4 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x178>;
				qcom,msm-dai-q6-mi2s-dev-id = <0xb>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-int-mi2s5 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x179>;
				qcom,msm-dai-q6-mi2s-dev-id = <0xc>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-int-mi2s6 {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2e9>;
				qcom,msm-dai-q6-mi2s-dev-id = <0xd>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x16f>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x172>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x173>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x170>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x2e8>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x6>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x171>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x181>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x182>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x17f>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x180>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2ea>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2eb>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x186>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x185>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x183>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x184>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2ec>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x2ed>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x197>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x198>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
			};

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1a9>;
				qcom,msm-dai-q6-dev-id = <0x4000>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1aa>;
				qcom,msm-dai-q6-dev-id = <0x4001>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1ab>;
				qcom,msm-dai-q6-dev-id = <0x4002>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1ac>;
				qcom,msm-dai-q6-dev-id = <0x4003>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1ad>;
				qcom,msm-dai-q6-dev-id = <0x4004>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1ae>;
				qcom,msm-dai-q6-dev-id = <0x4005>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1af>;
				qcom,msm-dai-q6-dev-id = <0x4006>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1b0>;
				qcom,msm-dai-q6-dev-id = <0x4007>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1b1>;
				qcom,msm-dai-q6-dev-id = <0x4008>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1b2>;
				qcom,msm-dai-q6-dev-id = <0x4009>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1b4>;
				qcom,msm-dai-q6-dev-id = <0x400a>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1b3>;
				qcom,msm-dai-q6-dev-id = <0x400b>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x1b5>;
				qcom,msm-dai-q6-dev-id = <0x400c>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x187>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x1>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x188>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x1>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x18a>;
				qcom,msm-dai-q6-dev-id = <0x4010>;
				qcom,msm-dai-q6-slim-dev-id = <0x1>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x189>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x1>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x18b>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x18c>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
			};
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x16e>;
			qcom,msm-dai-q6-dev-id = <0x0>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x18d>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x18e>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x193>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x194>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x2ee>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x195>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x2ef>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x196>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x18f>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x190>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x191>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x192>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
			};
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x1e1>;
			status = "ok";

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x19d>;
				qcom,msm-ext-disp = <0x1e1>;
			};
		};

		qcom,msm-gladiator-v2@17900000 {
			clock-names = "atb_clk";
			clocks = <0x68 0x8>;
			compatible = "qcom,msm-gladiator-v2";
			interrupts = <0x0 0x16 0x4>;
			reg = <0x17900000 0xe000>;
			reg-names = "gladiator_base";
		};

		qcom,msm-imem@146bf000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			ranges = <0x0 0x146bf000 0x1000>;
			reg = <0x146bf000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};

			ss_mdump@b88 {
				compatible = "qcom,msm-imem-minidump";
				reg = <0xb88 0x1c>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x16b>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x162>;
			qcom,msm-pcm-dsp-id = <0x0>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x16a>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0x16d>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x169>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x167>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x163>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x16c>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			phandle = <0x166>;
			qcom,destroy-cvd;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x17a>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x17d>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x17e>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x17b>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x199>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x17c>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x164>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x165>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x21>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0x263>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x73 0x3>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x74 0x8>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x74 0x9>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x74 0xa>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x74 0xb>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x73 0x7>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x73 0x8>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x73 0x9>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x74 0x3>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x74 0x4>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x74 0x5>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x74 0x6>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x74 0x7>;
				label = "cdsprpc-smd";
			};
		};

		qcom,mss@4080000 {
			clock-names = "xo", "iface_clk", "bus_clk", "mem_clk", "gpll0_mss_clk", "snoc_axi_clk", "mnoc_axi_clk", "qdss_clk";
			clocks = <0x68 0x0 0x3c 0x4d 0x3c 0x22 0x3c 0x39 0x3c 0xb2 0x3c 0x51 0x3c 0x4f 0x68 0x8>;
			compatible = "qcom,pil-q6v55-mss";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			interrupts-extended = <0x1 0x0 0x1c0 0x1 0x91 0x0 0x0 0x91 0x2 0x0 0x91 0x1 0x0 0x91 0x3 0x0 0x91 0x7 0x0>;
			memory-region = <0x90>;
			phandle = <0x257>;
			qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk", "gpll0_mss_clk", "snoc_axi_clk", "mnoc_axi_clk";
			qcom,complete-ramdump;
			qcom,cx-ipeak-vote;
			qcom,firmware-name = "modem";
			qcom,mem-protect-id = <0xf>;
			qcom,pil-self-auth;
			qcom,proxy-clock-names = "xo", "qdss_clk";
			qcom,qdsp6v62-1-5;
			qcom,sequential-fw-load;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x92 0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,sysmon-id = <0x0>;
			reg = <0x4080000 0x100 0x1f63000 0x8 0x1f65000 0x8 0x1f64000 0x8 0x4180000 0x40 0x179000 0x4 0x1fe5048 0x4>;
			reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc", "rmb_base", "restart_reg", "cxip_lm_vote_clear";
			status = "ok";
			vdd_cx-supply = <0x60>;
			vdd_cx-voltage = <0x180>;
			vdd_mx-supply = <0x62>;
			vdd_mx-uV = <0x180>;

			qcom,mba-mem@0 {
				compatible = "qcom,pil-mba-mem";
				memory-region = <0x93>;
			};
		};

		qcom,qbt1000 {
			clock-frequency = <0xe4e1c0>;
			clock-names = "core", "iface";
			clocks = <0x3c 0x29 0x3c 0x23>;
			compatible = "qcom,qbt1000";
			qcom,finger-detect-gpio = <0x3e 0xb 0x0>;
			qcom,ipc-gpio = <0x3d 0x48 0x0>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-loaduC;
			qcom,ipa-napi-enable;
			qcom,rmnet-ipa-ssr;
			status = "disabled";
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x1>;
			qcom,guard-memory;
			reg = <0x0 0x200000>;
			reg-names = "rmtfs";
		};

		qcom,rpm-master-stats@778150 {
			compatible = "qcom,rpm-master-stats";
			qcom,master-offset = <0x1000>;
			qcom,master-stats-version = <0x2>;
			qcom,masters = "APSS", "MPSS", "ADSP", "CDSP", "TZ";
			reg = <0x778150 0x5000>;
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-smd";
			interrupts = <0x0 0xa8 0x1>;
			phandle = <0x23d>;
			rpm-channel-name = "rpm_requests";
			rpm-channel-type = <0xf>;

			rpm-regulator-bobb {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x4>;
				qcom,resource-id = <0x1>;
				qcom,resource-name = "bobb";
				status = "okay";

				regulator-bob {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x44>;
					qcom,init-bob-mode = <0x2>;
					qcom,pwm-threshold-current = <0x1e8480>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "pm660l_bob";
					status = "okay";
				};

				regulator-bob-pin1 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1e8>;
					qcom,init-bob-mode = <0x2>;
					qcom,pwm-threshold-current = <0x1e8480>;
					qcom,set = <0x3>;
					qcom,use-pin-ctrl-voltage1;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "pm660l_bob_pin1";
				};

				regulator-bob-pin2 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x255>;
					qcom,init-bob-mode = <0x2>;
					qcom,pwm-threshold-current = <0x1e8480>;
					qcom,set = <0x3>;
					qcom,use-pin-ctrl-voltage2;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "pm660l_bob_pin2";
				};

				regulator-bob-pin3 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x256>;
					qcom,init-bob-mode = <0x2>;
					qcom,pwm-threshold-current = <0x1e8480>;
					qcom,set = <0x3>;
					qcom,use-pin-ctrl-voltage3;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "pm660l_bob_pin3";
				};
			};

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x1>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x146>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1312d0>;
					regulator-min-microvolt = <0x118c30>;
					regulator-name = "pm660_l1";
					status = "okay";
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xa>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x63>;
					proxy-supply = <0x63>;
					qcom,proxy-consumer-current = <0x36b0>;
					qcom,proxy-consumer-enable;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x1b2920>;
					regulator-name = "pm660_l10";
					status = "okay";
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xb>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1da>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x1b2920>;
					regulator-name = "pm660_l11";
					status = "okay";
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xc>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x244>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x1b2920>;
					regulator-name = "pm660_l12";
					status = "okay";
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xd>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x245>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1dc130>;
					regulator-min-microvolt = <0x1b2920>;
					regulator-name = "pm660_l13";
					status = "okay";
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xe>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x246>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x1a17b0>;
					regulator-name = "pm660_l14";
					status = "okay";
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0xf>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x247>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2d0370>;
					regulator-min-microvolt = <0x192d50>;
					regulator-name = "pm660_l15";
					status = "okay";
				};
			};

			rpm-regulator-ldoa16 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x10>;
				qcom,resource-name = "ldoa";
				status = "disabled";

				regulator-l16 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm660_l16";
					status = "disabled";
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x11>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x248>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2d0370>;
					regulator-min-microvolt = <0x192d50>;
					regulator-name = "pm660_l17";
					status = "okay";
				};
			};

			rpm-regulator-ldoa18 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x12>;
				qcom,resource-name = "ldoa";
				status = "disabled";

				regulator-l18 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm660_l18";
					status = "disabled";
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x13>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1e7>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x33e140>;
					regulator-min-microvolt = <0x30d400>;
					regulator-name = "pm660_l19";
					status = "okay";
				};

				regulator-l19-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x86>;
					qcom,enable-with-pin-ctrl = <0x0 0x2>;
					qcom,init-pin-ctrl-mode = <0x2>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x33e140>;
					regulator-min-microvolt = <0x30d400>;
					regulator-name = "pm660_l19_pin_ctrl";
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x2>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x240>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xf6950>;
					regulator-min-microvolt = <0xe7ef0>;
					regulator-name = "pm660_l2";
					status = "okay";
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x3>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x241>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xf6950>;
					regulator-min-microvolt = <0xe7ef0>;
					regulator-name = "pm660_l3";
					status = "okay";
				};
			};

			rpm-regulator-ldoa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x5>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x83>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xe7ef0>;
					regulator-min-microvolt = <0x802c8>;
					regulator-name = "pm660_l5";
					status = "okay";
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x6>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1e6>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x14e790>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm660_l6";
					status = "okay";
				};

				regulator-l6-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x85>;
					qcom,enable-with-pin-ctrl = <0x0 0x2>;
					qcom,init-pin-ctrl-mode = <0x2>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x14e790>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm660_l6_pin_ctrl";
				};
			};

			rpm-regulator-ldoa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x7>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x242>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "pm660_l7";
					status = "okay";
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x8>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x243>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x1ab3f0>;
					regulator-name = "pm660_l8";
					status = "okay";
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x2710>;
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x9>;
				qcom,resource-name = "ldoa";
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1e5>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x1ab3f0>;
					regulator-name = "pm660_l9";
					status = "okay";
				};

				regulator-l9-pin-ctrl {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x84>;
					qcom,enable-with-pin-ctrl = <0x0 0x2>;
					qcom,init-pin-ctrl-mode = <0x2>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x1ab3f0>;
					regulator-name = "pm660_l9_pin_ctrl";
				};
			};

			rpm-regulator-ldob1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x1>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x104>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xe1d48>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "pm660l_l1";
					status = "okay";
				};
			};

			rpm-regulator-ldob10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwlm";
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm660l_l10";
					status = "disabled";
				};

				regulator-l10-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x254>;
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_l10_floor_level";
				};

				regulator-l10-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x253>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_l10_level";
				};
			};

			rpm-regulator-ldob2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x2>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x24d>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x55730>;
					regulator-name = "pm660l_l2";
					status = "okay";
				};
			};

			rpm-regulator-ldob3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x3>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x24e>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x1a17b0>;
					regulator-name = "pm660l_l3";
					status = "okay";
				};
			};

			rpm-regulator-ldob4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x4>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x24f>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2d0370>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pm660l_l4";
					status = "okay";
				};
			};

			rpm-regulator-ldob5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x5>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x250>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x36ee80>;
					regulator-min-microvolt = <0x1a42a8>;
					regulator-name = "pm660l_l5";
					status = "okay";
				};
			};

			rpm-regulator-ldob6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x6>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1db>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "pm660l_l6";
					status = "okay";
				};
			};

			rpm-regulator-ldob7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x7>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					parent-supply = <0x63>;
					phandle = <0x17>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x2faf08>;
					regulator-min-microvolt = <0x2932e0>;
					regulator-name = "pm660l_l7";
					status = "okay";
				};
			};

			rpm-regulator-ldob8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x8>;
				qcom,resource-name = "ldob";
				status = "okay";

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x251>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x33e140>;
					regulator-min-microvolt = <0x30d400>;
					regulator-name = "pm660l_l8";
					status = "okay";
				};
			};

			rpm-regulator-ldob9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-hw-type = "pmic4-ldo";
				qcom,regulator-type = <0x0>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwlc";
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm660l_l9";
					status = "disabled";
				};

				regulator-l9-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x252>;
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_l9_floor_level";
				};

				regulator-l9-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x89>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_l9_level";
				};
			};

			rpm-regulator-smpa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x1>;
				qcom,resource-name = "smpa";
				status = "disabled";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm660_s1";
					status = "disabled";
				};
			};

			rpm-regulator-smpa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x2>;
				qcom,resource-name = "smpa";
				status = "disabled";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm660_s2";
					status = "disabled";
				};
			};

			rpm-regulator-smpa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x3>;
				qcom,resource-name = "smpa";
				status = "disabled";

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm660_s3";
					status = "disabled";
				};
			};

			rpm-regulator-smpa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x4>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s4 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x1e>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x1f20c0>;
					regulator-min-microvolt = <0x1b8ac8>;
					regulator-name = "pm660_s4";
					status = "okay";
				};
			};

			rpm-regulator-smpa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x5>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s5 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x23e>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x149970>;
					regulator-min-microvolt = <0x12ad40>;
					regulator-name = "pm660_s5";
					status = "okay";
				};
			};

			rpm-regulator-smpa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,hpm-min-load = <0x186a0>;
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x6>;
				qcom,resource-name = "smpa";
				status = "okay";

				regulator-s6 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x23f>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0xf2300>;
					regulator-min-microvolt = <0x7b0c0>;
					regulator-name = "pm660_s6";
					status = "okay";
				};
			};

			rpm-regulator-smpb1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x1>;
				qcom,resource-name = "smpb";
				status = "okay";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x249>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x112a88>;
					regulator-min-microvolt = <0x112a88>;
					regulator-name = "pm660l_s1";
					status = "okay";
				};
			};

			rpm-regulator-smpb2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x2>;
				qcom,resource-name = "smpb";
				status = "okay";

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x24a>;
					qcom,set = <0x3>;
					regulator-max-microvolt = <0x100590>;
					regulator-min-microvolt = <0x100590>;
					regulator-name = "pm660l_s2";
					status = "okay";
				};
			};

			rpm-regulator-smpb3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwcx";
				status = "okay";

				cx-cdev {
					#cooling-cells = <0x2>;
					compatible = "qcom,regulator-cooling-device";
					phandle = <0x38>;
					regulator-cdev-supply = <0x7f>;
					regulator-levels = <0x100 0x10>;
				};

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm660l_s3";
					status = "disabled";
				};

				regulator-s3-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x7f>;
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_s3_floor_level";
				};

				regulator-s3-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x60>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_s3_level";
				};

				regulator-s3-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x61>;
					qcom,set = <0x1>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_s3_level_ao";
				};
			};

			rpm-regulator-smpb5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,regulator-type = <0x1>;
				qcom,resource-id = <0x0>;
				qcom,resource-name = "rwmx";
				status = "okay";

				regulator-s5 {
					compatible = "qcom,rpm-smd-regulator";
					qcom,set = <0x3>;
					regulator-name = "pm660l_s5";
					status = "disabled";
				};

				regulator-s5-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x24b>;
					qcom,always-send-voltage;
					qcom,set = <0x3>;
					qcom,use-voltage-floor-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_s5_floor_level";
				};

				regulator-s5-level {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x62>;
					qcom,set = <0x3>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_s5_level";
				};

				regulator-s5-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					phandle = <0x24c>;
					qcom,set = <0x1>;
					qcom,use-voltage-level;
					regulator-max-microvolt = <0x180>;
					regulator-min-microvolt = <0x10>;
					regulator-name = "pm660l_s5_level_ao";
				};
			};
		};

		qcom,rpm-stats@200000 {
			compatible = "qcom,rpm-stats";
			qcom,sleep-stats-version = <0x2>;
			reg = <0x200000 0x1000 0x290014 0x4 0x29001c 0x4>;
			reg-names = "phys_addr_base", "offset_addr", "heap_phys_addrbase";
		};

		qcom,rpmcc {
			#clock-cells = <0x1>;
			compatible = "qcom,rpmcc-sdm660", "qcom,rpmcc";
			phandle = <0x68>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x9e 0x1>;
			mboxes = <0x79 0xa>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;
			qcom,smem = <0x1bb 0x1ad>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x8c>;
				qcom,entry-name = "master-kernel";
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x7e>;
				qcom,entry-name = "sleepstate_see";
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x143>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x142>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x8b>;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x7d>;
				qcom,entry-name = "sleepstate";
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x202 0x1>;
			mboxes = <0x79 0x1e>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;
			qcom,smem = <0x5e 0x1b0>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x8f>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-rdbg5-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x145>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg5-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x144>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x8e>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x1c3 0x1>;
			mboxes = <0x79 0xe>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;
			qcom,smem = <0x1b3 0x1ac>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x92>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-ipa-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x23c>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x23b>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-wlan-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x88>;
				qcom,entry-name = "wlan";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x91>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x143 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x142 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x145 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x144 0x0>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			interrupt-parent = <0x7e>;
			interrupts = <0x0 0x0>;
			qcom,smem-states = <0x7d 0x0>;
		};

		qcom,spm@178120000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,spm-v2";
			qcom,cpu-vctl-list = <0xe 0xf 0x10 0x11>;
			qcom,name = "gold-l2";
			qcom,pfm-port = <0x2>;
			qcom,phase-port = <0x1>;
			qcom,saw2-avs-ctl = <0x1010031>;
			qcom,saw2-avs-limit = <0x4580458>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,vctl-port = <0x0>;
			qcom,vctl-timeout-us = <0x1f4>;
			reg = <0x17812000 0x1000>;
		};

		qcom,spm@179120000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,spm-v2";
			qcom,cpu-vctl-list = <0xa 0xb 0xc 0xd>;
			qcom,name = "silver-l2";
			qcom,pfm-port = <0x2>;
			qcom,phase-port = <0x1>;
			qcom,saw2-avs-ctl = <0x1010031>;
			qcom,saw2-avs-limit = <0x4580458>;
			qcom,saw2-ver-reg = <0xfd0>;
			qcom,vctl-port = <0x0>;
			qcom,vctl-timeout-us = <0x1f4>;
			reg = <0x17912000 0x1000>;
		};

		qcom,spmi@800f000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts = <0x0 0x146 0x4>;
			phandle = <0x1d>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			qcom,reserved-chan = <0x1ff>;
			reg = <0x800f000 0x1000 0x8400000 0x1000000 0x9400000 0x1000000 0xa400000 0x220000 0x800a000 0x3000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
			status = "ok";

			qcom,pm660@0 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;

				bcl@4200 {
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,msm-bcl-lmh";
					interrupt-names = "bcl-high-ibat", "bcl-very-high-ibat", "bcl-low-vbat", "bcl-very-low-vbat", "bcl-crit-low-vbat";
					interrupts = <0x0 0x42 0x0 0x0 0x0 0x42 0x1 0x0 0x0 0x42 0x2 0x0 0x0 0x42 0x3 0x0 0x0 0x42 0x4 0x0>;
					phandle = <0x22>;
					reg = <0x4200 0xff 0x4300 0xff>;
					reg-names = "fg_user_adc", "fg_lmh";
				};

				pinctrl@c000 {
					#gpio-cells = <0x2>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pm660_gpio1", "pm660_gpio2", "pm660_gpio3", "pm660_gpio4", "pm660_gpio5", "pm660_gpio6", "pm660_gpio7", "pm660_gpio8", "pm660_gpio9", "pm660_gpio10", "pm660_gpio11", "pm660_gpio12", "pm660_gpio13";
					interrupts = <0x0 0xc0 0x0 0x0 0x0 0xc1 0x0 0x0 0x0 0xc2 0x0 0x0 0x0 0xc3 0x0 0x0 0x0 0xc4 0x0 0x0 0x0 0xc5 0x0 0x0 0x0 0xc6 0x0 0x0 0x0 0xc7 0x0 0x0 0x0 0xc8 0x0 0x0 0x0 0xc9 0x0 0x0 0x0 0xca 0x0 0x0 0x0 0xcb 0x0 0x0 0x0 0xcc 0x0 0x0>;
					phandle = <0x3e>;
					reg = <0xc000 0xd00>;

					pmi_clk {

						pmi_clk_default {
							function = "func1";
							output-enable;
							output-low;
							phandle = <0x1c3>;
							pins = "gpio3";
							qcom,drive-strength = <0x2>;
							status = "ok";
						};
					};
				};

				qcom,misc@900 {
					compatible = "qcom,qpnp-misc";
					phandle = <0x1fa>;
					reg = <0x900 0x100>;
				};

				qcom,pbs@7400 {
					compatible = "qcom,qpnp-pbs";
					phandle = <0x1fd>;
					reg = <0x7400 0x100>;
					status = "disabled";
				};

				qcom,pm660_rtc {
					compatible = "qcom,pm8941-rtc";
					interrupts = <0x0 0x61 0x1 0x0>;
					phandle = <0x1fc>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					interrupt-names = "kpdpwr", "resin", "resin-bark", "kpdpwr-resin-bark";
					interrupts = <0x0 0x8 0x0 0x0 0x0 0x8 0x1 0x0 0x0 0x8 0x4 0x0 0x0 0x8 0x5 0x0>;
					phandle = <0x1fb>;
					qcom,kpdpwr-sw-debounce;
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,store-hard-reset-reason;
					qcom,system-reset;
					reg = <0x800 0x100>;

					qcom,pon_1 {
						linux,code = <0x74>;
						qcom,pon-type = <0x0>;
						qcom,pull-up = <0x1>;
					};

					qcom,pon_2 {
						linux,code = <0x72>;
						qcom,pon-type = <0x1>;
						qcom,pull-up = <0x1>;
					};
				};

				qcom,qpnp-smb2 {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-smb2";
					dpdm-supply = <0x16>;
					io-channel-names = "charger_temp", "charger_temp_max", "usbin_i", "usbin_v";
					io-channels = <0x15 0x8 0x15 0xa 0x15 0x3 0x15 0x4>;
					phandle = <0x1fe>;
					qcom,pmic-revid = <0x14>;
					qcom,thermal-mitigation = <0x2dc6c0 0x2625a0 0x1e8480 0x16e360 0xf4240 0x7a120>;
					qcom,wipower-max-uw = <0x4c4b40>;

					qcom,bat-if@1200 {
						interrupt-names = "bat-temp", "bat-ocp", "bat-ov", "bat-low", "bat-therm-or-id-missing", "bat-terminal-missing";
						interrupts = <0x0 0x12 0x0 0x1 0x0 0x12 0x1 0x3 0x0 0x12 0x2 0x3 0x0 0x12 0x3 0x3 0x0 0x12 0x4 0x3 0x0 0x12 0x5 0x3>;
						reg = <0x1200 0x100>;
					};

					qcom,chgr-misc@1600 {
						interrupt-names = "wdog-snarl", "wdog-bark", "aicl-fail", "aicl-done", "high-duty-cycle", "input-current-limiting", "temperature-change", "switcher-power-ok";
						interrupts = <0x0 0x16 0x0 0x1 0x0 0x16 0x1 0x1 0x0 0x16 0x2 0x3 0x0 0x16 0x3 0x3 0x0 0x16 0x4 0x3 0x0 0x16 0x5 0x3 0x0 0x16 0x6 0x2 0x0 0x16 0x7 0x3>;
						reg = <0x1600 0x100>;
					};

					qcom,chgr@1000 {
						interrupt-names = "chg-error", "chg-state-change", "step-chg-state-change", "step-chg-soc-update-fail", "step-chg-soc-update-request";
						interrupts = <0x0 0x10 0x0 0x1 0x0 0x10 0x1 0x1 0x0 0x10 0x2 0x1 0x0 0x10 0x3 0x1 0x0 0x10 0x4 0x1>;
						reg = <0x1000 0x100>;
					};

					qcom,dc-chgpth@1400 {
						interrupt-names = "dcin-collapse", "dcin-lt-3p6v", "dcin-uv", "dcin-ov", "dcin-plugin", "div2-en-dg", "dcin-icl-change";
						interrupts = <0x0 0x14 0x0 0x3 0x0 0x14 0x1 0x3 0x0 0x14 0x2 0x3 0x0 0x14 0x3 0x3 0x0 0x14 0x4 0x3 0x0 0x14 0x5 0x3 0x0 0x14 0x6 0x1>;
						reg = <0x1400 0x100>;
					};

					qcom,otg@1100 {
						interrupt-names = "otg-fail", "otg-overcurrent", "otg-oc-dis-sw-sts", "testmode-change-detect";
						interrupts = <0x0 0x11 0x0 0x3 0x0 0x11 0x1 0x3 0x0 0x11 0x2 0x3 0x0 0x11 0x3 0x3>;
						reg = <0x1100 0x100>;
					};

					qcom,smb2-vbus {
						phandle = <0x18>;
						regulator-name = "smb2-vbus";
					};

					qcom,smb2-vconn {
						phandle = <0x19>;
						regulator-name = "smb2-vconn";
					};

					qcom,usb-chgpth@1300 {
						interrupt-names = "usbin-collapse", "usbin-lt-3p6v", "usbin-uv", "usbin-ov", "usbin-plugin", "usbin-src-change", "usbin-icl-change", "type-c-change";
						interrupts = <0x0 0x13 0x0 0x3 0x0 0x13 0x1 0x3 0x0 0x13 0x2 0x3 0x0 0x13 0x3 0x3 0x0 0x13 0x4 0x3 0x0 0x13 0x5 0x1 0x0 0x13 0x6 0x1 0x0 0x13 0x7 0x1>;
						reg = <0x1300 0x100>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0x14>;
					qcom,fab-id-valid;
					qcom,tp-rev-valid;
					reg = <0x100 0x100>;
				};

				qcom,temp-alarm@2400 {
					#thermal-sensor-cells = <0x0>;
					compatible = "qcom,spmi-temp-alarm";
					interrupts = <0x0 0x24 0x0 0x1>;
					io-channel-names = "thermal";
					io-channels = <0x13 0x4f>;
					phandle = <0x1f>;
					qcom,temperature-threshold-set = <0x1>;
					reg = <0x2400 0x100>;
				};

				qcom,usb-pdphy@1700 {
					compatible = "qcom,qpnp-pdphy";
					interrupt-names = "sig-tx", "sig-rx", "msg-tx", "msg-rx", "msg-tx-failed", "msg-tx-discarded", "msg-rx-discarded";
					interrupts = <0x0 0x17 0x0 0x1 0x0 0x17 0x1 0x1 0x0 0x17 0x2 0x1 0x0 0x17 0x3 0x1 0x0 0x17 0x4 0x1 0x0 0x17 0x5 0x1 0x0 0x17 0x6 0x1>;
					phandle = <0x102>;
					qcom,default-sink-caps = <0x1388 0xbb8 0x2328 0xbb8>;
					qcom,no-usb3-dp-concurrency;
					qcom,pd-20-source-only;
					reg = <0x1700 0x100>;
					vbus-supply = <0x18>;
					vconn-supply = <0x19>;
					vdd-pdphy-supply = <0x17>;
				};

				qpnp,fg {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "qcom,fg-gen3";
					io-channel-names = "rradc_batt_id", "rradc_die_temp";
					io-channels = <0x15 0x0 0x15 0x7>;
					phandle = <0x1ff>;
					qcom,cycle-counter-en;
					qcom,fg-esr-timer-asleep = <0x100 0x100>;
					qcom,fg-esr-timer-awake = <0x60 0x60>;
					qcom,fg-esr-timer-charging = <0x0 0x60>;
					qcom,pmic-revid = <0x14>;
					qcom,rradc-base = <0x4500>;
					status = "okay";

					qcom,fg-batt-info@4100 {
						interrupt-names = "vbatt-pred-delta", "vbatt-low", "esr-delta", "batt-missing", "batt-temp-delta";
						interrupts = <0x0 0x41 0x0 0x3 0x0 0x41 0x1 0x3 0x0 0x41 0x2 0x3 0x0 0x41 0x3 0x3 0x0 0x41 0x6 0x3>;
						reg = <0x4100 0x100>;
						status = "okay";
					};

					qcom,fg-batt-soc@4000 {
						interrupt-names = "soc-update", "soc-ready", "bsoc-delta", "msoc-delta", "msoc-low", "msoc-empty", "msoc-high", "msoc-full";
						interrupts = <0x0 0x40 0x0 0x3 0x0 0x40 0x1 0x3 0x0 0x40 0x2 0x1 0x0 0x40 0x3 0x1 0x0 0x40 0x4 0x3 0x0 0x40 0x5 0x1 0x0 0x40 0x6 0x3 0x0 0x40 0x7 0x3>;
						reg = <0x4000 0x100>;
						status = "okay";
					};

					qcom,fg-memif@4400 {
						interrupt-names = "ima-rdy", "mem-xcp", "dma-grant";
						interrupts = <0x0 0x44 0x0 0x3 0x0 0x44 0x1 0x3 0x0 0x44 0x2 0x3>;
						reg = <0x4400 0x100>;
						status = "okay";
					};
				};

				rradc@4500 {
					#address-cells = <0x1>;
					#io-channel-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "qcom,rradc";
					phandle = <0x15>;
					qcom,pmic-revid = <0x14>;
					reg = <0x4500 0x100>;
				};

				vadc@3100 {
					#address-cells = <0x1>;
					#io-channel-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "qcom,spmi-adc-rev2";
					interrupt-names = "eoc-int-en-set";
					interrupts = <0x0 0x31 0x0 0x1>;
					io-channel-ranges;
					phandle = <0x13>;
					reg = <0x3100 0x100>;

					die_temp {
						label = "die_temp";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x6>;
					};

					drax_temp {
						label = "drax_temp";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x1d>;
					};

					emmc_therm {
						label = "emmc_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4e>;
					};

					msm_therm {
						label = "msm_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4d>;
					};

					pa_therm0 {
						label = "pa_therm0";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4f>;
					};

					quiet_therm {
						label = "quiet_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x51>;
					};

					ref_gnd {
						label = "ref_gnd";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x0>;
					};

					vcoin {
						label = "vcoin";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x85>;
					};

					vph_pwr {
						label = "vph_pwr";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x83>;
					};

					vref_1p25 {
						label = "vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x1>;
					};

					xo_therm {
						label = "xo_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4c>;
					};
				};

				vadc@3400 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,adc-tm-rev2";
					interrupt-names = "thr-int-en";
					interrupts = <0x0 0x34 0x0 0x1>;
					io-channels = <0x13 0x4c 0x13 0x4d 0x13 0x51>;
					phandle = <0x21>;
					qcom,pmic-revid = <0x14>;
					reg = <0x3400 0x100>;

					msm_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4d>;
					};

					quiet_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x51>;
					};

					xo_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4c>;
					};
				};
			};

			qcom,pm660@1 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;

				qcom,haptic@c000 {
					compatible = "qcom,pm660-haptics";
					interrupt-names = "hap-sc-irq", "hap-play-irq";
					interrupts = <0x1 0xc0 0x0 0x3 0x1 0xc0 0x1 0x3>;
					phandle = <0x200>;
					qcom,actuator-type = "lra";
					qcom,lra-allow-variable-play-rate;
					qcom,lra-auto-resonance-mode = "qwd";
					qcom,lra-resonance-sig-shape = "sine";
					qcom,play-rate-us = <0x1a0b>;
					qcom,vmax-mv = <0xc80>;
					reg = <0xc000 0x100>;

					wf_0 {
						qcom,effect-id = <0x0>;
						qcom,lra-auto-resonance-disable;
						qcom,wf-brake-pattern = <0x1000000>;
						qcom,wf-pattern = [3e 3e 3e];
						qcom,wf-play-rate-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
					};

					wf_1 {
						qcom,effect-id = <0x1>;
						qcom,lra-auto-resonance-disable;
						qcom,wf-pattern = <0x7e7e0202 0x2020202>;
						qcom,wf-play-rate-us = <0x1be7>;
						qcom,wf-repeat-count = <0x2>;
						qcom,wf-s-repeat-count = <0x1>;
						qcom,wf-vmax-mv = <0xe10>;
					};

					wf_2 {
						qcom,effect-id = <0x2>;
						qcom,lra-auto-resonance-disable;
						qcom,wf-pattern = [7e 7e];
						qcom,wf-play-rate-us = <0xfa0>;
						qcom,wf-vmax-mv = <0xe10>;
					};

					wf_3 {
						qcom,effect-id = <0x3>;
						qcom,lra-auto-resonance-disable;
						qcom,wf-pattern = [7e 7e 7e];
						qcom,wf-play-rate-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
					};

					wf_4 {
						qcom,effect-id = <0x4>;
						qcom,lra-auto-resonance-disable;
						qcom,wf-pattern = [7e 7e];
						qcom,wf-play-rate-us = <0x1388>;
						qcom,wf-vmax-mv = <0xe10>;
					};

					wf_5 {
						qcom,effect-id = <0x5>;
						qcom,lra-auto-resonance-disable;
						qcom,wf-brake-pattern = <0x3000000>;
						qcom,wf-pattern = [7e 7e 7e];
						qcom,wf-play-rate-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
					};
				};
			};

			qcom,pm660l@2 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				reg = <0x2 0x0>;

				pinctrl@c000 {
					#gpio-cells = <0x2>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pm660l_gpio1", "pm660l_gpio2", "pm660l_gpio3", "pm660l_gpio4", "pm660l_gpio5", "pm660l_gpio6", "pm660l_gpio7", "pm660l_gpio8", "pm660l_gpio9", "pm660l_gpio10", "pm660l_gpio11", "pm660l_gpio12";
					interrupts = <0x2 0xc0 0x0 0x0 0x2 0xc1 0x0 0x0 0x2 0xc2 0x0 0x0 0x2 0xc3 0x0 0x0 0x2 0xc4 0x0 0x0 0x2 0xc5 0x0 0x0 0x2 0xc6 0x0 0x0 0x2 0xc7 0x0 0x0 0x2 0xc8 0x0 0x0 0x2 0xc9 0x0 0x0 0x2 0xca 0x0 0x0 0x2 0xcb 0x0 0x0>;
					phandle = <0x1d0>;
					reg = <0xc000 0xc00>;

					key_vol_up {

						key_vol_up_default {
							bias-pull-up;
							function = "normal";
							input-enable;
							phandle = <0x1ce>;
							pins = "gpio7";
							power-source = <0x0>;
						};
					};
				};

				qcom,pbs@7300 {
					compatible = "qcom,qpnp-pbs";
					phandle = <0x1c>;
					reg = <0x7300 0x100>;
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					qcom,hard-reset-poweroff-type = <0x4>;
					qcom,secondary-pon-reset;
					reg = <0x800 0x100>;
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0x1b>;
					reg = <0x100 0x100>;
				};

				qcom,temp-alarm@2400 {
					#thermal-sensor-cells = <0x0>;
					compatible = "qcom,spmi-temp-alarm";
					interrupts = <0x2 0x24 0x0 0x1>;
					phandle = <0x20>;
					qcom,temperature-threshold-set = <0x1>;
					reg = <0x2400 0x100>;
				};
			};

			qcom,pm660l@3 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				phandle = <0x201>;
				reg = <0x3 0x0>;

				anlg-cdc@f000 {
					#address-cells = <0x2>;
					#size-cells = <0x0>;
					cdc-vdd-mic-bias-supply = <0x17>;
					cdc-vdd-pa-supply = <0x1e>;
					cdc-vdda-cp-supply = <0x1e>;
					compatible = "qcom,pmic-analog-codec";
					interrupt-names = "spk_cnp_int", "spk_clip_int", "spk_ocp_int", "ins_rem_det1", "but_rel_det", "but_press_det", "ins_rem_det", "mbhc_int", "ear_ocp_int", "hphr_ocp_int", "hphl_ocp_det", "ear_cnp_int", "hphr_cnp_int", "hphl_cnp_int";
					interrupt-parent = <0x1d>;
					interrupts = <0x3 0xf0 0x0 0x4 0x3 0xf0 0x1 0x4 0x3 0xf0 0x2 0x4 0x3 0xf0 0x3 0x4 0x3 0xf0 0x4 0x4 0x3 0xf0 0x5 0x4 0x3 0xf0 0x6 0x4 0x3 0xf0 0x7 0x4 0x3 0xf1 0x0 0x4 0x3 0xf1 0x1 0x4 0x3 0xf1 0x2 0x4 0x3 0xf1 0x3 0x4 0x3 0xf1 0x4 0x4 0x3 0xf1 0x5 0x4>;
					phandle = <0x19b>;
					qcom,cdc-mclk-clk-rate = <0x927c00>;
					qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
					qcom,cdc-static-supplies = "cdc-vdda-cp", "cdc-vdd-pa";
					qcom,cdc-vdd-mic-bias-current = <0x1388>;
					qcom,cdc-vdd-mic-bias-voltage = <0x2f1e80 0x2f1e80>;
					qcom,cdc-vdd-pa-current = <0x3f7a0>;
					qcom,cdc-vdd-pa-voltage = <0x1f20c0 0x1f20c0>;
					qcom,cdc-vdda-cp-current = <0xc350>;
					qcom,cdc-vdda-cp-voltage = <0x1cfde0 0x1f47d0>;
					reg = <0xf000 0x200>;
					status = "disabled";

					msm-dig-codec {
						compatible = "qcom,msm-digital-codec";
						phandle = <0x19a>;
						reg = <0x152c0000 0x0>;
					};
				};

				qcom,leds@d000 {
					compatible = "qcom,tri-led";
					phandle = <0x203>;
					reg = <0xd000 0x100>;

					blue {
						label = "blue";
						led-sources = <0x2>;
						linux,default-trigger = "timer";
						pwms = <0x1a 0x0 0xf4240>;
					};

					green {
						label = "green";
						led-sources = <0x1>;
						linux,default-trigger = "timer";
						pwms = <0x1a 0x1 0xf4240>;
					};

					red {
						label = "red";
						led-sources = <0x0>;
						linux,default-trigger = "timer";
						pwms = <0x1a 0x2 0xf4240>;
					};
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led-v2";
					interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
					interrupts = <0x3 0xd3 0x0 0x1 0x3 0xd3 0x3 0x1 0x3 0xd3 0x4 0x1>;
					label = "flash";
					phandle = <0x205>;
					qcom,hdrm-auto-mode;
					qcom,isc-delay = <0xc0>;
					qcom,open-circuit-det;
					qcom,pmic-revid = <0x1b>;
					qcom,short-circuit-det;
					qcom,thermal-derate-current = <0xc8 0x1f4 0x3e8>;
					qcom,thermal-derate-en;
					qcom,vph-droop-det;
					reg = <0xd300 0x100>;

					qcom,flash_0 {
						label = "flash";
						phandle = <0x206>;
						qcom,current-ma = <0x3e8>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,duration-ms = <0x500>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x0>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:flash_0";
						qcom,max-current = <0x5dc>;
					};

					qcom,flash_1 {
						label = "flash";
						phandle = <0x207>;
						qcom,current-ma = <0x3e8>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,duration-ms = <0x500>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x1>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:flash_1";
						qcom,max-current = <0x5dc>;
					};

					qcom,flash_2 {
						label = "flash";
						phandle = <0x208>;
						qcom,current-ma = <0x1f4>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,duration-ms = <0x500>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x2>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:flash_2";
						qcom,max-current = <0x2ee>;
					};

					qcom,led_switch_0 {
						label = "switch";
						phandle = <0x20c>;
						qcom,default-led-trigger = "switch0_trigger";
						qcom,led-mask = <0x3>;
						qcom,led-name = "led:switch_0";
					};

					qcom,led_switch_1 {
						label = "switch";
						phandle = <0x20d>;
						qcom,default-led-trigger = "switch1_trigger";
						qcom,led-mask = <0x4>;
						qcom,led-name = "led:switch_1";
					};

					qcom,torch_0 {
						label = "torch";
						phandle = <0x209>;
						qcom,current-ma = <0x12c>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x0>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:torch_0";
						qcom,max-current = <0x1f4>;
					};

					qcom,torch_1 {
						label = "torch";
						phandle = <0x20a>;
						qcom,current-ma = <0x12c>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x1>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:torch_1";
						qcom,max-current = <0x1f4>;
					};

					qcom,torch_2 {
						label = "torch";
						phandle = <0x20b>;
						qcom,current-ma = <0x12c>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x2>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:torch_2";
						qcom,max-current = <0x1f4>;
					};
				};

				qcom,leds@d800 {
					compatible = "qcom,pm660l-spmi-wled";
					interrupt-names = "ovp-irq";
					interrupts = <0x3 0xd8 0x1 0x1>;
					label = "backlight";
					phandle = <0x204>;
					qcom,auto-calibration;
					qcom,pmic-revid = <0x1b>;
					qcom,sync-dly = <0x320>;
					reg = <0xd800 0x100 0xd900 0x100>;
					reg-names = "wled-ctrl-base", "wled-sink-base";
					status = "ok";
				};

				qcom,pwms@b100 {
					#pwm-cells = <0x2>;
					compatible = "qcom,pwm-lpg";
					phandle = <0x1a>;
					qcom,lut-patterns = <0x0 0xa 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0xa 0x0>;
					qcom,num-lpg-channels = <0x3>;
					reg = <0xb100 0x300 0xb000 0x100>;
					reg-names = "lpg-base", "lut-base";

					lpg1 {
						qcom,lpg-chan-id = <0x1>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-pause-hi-count = <0x2>;
						qcom,ramp-pause-lo-count = <0x2>;
						qcom,ramp-step-ms = <0x64>;
					};

					lpg2 {
						qcom,lpg-chan-id = <0x2>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-pause-hi-count = <0x2>;
						qcom,ramp-pause-lo-count = <0x2>;
						qcom,ramp-step-ms = <0x64>;
					};

					lpg3 {
						qcom,lpg-chan-id = <0x3>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-pause-hi-count = <0x2>;
						qcom,ramp-pause-lo-count = <0x2>;
						qcom,ramp-step-ms = <0x64>;
					};
				};

				qcom,pwms@b400 {
					#pwm-cells = <0x2>;
					compatible = "qcom,pwm-lpg";
					phandle = <0x202>;
					qcom,num-lpg-channels = <0x1>;
					reg = <0xb400 0x100>;
					reg-names = "lpg-base";
				};

				qpnp-labibb-regulator {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-labibb-regulator";
					phandle = <0x210>;
					qcom,pmic-revid = <0x1b>;
					qcom,swire-control;
					status = "disabled";

					qcom,ibb@dc00 {
						phandle = <0x211>;
						qcom,qpnp-ibb-init-amoled-voltage = <0x3d0900>;
						qcom,qpnp-ibb-init-voltage = <0x3d0900>;
						qcom,qpnp-ibb-min-voltage = <0x155cc0>;
						qcom,qpnp-ibb-slew-rate = <0x1e8480>;
						qcom,qpnp-ibb-step-size = <0x186a0>;
						reg = <0xdc00 0x100>;
						reg-names = "ibb_reg";
						regulator-max-microvolt = <0x602160>;
						regulator-min-microvolt = <0x3d0900>;
						regulator-name = "ibb_reg";
					};

					qcom,lab@de00 {
						phandle = <0x212>;
						qcom,notify-lab-vreg-ok-sts;
						qcom,qpnp-lab-init-amoled-voltage = <0x4630c0>;
						qcom,qpnp-lab-init-voltage = <0x4630c0>;
						qcom,qpnp-lab-min-voltage = <0x4630c0>;
						qcom,qpnp-lab-slew-rate = <0x1388>;
						qcom,qpnp-lab-step-size = <0x186a0>;
						reg = <0xde00 0x100>;
						reg-names = "lab";
						regulator-max-microvolt = <0x5d1420>;
						regulator-min-microvolt = <0x4630c0>;
						regulator-name = "lab_reg";
					};
				};

				qpnp-lcdb@ec00 {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-lcdb-regulator";
					interrupt-names = "sc-irq";
					interrupts = <0x3 0xec 0x1 0x1>;
					phandle = <0x20e>;
					qcom,pmic-revid = <0x1b>;
					reg = <0xec00 0x100>;

					ldo {
						label = "ldo";
						phandle = <0x1dc>;
						regulator-max-microvolt = <0x5b8d80>;
						regulator-min-microvolt = <0x3d0900>;
						regulator-name = "lcdb_ldo";
					};

					ncp {
						label = "ncp";
						phandle = <0x1dd>;
						regulator-max-microvolt = <0x5b8d80>;
						regulator-min-microvolt = <0x3d0900>;
						regulator-name = "lcdb_ncp";
					};
				};

				qpnp-oledb@e000 {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-oledb-regulator";
					label = "oledb";
					phandle = <0x20f>;
					qcom,ext-pin-control;
					qcom,pbs-client = <0x1c>;
					qcom,pmic-revid = <0x1b>;
					qcom,swire-control;
					reg = <0xe000 0x100>;
					regulator-max-microvolt = <0x7b98a0>;
					regulator-min-microvolt = <0x4c4b40>;
					regulator-name = "regulator-oledb";
					status = "disabled";
				};
			};
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,sps-dma@0xc144000 {
			#dma-cells = <0x4>;
			compatible = "qcom,sps-dma";
			interrupts = <0x0 0xee 0x4>;
			phandle = <0x108>;
			qcom,summing-threshold = <0x10>;
			reg = <0xc144000 0x1f000>;
		};

		qcom,sps-dma@0xc184000 {
			#dma-cells = <0x4>;
			compatible = "qcom,sps-dma";
			interrupts = <0x0 0xef 0x4>;
			phandle = <0x115>;
			qcom,summing-threshold = <0x10>;
			reg = <0xc184000 0x1f000>;
		};

		qcom,system-stats {
			compatible = "qcom,system-stats";
			qcom,masters = "APSS", "MPSS", "ADSP", "CDSP", "TZ";
			qcom,rpm-code-ram = <0xfc>;
			qcom,rpm-msg-ram = <0x78>;
		};

		qcom,turing@1a300000 {
			clock-names = "xo";
			clocks = <0x68 0x90>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			interrupts-extended = <0x1 0x0 0x206 0x1 0x8e 0x0 0x0 0x8e 0x2 0x0 0x8e 0x1 0x0 0x8e 0x3 0x0>;
			memory-region = <0x8d>;
			qcom,firmware-name = "cdsp";
			qcom,mas-crypto = <0x81>;
			qcom,pas-id = <0x12>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x8f 0x0>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,sysmon-id = <0x7>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			reg = <0x1a300000 0x100>;
			reg-names = "base_reg";
			status = "ok";
			vdd_cx-supply = <0x60>;
		};

		qcom,venus@cce0000 {
			clock-names = "core_clk", "mnoc_ahb_clk", "iface_clk", "noc_axi_clk", "bus_clk";
			clocks = <0x66 0xb6 0x66 0xa9 0x66 0xb4 0x68 0x70 0x66 0xb5>;
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x82>;
			qcom,firmware-name = "venus";
			qcom,mas-crypto = <0x81>;
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,pas-id = <0x9>;
			qcom,proxy-clock-names = "core_clk", "mnoc_ahb_clk", "iface_clk", "noc_axi_clk", "bus_clk";
			qcom,proxy-reg-names = "vdd";
			qcom,proxy-timeout-ms = <0x64>;
			reg = <0xcce0000 0x4000>;
			status = "ok";
			vdd-supply = <0x80>;
		};

		qcom,vfe {
			compatible = "qcom,vfe";
			num_child = <0x2>;
		};

		qcom,vfe0@ca10000 {
			camss-vdd-supply = <0xf1>;
			cell-index = <0x0>;
			clock-names = "mmss_throttle_camss_axi_clk", "mmssnoc_axi", "mnoc_ahb_clk", "bimc_smmu_ahb_clk", "bimc_smmu_axi_clk", "camss_ahb_clk", "camss_top_ahb_clk", "vfe_clk_src", "camss_vfe_clk", "camss_vfe_stream_clk", "camss_vfe_ahb_clk", "camss_vfe_vbif_ahb_clk", "camss_vfe_vbif_axi_clk", "camss_csi_vfe_clk";
			clocks = <0x66 0xac 0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58 0x66 0x59 0x66 0x87 0x66 0xbb 0x66 0x89 0x66 0x8a 0x66 0x88 0x66 0x8e 0x66 0x8f 0x66 0x77>;
			compatible = "qcom,vfe48";
			ds-entries = <0x11>;
			ds-regs = <0x424 0x428 0x42c 0x430 0x434 0x438 0x43c 0x440 0x444 0x448 0x44c 0x450 0x454 0x458 0x45c 0x460 0x464>;
			ds-settings = <0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0x110>;
			interrupt-names = "vfe";
			interrupts = <0x0 0x13a 0x4>;
			phandle = <0x2dc>;
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x22551000 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,msm-bus,name = "msm_camera_vfe";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1d 0x200 0x0 0x0 0x1d 0x200 0x5f5e100 0x5f5e100>;
			qcom,msm-bus-vector-dyn-vote;
			qcom,vdd-names = "vdd", "camss-vdd", "smmu-vdd";
			qcom,vfe-cx-ipeak = <0xfa 0x2>;
			qos-entries = <0x8>;
			qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420>;
			qos-settings = <0xaaa5aaa5 0xaaa5aaa5 0xaaa5aaa5 0xaa55aaa5 0xaa55aa55 0xaa55aa55 0xaa55aa55 0x5aa55>;
			reg = <0xca10000 0x4000 0xca40000 0x3000>;
			reg-names = "vfe", "vfe_vbif";
			smmu-vdd-supply = <0xf0>;
			status = "ok";
			vbif-entries = <0x3>;
			vbif-regs = <0x124 0xac 0xd0>;
			vbif-settings = <0x3 0x40 0x1010>;
			vdd-supply = <0x148>;
		};

		qcom,vfe1@ca14000 {
			camss-vdd-supply = <0xf1>;
			cell-index = <0x1>;
			clock-names = "mmss_throttle_camss_axi_clk", "mmssnoc_axi", "mnoc_ahb_clk", "bimc_smmu_ahb_clk", "bimc_smmu_axi_clk", "camss_ahb_clk", "camss_top_ahb_clk", "vfe_clk_src", "camss_vfe_clk", "camss_vfe_stream_clk", "camss_vfe_ahb_clk", "camss_vfe_vbif_ahb_clk", "camss_vfe_vbif_axi_clk", "camss_csi_vfe_clk";
			clocks = <0x66 0xac 0x68 0x70 0x66 0xa9 0x66 0x57 0x66 0x58 0x66 0x59 0x66 0x87 0x66 0xbc 0x66 0x8c 0x66 0x8d 0x66 0x8b 0x66 0x8e 0x66 0x8f 0x66 0x78>;
			compatible = "qcom,vfe48";
			ds-entries = <0x11>;
			ds-regs = <0x424 0x428 0x42c 0x430 0x434 0x438 0x43c 0x440 0x444 0x448 0x44c 0x450 0x454 0x458 0x45c 0x460 0x464>;
			ds-settings = <0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0xcccc1111 0x110>;
			interrupt-names = "vfe";
			interrupts = <0x0 0x13b 0x4>;
			phandle = <0x2dd>;
			qcom,clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x22551000 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,msm-bus,name = "msm_camera_vfe";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1d 0x200 0x0 0x0 0x1d 0x200 0x5f5e100 0x5f5e100>;
			qcom,msm-bus-vector-dyn-vote;
			qcom,vdd-names = "vdd", "camss-vdd", "smmu-vdd";
			qcom,vfe-cx-ipeak = <0xfa 0x2>;
			qos-entries = <0x8>;
			qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418 0x41c 0x420>;
			qos-settings = <0xaaa5aaa5 0xaaa5aaa5 0xaaa5aaa5 0xaa55aaa5 0xaa55aa55 0xaa55aa55 0xaa55aa55 0x5aa55>;
			reg = <0xca14000 0x4000 0xca40000 0x3000>;
			reg-names = "vfe", "vfe_vbif";
			smmu-vdd-supply = <0xf0>;
			status = "ok";
			vbif-entries = <0x3>;
			vbif-regs = <0x124 0xac 0xd0>;
			vbif-settings = <0x3 0x40 0x1010>;
			vdd-supply = <0x149>;
		};

		qcom,vidc@cc00000 {
			clock-names = "gcc_mmss_sys_noc_axi_clk", "mmssnoc_axi_clk", "mmss_throttle_video_axi_clk", "mmss_mnoc_ahb_clk", "mmss_bimc_smmu_ahb_clk", "mmss_bimc_smmu_axi_clk", "mmss_video_core_clk", "mmss_video_ahb_clk", "mmss_video_axi_clk", "mmss_video_core0_clk";
			clocks = <0x3c 0x4c 0x68 0x70 0x66 0xb2 0x66 0xa9 0x66 0x57 0x66 0x58 0x66 0xb6 0x66 0xb4 0x66 0xb5 0x66 0xb7>;
			compatible = "qcom,msm-vidc";
			interrupts = <0x0 0x11f 0x4>;
			phandle = <0x2e3>;
			qcom,allowed-clock-rates = <0x1ee62800 0x1a524800 0x18148d00 0x1312d000 0x100da650 0x7f27450>;
			qcom,clock-configs = <0x0 0x0 0x0 0x0 0x0 0x0 0x3 0x0 0x2 0x3>;
			qcom,clock-freq-threshold = <0x1ee62800>;
			qcom,cx-ipeak-data = <0xfa 0x4>;
			qcom,dcvs-limit = <0x7e90 0x1e 0x7e90 0x18>;
			qcom,dcvs-tbl = <0xdb240 0xbf400 0xef100 0x3f00000c 0xc7380 0xb34c0 0xca800 0xc000000 0xdb240 0xdb240 0xef100 0x4000004>;
			qcom,firmware-name = "venus";
			qcom,hfi = "venus";
			qcom,hfi-version = "3xx";
			qcom,max-hw-load = <0xfd200>;
			qcom,max-secure-instances = <0x5>;
			qcom,reg-presets = <0x80010 0x1f001f 0x80018 0x156 0x8001c 0x156>;
			qcom,sw-power-collapse;
			reg = <0xcc00000 0x100000>;
			smmu-vdd-supply = <0xf0>;
			status = "ok";
			venus-core0-supply = <0x14e>;
			venus-supply = <0x80>;

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x1 0x1>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "performance";
			};

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-master = <0x1>;
				qcom,bus-range-kbps = <0x1 0x1>;
				qcom,bus-slave = <0x254>;
				qcom,mode = "performance";
			};

			non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0xff 0x400 0xff 0x401 0xff 0x40a 0xff 0x407 0xff 0x40e 0xff 0x40f 0xff 0x408 0xff 0x409 0xff 0x40b 0xff 0x40c 0xff 0x40d 0xff 0x410 0xff 0x421 0xff 0x428 0xff 0x429 0xff 0x42b 0xff 0x42c 0xff 0x42d 0xff 0x411 0xff 0x431>;
				label = "venus_ns";
				qcom,iommu-dma-addr-pool = <0x79000000 0x60000000>;
				virtual-addr-pool = <0x79000000 0x60000000>;
			};

			qcom,clock-freq-tbl {

				qcom,profile-dec {
					qcom,codec-mask = <0xf3ffffff>;
					qcom,cycles-per-mb = <0x163>;
				};

				qcom,profile-enc {
					qcom,codec-mask = <0x55555555>;
					qcom,cycles-per-mb = <0x3a3>;
					qcom,low-power-mode-factor = <0x8206>;
				};

				qcom,profile-hevcdec {
					qcom,codec-mask = <0xc000000>;
					qcom,cycles-per-mb = <0x190>;
				};
			};

			secure_bitstream_cb {
				buffer-types = <0x241>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0xff 0x500 0xff 0x502 0xff 0x509 0xff 0x50a 0xff 0x50b 0xff 0x50e 0xff 0x526 0xff 0x529 0xff 0x52b>;
				label = "venus_sec_bitstream";
				qcom,iommu-dma-addr-pool = <0x51000000 0x28000000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x51000000 0x28000000>;
			};

			secure_non_pixel_cb {
				buffer-types = <0x480>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0xff 0x505 0xff 0x507 0xff 0x508 0xff 0x50d 0xff 0x50f 0xff 0x525 0xff 0x528 0xff 0x52d 0xff 0x540>;
				label = "venus_sec_non_pixel";
				phandle = <0x2e5>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x28000000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xb>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x28000000>;
			};

			secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0xff 0x504 0xff 0x50c 0xff 0x510 0xff 0x52c>;
				label = "venus_sec_pixel";
				phandle = <0x2e4>;
				qcom,iommu-dma-addr-pool = <0x29000000 0x28000000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x29000000 0x28000000>;
			};

			venus-ddr-gov {
				compatible = "qcom,msm-vidc,governor,table";
				status = "ok";

				qcom,bus-freq-table {

					qcom,profile-dec {
						qcom,codec-mask = <0xffffffff>;
						qcom,load-busfreq-tbl = <0xef100 0x241648 0xd2f00 0x1e2e90 0x77880 0x1149c8 0x69780 0xf2ad0 0x3bc40 0x8d9a0 0x34bc0 0x7a508 0x1a5e0 0x3e418 0x0 0x0>;
					};

					qcom,profile-dec-ubwc {
						qcom,codec-mask = <0xffffffff>;
						qcom,load-busfreq-tbl = <0xef100 0x1cdea0 0xd2f00 0x17b650 0x77880 0xda818 0x69780 0xbeac8 0x3bc40 0x704e0 0x34bc0 0x497c8 0x1a5e0 0x31510 0x0 0x0>;
						qcom,ubwc-mode;
					};

					qcom,profile-dec-ubwc-10bit {
						qcom,codec-mask = <0xffffffff>;
						qcom,load-busfreq-tbl = <0xef100 0x255400 0xd2f00 0x202c00 0x77880 0x126c00 0x69780 0x102800 0x3bc40 0x96800 0x34bc0 0x82800 0x1a5e0 0x42400 0x0 0x0>;
						qcom,ubwc-10bit;
					};

					qcom,profile-enc {
						qcom,codec-mask = <0x55555555>;
						qcom,load-busfreq-tbl = <0xef100 0xfee20 0xd2f00 0xd88d8 0x77880 0xa2990 0x69780 0x8d1d0 0x3bc40 0x54790 0x34bc0 0x47888 0x1a5e0 0x24dd8 0x0 0x0>;
					};
				};
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x241648>;
				qcom,bus-slave = <0x200>;
				qcom,mode = "venus-ddr";
			};
		};

		qcom,wcd-dsp-glink {
			compatible = "qcom,wcd-dsp-glink";
			phandle = <0x2e7>;
			qcom,wdsp-channels = "g_glink_ctrl", "g_glink_persistent_data_nild", "g_glink_persistent_data_ild", "g_glink_audio_data";
		};

		qcom,wcd-dsp-mgr {
			compatible = "qcom,wcd-dsp-mgr";
			phandle = <0x2e6>;
			qcom,img-filename = "cpe_9340";
			qcom,wdsp-components = <0x14f 0x0 0x150 0x1 0x151 0x2>;
		};

		qcom,wdt@17817000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x0 0x3 0x1 0x0 0x4 0x4>;
			phandle = <0x213>;
			qcom,bark-time = <0x2af8>;
			qcom,ipi-ping;
			qcom,pet-time = <0x2710>;
			qcom,wakeup-enable;
			reg = <0x17817000 0x1000>;
			reg-names = "wdt-base";
		};

		qcrypto@1de0000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x68 0x87 0x68 0x87 0x68 0x87 0x68 0x87>;
			compatible = "qcom,qcrypto";
			interrupts = <0x0 0xce 0x4>;
			phandle = <0x25b>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x60180 0x60180>;
			qcom,use-sw-aead-algo;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			adsp {
				qcom,instance-id = <0x1>;

				adsp_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x28d>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x28e>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};

			modem {
				qcom,instance-id = <0x0>;

				modem_current {
					#cooling-cells = <0x2>;
					phandle = <0x28b>;
					qcom,qmi-dev-name = "modem_current";
				};

				modem_pa {
					#cooling-cells = <0x2>;
					phandle = <0x289>;
					qcom,qmi-dev-name = "pa";
				};

				modem_proc {
					#cooling-cells = <0x2>;
					phandle = <0x28a>;
					qcom,qmi-dev-name = "modem";
				};

				modem_skin {
					#cooling-cells = <0x2>;
					phandle = <0x28c>;
					qcom,qmi-dev-name = "modem_skin";
				};

				modem_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x39>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};
		};

		qrng@793000 {
			clock-names = "iface_clk";
			clocks = <0x3c 0x54>;
			compatible = "qcom,msm-rng";
			phandle = <0x25e>;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x320>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			reg = <0x793000 0x1000>;
		};

		qseecom@86d00000 {
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x68 0x88 0x68 0x88 0x68 0x88 0x68 0x88>;
			compatible = "qcom,qseecom";
			phandle = <0x259>;
			qcom,ce-opp-freq = <0xa37d070>;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,fde-key-size;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,msm-bus,name = "qseecom-noc";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x37 0x200 0x0 0x0 0x37 0x200 0x30d40 0x61a80 0x37 0x200 0x493e0 0xc3500 0x37 0x200 0x61a80 0xf4240>;
			qcom,no-clock-support;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
			qcom,support-fde;
			reg = <0x86d00000 0x2200000>;
			reg-names = "secapp-region";
		};

		qusb@c012000 {
			clock-names = "ref_clk_src", "ref_clk", "cfg_ahb_clk";
			clocks = <0x68 0x5c 0x3c 0x57 0x3c 0x71>;
			compatible = "qcom,qusb2phy";
			phandle = <0x16>;
			phy_type = "utmi";
			qcom,major-rev = <0x1>;
			qcom,phy-clk-scheme = "cml";
			qcom,qusb-phy-init-seq = <0xf8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x30 0x8 0x79 0xc 0x21 0x10 0x14 0x9c 0x9f 0x1c 0x0 0x18>;
			qcom,tune2-efuse-bit-pos = <0x19>;
			qcom,tune2-efuse-num-bits = <0x4>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xe1d48>;
			reg = <0xc012000 0x180 0x1fcb24c 0x4 0x780240 0x4 0x188018 0x4>;
			reg-names = "qusb_phy_base", "tcsr_clamp_dig_n_1p8", "tune2_efuse_addr", "ref_clk_addr";
			reset-names = "phy_reset";
			resets = <0x3c 0x0>;
			vdd-supply = <0x104>;
			vdda18-supply = <0x63>;
			vdda33-supply = <0x17>;
		};

		qusb@c014000 {
			clock-names = "cfg_ahb_clk", "ref_clk", "ref_clk_src";
			clocks = <0x3c 0x71 0x3c 0x58 0x68 0x5c>;
			compatible = "qcom,qusb2phy";
			phandle = <0x105>;
			phy_type = "utmi";
			qcom,hold-reset;
			qcom,major-rev = <0x1>;
			qcom,phy-clk-scheme = "cml";
			qcom,qusb-phy-init-seq = <0xf8 0x80 0xb3 0x84 0x83 0x88 0xc0 0x8c 0x30 0x8 0x79 0xc 0x21 0x10 0x14 0x9c 0x9f 0x1c 0x0 0x18>;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xe1d48>;
			reg = <0xc014000 0x180 0x188014 0x4>;
			reg-names = "qusb_phy_base", "ref_clk_addr";
			reset-names = "phy_reset";
			resets = <0x3c 0x1>;
			vdd-supply = <0x104>;
			vdda18-supply = <0x63>;
			vdda33-supply = <0x17>;
		};

		regulator@01fcf004 {
			compatible = "qcom,mem-acc-regulator";
			phandle = <0xed>;
			qcom,acc-sel-l1-bit-pos = <0x0>;
			qcom,acc-sel-l1-bit-size = <0x1>;
			qcom,corner-acc-map = <0x1 0x0>;
			reg = <0x1fcf004 0x4>;
			reg-names = "acc-sel-l1";
			regulator-max-microvolt = <0x2>;
			regulator-min-microvolt = <0x1>;
			regulator-name = "gfx_mem_acc_corner";
		};

		restart@10ac000 {
			compatible = "qcom,pshold";
			reg = <0x10ac000 0x4 0x1fd3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		rpm-glink {
			compatible = "qcom,glink-rpm";
			interrupts = <0x0 0xa8 0x1>;
			mboxes = <0x79 0x0>;
			qcom,rpm-msg-ram = <0x78>;

			qcom,rpm_glink_ssr {
				qcom,glink-channels = "glink_ssr";
				qcom,notify-edges = <0x7a 0x7b 0x7c>;
			};
		};

		rpm-memory@0x778000 {
			compatible = "qcom,rpm-code-ram";
			phandle = <0xfc>;
			reg = <0x778000 0x5000>;
		};

		sdcc1ice@c0c8000 {
			clock-names = "ice_core_clk_src", "ice_core_clk", "bus_clk", "iface_clk";
			clocks = <0x3c 0xa7 0x3c 0x5c 0x3c 0x5b 0x3c 0x5a>;
			compatible = "qcom,ice";
			phandle = <0x290>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,enable-ice-clk;
			qcom,instance-type = "sdcc";
			qcom,msm-bus,name = "sdcc_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x0 0x0 0x4e 0x200 0x3e8 0x0>;
			qcom,op-freq-hz = <0x11e1a300 0x0 0x0 0x0>;
			reg = <0xc0c8000 0x8000>;
		};

		sdhci@c084000 {
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x5d 0x3c 0x5e>;
			compatible = "qcom,sdhci-msm-v5";
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0x7d 0x4 0x0 0xdd 0x4>;
			phandle = <0x234>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,bus-width = <0x4>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x1 0x260 0x0 0x0 0x51 0x200 0x416 0x640 0x1 0x260 0x640 0x640 0x51 0x200 0xcc3e 0x13880 0x1 0x260 0x13880 0x13880 0x51 0x200 0xff50 0x186a0 0x1 0x260 0x186a0 0x186a0 0x51 0x200 0x1fe9e 0x30d40 0x1 0x260 0x208c8 0x208c8 0x51 0x200 0x3fd3e 0x30d40 0x1 0x260 0x249f0 0x249f0 0x51 0x200 0x3fd3e 0x61a80 0x1 0x260 0x493e0 0x493e0 0x51 0x200 0x146cc2 0x3e8000 0x1 0x260 0x146cc2 0x3e8000>;
			qcom,pm-qos-cpu-groups = <0xf 0xf0>;
			qcom,pm-qos-irq-latency = <0x2b 0x206>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x2b 0x206 0x28 0x206>;
			reg = <0xc084000 0x1000>;
			reg-names = "hc_mem";
			status = "disabled";
		};

		sdhci@c0c4000 {
			clock-names = "iface_clk", "core_clk", "ice_core_clk";
			clocks = <0x3c 0x5a 0x3c 0x5b 0x3c 0x5c>;
			compatible = "qcom,sdhci-msm-v5", "qcom,sdhci-msm-cqe";
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0x6e 0x4 0x0 0x70 0x4>;
			phandle = <0x233>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0x17d78400 0xffffffff>;
			qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
			qcom,bus-width = <0x8>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,ice-clk-rates = <0x11e1a300 0x47868c0>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x9>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x4e 0x200 0x0 0x0 0x1 0x25e 0x0 0x0 0x4e 0x200 0x416 0x640 0x1 0x25e 0x640 0x640 0x4e 0x200 0xcc3e 0x13880 0x1 0x25e 0x13880 0x13880 0x4e 0x200 0xff50 0x186a0 0x1 0x25e 0x186a0 0x186a0 0x4e 0x200 0x1fe9e 0x30d40 0x1 0x25e 0x208c8 0x208c8 0x4e 0x200 0x1fe9e 0x30d40 0x1 0x25e 0x249f0 0x249f0 0x4e 0x200 0x3fd3e 0x61a80 0x1 0x25e 0x493e0 0x493e0 0x4e 0x200 0x3fd3e 0x61a80 0x1 0x25e 0x493e0 0x493e0 0x4e 0x200 0x146cc2 0x3e8000 0x1 0x25e 0x146cc2 0x3e8000>;
			qcom,nonremovable;
			qcom,pm-qos-cmdq-latency-us = <0x2b 0x206 0x28 0x206>;
			qcom,pm-qos-cpu-groups = <0xf 0xf0>;
			qcom,pm-qos-irq-latency = <0x2b 0x206>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x2b 0x206 0x28 0x206>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			reg = <0xc0c4000 0x1000 0xc0c5000 0x1000 0xc0c8000 0x8000>;
			reg-names = "hc_mem", "cqhci_mem", "cqhci_ice";
			status = "disabled";
		};

		sdw_clk_data_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0x1ca>;
			pinctrl-0 = <0x1c6 0x1c7>;
			pinctrl-1 = <0x1c8 0x1c9>;
			pinctrl-names = "aud_active", "aud_sleep";
		};

		serial@0c170000 {
			clock-names = "core", "iface";
			clocks = <0x3c 0x2d 0x3c 0x23>;
			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
			interrupts = <0x0 0x6c 0x4>;
			phandle = <0x220>;
			reg = <0xc170000 0x1000>;
			status = "disabled";
		};

		serial@0c1b0000 {
			clock-names = "core", "iface";
			clocks = <0x3c 0x38 0x3c 0x2e>;
			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
			interrupts = <0x0 0x72 0x4>;
			phandle = <0x221>;
			reg = <0xc1b0000 0x1000>;
			status = "disabled";
		};

		slim@151c0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			interrupts = <0x0 0xa3 0x4 0x0 0xa4 0x4>;
			iommus = <0x3f 0x188b 0x0 0x3f 0x188c 0x0 0x3f 0x1892 0x0 0x3f 0x1893 0x0 0x3f 0x1894 0x0>;
			phandle = <0x222>;
			qcom,apps-ch-pipes = <0x7e0000>;
			qcom,arm-smmu;
			qcom,ea-pc = <0x260>;
			qcom,iommu-dma = "bypass";
			qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
			qcom,iommu-s1-bypass;
			qcom,use-64-bit-dma-mask;
			reg = <0x151c0000 0x2c000 0x15184000 0x2a000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			status = "okay";

			msm_dai_slim {
				compatible = "qcom,msm-dai-slim";
				elemental-addr = [ff ff ff fe 17 02];
				phandle = <0x225>;
			};

			tasha_codec {
				cdc-vdd-mic-bias-supply = <0x44>;
				clock-names = "wcd_clk", "wcd_native_clk";
				clocks = <0x42 0x0 0x43 0x0>;
				compatible = "qcom,tasha-slim-pgd";
				elemental-addr = [00 01 a0 01 17 02];
				interrupt-parent = <0x40>;
				interrupts = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e>;
				phandle = <0x223>;
				qcom,cdc-dmic-sample-rate = <0x493e00>;
				qcom,cdc-mad-dmic-rate = <0x927c0>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-micbias1-mv = <0x708>;
				qcom,cdc-micbias2-mv = <0x708>;
				qcom,cdc-micbias3-mv = <0x708>;
				qcom,cdc-micbias4-mv = <0x708>;
				qcom,cdc-slim-ifd = "tasha-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 a0 01 17 02];
				qcom,cdc-static-supplies = "cdc-vdd-mic-bias";
				qcom,cdc-vdd-mic-bias-current = <0x76c0>;
				qcom,cdc-vdd-mic-bias-voltage = <0x325aa0 0x325aa0>;
				qcom,wcd-rst-gpio-node = <0x41>;
				status = "disabled";

				msm_cdc_pinctrl_hph_en0 {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x1ba>;
					pinctrl-0 = <0x49>;
					pinctrl-1 = <0x4a>;
					pinctrl-names = "aud_active", "aud_sleep";
				};

				msm_cdc_pinctrl_hph_en1 {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x1bb>;
					pinctrl-0 = <0x4b>;
					pinctrl-1 = <0x4c>;
					pinctrl-names = "aud_active", "aud_sleep";
				};

				msm_cdc_pinctrll {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x4d>;
					pinctrl-0 = <0x45>;
					pinctrl-1 = <0x46>;
					pinctrl-names = "aud_active", "aud_sleep";
				};

				msm_cdc_pinctrlr {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x4e>;
					pinctrl-0 = <0x47>;
					pinctrl-1 = <0x48>;
					pinctrl-names = "aud_active", "aud_sleep";
				};

				swr_master {
					#address-cells = <0x2>;
					#size-cells = <0x0>;
					compatible = "qcom,swr-wcd";

					wsa881x@20170211 {
						compatible = "qcom,wsa881x";
						phandle = <0x1bd>;
						qcom,spkr-sd-n-node = <0x4d>;
						reg = <0x0 0x20170211>;
					};

					wsa881x@20170212 {
						compatible = "qcom,wsa881x";
						phandle = <0x1be>;
						qcom,spkr-sd-n-node = <0x4e>;
						reg = <0x0 0x20170212>;
					};

					wsa881x@21170213 {
						compatible = "qcom,wsa881x";
						phandle = <0x1bf>;
						qcom,spkr-sd-n-node = <0x4d>;
						reg = <0x0 0x21170213>;
					};

					wsa881x@21170214 {
						compatible = "qcom,wsa881x";
						phandle = <0x1c0>;
						qcom,spkr-sd-n-node = <0x4e>;
						reg = <0x0 0x21170214>;
					};
				};
			};

			tavil_codec {
				cdc-vdd-mic-bias-supply = <0x44>;
				clock-names = "wcd_clk";
				clocks = <0x4f 0x0>;
				compatible = "qcom,tavil-slim-pgd";
				elemental-addr = [00 01 50 02 17 02];
				interrupt-parent = <0x40>;
				interrupts = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f>;
				phandle = <0x14f>;
				qcom,cdc-dmic-sample-rate = <0x493e00>;
				qcom,cdc-mad-dmic-rate = <0x927c0>;
				qcom,cdc-mclk-clk-rate = <0x927c00>;
				qcom,cdc-micbias1-mv = <0x708>;
				qcom,cdc-micbias2-mv = <0x708>;
				qcom,cdc-micbias3-mv = <0x708>;
				qcom,cdc-micbias4-mv = <0x708>;
				qcom,cdc-slim-ifd = "tavil-slim-ifd";
				qcom,cdc-slim-ifd-elemental-addr = [00 00 50 02 17 02];
				qcom,cdc-static-supplies = "cdc-vdd-mic-bias";
				qcom,cdc-vdd-mic-bias-current = <0x76c0>;
				qcom,cdc-vdd-mic-bias-voltage = <0x325aa0 0x325aa0>;
				qcom,wcd-rst-gpio-node = <0x41>;
				qcom,wdsp-cmpnt-dev-name = "tavil_codec";

				msm_cdc_pinctrl_hph_en0 {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x1a3>;
					pinctrl-0 = <0x56>;
					pinctrl-1 = <0x57>;
					pinctrl-names = "aud_active", "aud_sleep";
				};

				msm_cdc_pinctrl_hph_en1 {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x1a4>;
					pinctrl-0 = <0x58>;
					pinctrl-1 = <0x59>;
					pinctrl-names = "aud_active", "aud_sleep";
				};

				msm_cdc_pinctrl_us_euro_sw {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x1a2>;
					pinctrl-0 = <0x54>;
					pinctrl-1 = <0x55>;
					pinctrl-names = "aud_active", "aud_sleep";
				};

				msm_cdc_pinctrl_usbc_audio_en1 {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x1a5>;
					pinctrl-0 = <0x5c>;
					pinctrl-1 = <0x5d>;
					pinctrl-names = "aud_active", "aud_sleep";
				};

				msm_cdc_pinctrl_usbc_audio_en2 {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x1a6>;
					pinctrl-0 = <0x5e>;
					pinctrl-1 = <0x5f>;
					pinctrl-names = "aud_active", "aud_sleep";
				};

				msm_cdc_pinctrll {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x5a>;
					pinctrl-0 = <0x50>;
					pinctrl-1 = <0x51>;
					pinctrl-names = "aud_active", "aud_sleep";
				};

				msm_cdc_pinctrlr {
					compatible = "qcom,msm-cdc-pinctrl";
					phandle = <0x5b>;
					pinctrl-0 = <0x52>;
					pinctrl-1 = <0x53>;
					pinctrl-names = "aud_active", "aud_sleep";
				};

				swr_master {
					#address-cells = <0x2>;
					#size-cells = <0x0>;
					compatible = "qcom,swr-wcd";

					wsa881x@20170211 {
						compatible = "qcom,wsa881x";
						phandle = <0x1b6>;
						qcom,spkr-sd-n-node = <0x5a>;
						reg = <0x0 0x20170211>;
					};

					wsa881x@20170212 {
						compatible = "qcom,wsa881x";
						phandle = <0x1b7>;
						qcom,spkr-sd-n-node = <0x5b>;
						reg = <0x0 0x20170212>;
					};

					wsa881x@21170213 {
						compatible = "qcom,wsa881x";
						phandle = <0x1b8>;
						qcom,spkr-sd-n-node = <0x5a>;
						reg = <0x0 0x21170213>;
					};

					wsa881x@21170214 {
						compatible = "qcom,wsa881x";
						phandle = <0x1b9>;
						qcom,spkr-sd-n-node = <0x5b>;
						reg = <0x0 0x21170214>;
					};
				};

				wcd_pinctrl@5 {
					#gpio-cells = <0x2>;
					compatible = "qcom,wcd-pinctrl";
					gpio-controller;
					phandle = <0x224>;
					qcom,num-gpios = <0x5>;

					hph_en0_wcd_active {
						phandle = <0x56>;

						config {
							output-high;
							pins = "gpio4";
						};

						mux {
							pins = "gpio4";
						};
					};

					hph_en0_wcd_sleep {
						phandle = <0x57>;

						config {
							output-low;
							pins = "gpio4";
						};

						mux {
							pins = "gpio4";
						};
					};

					hph_en1_wcd_active {
						phandle = <0x58>;

						config {
							output-high;
							pins = "gpio5";
						};

						mux {
							pins = "gpio5";
						};
					};

					hph_en1_wcd_sleep {
						phandle = <0x59>;

						config {
							output-low;
							pins = "gpio5";
						};

						mux {
							pins = "gpio5";
						};
					};

					spkr_1_wcd_en_active {
						phandle = <0x50>;

						config {
							output-high;
							pins = "gpio2";
						};

						mux {
							pins = "gpio2";
						};
					};

					spkr_1_wcd_en_sleep {
						phandle = <0x51>;

						config {
							input-enable;
							pins = "gpio2";
						};

						mux {
							pins = "gpio2";
						};
					};

					spkr_2_sd_n_active {
						phandle = <0x52>;

						config {
							output-high;
							pins = "gpio3";
						};

						mux {
							pins = "gpio3";
						};
					};

					spkr_2_sd_n_sleep {
						phandle = <0x53>;

						config {
							input-enable;
							pins = "gpio3";
						};

						mux {
							pins = "gpio3";
						};
					};

					us_euro_sw_wcd_active {
						phandle = <0x54>;

						config {
							output-high;
							pins = "gpio1";
						};

						mux {
							pins = "gpio1";
						};
					};

					us_euro_sw_wcd_sleep {
						phandle = <0x55>;

						config {
							output-low;
							pins = "gpio1";
						};

						mux {
							pins = "gpio1";
						};
					};
				};

				wcd_spi {
					compatible = "qcom,wcd-spi-v2";
					phandle = <0x150>;
					qcom,chip-select = <0x0>;
					qcom,master-bus-num = <0x7>;
					qcom,max-frequency = <0x16e3600>;
					qcom,mem-base-addr = <0x100000>;
				};
			};
		};

		slim@15240000 {
			cell-index = <0x3>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			interrupts = <0x0 0x123 0x4 0x0 0x124 0x4>;
			phandle = <0x226>;
			qcom,apps-ch-pipes = <0x1800>;
			reg = <0x15240000 0x2c000 0x15204000 0x20000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				phandle = <0x227>;
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
			};
		};

		smcinvoke@87900000 {
			compatible = "qcom,smcinvoke";
			phandle = <0x25c>;
			reg = <0x87900000 0x2200000>;
			reg-names = "secapp-region";
		};

		smem {
			compatible = "qcom,smem";
			hwlocks = <0x77 0x3>;
			memory-region = <0x76>;
		};

		sound-9335 {
			asoc-codec = <0x199 0x19d>;
			asoc-codec-names = "msm-stub-codec.1", "msm-ext-disp-audio-codec-rx";
			asoc-cpu = <0x16e 0x16f 0x170 0x171 0x172 0x173 0x17a 0x17b 0x17c 0x17d 0x17e 0x1a9 0x1aa 0x1ab 0x1ac 0x1ad 0x1ae 0x1af 0x1b0 0x1b1 0x1b2 0x1b3 0x17f 0x180 0x181 0x182 0x183 0x184 0x185 0x186 0x1b4 0x1b5 0x187 0x188 0x189 0x18a 0x18b 0x18c 0x18d 0x18e 0x18f 0x190 0x191 0x192 0x193 0x194 0x195 0x196 0x197 0x198>;
			asoc-cpu-names = "msm-dai-q6-dp.0", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385", "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387", "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389", "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391", "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393", "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394", "msm-dai-q6-dev.16396", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-dev.16400", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195";
			asoc-platform = <0x162 0x163 0x164 0x165 0x166 0x167 0x168 0x169 0x16a 0x16b 0x16c 0x1a7 0x1a8 0x16d 0x1bc>;
			asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm", "msm-compr-dsp", "msm-pcm-dsp-noirq", "msm-cpe-lsm.3";
			compatible = "qcom,sdm660-asoc-snd-tasha";
			phandle = <0x2f6>;
			qcom,audio-routing = "AIF4 VI", "MCLK", "RX_BIAS", "MCLK", "MADINPUT", "MCLK", "AMIC2", "MIC BIAS2", "MIC BIAS2", "Headset Mic", "AMIC3", "MIC BIAS2", "MIC BIAS2", "ANCRight Headset Mic", "AMIC4", "MIC BIAS2", "MIC BIAS2", "ANCLeft Headset Mic", "AMIC5", "MIC BIAS3", "MIC BIAS3", "Handset Mic", "AMIC6", "MIC BIAS4", "MIC BIAS4", "Analog Mic6", "DMIC0", "MIC BIAS1", "MIC BIAS1", "Digital Mic0", "DMIC1", "MIC BIAS1", "MIC BIAS1", "Digital Mic1", "DMIC2", "MIC BIAS3", "MIC BIAS3", "Digital Mic2", "DMIC3", "MIC BIAS3", "MIC BIAS3", "Digital Mic3", "DMIC4", "MIC BIAS4", "MIC BIAS4", "Digital Mic4", "DMIC5", "MIC BIAS4", "MIC BIAS4", "Digital Mic5", "SpkrLeft IN", "SPK1 OUT", "SpkrRight IN", "SPK2 OUT";
			qcom,auxpcm-audio-intf;
			qcom,ext-disp-audio-rx;
			qcom,hph-en0-gpio = <0x1ba>;
			qcom,hph-en1-gpio = <0x1bb>;
			qcom,mi2s-audio-intf;
			qcom,model = "sdm660-tasha-snd-card";
			qcom,msm-mbhc-gnd-swh = <0x1>;
			qcom,msm-mbhc-hphl-swh = <0x1>;
			qcom,msm-mclk-freq = <0x927c00>;
			qcom,msm-mi2s-master = <0x1 0x1 0x1 0x1 0x1>;
			qcom,us-euro-gpios = <0x15e>;
			qcom,wcn-btfm;
			qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight", "SpkrLeft", "SpkrRight";
			qcom,wsa-devs = <0x1bd 0x1be 0x1bf 0x1c0>;
			qcom,wsa-max-devs = <0x2>;
			status = "disabled";
		};

		spi@c175000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x23 0x3c 0x25>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x5f 0x4 0x0 0xee 0x4>;
			phandle = <0x2d4>;
			pinctrl-0 = <0x122>;
			pinctrl-1 = <0x123>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0x4>;
			qcom,bam-producer-pipe-index = <0x5>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc175000 0x600 0xc144000 0x1f000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c176000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x23 0x3c 0x27>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x60 0x4 0x0 0xee 0x4>;
			phandle = <0x2d5>;
			pinctrl-0 = <0x124>;
			pinctrl-1 = <0x125>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0x6>;
			qcom,bam-producer-pipe-index = <0x7>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc176000 0x600 0xc144000 0x1f000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c177000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x23 0x3c 0x29>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x61 0x4 0x0 0xee 0x4>;
			phandle = <0x2d6>;
			pinctrl-0 = <0x126>;
			pinctrl-1 = <0x127>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0x8>;
			qcom,bam-producer-pipe-index = <0x9>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc177000 0x600 0xc144000 0x1f000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c178000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x23 0x3c 0x2b>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x62 0x4 0x0 0xee 0x4>;
			phandle = <0x2d7>;
			pinctrl-0 = <0x128>;
			pinctrl-1 = <0x129>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0xa>;
			qcom,bam-producer-pipe-index = <0xb>;
			qcom,master-id = <0x56>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc178000 0x600 0xc144000 0x1f000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c1b5000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x2e 0x3c 0x30>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x65 0x4 0x0 0xef 0x4>;
			phandle = <0x2d8>;
			pinctrl-0 = <0x12a>;
			pinctrl-1 = <0x12b>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0x4>;
			qcom,bam-producer-pipe-index = <0x5>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1b5000 0x600 0xc184000 0x1f000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c1b6000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x2e 0x3c 0x32>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x66 0x4 0x0 0xef 0x4>;
			phandle = <0x2d9>;
			pinctrl-0 = <0x12c>;
			pinctrl-1 = <0x12d>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0x6>;
			qcom,bam-producer-pipe-index = <0x7>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1b6000 0x600 0xc184000 0x1f000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@c1b7000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x2e 0x3c 0x34>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x67 0x4 0x0 0xef 0x4>;
			phandle = <0x2da>;
			pinctrl-0 = <0x12e>;
			pinctrl-1 = <0x12f>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0x8>;
			qcom,bam-producer-pipe-index = <0x9>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1b7000 0x600 0xc184000 0x1f000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "okay";
		};

		spi@c1b8000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "iface_clk", "core_clk";
			clocks = <0x3c 0x2e 0x3c 0x36>;
			compatible = "qcom,spi-qup-v2";
			interrupt-names = "spi_irq", "spi_bam_irq";
			interrupts = <0x0 0x68 0x4 0x0 0xef 0x4>;
			phandle = <0x2db>;
			pinctrl-0 = <0x130>;
			pinctrl-1 = <0x131>;
			pinctrl-names = "spi_default", "spi_sleep";
			qcom,bam-consumer-pipe-index = <0xa>;
			qcom,bam-producer-pipe-index = <0xb>;
			qcom,master-id = <0x54>;
			qcom,use-bam;
			qcom,use-pinctrl;
			qcom,ver-reg-exists;
			reg = <0xc1b8000 0x600 0xc184000 0x1f000>;
			reg-names = "spi_physical", "spi_bam_physical";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		ssphy@c010000 {
			clock-names = "aux_clk", "pipe_clk", "cfg_ahb_clk", "ref_clk_src", "ref_clk";
			clocks = <0x3c 0x6f 0x3c 0x70 0x3c 0x71 0x68 0x5c 0x3c 0x6e>;
			compatible = "qcom,usb-ssphy-qmp-usb3-or-dp";
			core-supply = <0x63>;
			phandle = <0x103>;
			qcom,core-voltage-level = <0x0 0x1b7740 0x1b7740>;
			qcom,qmp-phy-init-seq = <0xac 0x14 0x0 0x34 0x8 0x0 0x174 0x30 0x0 0x3c 0x6 0x0 0xb4 0x0 0x0 0xb8 0x8 0x0 0x70 0xf 0x0 0x19c 0x1 0x0 0x178 0x0 0x0 0xd0 0x82 0x0 0xdc 0x55 0x0 0xe0 0x55 0x0 0xe4 0x3 0x0 0x78 0xb 0x0 0x84 0x16 0x0 0x90 0x28 0x0 0x108 0x80 0x0 0x10c 0x0 0x0 0x184 0xa 0x0 0x4c 0x15 0x0 0x50 0x34 0x0 0x54 0x0 0x0 0xc8 0x0 0x0 0x18c 0x0 0x0 0xcc 0x0 0x0 0x128 0x0 0x0 0xc 0xa 0x0 0x10 0x1 0x0 0x1c 0x31 0x0 0x20 0x1 0x0 0x14 0x0 0x0 0x18 0x0 0x0 0x24 0xde 0x0 0x28 0x7 0x0 0x48 0xf 0x0 0x194 0x6 0x0 0x100 0x80 0x0 0xa8 0x1 0x0 0x430 0xb 0x0 0x830 0xb 0x0 0x444 0x0 0x0 0x844 0x0 0x0 0x43c 0x0 0x0 0x83c 0x0 0x0 0x440 0x0 0x0 0x840 0x0 0x0 0x408 0xa 0x0 0x808 0xa 0x0 0x414 0x6 0x0 0x814 0x6 0x0 0x434 0x75 0x0 0x834 0x75 0x0 0x4d4 0x2 0x0 0x8d4 0x2 0x0 0x4d8 0x4e 0x0 0x8d8 0x4e 0x0 0x4dc 0x18 0x0 0x8dc 0x18 0x0 0x4f8 0x77 0x0 0x8f8 0x77 0x0 0x4fc 0x80 0x0 0x8fc 0x80 0x0 0x4c0 0xa 0x0 0x8c0 0xa 0x0 0x504 0x3 0x0 0x904 0x3 0x0 0x50c 0x16 0x0 0x90c 0x16 0x0 0x500 0x0 0x0 0x900 0x0 0x0 0x564 0x0 0x0 0x964 0x0 0x0 0x260 0x10 0x0 0x660 0x10 0x0 0x2a4 0x12 0x0 0x6a4 0x12 0x0 0x28c 0xc6 0x0 0x68c 0xc6 0x0 0x244 0x0 0x0 0x644 0x0 0x0 0x248 0x0 0x0 0x648 0x0 0x0 0xc0c 0x9f 0x0 0xc24 0x17 0x0 0xc28 0xf 0x0 0xcc8 0x83 0x0 0xcc4 0x2 0x0 0xccc 0x9 0x0 0xcd0 0xa2 0x0 0xcd4 0x85 0x0 0xc80 0xd1 0x0 0xc84 0x1f 0x0 0xc88 0x47 0x0 0xcb8 0x75 0x0 0xcbc 0x13 0x0 0xcb0 0x86 0x0 0xca0 0x4 0x0 0xc8c 0x44 0x0 0xc70 0xe7 0x0 0xc74 0x3 0x0 0xc78 0x40 0x0 0xc7c 0x0 0x0 0xdd8 0x88 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0xd74 0xcd8 0xcdc 0xc04 0xc00 0xc08 0xa00>;
			qcom,vbus-valid-override;
			qcom,vdd-voltage-level = <0x0 0xe1d48 0xe1d48>;
			reg = <0xc010000 0xe18 0x1fcb244 0x4 0x1fcb248 0x4>;
			reg-names = "qmp_phy_base", "vls_clamp_reg", "tcsr_usb3_dp_phymode";
			reset-names = "phy_reset", "phy_phy_reset";
			resets = <0x3c 0x4 0x3c 0x5>;
			vdd-supply = <0x104>;
		};

		ssusb@a800000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x101>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "noc_aggr_clk", "utmi_clk", "sleep_clk", "cfg_ahb_clk", "xo";
			clocks = <0x3c 0x6b 0x3c 0x3b 0x3c 0x1f 0x68 0xb7 0x3c 0x6c 0x3c 0x6d 0x3c 0x71 0x68 0x91>;
			compatible = "qcom,dwc-usb3-msm";
			dpdm-supply = <0x16>;
			extcon = <0x102>;
			interrupt-names = "hs_phy_irq", "ss_phy_irq", "pwr_event_irq";
			interrupts = <0x0 0x15b 0x4 0x0 0xf3 0x4 0x0 0xb4 0x4>;
			phandle = <0x291>;
			qcom,core-clk-rate = <0x7f27450>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,msm-bus,name = "usb3";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x200 0x3a980 0xc3500>;
			qcom,pm-qos-latency = <0x29>;
			ranges;
			reg = <0xa800000 0xfc100 0xc016000 0x400>;
			reg-names = "core_base", "ahb2phy_base";
			reset-names = "core_reset";
			resets = <0x3c 0x7>;

			dwc3@a800000 {
				compatible = "snps,dwc3";
				dr_mode = "otg";
				interrupt-parent = <0x12>;
				interrupts = <0x0 0x83 0x4>;
				linux,sysdev_is_parent;
				maximum-speed = "super-speed";
				reg = <0xa800000 0xc8d0>;
				snps,dis_enblslpm_quirk;
				snps,dis_u2_susphy_quirk;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,usb3-u1u2-disable;
				snps,usb3_lpm_capable;
				tx-fifo-resize;
				usb-core-id = <0x0>;
				usb-phy = <0x16 0x103>;
			};

			qcom,usbbam@a904000 {
				compatible = "qcom,usb-bam-msm";
				interrupt-parent = <0x12>;
				interrupts = <0x0 0x84 0x4>;
				qcom,bam-type = <0x0>;
				qcom,disable-clk-gating;
				qcom,ignore-core-reset-ack;
				qcom,reset-bam-on-connect;
				qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-num-pipes = <0x8>;
				qcom,usb-bam-override-threshold = <0x4001>;
				reg = <0xa904000 0x17000>;

				qcom,pipe0 {
					label = "ssusb-ipa-out-0";
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
					qcom,dir = <0x0>;
					qcom,peer-bam = <0x1>;
					qcom,pipe-num = <0x0>;
					qcom,src-bam-pipe-index = <0x1>;
					qcom,usb-bam-mem-type = <0x1>;
				};

				qcom,pipe1 {
					label = "ssusb-ipa-in-0";
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
					qcom,dir = <0x1>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,peer-bam = <0x1>;
					qcom,pipe-num = <0x0>;
					qcom,usb-bam-mem-type = <0x1>;
				};

				qcom,pipe2 {
					label = "ssusb-qdss-in-0";
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
					qcom,dir = <0x1>;
					qcom,dst-bam-pipe-index = <0x3>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,pipe-num = <0x0>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,usb-bam-mem-type = <0x2>;
				};

				qcom,pipe3 {
					label = "ssusb-dpl-ipa-in-1";
					qcom,data-fifo-size = <0x8000>;
					qcom,descriptor-fifo-size = <0x2000>;
					qcom,dir = <0x1>;
					qcom,dst-bam-pipe-index = <0x2>;
					qcom,peer-bam = <0x1>;
					qcom,pipe-num = <0x1>;
					qcom,usb-bam-mem-type = <0x1>;
				};
			};
		};

		syscon@05065120 {
			compatible = "syscon";
			phandle = <0x228>;
			reg = <0x5065120 0x4>;
		};

		syscon@1791101c {
			compatible = "syscon";
			phandle = <0x65>;
			reg = <0x1791101c 0x4>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			phandle = <0x75>;
			reg = <0x1f40000 0x20000>;
		};

		syscon@5065130 {
			compatible = "syscon";
			phandle = <0xf4>;
			reg = <0x5065130 0x4>;
		};

		syscon@5066008 {
			compatible = "syscon";
			phandle = <0xf3>;
			reg = <0x5066008 0x4>;
		};

		syscon@5066090 {
			compatible = "syscon";
			phandle = <0xf5>;
			reg = <0x5066090 0x4>;
		};

		syscon@c8c0900 {
			compatible = "syscon";
			phandle = <0x229>;
			reg = <0xc8c0900 0x4>;
		};

		syscon@c8ce024 {
			compatible = "syscon";
			phandle = <0xef>;
			reg = <0xc8ce024 0x4>;
		};

		thermal-zones {
			phandle = <0x215>;

			camera-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0x29 0xb>;
				tracks-low;

				cooling-maps {

					cpu0_cdev {
						cooling-device = <0xa 0xfffffffa 0xfffffffa>;
						trip = <0x3a>;
					};

					cpu4_cdev {
						cooling-device = <0xe 0xfffffffb 0xfffffffb>;
						trip = <0x3a>;
					};

					cx_vdd_cdev {
						cooling-device = <0x38 0x0 0x0>;
						trip = <0x3a>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x2b 0xfffffffa 0xfffffffa>;
						trip = <0x3a>;
					};
				};

				trips {

					camera-trip {
						hysteresis = <0x1388>;
						phandle = <0x3a>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0xb>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cdsp-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0xd>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x29 0x3>;
				wake-capable-sensor;

				cooling-maps {

					cpu4_cdev {
						cooling-device = <0x27 0x1 0x1>;
						trip = <0x33>;
					};
				};

				trips {

					cpu4-0-config {
						hysteresis = <0x2710>;
						phandle = <0x33>;
						temperature = <0x19a28>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x29 0x4>;
				wake-capable-sensor;

				cooling-maps {

					cpu5_cdev {
						cooling-device = <0x28 0x1 0x1>;
						trip = <0x34>;
					};
				};

				trips {

					cpu5-0-config {
						hysteresis = <0x2710>;
						phandle = <0x34>;
						temperature = <0x19a28>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x29 0x5>;
				wake-capable-sensor;

				cooling-maps {

					cpu6_cdev {
						cooling-device = <0x24 0x1 0x1>;
						trip = <0x35>;
					};
				};

				trips {

					cpu6-0-config {
						hysteresis = <0x2710>;
						phandle = <0x35>;
						temperature = <0x19a28>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-3-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x29 0x6>;
				wake-capable-sensor;

				cooling-maps {

					cpu7_cdev {
						cooling-device = <0x25 0x1 0x1>;
						trip = <0x36>;
					};
				};

				trips {

					cpu7-1-config {
						hysteresis = <0x2710>;
						phandle = <0x36>;
						temperature = <0x19a28>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x29 0x1>;
				wake-capable-sensor;

				cooling-maps {

					cpu0_cdev {
						cooling-device = <0x2f 0x1 0x1>;
						trip = <0x2e>;
					};

					cpu1_cdev {
						cooling-device = <0x30 0x1 0x1>;
						trip = <0x2e>;
					};

					cpu2_cdev {
						cooling-device = <0x31 0x1 0x1>;
						trip = <0x2e>;
					};

					cpu3_cdev {
						cooling-device = <0x32 0x1 0x1>;
						trip = <0x2e>;
					};
				};

				trips {

					cpu_03-config {
						hysteresis = <0x2710>;
						phandle = <0x2e>;
						temperature = <0x19a28>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0xc>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpu-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x29 0x8>;
				wake-capable-sensor;

				cooling-maps {

					gpu_cdev0 {
						cooling-device = <0x2b 0xffffffff 0xffffffff>;
						trip = <0x2a>;
					};
				};

				trips {

					gpu-trip {
						hysteresis = <0x0>;
						phandle = <0x2a>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpu-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			ibat-high {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x22 0x0>;

				cooling-maps {

					ibat_map6 {
						cooling-device = <0x24 0xfffffffe 0xfffffffe>;
						trip = <0x23>;
					};

					ibat_map7 {
						cooling-device = <0x25 0xfffffffe 0xfffffffe>;
						trip = <0x23>;
					};
				};

				trips {

					ibat-high {
						hysteresis = <0xc8>;
						phandle = <0x23>;
						temperature = <0x1068>;
						type = "passive";
					};
				};
			};

			ibat-vhigh {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x22 0x1>;

				trips {

					ibat-vhigh {
						hysteresis = <0x64>;
						phandle = <0x21d>;
						temperature = <0x10cc>;
						type = "passive";
					};
				};
			};

			mdm-core-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0xa>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mpm-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0x29 0x0>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					cpu0_cdev {
						cooling-device = <0xa 0xfffffffa 0xfffffffa>;
						trip = <0x37>;
					};

					cpu4_cdev {
						cooling-device = <0xe 0xfffffffb 0xfffffffb>;
						trip = <0x37>;
					};

					cx_vdd_cdev {
						cooling-device = <0x38 0x0 0x0>;
						trip = <0x37>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x2b 0xfffffffa 0xfffffffa>;
						trip = <0x37>;
					};

					modem_vdd_cdev {
						cooling-device = <0x39 0x0 0x0>;
						trip = <0x37>;
					};
				};

				trips {

					mpm-trip {
						hysteresis = <0x1388>;
						phandle = <0x37>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			mpm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			msm-therm-adc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x21 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm660-tz {
				phandle = <0x216>;
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x1f>;
				wake-capable-sensor;

				trips {

					trip0 {
						hysteresis = <0x0>;
						phandle = <0x217>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x0>;
						phandle = <0x218>;
						temperature = <0x1c138>;
						type = "passive";
					};

					trip2 {
						hysteresis = <0x0>;
						phandle = <0x219>;
						temperature = <0x23668>;
						type = "passive";
					};
				};
			};

			pm660l-tz {
				phandle = <0x21a>;
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x20>;
				wake-capable-sensor;

				trips {

					trip0 {
						hysteresis = <0x0>;
						phandle = <0x21b>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x0>;
						phandle = <0x21c>;
						temperature = <0x1c138>;
						type = "passive";
					};

					trip2 {
						hysteresis = <0x0>;
						temperature = <0x23668>;
						type = "passive";
					};
				};
			};

			quiet-therm-adc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x21 0x51>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			quiet-therm-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x7d0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x21 0x51>;
				wake-capable-sensor;

				cooling-maps {

					skin_cpu0 {
						cooling-device = <0xa 0xffffffff 0x3>;
						trip = <0x2c>;
					};

					skin_cpu4 {
						cooling-device = <0xe 0xffffffff 0x5>;
						trip = <0x2d>;
					};
				};

				trips {

					gold-trip {
						hysteresis = <0x0>;
						phandle = <0x2d>;
						temperature = <0xc350>;
						type = "passive";
					};

					silver-trip {
						hysteresis = <0x0>;
						phandle = <0x2c>;
						temperature = <0xcf08>;
						type = "passive";
					};
				};
			};

			soc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x22 0x5>;
				tracks-low;

				cooling-maps {

					soc_map4 {
						cooling-device = <0x27 0xfffffffe 0xfffffffe>;
						trip = <0x3b>;
					};

					soc_map5 {
						cooling-device = <0x28 0xfffffffe 0xfffffffe>;
						trip = <0x3b>;
					};

					soc_map6 {
						cooling-device = <0x24 0xfffffffe 0xfffffffe>;
						trip = <0x3b>;
					};

					soc_map7 {
						cooling-device = <0x25 0xfffffffe 0xfffffffe>;
						trip = <0x3b>;
					};
				};

				trips {

					low-soc {
						hysteresis = <0x0>;
						phandle = <0x3b>;
						temperature = <0xa>;
						type = "passive";
					};
				};
			};

			vbat_adc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x64>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x22 0x2>;
				tracks-low;

				cooling-maps {

					vbat_map4 {
						cooling-device = <0x27 0xfffffffe 0xfffffffe>;
						trip = <0x26>;
					};

					vbat_map5 {
						cooling-device = <0x28 0xfffffffe 0xfffffffe>;
						trip = <0x26>;
					};

					vbat_map6 {
						cooling-device = <0x24 0xfffffffe 0xfffffffe>;
						trip = <0x26>;
					};

					vbat_map7 {
						cooling-device = <0x25 0xfffffffe 0xfffffffe>;
						trip = <0x26>;
					};
				};

				trips {

					vbat-adc {
						hysteresis = <0x64>;
						phandle = <0x26>;
						temperature = <0xdac>;
						type = "passive";
					};
				};
			};

			vbat_low {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x22 0x3>;
				tracks-low;

				trips {

					vbat-low {
						hysteresis = <0x0>;
						phandle = <0x21e>;
						temperature = <0xaf0>;
						type = "passive";
					};
				};
			};

			vbat_too_low {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x22 0x4>;
				tracks-low;

				trips {

					vbat-too-low {
						hysteresis = <0x0>;
						phandle = <0x21f>;
						temperature = <0xa28>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x29 0x9>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			xo-therm-adc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x21 0x4c>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xff08 0x1 0x2 0xff08 0x1 0x3 0xff08 0x1 0x0 0xff08>;
		};

		timer@17920000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			ranges;
			reg = <0x17920000 0x1000>;

			frame@17921000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x7 0x4>;
				reg = <0x17921000 0x1000 0x17922000 0x1000>;
			};

			frame@17923000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17923000 0x1000>;
				status = "disabled";
			};

			frame@17924000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17924000 0x1000>;
				status = "disabled";
			};

			frame@17925000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17925000 0x1000>;
				status = "disabled";
			};

			frame@17926000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17926000 0x1000>;
				status = "disabled";
			};

			frame@17927000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x17927000 0x1000>;
				status = "disabled";
			};

			frame@17928000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x17928000 0x1000>;
				status = "disabled";
			};
		};

		tsens@10ad000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,sdm660-tsens";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts = <0x0 0xb8 0x4 0x0 0x1ae 0x4>;
			phandle = <0x29>;
			qcom,client-id = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd>;
			qcom,sensor-id = <0x0 0xa 0xb 0x4 0x5 0x6 0x7 0x8 0xd 0x2 0x3 0xc 0x9 0x1>;
			qcom,sensors = <0xe>;
			qcom,slope = <0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80 0xc80>;
			reg = <0x10ad000 0x8 0x10ae000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
		};

		tz-log@146bf720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x25d>;
			qcom,hyplog-enabled;
			reg = <0x146bf720 0x3000>;
		};

		uart@c16f000 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x3c 0x2c 0x3c 0x23>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x0 0x12 0x0 0x0 0x6b 0x4 0x1 0x12 0x0 0x0 0xee 0x4 0x2 0x3d 0x1 0x4>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			interrupt-parent = <0x132>;
			interrupts = <0x0 0x1 0x2>;
			phandle = <0x132>;
			pinctrl-0 = <0x133>;
			pinctrl-1 = <0x134>;
			pinctrl-names = "sleep", "default";
			qcom,bam-rx-ep-pipe-index = <0x1>;
			qcom,bam-tx-ep-pipe-index = <0x0>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x56>;
			qcom,msm-bus,name = "buart1";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x0 0x0 0x56 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc16f000 0x200 0xc144000 0x1f000>;
			reg-names = "core_mem", "bam_mem";
			status = "disabled";
		};

		uart@c170000 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x3c 0x2d 0x3c 0x23>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x0 0x12 0x0 0x0 0x6c 0x4 0x1 0x12 0x0 0x0 0xee 0x4 0x2 0x3d 0x5 0x4>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			interrupt-parent = <0x135>;
			interrupts = <0x0 0x1 0x2>;
			phandle = <0x135>;
			pinctrl-0 = <0x136>;
			pinctrl-1 = <0x137>;
			pinctrl-names = "sleep", "default";
			qcom,bam-rx-ep-pipe-index = <0x3>;
			qcom,bam-tx-ep-pipe-index = <0x2>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x56>;
			qcom,msm-bus,name = "buart2";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x56 0x200 0x0 0x0 0x56 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc170000 0x200 0xc144000 0x1f000>;
			reg-names = "core_mem", "bam_mem";
			status = "disabled";
		};

		uart@c1af000 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x3c 0x37 0x3c 0x2e>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x0 0x12 0x0 0x0 0x71 0x4 0x1 0x12 0x0 0x0 0xef 0x4 0x2 0x3d 0x11 0x4>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			interrupt-parent = <0x138>;
			interrupts = <0x0 0x1 0x2>;
			phandle = <0x138>;
			pinctrl-0 = <0x139 0x13a 0x13b>;
			pinctrl-1 = <0x13c 0x13d 0x13e>;
			pinctrl-names = "sleep", "default";
			qcom,bam-rx-ep-pipe-index = <0x1>;
			qcom,bam-tx-ep-pipe-index = <0x0>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x54>;
			qcom,msm-bus,name = "buart3";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x54 0x200 0x0 0x0 0x54 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc1af000 0x200 0xc184000 0x1f000>;
			reg-names = "core_mem", "bam_mem";
			status = "ok";
		};

		uart@c1b0000 {
			#address-cells = <0x0>;
			#interrupt-cells = <0x1>;
			clock-names = "core_clk", "iface_clk";
			clocks = <0x3c 0x38 0x3c 0x2e>;
			compatible = "qcom,msm-hsuart-v14";
			interrupt-map = <0x0 0x12 0x0 0x0 0x72 0x4 0x1 0x12 0x0 0x0 0xef 0x4 0x2 0x3d 0x19 0x4>;
			interrupt-map-mask = <0xffffffff>;
			interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
			interrupt-parent = <0x13f>;
			interrupts = <0x0 0x1 0x2>;
			phandle = <0x13f>;
			pinctrl-0 = <0x140>;
			pinctrl-1 = <0x141>;
			pinctrl-names = "sleep", "default";
			qcom,bam-rx-ep-pipe-index = <0x3>;
			qcom,bam-tx-ep-pipe-index = <0x2>;
			qcom,inject-rx-on-wakeup;
			qcom,master-id = <0x54>;
			qcom,msm-bus,name = "buart4";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x54 0x200 0x0 0x0 0x54 0x200 0x1f4 0x320>;
			qcom,rx-char-to-inject = <0xfd>;
			reg = <0xc1b0000 0x200 0xc184000 0x1f000>;
			reg-names = "core_mem", "bam_mem";
			status = "disabled";
		};

		ufshc@1da4000 {
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk";
			clocks = <0x3c 0x60 0x3c 0x1e 0x3c 0x5f 0x3c 0x67 0x3c 0x62 0x68 0x5c 0x3c 0x66 0x3c 0x64>;
			compatible = "qcom,ufshc";
			dev-ref-clk-freq = <0x0>;
			freq-table-hz = <0x2faf080 0xbebc200 0x0 0x0 0x0 0x0 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0>;
			interrupts = <0x0 0x109 0x4>;
			lanes-per-direction = <0x1>;
			non-removable;
			phandle = <0x25f>;
			phy-names = "ufsphy";
			phys = <0x94>;
			pinctrl-0 = <0x95>;
			pinctrl-1 = <0x96>;
			pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "MAX";
			qcom,msm-bus,name = "ufs1";
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x5f 0x200 0x0 0x0 0x1 0x28a 0x0 0x0 0x5f 0x200 0x39a 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x734 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0xe68 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x1cd0 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x1f334 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x3e667 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x200000 0x0 0x1 0x28a 0x19000 0x0 0x5f 0x200 0x247ae 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x48ccd 0x0 0x1 0x28a 0x3e8 0x0 0x5f 0x200 0x200000 0x0 0x1 0x28a 0x19000 0x0 0x5f 0x200 0x74a000 0x0 0x1 0x28a 0x4b000 0x0>;
			qcom,pm-qos-cpu-group-latency-us = <0x1a 0x1a>;
			qcom,pm-qos-cpu-groups = <0xf 0xf0>;
			qcom,pm-qos-default-cpu = <0x0>;
			reg = <0x1da4000 0x3000 0x1db0000 0x8000>;
			reg-names = "ufs_mem", "ufs_ice";
			reset-names = "core_reset";
			resets = <0x3c 0x2>;
			spm-level = <0x5>;
			status = "disabled";
		};

		ufsice@1db0000 {
			clock-names = "ufs_core_clk", "bus_clk", "iface_clk", "ice_core_clk";
			clocks = <0x3c 0x60 0x3c 0x61 0x3c 0x5f 0x3c 0x62>;
			compatible = "qcom,ice";
			phandle = <0x28f>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,enable-ice-clk;
			qcom,instance-type = "ufs";
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x28a 0x0 0x0 0x1 0x28a 0x3e8 0x0>;
			qcom,op-freq-hz = <0x0 0x0 0x0 0x11e1a300>;
			reg = <0x1db0000 0x8000>;
			vdd-hba-supply = <0x100>;
		};

		ufsphy@1da7000 {
			#phy-cells = <0x0>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x68 0x5c 0x3c 0x61 0x3c 0x63>;
			compatible = "qcom,ufs-phy-qmp-v3-660";
			phandle = <0x94>;
			reg = <0x1da7000 0xdb8>;
			reg-names = "phy_mem";
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x73 0x6>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-intr-num = <0x2>;
			qcom,usb-audio-stream-id = <0x6>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x106>;
		};

		wake-gic {
			#interrupt-cells = <0x3>;
			compatible = "qcom,mpm-gic-sdm660", "qcom,mpm-gic";
			interrupt-controller;
			interrupt-parent = <0x12>;
			interrupts-extended = <0x1 0x0 0xab 0x1>;
			phandle = <0x1>;
			qcom,num-mpm-irqs = <0x60>;
			reg = <0x7781b8 0x1000 0x17911008 0x4>;
			reg-names = "vmpm", "ipc";
		};

		wake-gpio {
			#interrupt-cells = <0x2>;
			compatible = "qcom,mpm-gpio";
			interrupt-controller;
			interrupt-parent = <0x12>;
			phandle = <0x107>;
		};

		wcd9xxx-irq {
			#interrupt-cells = <0x1>;
			compatible = "qcom,wcd9xxx-irq";
			interrupt-controller;
			interrupt-names = "wcd_irq";
			interrupts = <0x0 0xb1 0x0>;
			phandle = <0x40>;
		};

		wsa_spkr_en1_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0x1cb>;
			pinctrl-0 = <0x45>;
			pinctrl-1 = <0x46>;
			pinctrl-names = "aud_active", "aud_sleep";
		};

		wsa_spkr_en2_pinctrl {
			compatible = "qcom,msm-cdc-pinctrl";
			phandle = <0x1cc>;
			pinctrl-0 = <0x47>;
			pinctrl-1 = <0x48>;
			pinctrl-names = "aud_active", "aud_sleep";
		};
	};

	vendor {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x315>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
	};
};
