dbb:0.083000510158
wire:0.0310652313342
sinks:0.0296058585597
floorplanning:0.0294604605519
buffers:0.0248545993832
elmore:0.0233950716147
delay:0.0233103002261
spt:0.0208427404593
buffer:0.0182948060366
mst:0.0158250532839
capacitance:0.0156053099432
spanning:0.0126810516493
steiner:0.0122608273677
sink:0.0105922950026
buffered:0.0100688057668
insertion:0.0100364370427
timing:0.00976437263543
resistance:0.00910309746686
tree:0.00899330971669
routability:0.00781891272213
interconnect:0.00779865195182
wiring:0.00755254097974
deltac:0.00755254097974
slack:0.0067195894221
loading:0.00670094233626
nets:0.00622441408433
sizing:0.00598466556974
driver:0.00542201674166
routing:0.00514288626105
repeater:0.00488682045133
fanout:0.00485621111755
placement:0.00481683884386
deletion:0.00428418094381
subtree:0.00426492747746
inserted:0.00424961508967
driven:0.00420179719484
critical:0.00402768660057
meeting:0.00373811735793
trees:0.00369079753581
chip:0.00360925590789
pins:0.00354456076875
edge:0.00349386449543
dbmst:0.00345835458992
alpert:0.00336714607349
cong:0.00328713590716
submicron:0.00328150742568
cl:0.0032004845018
net:0.003187038702
prim:0.00313824329506
devgan:0.0031264110689
10mm:0.0031264110689
rectilinear:0.00292175711084
rc:0.00277954574947
pin:0.00247305740483
terminals:0.00245020220569
05pf:0.00230556972661
brbc:0.00230556972661
intermediate:0.00230156661563
planning:0.00212293719265
eq:0.00210417583289
yuantao:0.00208427404593
layout:0.00207938127053
driving:0.00206677442925
minimized:0.00202095103547
increased:0.00196103284309
unbuffered:0.00195472818053
tianming:0.00195472818053
lillis:0.00195472818053
xun:0.00186274650211
signal:0.00183226236718
dijkstra:0.00182107916908
drives:0.00178949516282
connecting:0.00177896758435
objectives:0.00176167159943
topology:0.00174957212755
zhigang:0.00173296826776
floorplan:0.00173296826776
deep:0.00172932302906
inverting:0.0017182634112
area:0.00161817369362
deleting:0.00159916731926
mm:0.00158981143686
source:0.00158117628285
kn:0.00156956364972
capacitances:0.00156912164753
freedom:0.00153318500305
placing:0.00150568447957
tw:0.00146087855542
minimize:0.00143348144575
deleted:0.00142761716948
vs:0.00142013213473
radius:0.00139639537686
lumped:0.00137979197219
infeasible:0.00136651421124
automation:0.00135657656921
segmenting:0.00134572084362
bounds:0.00133098170782
violating:0.0013274920405
interconnects:0.00130044249527
vlsi:0.00130028465756
rl:0.00128663391426
phase:0.00126431874624
placed:0.00123784861253
charged:0.00122510110285
blocks:0.00122049533507
shrink:0.00121405277939
pan:0.00121405277939
san:0.00120935548332
fig:0.00118840147218
jose:0.00117503335463
aided:0.00117503335463
274:0.00117318832262
annealing:0.00115448463806
prasitjutrakul:0.00115278486331
gammatype:0.00115278486331
15ff:0.00115278486331
cohoon:0.00115278486331
selamat:0.00115278486331
59mm:0.00115278486331
38mm:0.00115278486331
quay:0.00115278486331
omatu:0.00115278486331
47mm:0.00115278486331
6039:0.00115278486331
16339:0.00115278486331
15pf:0.00115278486331
legnth:0.00115278486331
zhuo:0.00115278486331
7037:0.00115278486331
dreyfus:0.00115278486331
repowering:0.00115278486331
sigeru:0.00115278486331
gamma1000:0.00115278486331
formulating:0.00109615163815
peng:0.00109615163815
calculate:0.00108382917488
deletes:0.00108117495808
omega:0.00107087277881
oe:0.00105132454799
kubitz:0.00104213702297
weiping:0.00104213702297
ruiming:0.00104213702297
mndoiu:0.00104213702297
dhar:0.00104213702297
papaefthymiou:0.00104213702297
boese:0.00104213702297
ahhk:0.00104213702297
2696:0.00104213702297
zelikovsky:0.00104213702297
anirudh:0.00104213702297
probir:0.00104213702297
jason:0.00103338721462
randomly:0.00102812388208
methodology:0.00102812388208
buffering:0.00101477740494
213:0.00100879000024
optimization:0.00100129512979
kong:0.000997116252548
constraints:0.000994731047641
parent:0.000978623396606
sundararaman:0.000977364090266
cosynthesis:0.000977364090266
1455:0.000977364090266
muddu:0.000977364090266
calcula:0.000977364090266
macromodeling:0.000977364090266
veloped:0.000977364090266
calculated:0.000971262509423
genetic:0.000953971123272
satisfied:0.000949650186166
zhou:0.000939065214214
early:0.000932730747273
stochastic:0.000932495727164
formulate:0.000932495727164
titled:0.000931373251056
maze:0.000931373251056
okamoto:0.000931373251056
feodor:0.000931373251056
dragan:0.000931373251056
marios:0.000931373251056
ns:0.000924761094882
subtrees:0.000920118090408
diameter:0.000920118090408
liu:0.000916803053772
california:0.000903925696443
1ns:0.000895673911285
937:0.000895673911285
unload:0.000895673911285
dian:0.000895673911285
path:0.000886661764175
calculates:0.000872658612046
shortest:0.000868997387516
aziz:0.000866484133879
hur:0.000866484133879
slew:0.000866484133879
nlogn:0.000866484133879
circuit:0.000857569032965
delays:0.000857569032965
sudhakar:0.000841786518372
sciencesinformatics:0.000841786518372
dbb tree:0.0480159004498
wire length:0.025029598216
elmore delay:0.0244379992427
dbb spanning:0.0240079502249
buffer insertion:0.0221464379269
critical sinks:0.0206766246132
of dbb:0.020217221242
tree algorithm:0.0201441891838
total wire:0.0174118944111
of buffers:0.0166171807108
the delay:0.015515034005
spanning tree:0.0151232367878
delay bounds:0.0139728269315
the dbb:0.0138993396039
loading capacitance:0.0135499420292
v w:0.0128028113353
timing constraints:0.0127863869854
floorplanning and:0.0126357632763
steiner tree:0.0116456179058
the floorplanning:0.0113721869486
t v:0.0107171088617
buffers inserted:0.010108610621
tree construction:0.00990886848652
delay of:0.00969932911834
sink s:0.00938072909715
e v:0.00898746554246
s v:0.00891092395562
buffer deletion:0.00884503429338
dbb mst:0.00884503429338
sinks meeting:0.00884503429338
the timing:0.00880141219225
the elmore:0.00879767972736
mst and:0.00870594720556
capacitance of:0.00866622329116
sinks in:0.00821410791903
of elmore:0.00807078104379
delay slack:0.00807078104379
and placement:0.00806235085789
source to:0.00805105204857
the buffers:0.00792924899065
wire sizing:0.00782015975765
for interconnect:0.00782015975765
the wire:0.00768418468225
of sinks:0.00762301289453
delay bounded:0.00761770380486
the driver:0.00738456928221
inserted on:0.00729612263112
timing driven:0.00729612263112
performance driven:0.00693297863292
signal nets:0.00691781232325
the wiring:0.00691781232325
buffered tree:0.00691781232325
intermediate buffers:0.00691781232325
wire delay:0.00684263978795
slack of:0.00652065256804
delay model:0.00648624452553
edge e:0.00637586803373
deltac v:0.00631788163813
wiring length:0.00631788163813
spt dbb:0.00631788163813
of floorplanning:0.00631788163813
bounded buffered:0.00631788163813
mst spt:0.00631788163813
area and:0.00627710156738
to sink:0.00586511981824
s i:0.00549829962942
spanning trees:0.00533554456966
delay bound:0.00528334661758
the source:0.00519928227572
chip area:0.00512278978817
total wiring:0.00505430531051
and spt:0.00505430531051
minimum elmore:0.00505430531051
spt is:0.00505430531051
capacitance slack:0.00505430531051
in dbb:0.00505430531051
buffers estimated:0.00505430531051
last buffer:0.00505430531051
intermediate buffer:0.00505430531051
by deltac:0.00505430531051
meeting bound:0.00505430531051
during floorplanning:0.00505430531051
both chip:0.00505430531051
sinks which:0.00505430531051
floorplanning stage:0.00505430531051
dbb vs:0.00505430531051
buffered trees:0.00505430531051
buffers on:0.00503328134701
to s:0.00471043523805
of buffer:0.00466107725506
of t:0.00461240891215
critical sink:0.00461187488216
fanout problem:0.00461187488216
output resistance:0.00461187488216
wiring delay:0.00461187488216
driven floorplanning:0.00461187488216
wire e:0.00461187488216
fanout optimization:0.00461187488216
the sinks:0.00456339328835
one buffer:0.00456339328835
and total:0.00455227465827
subtree t:0.00447908380994
sinks the:0.00435297360278
rectilinear steiner:0.00435297360278
the loading:0.00426899149014
steiner trees:0.00416921293207
on edge:0.00410253849012
tree to:0.00409010072136
the buffer:0.00407362178849
new edge:0.00396462449532
oe v:0.00396462449532
increased by:0.00394948399682
0 i:0.00394944619473
single edge:0.00384684254585
resistance of:0.00381150644726
to mst:0.00379072898288
and dbb:0.00379072898288
mst dbb:0.00379072898288
uniform line:0.00379072898288
spt respectively:0.00379072898288
increased loading:0.00379072898288
driven fanout:0.00379072898288
wire capacitance:0.00379072898288
dbmst algorithm:0.00379072898288
buffered edge:0.00379072898288
drives t:0.00379072898288
edge delay:0.00379072898288
resistance at:0.00379072898288
deltac cl:0.00379072898288
w buffers:0.00379072898288
last buffered:0.00379072898288
inverting buffers:0.00379072898288
v deltac:0.00379072898288
buffered spanning:0.00379072898288
floorplanning solutions:0.00379072898288
source s:0.00374402782296
deep submicron:0.00372608718174
delay for:0.00371017774778
routing tree:0.00365071463068
global routing:0.00365071463068
performance oriented:0.00365071463068
buffers are:0.00357073629683
r 0:0.00354054336459
the path:0.00353019519548
the fanout:0.00352223107838
in t:0.00351852811508
stage yields:0.00345890616162
buffers placed:0.00345890616162
block planning:0.00345890616162
net size:0.00345890616162
length subject:0.00345890616162
yields significantly:0.00345890616162
routability driven:0.00345890616162
using buffer:0.00345890616162
in subtree:0.00345890616162
length and:0.0033754837639
phase 2:0.00334485436836
re inserted:0.00326473020208
given delay:0.00326473020208
repeater insertion:0.00326473020208
uniform wire:0.00326473020208
identified critical:0.00326473020208
slack and:0.00326473020208
s 0:0.00321217208013
a buffer:0.00318395606734
s u:0.00318395606734
buffer is:0.0031678701829
of critical:0.00315209084167
insertion at:0.00312690969905
interconnect layout:0.00312690969905
average results:0.00312690969905
buffer block:0.00312690969905
insertion proceedings:0.00312690969905
driven global:0.00312690969905
interconnect design:0.00312690969905
minimize the:0.00308031318355
to minimize:0.00307727092823
after adding:0.00304888261124
resistance and:0.00301996880821
routing trees:0.00301996880821
total capacitance:0.00301996880821
with critical:0.00301996880821
no buffer:0.00301996880821
and loading:0.00301996880821
buffer on:0.00301996880821
distributed rc:0.00301996880821
t i:0.00300015981775
u v:0.00299264743599
in fig:0.00295283339788
bounded delay:0.00293255990912
tree mst:0.00293255990912
meeting the:0.00292222310081
four examples:0.00285862983545
new methodology:0.00285862983545
of terminals:0.00285862983545
layout optimization:0.00285862983545
critical path:0.00285322798517
v the:0.00284627052575
delay is:0.00284236854689
path from:0.00282833938975
dbb tree algorithm:0.0252410241415
dbb spanning tree:0.0185986493674
of dbb tree:0.0185986493674
total wire length:0.0182680348008
e v w:0.0166083666974
the delay bounds:0.014613224503
number of buffers:0.0139510374924
edge e v:0.0133965588539
the timing constraints:0.0127097866854
floorplanning and placement:0.0119562745934
source to s:0.0106277996385
of t v:0.00996502001844
of elmore delay:0.00852508290704
the elmore delay:0.00833975596875
sink s i:0.00807206845503
bound of elmore:0.0079708497289
the delay slack:0.0079708497289
the dbb tree:0.0079708497289
and total wire:0.0079708497289
loading capacitance of:0.0079708497289
to s v:0.00775057112546
the total wire:0.00691891581859
elmore delay of:0.00691891581859
elmore delay for:0.00664334667896
delay of sinks:0.00664237477409
dbb tree to:0.00664237477409
dbb spanning trees:0.00664237477409
delay bounded buffered:0.00664237477409
area and total:0.00664237477409
dbb mst spt:0.00664237477409
source s 0:0.00664237477409
the source to:0.00619550890828
spanning tree algorithm:0.006107049289
of critical sinks:0.0060893449336
of sinks in:0.00553612223247
from the source:0.00547389438641
timing constraints of:0.00535795557108
intermediate buffer insertion:0.00531389981927
meeting the delay:0.00531389981927
both chip area:0.00531389981927
the dbb spanning:0.00531389981927
of buffers inserted:0.00531389981927
increased by deltac:0.00531389981927
total wiring length:0.00531389981927
constraints of t:0.00531389981927
minimum elmore delay:0.00531389981927
v is increased:0.00531389981927
loading capacitance slack:0.00531389981927
capacitance slack of:0.00531389981927
the wiring delay:0.00531389981927
the last buffer:0.00531389981927
sinks meeting bound:0.00531389981927
of both chip:0.00531389981927
t v is:0.00498251339014
the path from:0.00487350006271
spanning tree construction:0.00487147594688
rectilinear steiner trees:0.00487147594688
the fanout problem:0.00487147594688
the loading capacitance:0.00461261054573
chip area and:0.00461261054573
source to sink:0.00461261054573
capacitance of t:0.00461261054573
steiner tree construction:0.00442889778597
delay of the:0.0043612794658
the delay of:0.00429603098076
will be increased:0.00428636445687
length and the:0.00400867052339
to s i:0.00400867052339
s v the:0.00398601071211
sinks in subtree:0.00398542486445
is no buffer:0.00398542486445
v w buffers:0.00398542486445
the last buffered:0.00398542486445
buffered tree construction:0.00398542486445
dbb tree approach:0.00398542486445
at the floorplanning:0.00398542486445
given delay bound:0.00398542486445
spt dbb mst:0.00398542486445
of the dbb:0.00398542486445
significantly better solutions:0.00398542486445
slack and loading:0.00398542486445
driven fanout optimization:0.00398542486445
number of terminals:0.00398542486445
satisfying the delay:0.00398542486445
last buffered edge:0.00398542486445
a uniform line:0.00398542486445
using buffer insertion:0.00398542486445
mst and spt:0.00398542486445
on signal nets:0.00398542486445
by deltac cl:0.00398542486445
critical sinks the:0.00398542486445
better solutions in:0.00398542486445
sinks meeting the:0.00398542486445
buffers inserted on:0.00398542486445
delay slack and:0.00398542486445
oe v deltac:0.00398542486445
r 0 c:0.00398542486445
tree mst and:0.00398542486445
the total wiring:0.00398542486445
the floorplanning stage:0.00398542486445
and loading capacitance:0.00398542486445
phase of dbb:0.00398542486445
stage yields significantly:0.00398542486445
floorplanning stage yields:0.00398542486445
buffer insertion at:0.00398542486445
wiring length and:0.00398542486445
the increased loading:0.00398542486445
increased loading capacitance:0.00398542486445
timing driven floorplanning:0.00398542486445
the given delay:0.00398542486445
for critical sinks:0.00398542486445
critical sinks meeting:0.00398542486445
wire length subject:0.00398542486445
mst spt dbb:0.00398542486445
bounded buffered tree:0.00398542486445
buffers inserted in:0.00398542486445
buffers estimated by:0.00398542486445
minimize the total:0.00395128868792
v w is:0.00384332275831
lower bound of:0.00380844439206
planning for interconnect:0.00365360696016
associated with critical:0.00365360696016
u to s:0.00365360696016
wire length and:0.00365360696016
block planning for:0.00365360696016
length subject to:0.00365360696016
of the sinks:0.00365360696016
checked in constant:0.00365360696016
new edge e:0.00365360696016
yields significantly better:0.00365360696016
to timing constraints:0.00365360696016
given a uniform:0.00365360696016
subject to timing:0.00365360696016
s i can:0.00358383863306
slack of each:0.0034594579093
from s u:0.0034594579093
insertion at the:0.0034594579093
of each subtree:0.0034594579093
third phase of:0.0034594579093
r t v:0.0034594579093
shown in fig:0.00342880176986
solutions in terms:0.00332167333948
the average results:0.00332167333948
e 0 i:0.00332167333948
insertion proceedings of:0.00332167333948
interconnect layout optimization:0.00332167333948
the total capacitance:0.00321477334265
adding the new:0.00321477334265
and s v:0.00321477334265
the new edge:0.00321477334265
on the wire:0.00321477334265
elmore delay model:0.00321477334265
and buffer insertion:0.00321477334265
degree of freedom:0.00313924448928
to minimize the:0.00312810406481
shortest path tree:0.00312740848828
spanning tree and:0.00312740848828
a new methodology:0.00312740848828
s u to:0.00312740848828
timing constraints are:0.00312740848828
tree algorithm for:0.00312740848828
by r t:0.00312740848828
is increased by:0.00305876157152
are randomly chosen:0.0030535246445
delay from the:0.0030535246445
not in t:0.00298950803409
after adding the:0.00298950803409
propagation delay of:0.00298950803409
algorithm to construct:0.00298950803409
while satisfying the:0.00293302769663
and the timing:0.00293302769663
tree algorithm is:0.00288249206873
the propagation delay:0.00275659116556
the third phase:0.00272101118074
be increased by:0.0026878789748
to the increased:0.0026878789748
in constant time:0.0026606999371
right after s:0.00265694990963
buffer the load:0.00265694990963
delay for critical:0.00265694990963
i connecting sink:0.00265694990963
formulating the delay:0.00265694990963
buffer on edge:0.00265694990963
percentage of critical:0.00265694990963
buffers placed on:0.00265694990963
the detailed dbb:0.00265694990963
unbuffered edge after:0.00265694990963
s v defined:0.00265694990963
driven floorplanning and:0.00265694990963
new methodology of:0.00265694990963
lumped rc model:0.00265694990963
s w can:0.00265694990963
t v denoted:0.00265694990963
of buffers while:0.00265694990963
2 and total:0.00265694990963
i to source:0.00265694990963
the wire delay:0.00265694990963
deltac v and:0.00265694990963
delay bounds associated:0.00265694990963
defined as driving:0.00265694990963
