

================================================================
== Vivado HLS Report for 'forward_pool'
================================================================
* Date:           Fri May 24 00:15:43 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.080|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|    14|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|     6|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / (tmp_9)
	4  / (!tmp_9)
6 --> 
	7  / (tmp_11)
	5  / (!tmp_11)
7 --> 
	8  / true
8 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [zynqconn/POOLING_layer.h:34]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_x_assign = phi i4 [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %o_y, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_x_assign_cast6 = zext i4 %p_x_assign to i10" [zynqconn/POOLING_layer.h:34]   --->   Operation 11 'zext' 'p_x_assign_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %p_x_assign, -2" [zynqconn/POOLING_layer.h:34]   --->   Operation 13 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%o_y = add i4 %p_x_assign, 1" [zynqconn/POOLING_layer.h:34]   --->   Operation 14 'add' 'o_y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %4, label %.preheader.preheader" [zynqconn/POOLING_layer.h:34]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%v = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_x_assign, i1 false)" [zynqconn/POOLING_layer.h:38]   --->   Operation 16 'bitconcatenate' 'v' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_x_assign_3_cast = zext i5 %v to i32" [zynqconn/POOLING_layer.h:38]   --->   Operation 17 'zext' 'p_x_assign_3_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%tmp_8 = add i5 %v, 2" [zynqconn/POOLING_layer.h:47]   --->   Operation 18 'add' 'tmp_8' <Predicate = (!exitcond2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i5 %tmp_8 to i32" [zynqconn/POOLING_layer.h:47]   --->   Operation 19 'zext' 'tmp_8_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %.preheader" [zynqconn/POOLING_layer.h:36]   --->   Operation 20 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 21 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_y_assign_1 = phi i4 [ 0, %.preheader.preheader ], [ %o_x, %.preheader.loopexit ]"   --->   Operation 22 'phi' 'p_y_assign_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 23 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.30ns)   --->   "%exitcond1 = icmp eq i4 %p_y_assign_1, -2" [zynqconn/POOLING_layer.h:36]   --->   Operation 24 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.73ns)   --->   "%o_x = add i4 %p_y_assign_1, 1" [zynqconn/POOLING_layer.h:36]   --->   Operation 25 'add' 'o_x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %0" [zynqconn/POOLING_layer.h:36]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%h_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_y_assign_1, i1 false)" [zynqconn/POOLING_layer.h:39]   --->   Operation 27 'bitconcatenate' 'h_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%h_2_cast4 = zext i5 %h_2 to i32" [zynqconn/POOLING_layer.h:39]   --->   Operation 28 'zext' 'h_2_cast4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%h_2_cast = zext i5 %h_2 to i9" [zynqconn/POOLING_layer.h:39]   --->   Operation 29 'zext' 'h_2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.78ns)   --->   "%tmp_1 = add i5 %h_2, 2" [zynqconn/POOLING_layer.h:48]   --->   Operation 30 'add' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i5 %tmp_1 to i32" [zynqconn/POOLING_layer.h:48]   --->   Operation 31 'zext' 'tmp_1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_y_assign_1, i4 0)" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 32 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i8 %p_shl2 to i9" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 33 'zext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.91ns)   --->   "%tmp_3 = sub i9 %p_shl2_cast, %h_2_cast" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 34 'sub' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i9 %tmp_3 to i12" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 35 'sext' 'tmp_3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [zynqconn/POOLING_layer.h:42]   --->   Operation 36 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 37 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_z_assign = phi i3 [ 0, %0 ], [ %ch, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]"   --->   Operation 38 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %next_mul, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]"   --->   Operation 39 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i13 [ 0, %0 ], [ %next_mul2, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ]"   --->   Operation 40 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.67ns)   --->   "%next_mul2 = add i13 %phi_mul1, 784"   --->   Operation 41 'add' 'next_mul2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.73ns)   --->   "%next_mul = add i10 %phi_mul, 196"   --->   Operation 42 'add' 'next_mul' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 43 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %p_z_assign, -2" [zynqconn/POOLING_layer.h:42]   --->   Operation 44 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.65ns)   --->   "%ch = add i3 %p_z_assign, 1" [zynqconn/POOLING_layer.h:42]   --->   Operation 45 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.loopexit, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit31" [zynqconn/POOLING_layer.h:42]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_cast7 = zext i13 %phi_mul1 to i32" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:44]   --->   Operation 47 'zext' 'tmp_cast7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.76ns)   --->   "br label %2" [zynqconn/POOLING_layer.h:47]   --->   Operation 48 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 49 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.08>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%t_V = phi i16 [ 0, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit31 ], [ %p_Val2_s, %3 ]"   --->   Operation 50 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_x_assign_1 = phi i32 [ %p_x_assign_3_cast, %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit31 ], [ %v_1, %3 ]"   --->   Operation 51 'phi' 'p_x_assign_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (2.47ns)   --->   "%tmp_9 = icmp slt i32 %p_x_assign_1, %tmp_8_cast" [zynqconn/POOLING_layer.h:47]   --->   Operation 52 'icmp' 'tmp_9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %.preheader24.preheader, label %_ZN8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi5ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [zynqconn/POOLING_layer.h:47]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader24" [zynqconn/POOLING_layer.h:48]   --->   Operation 54 'br' <Predicate = (tmp_9)> <Delay = 1.76>
ST_5 : Operation 55 [1/1] (1.73ns)   --->   "%tmp1 = add i10 %p_x_assign_cast6, %phi_mul" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 55 'add' 'tmp1' <Predicate = (!tmp_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i10 %tmp1 to i12" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 56 'zext' 'tmp1_cast' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.73ns)   --->   "%tmp_7 = add i12 %tmp1_cast, %tmp_3_cast" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 57 'add' 'tmp_7' <Predicate = (!tmp_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_4 = sext i12 %tmp_7 to i64" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60]   --->   Operation 58 'sext' 'tmp_4' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_27_tr = sext i16 %t_V to i17" [zynqconn/POOLING_layer.h:60]   --->   Operation 59 'sext' 'tmp_27_tr' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_V, i32 15)" [zynqconn/POOLING_layer.h:60]   --->   Operation 60 'bitselect' 'tmp_59' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (2.07ns)   --->   "%p_neg = sub i17 0, %tmp_27_tr" [zynqconn/POOLING_layer.h:60]   --->   Operation 61 'sub' 'p_neg' <Predicate = (!tmp_9)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = call i15 @_ssdm_op_PartSelect.i15.i17.i32.i32(i17 %p_neg, i32 2, i32 16)" [zynqconn/POOLING_layer.h:60]   --->   Operation 62 'partselect' 'tmp_s' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_10 = zext i15 %tmp_s to i16" [zynqconn/POOLING_layer.h:60]   --->   Operation 63 'zext' 'tmp_10' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_13 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %t_V, i32 2, i32 15)" [zynqconn/POOLING_layer.h:60]   --->   Operation 64 'partselect' 'tmp_13' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_14 = sext i14 %tmp_13 to i15" [zynqconn/POOLING_layer.h:60]   --->   Operation 65 'sext' 'tmp_14' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.94ns)   --->   "%tmp_15 = sub i16 0, %tmp_10" [zynqconn/POOLING_layer.h:60]   --->   Operation 66 'sub' 'tmp_15' <Predicate = (!tmp_9)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_16 = zext i15 %tmp_14 to i16" [zynqconn/POOLING_layer.h:60]   --->   Operation 67 'zext' 'tmp_16' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.80ns)   --->   "%tmp_17 = select i1 %tmp_59, i16 %tmp_15, i16 %tmp_16" [zynqconn/POOLING_layer.h:60]   --->   Operation 68 'select' 'tmp_17' <Predicate = (!tmp_9)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%pool_layer_output_d = getelementptr [1176 x i16]* %pool_layer_2_2_1_28_28_6_output_data_V, i64 0, i64 %tmp_4" [zynqconn/POOLING_layer.h:60]   --->   Operation 69 'getelementptr' 'pool_layer_output_d' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (3.25ns)   --->   "store i16 %tmp_17, i16* %pool_layer_output_d, align 2" [zynqconn/POOLING_layer.h:60]   --->   Operation 70 'store' <Predicate = (!tmp_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [zynqconn/POOLING_layer.h:42]   --->   Operation 71 'br' <Predicate = (!tmp_9)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i16 [ %avg_V, %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %t_V, %.preheader24.preheader ]"   --->   Operation 72 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%p_y_assign_2 = phi i32 [ %h, %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ], [ %h_2_cast4, %.preheader24.preheader ]"   --->   Operation 73 'phi' 'p_y_assign_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.47ns)   --->   "%tmp_11 = icmp slt i32 %p_y_assign_2, %tmp_1_cast" [zynqconn/POOLING_layer.h:48]   --->   Operation 74 'icmp' 'tmp_11' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %_ZN13ap_fixed_baseILi17ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %3" [zynqconn/POOLING_layer.h:48]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_60 = shl i32 %p_y_assign_2, 5" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 76 'shl' 'tmp_60' <Predicate = (tmp_11)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_61 = shl i32 %p_y_assign_2, 2" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 77 'shl' 'tmp_61' <Predicate = (tmp_11)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_18 = sub i32 %tmp_60, %tmp_61" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 78 'sub' 'tmp_18' <Predicate = (tmp_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %p_x_assign_1, %tmp_18" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 79 'add' 'tmp' <Predicate = (tmp_11)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_19 = add i32 %tmp, %tmp_cast7" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 80 'add' 'tmp_19' <Predicate = (tmp_11)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 81 [1/1] (2.55ns)   --->   "%h = add nsw i32 1, %p_y_assign_2" [zynqconn/POOLING_layer.h:48]   --->   Operation 81 'add' 'h' <Predicate = (tmp_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.55ns)   --->   "%v_1 = add nsw i32 %p_x_assign_1, 1" [zynqconn/POOLING_layer.h:47]   --->   Operation 82 'add' 'v_1' <Predicate = (!tmp_11)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br label %2" [zynqconn/POOLING_layer.h:47]   --->   Operation 83 'br' <Predicate = (!tmp_11)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_20 = sext i32 %tmp_19 to i64" [zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50]   --->   Operation 84 'sext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%pool_layer_input_da = getelementptr [4704 x i16]* %pool_layer_2_2_1_28_28_6_input_data_V, i64 0, i64 %tmp_20" [zynqconn/POOLING_layer.h:50]   --->   Operation 85 'getelementptr' 'pool_layer_input_da' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [2/2] (3.25ns)   --->   "%cache_in_V = load i16* %pool_layer_input_da, align 2" [zynqconn/POOLING_layer.h:50]   --->   Operation 86 'load' 'cache_in_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>

State 8 <SV = 7> <Delay = 5.33>
ST_8 : Operation 87 [1/2] (3.25ns)   --->   "%cache_in_V = load i16* %pool_layer_input_da, align 2" [zynqconn/POOLING_layer.h:50]   --->   Operation 87 'load' 'cache_in_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_8 : Operation 88 [1/1] (2.07ns)   --->   "%avg_V = add i16 %cache_in_V, %p_Val2_s" [zynqconn/POOLING_layer.h:51]   --->   Operation 88 'add' 'avg_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader24" [zynqconn/POOLING_layer.h:48]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o_y') with incoming values : ('o_y', zynqconn/POOLING_layer.h:34) [5]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('o_y') with incoming values : ('o_y', zynqconn/POOLING_layer.h:34) [5]  (0 ns)
	'add' operation ('tmp_8', zynqconn/POOLING_layer.h:47) [14]  (1.78 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'phi' operation ('o_x') with incoming values : ('o_x', zynqconn/POOLING_layer.h:36) [18]  (0 ns)
	'sub' operation ('tmp_3', zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:60) [31]  (1.92 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('avg.V', zynqconn/POOLING_layer.h:51) [48]  (1.77 ns)

 <State 5>: 8.08ns
The critical path consists of the following:
	'phi' operation ('__Val2__') with incoming values : ('avg.V', zynqconn/POOLING_layer.h:51) [48]  (0 ns)
	'sub' operation ('p_neg', zynqconn/POOLING_layer.h:60) [81]  (2.08 ns)
	'sub' operation ('tmp_15', zynqconn/POOLING_layer.h:60) [86]  (1.94 ns)
	'select' operation ('tmp_17', zynqconn/POOLING_layer.h:60) [88]  (0.805 ns)
	'store' operation (zynqconn/POOLING_layer.h:60) of variable 'tmp_17', zynqconn/POOLING_layer.h:60 on array 'pool_layer_2_2_1_28_28_6_output_data_V' [90]  (3.25 ns)

 <State 6>: 6.92ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h_2_cast4', zynqconn/POOLING_layer.h:39) ('h', zynqconn/POOLING_layer.h:48) [56]  (0 ns)
	'shl' operation ('tmp_60', zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50) [60]  (0 ns)
	'sub' operation ('tmp_18', zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50) [62]  (2.55 ns)
	'add' operation ('tmp', zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50) [63]  (0 ns)
	'add' operation ('tmp_19', zynqconn/Tensor.h:36->zynqconn/POOLING_layer.h:50) [64]  (4.37 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('pool_layer_input_da', zynqconn/POOLING_layer.h:50) [66]  (0 ns)
	'load' operation ('cache_in.V', zynqconn/POOLING_layer.h:50) on array 'pool_layer_2_2_1_28_28_6_input_data_V' [67]  (3.25 ns)

 <State 8>: 5.33ns
The critical path consists of the following:
	'load' operation ('cache_in.V', zynqconn/POOLING_layer.h:50) on array 'pool_layer_2_2_1_28_28_6_input_data_V' [67]  (3.25 ns)
	'add' operation ('avg.V', zynqconn/POOLING_layer.h:51) [68]  (2.08 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
