// Seed: 3295110128
module module_0 ();
  assign id_1 = 1;
  assign id_1 = 1;
  tri id_2 = 1'b0;
  assign id_2 = id_2 | id_1;
  wire id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always $display(id_3);
  initial if (1'b0) id_3 <= (id_2);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  always_latch begin
    begin
      id_1 = id_4;
      id_3 = 1;
    end
  end
  or (id_1, id_3, id_4);
  module_0();
  string id_5 = "";
endmodule
