==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'readBlockInnerLoop0' does not exist in function 'calcOF'.
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'readBlockInnerLoop1' does not exist in function 'calcOF'.
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Label 'readBlockInnerLoop2' does not exist in function 'calcOF'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 103.563 ; gain = 45.414
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 103.602 ; gain = 45.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'accumulateHW' into 'parseEvents' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:416).
INFO: [XFORM 203-603] Inlining function 'calcOF' into 'parseEvents' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:430).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 124.398 ; gain = 66.250
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 133.051 ; gain = 74.902
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:398) in function 'parseEvents' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:48) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:54) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.3' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:68) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.4' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:74) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.5' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:88) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.6' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:94) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'readRefBlockLoop1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:161) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.7.1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:175) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.7.1.1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:188) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.7.2' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:199) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.7.2.1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:212) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.7.3' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:223) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.7.3.1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:236) in function 'parseEvents' completely.
INFO: [XFORM 203-101] Partitioning array 'targetBlocks.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'refBlock.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlice2.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'glPLSlice1.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'glPLSlice0.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'targetBlocks.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'refBlock.V'  in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:53 ; elapsed = 00:02:35 . Memory (MB): peak = 227.230 ; gain = 169.082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:33 ; elapsed = 00:04:16 . Memory (MB): peak = 578.023 ; gain = 519.875
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:59->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:416) of variable 'tmp_27', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:56->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:416 on array 'glPLSlice0_V_0' and 'load' operation ('glPLSlice0_V_0_load', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:416) on array 'glPLSlice0_V_0'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('glPLSlice0_V_1_load_8', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:238->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:430) on array 'glPLSlice0_V_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'glPLSlice0_V_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 294.646 seconds; current allocated memory: 466.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 104.472 seconds; current allocated memory: 499.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventsArraySize' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventSlice' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parseEvents' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'glPLActiveSliceIdx_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_0' to 'parseEvents_glPLSbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_1' to 'parseEvents_glPLScud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_2' to 'parseEvents_glPLSdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_3' to 'parseEvents_glPLSeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_0' to 'parseEvents_glPLSfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_1' to 'parseEvents_glPLSg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_2' to 'parseEvents_glPLShbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_3' to 'parseEvents_glPLSibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_0' to 'parseEvents_glPLSjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_1' to 'parseEvents_glPLSkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_2' to 'parseEvents_glPLSlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_3' to 'parseEvents_glPLSmb6' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'refBlock_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_0_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_0_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_1_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_1_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_2_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_2_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_3_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_3_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_4_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_4_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_5_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_5_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_6_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_6_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_7_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_7_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_15_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_15_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_15_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_15_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_15_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_15_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_15_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_15_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_15_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_15_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_15_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_15_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_15_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_15_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_15_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_15_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_16_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_16_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_16_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_16_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_16_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_16_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_16_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_16_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_16_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_16_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_16_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_16_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_16_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_16_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_16_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_16_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_17_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_17_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_17_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_17_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_17_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_17_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_17_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_17_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_17_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_17_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_17_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_17_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_17_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_17_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_17_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_17_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_18_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_18_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_18_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_18_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_18_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_18_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_18_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_18_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_18_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_18_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_18_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_18_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_18_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_18_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_18_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_18_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_19_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_19_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_19_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_19_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_19_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_19_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_19_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_19_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_19_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_19_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_19_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_19_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_19_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_19_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_19_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_19_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_20_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_20_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_20_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_20_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_20_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_20_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_20_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_20_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_20_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_20_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_20_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_20_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_20_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_20_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_20_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_20_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_21_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_21_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_21_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_21_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_21_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_21_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_21_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_21_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'glCnt' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_8_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_8_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_9_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_10_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_10_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_11_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_11_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_12_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_12_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_13_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_13_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_14_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_14_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_15_15' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_15_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_16_16' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_16_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_17_17' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_17_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_18_18' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_18_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_19_19' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_19_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_20_20' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_20_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_15' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_16' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_17' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_18' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_19' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_20' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'targetBlocks_V_21_21' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'targetBlocks_V_21_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_8_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_8_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_9_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_10_10' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_10_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_11_11' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_11_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_12_12' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_12_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_13_13' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_13_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_14_14' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_14_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_15_15' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_15_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_16_16' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_16_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_17_17' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_17_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_18_18' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_18_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_19_19' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_19_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_20_20' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_20_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'refBlock_V_21_21' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'refBlock_V_21_21' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'parseEvents_mux_42_64_1_1' to 'parseEvents_mux_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mac_muladd_5ns_7ns_5ns_11_1_1' to 'parseEvents_mac_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mac_muladd_7ns_5ns_5ns_11_1_1' to 'parseEvents_mac_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mac_muladd_8ns_5ns_5ns_11_1_1' to 'parseEvents_mac_mqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mac_mocq': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mac_mpcA': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mac_mqcK': 54 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_4ncg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseEvents'.
INFO: [HLS 200-111]  Elapsed time: 54.533 seconds; current allocated memory: 555.940 MB.
INFO: [RTMG 210-278] Implementing memory 'parseEvents_glPLSbkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:28 ; elapsed = 00:08:34 . Memory (MB): peak = 896.523 ; gain = 838.375
INFO: [SYSC 207-301] Generating SystemC RTL for parseEvents.
INFO: [VHDL 208-304] Generating VHDL RTL for parseEvents.
INFO: [VLOG 209-307] Generating Verilog RTL for parseEvents.
INFO: [HLS 200-112] Total elapsed time: 514.719 seconds; peak allocated memory: 555.940 MB.
