#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 24 13:14:54 2022
# Process ID: 10594
# Current directory: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg
# Command line: vivado
# Log file: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/vivado.log
# Journal file: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/UAL.vhd w ]
add_files /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/UAL.vhd
update_compile_order -fileset sources_1
add_files -norecurse /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/UAL.vhd
WARNING: [filemgmt 56-12] File '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/UAL.vhd' cannot be added to the project because it already exists in the project, skipping this file
launch_runs synth_1 -jobs 2
[Tue May 24 14:27:01 2022] Launched synth_1...
Run output will be captured here: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue May 24 14:27:48 2022] Launched impl_1...
Run output will be captured here: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6537.793 ; gain = 1.000 ; free physical = 1263 ; free virtual = 12828
Restored from archive | CPU: 0.030000 secs | Memory: 0.375404 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6537.793 ; gain = 1.000 ; free physical = 1263 ; free virtual = 12828
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 6676.895 ; gain = 330.242 ; free physical = 1188 ; free virtual = 12757
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close [ open /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/TestUAL.vhd w ]
add_files /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/TestUAL.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue May 24 15:20:36 2022] Launched synth_1...
Run output will be captured here: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue May 24 15:23:15 2022] Launched synth_1...
Run output will be captured here: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue May 24 15:24:21 2022] Launched synth_1...
Run output will be captured here: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue May 24 15:25:00 2022] Launched impl_1...
Run output will be captured here: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 24 15:26:29 2022...
