// Seed: 2836552898
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    output logic id_3,
    output logic id_4,
    input logic id_5,
    output id_6,
    output id_7,
    input id_8
);
  logic id_9;
  type_19(
      id_6, 1, id_5, id_7, 1, 1, 1
  );
  assign id_4 = id_9 ** ~1'b0 == 1;
  logic id_10;
  assign id_6 = 1;
  logic   id_11;
  supply1 id_12;
  always @(id_12[1]) id_2 <= 1;
  assign id_0 = id_11 == 1 & 1;
  assign id_6 = id_8;
  logic id_13;
endmodule
