<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='917' type='llvm::ScheduleHazardRecognizer * llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer(const llvm::InstrItineraryData * II, const llvm::ScheduleDAG * DAG) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5743' ll='5747' type='llvm::ScheduleHazardRecognizer * llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer(const llvm::InstrItineraryData * II, const llvm::ScheduleDAG * DAG) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5741'>/// This is used by the post-RA scheduler (SchedulePostRAList.cpp).  The
/// post-RA version of misched uses CreateTargetMIHazardRecognizer.</doc>
