INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sources_1/new/acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sources_1/new/act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sources_1/new/deco_ins.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deco_ins
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sources_1/new/gcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sources_1/new/reg_dat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_dat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sources_1/new/reg_ins.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ins
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sources_1/new/mp4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sim_1/new/tb_acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_acc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sim_1/new/tb_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_act
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sim_1/new/tb_reg_ins.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_ins
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sim_1/new/tb_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sim_1/new/tb_deco_ins.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_deco_ins
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sim_1/new/tb_gcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gcm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sim_1/new/tb_reg_dat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_dat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sim_1/new/tb_mp4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_m4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanm/Desktop/Arqui/Vivado/Microprocesador4Bits/Microprocesador4Bits.srcs/sim_1/new/tb_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rom
