<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: protocols/rssi/rtl/RssiCoreWrapper.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('RssiCoreWrapper_8vhd_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">RssiCoreWrapper.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RssiCoreWrapper_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="keyword">-- File       : RssiCoreWrapper.vhd</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="keyword">-- Company    : SLAC National Accelerator Laboratory</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">-- Created    : 2016-02-25</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="keyword">-- Last update: 2017-05-09</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="keyword">-- Description: Wrapper for RSSI + AXIS packetizer </span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="keyword">-- This file is part of &#39;SLAC Firmware Standard Library&#39;.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">-- It is subject to the license terms in the LICENSE.txt file found in the </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keyword">-- top-level directory of this distribution and at: </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">--    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html. </span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">-- No part of &#39;SLAC Firmware Standard Library&#39;, including this file, </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">-- may be copied, modified, propagated, or distributed except according to </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">-- the terms contained in the LICENSE.txt file.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="keyword">-------------------------------------------------------------------------------</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a0a6af6eef40212dbaf130d57ce711256">   18</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#acd03516902501cd1c7296a98e22c6fcb">   19</a></span>&#160;<span class="vhdlkeyword">use </span><a class="code" href="classRssiCore.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>.std_logic_1164.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#af2fe75efbe0a68c3fb806bb88b1a81ba">   21</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classStdRtlPkg.html">StdRtlPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#ab9163ff57f3de727a3283790a46df5d3">   22</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classRssiPkg.html">RssiPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a8b54e22b2a07048034b61d5e4ba396e3">   23</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classSsiPkg.html">SsiPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a776f7d1c3e4102d6af8db8ec00c215ce">   24</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiStreamPkg.html">AxiStreamPkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#af98a1f0df20cf0e5f0fdb9f5999ad782">   25</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classAxiLitePkg.html">AxiLitePkg</a>.<span class="keywordflow">all</span>;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">--! @see entity </span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword"> --! @ingroup protocols_rssi</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html">   29</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classRssiCoreWrapper.html">RssiCoreWrapper</a> <span class="keywordflow">is</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;   <span class="keywordflow">generic</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a67a837684e4f18c2d236ac1d053b419b">   31</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a></span>               <span class="vhdlchar">:</span> <span class="comment">time</span>                <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlchar">ns</span>;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a12f9c2cf98fb6f30693b8bed16b1ea7b">   32</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a12f9c2cf98fb6f30693b8bed16b1ea7b">CLK_FREQUENCY_G</a></span>     <span class="vhdlchar">:</span> <span class="comment">real</span>                <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">100</span>.<span class="vhdllogic">0E+6</span>;<span class="keyword">  -- In units of Hz</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a0c80d19f33d2f04dd0f55f829fb35472">   33</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a0c80d19f33d2f04dd0f55f829fb35472">TIMEOUT_UNIT_G</a></span>      <span class="vhdlchar">:</span> <span class="comment">real</span>                <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>.0E-6;<span class="keyword">    -- In units of seconds</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#adc6e8401cfd08ef1489b733afebb8b88">   34</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adc6e8401cfd08ef1489b733afebb8b88">SERVER_G</a></span>            <span class="vhdlchar">:</span> <span class="comment">boolean</span>             <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">  -- Module is server or client </span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a74b48eeaaeaa78e2c1c19032c7f7b856">   35</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a74b48eeaaeaa78e2c1c19032c7f7b856">RETRANSMIT_ENABLE_G</a></span> <span class="vhdlchar">:</span> <span class="comment">boolean</span>             <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;<span class="keyword">  -- Enable/Disable retransmissions in tx module</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a10b3de6533fb5385683321557d5eb3df">   36</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a10b3de6533fb5385683321557d5eb3df">WINDOW_ADDR_SIZE_G</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar">positive</span>            <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span>;<span class="keyword">  -- 2^WINDOW_ADDR_SIZE_G  = Max number of segments in buffer</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#afa66a506748b331399ec202bfc315d00">   37</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#afa66a506748b331399ec202bfc315d00">SEGMENT_ADDR_SIZE_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar">positive</span>            <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">7</span>;<span class="keyword">  -- 2^SEGMENT_ADDR_SIZE_G = Number of 64 bit wide data words</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#adb9ec7c1244c84d917e4de56a874b2d3">   38</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adb9ec7c1244c84d917e4de56a874b2d3">BYPASS_CHUNKER_G</a></span>    <span class="vhdlchar">:</span> <span class="comment">boolean</span>             <span class="vhdlchar">:=</span> <span class="vhdlchar">false</span>;<span class="keyword">     -- Bypass the AXIS chunker layer</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#aa5b701cabb832036aea0132bf6159d5a">   39</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#aa5b701cabb832036aea0132bf6159d5a">PIPE_STAGES_G</a></span>       <span class="vhdlchar">:</span> <span class="comment">natural</span>             <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#adc854cd57bcc4de17c8e6f8f2a8ff159">   40</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adc854cd57bcc4de17c8e6f8f2a8ff159">APP_STREAMS_G</a></span>       <span class="vhdlchar">:</span> <span class="vhdlchar">positive</span>            <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a3a53bdd834fc46a26b7315e631b7ccc3">   41</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a3a53bdd834fc46a26b7315e631b7ccc3">APP_STREAM_ROUTES_G</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#af6104d3c11ad4952334188edd30b915b">Slv8Array</a></span>           <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="keyword">&quot;--------&quot;</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a8356101c711508ef98fa0822c2d858dc">   42</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a8356101c711508ef98fa0822c2d858dc">AXI_ERROR_RESP_G</a></span>    <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a7d7d51f4ffa626cfd871226f7ab88eee">AXI_RESP_DECERR_C</a></span>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">      -- AXIS Configurations</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a743de33aa9f83c7be4d7d7b3d5f4a888">   44</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a743de33aa9f83c7be4d7d7b3d5f4a888">APP_AXIS_CONFIG_G</a></span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a51a59a0db62b75dff8b982c0bacf0a7d">AxiStreamConfigArray</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">ssiAxiStreamConfig</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">,</span> <span class="vhdlchar">TKEEP_NORMAL_C</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a9bc85320a82827701ee910c596b5aed4">   45</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a9bc85320a82827701ee910c596b5aed4">TSP_AXIS_CONFIG_G</a></span>   <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a01afb965ace5b70588a02108f9ba87df">AxiStreamConfigType</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">ssiAxiStreamConfig</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">16</span><span class="vhdlchar">,</span> <span class="vhdlchar">TKEEP_NORMAL_C</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">      -- Version and connection ID</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#ad73a75a1c26b2749980f2cdbddd4e3ce">   47</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#ad73a75a1c26b2749980f2cdbddd4e3ce">INIT_SEQ_N_G</a></span>        <span class="vhdlchar">:</span> <span class="comment">natural</span>             <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">16#80#</span>;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a19221acbd9f175c7c36e185a3f6ac55b">   48</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a19221acbd9f175c7c36e185a3f6ac55b">CONN_ID_G</a></span>           <span class="vhdlchar">:</span> <span class="vhdlchar">positive</span>            <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">16#12345678#</span>;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a8e985ccda4b5c69b862841987f386b2e">   49</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a8e985ccda4b5c69b862841987f386b2e">VERSION_G</a></span>           <span class="vhdlchar">:</span> <span class="vhdlchar">positive</span>            <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span>;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a53a1e14bed8f05c48e75f236d9defa7e">   50</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a53a1e14bed8f05c48e75f236d9defa7e">HEADER_CHKSUM_EN_G</a></span>  <span class="vhdlchar">:</span> <span class="comment">boolean</span>             <span class="vhdlchar">:=</span> <span class="vhdlchar">true</span>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">      -- Window parameters of receiver module</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a83581f3aec849e6fe7d2d6ed7cdfcf82">   52</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a83581f3aec849e6fe7d2d6ed7cdfcf82">MAX_NUM_OUTS_SEG_G</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar">positive</span>            <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span>;<span class="keyword">  --   &lt;=(2**WINDOW_ADDR_SIZE_G)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a5c4383db8ceb734e0b1cecd729b3b73a">   53</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a5c4383db8ceb734e0b1cecd729b3b73a">MAX_SEG_SIZE_G</a></span>      <span class="vhdlchar">:</span> <span class="vhdlchar">positive</span>            <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">1024</span>;<span class="keyword">  -- &lt;= (2**SEGMENT_ADDR_SIZE_G)*8 Number of bytes</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">      -- RSSI Timeouts</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a7057acf1d8304647b8e9598dc88d4850">   55</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a7057acf1d8304647b8e9598dc88d4850">ACK_TOUT_G</a></span>          <span class="vhdlchar">:</span> <span class="vhdlchar">positive</span>            <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">25</span>;<span class="keyword">  -- unit depends on TIMEOUT_UNIT_G </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#af9157039ed2f1f90ebd1cf1da792e95b">   56</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#af9157039ed2f1f90ebd1cf1da792e95b">RETRANS_TOUT_G</a></span>      <span class="vhdlchar">:</span> <span class="vhdlchar">positive</span>            <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">50</span>;<span class="keyword">  -- unit depends on TIMEOUT_UNIT_G  (Recommended &gt;= MAX_NUM_OUTS_SEG_G*Data segment transmission time)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#afe3dca7363100aac42eca4920a3f2566">   57</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#afe3dca7363100aac42eca4920a3f2566">NULL_TOUT_G</a></span>         <span class="vhdlchar">:</span> <span class="vhdlchar">positive</span>            <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">200</span>;<span class="keyword">  -- unit depends on TIMEOUT_UNIT_G  (Recommended &gt;= 4*RETRANS_TOUT_G)</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">      -- Counters</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a68958d96197de040cb12581918d41144">   59</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a68958d96197de040cb12581918d41144">MAX_RETRANS_CNT_G</a></span>   <span class="vhdlchar">:</span> <span class="vhdlchar">positive</span>            <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">2</span>;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#ab4c1794b5fe747c688036ec8ea75e1ac">   60</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#ab4c1794b5fe747c688036ec8ea75e1ac">MAX_CUM_ACK_CNT_G</a></span>   <span class="vhdlchar">:</span> <span class="vhdlchar">positive</span>            <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">3</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;   <span class="keywordflow">port</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">      -- Clock and Reset</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a48b975d7640534e167c15bb600cd18a2">   63</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a48b975d7640534e167c15bb600cd18a2">clk_i</a></span>             <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a26b3539d28e70bf3ad6319e4280a3c66">   64</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a26b3539d28e70bf3ad6319e4280a3c66">rst_i</a></span>             <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">      -- SSI Application side</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#ad7150de4ca23e9af5e6c5fc01d4815f7">   66</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#ad7150de4ca23e9af5e6c5fc01d4815f7">sAppAxisMasters_i</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#aa3d9b1dfd83237740779c0d466abc851">AxiStreamMasterArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adc854cd57bcc4de17c8e6f8f2a8ff159">APP_STREAMS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#afa3b7e17d1607e7d5ce64ce121109061">   67</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#afa3b7e17d1607e7d5ce64ce121109061">sAppAxisSlaves_o</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a7fc94a24fbdc35e2687ae05b851f3373">AxiStreamSlaveArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adc854cd57bcc4de17c8e6f8f2a8ff159">APP_STREAMS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a7e1ddff4ae5dbe07b4e14ebe502ae0a9">   68</a></span>&#160;      mAppAxisMasters_o : <span class="keywordflow">out</span> AxiStreamMasterArray(APP_STREAMS_G-1 <span class="keywordflow">downto</span> <span class="vhdllogic">0</span>);</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a4c7605f728be565408079c59c92acabb">   69</a></span>&#160;      mAppAxisSlaves_i  : <span class="keywordflow">in</span>  AxiStreamSlaveArray(APP_STREAMS_G-1 <span class="keywordflow">downto</span> <span class="vhdllogic">0</span>);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">      -- SSI Transport side</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a36fe4de9ecc4a61fc6bac8897749085e">   71</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a36fe4de9ecc4a61fc6bac8897749085e">sTspAxisMaster_i</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a49509d30bc3d42428694cc3496faadbd">AxiStreamMasterType</a></span>;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a437dca9bf9e11461639dee84e7bf66f4">   72</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a437dca9bf9e11461639dee84e7bf66f4">sTspAxisSlave_o</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a684312315461e3e575e265ff30fcf68b">AxiStreamSlaveType</a></span>;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a3aae57d0f4543d801659b4a844d0310b">   73</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a3aae57d0f4543d801659b4a844d0310b">mTspAxisMaster_o</a></span>  <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a49509d30bc3d42428694cc3496faadbd">AxiStreamMasterType</a></span>;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a35cc6ea006e7317d87a3f416673fadb0">   74</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a35cc6ea006e7317d87a3f416673fadb0">mTspAxisSlave_i</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a684312315461e3e575e265ff30fcf68b">AxiStreamSlaveType</a></span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">      -- High level  Application side interface</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a60bf9d68538574df318cb061c6fc9b59">   76</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a60bf9d68538574df318cb061c6fc9b59">openRq_i</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                     <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#af87439de3b2c01447a0f4a78941d3c93">   77</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#af87439de3b2c01447a0f4a78941d3c93">closeRq_i</a></span>         <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                     <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#aa81efbe19429d3a2168251d750293177">   78</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#aa81efbe19429d3a2168251d750293177">inject_i</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                     <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">      -- AXI-Lite Register Interface</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a17c7aa8ccf4c765b9cc344106ae5aba9">   80</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a17c7aa8ccf4c765b9cc344106ae5aba9">axiClk_i</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                     <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a7897f867cba44148528fa69ff0bede9a">   81</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a7897f867cba44148528fa69ff0bede9a">axiRst_i</a></span>          <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>                     <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#acd3440bbc91f595e14ebb565ef1e05c4">   82</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#acd3440bbc91f595e14ebb565ef1e05c4">axilReadMaster</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLiteReadMasterType</a></span>  <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a9e56ae5f5c4c3bd77e223c3272593c5b">AXI_LITE_READ_MASTER_INIT_C</a></span>;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a22f8db74a5a4c77e7e2767279ca36e7f">   83</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a></span>     <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLiteReadSlaveType</a></span>;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a86f0292469878d2c30a2994fabb3cee4">   84</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a86f0292469878d2c30a2994fabb3cee4">axilWriteMaster</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">in</span>  <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLiteWriteMasterType</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#a3a850ed524f7f96ea6271e4d65473f36">AXI_LITE_WRITE_MASTER_INIT_C</a></span>;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#a80e5574c28ce6fd06510648d63787843">   85</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLiteWriteSlaveType</a></span>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="keyword">      -- Internal statuses</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper.html#ad5422f3fd7729156ec7f56a486845871">   87</a></span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#ad5422f3fd7729156ec7f56a486845871">statusReg_o</a></span>       <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">6</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">entity</span> <span class="vhdlchar">RssiCoreWrapper</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper_1_1mapping.html">   90</a></span>&#160;<span class="keywordflow">architecture</span> mapping <span class="keywordflow">of</span> <a class="code" href="classRssiCoreWrapper.html">RssiCoreWrapper</a> is</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper_1_1mapping.html#ac3697ff3e65f08f64240eef6c2860e64">   92</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#ac3697ff3e65f08f64240eef6c2860e64">rxMasters</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#aa3d9b1dfd83237740779c0d466abc851">AxiStreamMasterArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adc854cd57bcc4de17c8e6f8f2a8ff159">APP_STREAMS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper_1_1mapping.html#a03a9f5bf68f6d63e0a220090060eb323">   93</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a03a9f5bf68f6d63e0a220090060eb323">rxSlaves</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a7fc94a24fbdc35e2687ae05b851f3373">AxiStreamSlaveArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adc854cd57bcc4de17c8e6f8f2a8ff159">APP_STREAMS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper_1_1mapping.html#a1088cb2b516d59f4b3c48dafcdee1469">   95</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a1088cb2b516d59f4b3c48dafcdee1469">depacketizerMasters</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#aa3d9b1dfd83237740779c0d466abc851">AxiStreamMasterArray</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper_1_1mapping.html#a892773db7abb009d6f7b30c866de51e2">   96</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a892773db7abb009d6f7b30c866de51e2">depacketizerSlaves</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a7fc94a24fbdc35e2687ae05b851f3373">AxiStreamSlaveArray</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper_1_1mapping.html#a452d78f046d5836098bf133baa26a3af">   98</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a452d78f046d5836098bf133baa26a3af">packetizerMasters</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#aa3d9b1dfd83237740779c0d466abc851">AxiStreamMasterArray</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper_1_1mapping.html#a7e5c1fd36fe04313177864b91d88d70b">   99</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a7e5c1fd36fe04313177864b91d88d70b">packetizerSlaves</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a7fc94a24fbdc35e2687ae05b851f3373">AxiStreamSlaveArray</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper_1_1mapping.html#ac69c983568b00bd6abb43e4a63379572">  101</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#ac69c983568b00bd6abb43e4a63379572">txMasters</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#aa3d9b1dfd83237740779c0d466abc851">AxiStreamMasterArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adc854cd57bcc4de17c8e6f8f2a8ff159">APP_STREAMS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper_1_1mapping.html#a347c78e9d7bc9f335d5f7af79b1e39f7">  102</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a347c78e9d7bc9f335d5f7af79b1e39f7">txSlaves</a></span>  <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a7fc94a24fbdc35e2687ae05b851f3373">AxiStreamSlaveArray</a></span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adc854cd57bcc4de17c8e6f8f2a8ff159">APP_STREAMS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper_1_1mapping.html#a505597cf3addb43e38d8768f2a7acf82">  104</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a505597cf3addb43e38d8768f2a7acf82">statusReg</a></span>        <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">slv</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">6</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper_1_1mapping.html#a0853d22ec5c0a1651f6558fa68b7dca4">  105</a></span>&#160;   <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a0853d22ec5c0a1651f6558fa68b7dca4">rssiNotConnected</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">sl</a></span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keyword">   -- This should really go in a AxiStreamPacketizerPkg</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper_1_1mapping.html#abc1b26740937517b86166d8b546a1302">  108</a></span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#abc1b26740937517b86166d8b546a1302">PACKETIZER_AXIS_CONFIG_C</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a01afb965ace5b70588a02108f9ba87df">AxiStreamConfigType</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a86403b71b2c8c1821aa311fdccf7ac5b">TSTRB_EN_C</a></span>    <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">false</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a0be9458574946a989bedd15eda0434de">TDATA_BYTES_C</a></span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#abd2d7591a48d5571faf211825fba2847">TDEST_BITS_C</a></span>  <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a0ab2e9a9729d413b900a9aa5168aeb3b">TID_BITS_C</a></span>    <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a6f4913b2f3710f23c29867acbb739d46">TKEEP_MODE_C</a></span>  <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">TKEEP_COMP_C</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a1322ab8bac37e31ecfe3c968a223b3f3">TUSER_BITS_C</a></span>  <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdllogic"></span><span class="vhdllogic">8</span><span class="vhdlchar">,</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a4cf521bed300a5338bba82f76264169e">TUSER_MODE_C</a></span>  <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">TUSER_FIRST_LAST_C</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">   -- If bypassing chunker, convert directly to RSSI AXIS config</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keyword">   -- else use Packetizer AXIS format. Packetizer will then convert to RSSI config.</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classRssiCoreWrapper_1_1mapping.html#a2928d82d469dc833d839d52b90220b94">  119</a></span>&#160;   <span class="keywordflow">constant</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a2928d82d469dc833d839d52b90220b94">CONV_AXIS_CONFIG_C</a></span> <span class="vhdlchar">:</span> <span class="vhdlchar"><a class="code" href="classAxiStreamPkg.html#a01afb965ace5b70588a02108f9ba87df">AxiStreamConfigType</a></span> <span class="vhdlchar">:=</span> <span class="vhdlchar">ite</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adb9ec7c1244c84d917e4de56a874b2d3">BYPASS_CHUNKER_G</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classRssiPkg.html#abe86885f5af0a7342505c0f684c5464b">RSSI_AXIS_CONFIG_C</a></span><span class="vhdlchar">,</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#abc1b26740937517b86166d8b546a1302">PACKETIZER_AXIS_CONFIG_C</a></span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="vhdlkeyword">begin</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;   <span class="vhdlchar">GEN_RX</span> <span class="vhdlchar">:</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;   <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adc854cd57bcc4de17c8e6f8f2a8ff159">APP_STREAMS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      U_RxFifo : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiStreamFifoV2.html">AxiStreamFifoV2</a></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;         <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>               =&gt; <a class="code" href="classRssiCoreWrapper.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a6ae93f6a92e450756c421bbb436b2a06">SLAVE_READY_EN_G</a>    =&gt; true,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a1c9465c9431492ec79ab48827b02c46f">BRAM_EN_G</a>           =&gt; false,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a74265af003d7cd4b0443ced520ac6722">GEN_SYNC_FIFO_G</a>     =&gt; true,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a9cb07eca4f1e6525763e4a6c2246ab39">FIFO_ADDR_WIDTH_G</a>   =&gt; <span class="vhdllogic">4</span>,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a67bf48b81ea3880060daebba93414d62">INT_PIPE_STAGES_G</a>   =&gt; <span class="vhdllogic">0</span>,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a716ea08f0c8926dadc51439113a0fd3b">PIPE_STAGES_G</a>       =&gt; <span class="vhdllogic">1</span>,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#ae73074eb5d6f5b790fe11394a85d8f05">SLAVE_AXI_CONFIG_G</a>  =&gt; <a class="code" href="classRssiCoreWrapper.html#a743de33aa9f83c7be4d7d7b3d5f4a888">APP_AXIS_CONFIG_G</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#abda656462c1b84e3d42e50514c515085">MASTER_AXI_CONFIG_G</a> =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a2928d82d469dc833d839d52b90220b94">CONV_AXIS_CONFIG_C</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#aa685d94966e12ee1feec1c91fef4c4d0">sAxisClk</a>    =&gt; <a class="code" href="classRssiCoreWrapper.html#a48b975d7640534e167c15bb600cd18a2">clk_i</a>,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a7dc2d65783b78f52a8f7bb3df645fc2d">sAxisRst</a>    =&gt; <a class="code" href="classRssiCoreWrapper.html#a26b3539d28e70bf3ad6319e4280a3c66">rst_i</a>,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a4be737583df4493f37e21b9da4a67377">sAxisMaster</a> =&gt; <a class="code" href="classRssiCoreWrapper.html#ad7150de4ca23e9af5e6c5fc01d4815f7">sAppAxisMasters_i</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a4e7681b5766a6f51851dfb086a6bf45a">sAxisSlave</a>  =&gt; <a class="code" href="classRssiCoreWrapper.html#afa3b7e17d1607e7d5ce64ce121109061">sAppAxisSlaves_o</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a0a9437a4574cc033cc1ed972bcd89a90">mAxisClk</a>    =&gt; <a class="code" href="classRssiCoreWrapper.html#a48b975d7640534e167c15bb600cd18a2">clk_i</a>,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a576d9d919155bb8c2a43f3959526a52f">mAxisRst</a>    =&gt; <a class="code" href="classRssiCoreWrapper.html#a26b3539d28e70bf3ad6319e4280a3c66">rst_i</a>,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#afd4f0f4d2e88b311f2a3b3705b317922">mAxisMaster</a> =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#ac3697ff3e65f08f64240eef6c2860e64">rxMasters</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a9b0b70eb40fd99ae471dd823ed5da644">mAxisSlave</a>  =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a03a9f5bf68f6d63e0a220090060eb323">rxSlaves</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span> <span class="vhdlchar">GEN_RX</span>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;   U_AxiStreamMux : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiStreamMux.html">AxiStreamMux</a></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;         <a class="code" href="classAxiStreamMux.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>          =&gt; <a class="code" href="classRssiCoreWrapper.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;         <a class="code" href="classAxiStreamMux.html#ae3485c1b27875950a3d8ac70d6188e05">NUM_SLAVES_G</a>   =&gt; <a class="code" href="classRssiCoreWrapper.html#adc854cd57bcc4de17c8e6f8f2a8ff159">APP_STREAMS_G</a>,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;         <a class="code" href="classAxiStreamMux.html#adf33db7c14d9e2c22de126a4f7b466a6">MODE_G</a>         =&gt; <span class="keyword">&quot;ROUTED&quot;</span>,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;         <a class="code" href="classAxiStreamMux.html#af451c9319b83428f363d598448ba95bf">TDEST_ROUTES_G</a> =&gt; <a class="code" href="classRssiCoreWrapper.html#a3a53bdd834fc46a26b7315e631b7ccc3">APP_STREAM_ROUTES_G</a>,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;         <a class="code" href="classAxiStreamMux.html#ac2baa1c398fae7c51e6f466706e211d6">PIPE_STAGES_G</a>  =&gt; <span class="vhdllogic">1</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keyword">         -- Clock and reset</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;         <a class="code" href="classAxiStreamMux.html#ac220cc2710ba738744915c3b2a0f43bc">axisClk</a>      =&gt; <a class="code" href="classRssiCoreWrapper.html#a48b975d7640534e167c15bb600cd18a2">clk_i</a>,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;         <a class="code" href="classAxiStreamMux.html#a044b1bf79201c595c20474cecf020a5d">axisRst</a>      =&gt; <a class="code" href="classRssiCoreWrapper.html#a26b3539d28e70bf3ad6319e4280a3c66">rst_i</a>,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="keyword">         -- Slaves</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;         <a class="code" href="classAxiStreamMux.html#a331f505153d2661742e674db74a7be1a">sAxisMasters</a> =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#ac3697ff3e65f08f64240eef6c2860e64">rxMasters</a>,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;         <a class="code" href="classAxiStreamMux.html#a1961d417e7cb6347ed0575fc04e65b6e">sAxisSlaves</a>  =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a03a9f5bf68f6d63e0a220090060eb323">rxSlaves</a>,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">         -- Master</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;         <a class="code" href="classAxiStreamMux.html#afd4f0f4d2e88b311f2a3b3705b317922">mAxisMaster</a>  =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a452d78f046d5836098bf133baa26a3af">packetizerMasters</a><span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;         <a class="code" href="classAxiStreamMux.html#a9b0b70eb40fd99ae471dd823ed5da644">mAxisSlave</a>   =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a7e5c1fd36fe04313177864b91d88d70b">packetizerSlaves</a><span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;   <span class="vhdlchar">GEN_PACKER</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adb9ec7c1244c84d917e4de56a874b2d3">BYPASS_CHUNKER_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      U_Packetizer : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiStreamPacketizer.html">AxiStreamPacketizer</a></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;         <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            <a class="code" href="classAxiStreamPacketizer.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>                =&gt; <a class="code" href="classRssiCoreWrapper.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            <a class="code" href="classAxiStreamPacketizer.html#a1f4b55034c4f498d8b3ad901dd2c7ce3">MAX_PACKET_BYTES_G</a>   =&gt; <a class="code" href="classRssiCoreWrapper.html#a5c4383db8ceb734e0b1cecd729b3b73a">MAX_SEG_SIZE_G</a>,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;            <a class="code" href="classAxiStreamPacketizer.html#a4ff1794f842b4a303fbbc4642ff91b43">INPUT_PIPE_STAGES_G</a>  =&gt; <span class="vhdllogic">0</span>,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            <a class="code" href="classAxiStreamPacketizer.html#aa844a3ed92362e456995ee824e51218d">OUTPUT_PIPE_STAGES_G</a> =&gt; <span class="vhdllogic">1</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            <a class="code" href="classAxiStreamPacketizer.html#ac220cc2710ba738744915c3b2a0f43bc">axisClk</a>     =&gt; <a class="code" href="classRssiCoreWrapper.html#a48b975d7640534e167c15bb600cd18a2">clk_i</a>,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            <a class="code" href="classAxiStreamPacketizer.html#a044b1bf79201c595c20474cecf020a5d">axisRst</a>     =&gt; <a class="code" href="classRssiCoreWrapper.html#a26b3539d28e70bf3ad6319e4280a3c66">rst_i</a>,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            <a class="code" href="classAxiStreamPacketizer.html#a4be737583df4493f37e21b9da4a67377">sAxisMaster</a> =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a452d78f046d5836098bf133baa26a3af">packetizerMasters</a><span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            <a class="code" href="classAxiStreamPacketizer.html#a4e7681b5766a6f51851dfb086a6bf45a">sAxisSlave</a>  =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a7e5c1fd36fe04313177864b91d88d70b">packetizerSlaves</a><span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;            <a class="code" href="classAxiStreamPacketizer.html#afd4f0f4d2e88b311f2a3b3705b317922">mAxisMaster</a> =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a452d78f046d5836098bf133baa26a3af">packetizerMasters</a><span class="vhdlchar">(</span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            <a class="code" href="classAxiStreamPacketizer.html#a9b0b70eb40fd99ae471dd823ed5da644">mAxisSlave</a>  =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a7e5c1fd36fe04313177864b91d88d70b">packetizerSlaves</a><span class="vhdlchar">(</span><span class="vhdllogic">1</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;   <span class="vhdlchar">BYPASS_PACKER</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adb9ec7c1244c84d917e4de56a874b2d3">BYPASS_CHUNKER_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">true</span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a452d78f046d5836098bf133baa26a3af">packetizerMasters</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a452d78f046d5836098bf133baa26a3af">packetizerMasters</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a7e5c1fd36fe04313177864b91d88d70b">packetizerSlaves</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a7e5c1fd36fe04313177864b91d88d70b">packetizerSlaves</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;   U_RssiCore : <span class="keywordflow">entity</span> work.<a class="code" href="classRssiCore.html">RssiCore</a></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;         <a class="code" href="classRssiCore.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>               =&gt; <a class="code" href="classRssiCoreWrapper.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;         <a class="code" href="classRssiCore.html#ac1e7149eb092e48ee0574309b07fe770">CLK_FREQUENCY_G</a>     =&gt; <a class="code" href="classRssiCoreWrapper.html#a12f9c2cf98fb6f30693b8bed16b1ea7b">CLK_FREQUENCY_G</a>,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;         <a class="code" href="classRssiCore.html#a0c80d19f33d2f04dd0f55f829fb35472">TIMEOUT_UNIT_G</a>      =&gt; <a class="code" href="classRssiCoreWrapper.html#a0c80d19f33d2f04dd0f55f829fb35472">TIMEOUT_UNIT_G</a>,</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;         <a class="code" href="classRssiCore.html#adc6e8401cfd08ef1489b733afebb8b88">SERVER_G</a>            =&gt; <a class="code" href="classRssiCoreWrapper.html#adc6e8401cfd08ef1489b733afebb8b88">SERVER_G</a>,</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;         <a class="code" href="classRssiCore.html#a74b48eeaaeaa78e2c1c19032c7f7b856">RETRANSMIT_ENABLE_G</a> =&gt; <a class="code" href="classRssiCoreWrapper.html#a74b48eeaaeaa78e2c1c19032c7f7b856">RETRANSMIT_ENABLE_G</a>,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;         <a class="code" href="classRssiCore.html#ab9aab97d738c7c8cb174f8fe23c99c46">WINDOW_ADDR_SIZE_G</a>  =&gt; <a class="code" href="classRssiCoreWrapper.html#a10b3de6533fb5385683321557d5eb3df">WINDOW_ADDR_SIZE_G</a>,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;         <a class="code" href="classRssiCore.html#afa66a506748b331399ec202bfc315d00">SEGMENT_ADDR_SIZE_G</a> =&gt; <a class="code" href="classRssiCoreWrapper.html#afa66a506748b331399ec202bfc315d00">SEGMENT_ADDR_SIZE_G</a>,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;         <a class="code" href="classRssiCore.html#a8356101c711508ef98fa0822c2d858dc">AXI_ERROR_RESP_G</a>    =&gt; <a class="code" href="classRssiCoreWrapper.html#a8356101c711508ef98fa0822c2d858dc">AXI_ERROR_RESP_G</a>,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keyword">         -- AXIS Configurations</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;         <a class="code" href="classRssiCore.html#a55b5547aa44b744afa30cc1d1f063dbd">APP_AXIS_CONFIG_G</a>   =&gt; <a class="code" href="classRssiPkg.html#abe86885f5af0a7342505c0f684c5464b">RSSI_AXIS_CONFIG_C</a>,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;         <a class="code" href="classRssiCore.html#a9bc85320a82827701ee910c596b5aed4">TSP_AXIS_CONFIG_G</a>   =&gt; <a class="code" href="classRssiCoreWrapper.html#a9bc85320a82827701ee910c596b5aed4">TSP_AXIS_CONFIG_G</a>,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="keyword">         -- Version and connection ID</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;         <a class="code" href="classRssiCore.html#ad73a75a1c26b2749980f2cdbddd4e3ce">INIT_SEQ_N_G</a>        =&gt; <a class="code" href="classRssiCoreWrapper.html#ad73a75a1c26b2749980f2cdbddd4e3ce">INIT_SEQ_N_G</a>,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;         <a class="code" href="classRssiCore.html#a19221acbd9f175c7c36e185a3f6ac55b">CONN_ID_G</a>           =&gt; <a class="code" href="classRssiCoreWrapper.html#a19221acbd9f175c7c36e185a3f6ac55b">CONN_ID_G</a>,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;         <a class="code" href="classRssiCore.html#a8e985ccda4b5c69b862841987f386b2e">VERSION_G</a>           =&gt; <a class="code" href="classRssiCoreWrapper.html#a8e985ccda4b5c69b862841987f386b2e">VERSION_G</a>,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;         <a class="code" href="classRssiCore.html#a53a1e14bed8f05c48e75f236d9defa7e">HEADER_CHKSUM_EN_G</a>  =&gt; <a class="code" href="classRssiCoreWrapper.html#a53a1e14bed8f05c48e75f236d9defa7e">HEADER_CHKSUM_EN_G</a>,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keyword">         -- Window parameters of receiver module</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;         <a class="code" href="classRssiCore.html#a0e891617eb4c431a54d05c7d2dd3fa9a">MAX_NUM_OUTS_SEG_G</a>  =&gt; <a class="code" href="classRssiCoreWrapper.html#a83581f3aec849e6fe7d2d6ed7cdfcf82">MAX_NUM_OUTS_SEG_G</a>,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;         <a class="code" href="classRssiCore.html#a5c4383db8ceb734e0b1cecd729b3b73a">MAX_SEG_SIZE_G</a>      =&gt; <a class="code" href="classRssiCoreWrapper.html#a5c4383db8ceb734e0b1cecd729b3b73a">MAX_SEG_SIZE_G</a>,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="keyword">         -- RSSI Timeouts</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;         <a class="code" href="classRssiCore.html#af9157039ed2f1f90ebd1cf1da792e95b">RETRANS_TOUT_G</a>      =&gt; <a class="code" href="classRssiCoreWrapper.html#af9157039ed2f1f90ebd1cf1da792e95b">RETRANS_TOUT_G</a>,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;         <a class="code" href="classRssiCore.html#a7057acf1d8304647b8e9598dc88d4850">ACK_TOUT_G</a>          =&gt; <a class="code" href="classRssiCoreWrapper.html#a7057acf1d8304647b8e9598dc88d4850">ACK_TOUT_G</a>,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;         <a class="code" href="classRssiCore.html#afe3dca7363100aac42eca4920a3f2566">NULL_TOUT_G</a>         =&gt; <a class="code" href="classRssiCoreWrapper.html#afe3dca7363100aac42eca4920a3f2566">NULL_TOUT_G</a>,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="keyword">         -- Counters</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;         <a class="code" href="classRssiCore.html#a68958d96197de040cb12581918d41144">MAX_RETRANS_CNT_G</a>   =&gt; <a class="code" href="classRssiCoreWrapper.html#a68958d96197de040cb12581918d41144">MAX_RETRANS_CNT_G</a>,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;         <a class="code" href="classRssiCore.html#ab4c1794b5fe747c688036ec8ea75e1ac">MAX_CUM_ACK_CNT_G</a>   =&gt; <a class="code" href="classRssiCoreWrapper.html#ab4c1794b5fe747c688036ec8ea75e1ac">MAX_CUM_ACK_CNT_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keyword">         -- Clock and Reset</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;         <a class="code" href="classRssiCore.html#a48b975d7640534e167c15bb600cd18a2">clk_i</a>            =&gt; <a class="code" href="classRssiCoreWrapper.html#a48b975d7640534e167c15bb600cd18a2">clk_i</a>,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;         <a class="code" href="classRssiCore.html#a26b3539d28e70bf3ad6319e4280a3c66">rst_i</a>            =&gt; <a class="code" href="classRssiCoreWrapper.html#a26b3539d28e70bf3ad6319e4280a3c66">rst_i</a>,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keyword">         -- SSI Application side</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;         <a class="code" href="classRssiCore.html#a9a9a28158d4a4e9811097261affe6924">sAppAxisMaster_i</a> =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a452d78f046d5836098bf133baa26a3af">packetizerMasters</a><span class="vhdlchar">(</span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;         <a class="code" href="classRssiCore.html#acedd027078363c3af396eb9f20bd642e">sAppAxisSlave_o</a>  =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a7e5c1fd36fe04313177864b91d88d70b">packetizerSlaves</a><span class="vhdlchar">(</span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;         <a class="code" href="classRssiCore.html#a70b8e2e433c4043db61f2946996df622">mAppAxisMaster_o</a> =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a1088cb2b516d59f4b3c48dafcdee1469">depacketizerMasters</a><span class="vhdlchar">(</span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;         <a class="code" href="classRssiCore.html#a52740c7ee593157546bc90b781cdfc01">mAppAxisSlave_i</a>  =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a892773db7abb009d6f7b30c866de51e2">depacketizerSlaves</a><span class="vhdlchar">(</span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="keyword">         -- SSI Transport side</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;         <a class="code" href="classRssiCore.html#a36fe4de9ecc4a61fc6bac8897749085e">sTspAxisMaster_i</a> =&gt; <a class="code" href="classRssiCoreWrapper.html#a36fe4de9ecc4a61fc6bac8897749085e">sTspAxisMaster_i</a>,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;         <a class="code" href="classRssiCore.html#a437dca9bf9e11461639dee84e7bf66f4">sTspAxisSlave_o</a>  =&gt; <a class="code" href="classRssiCoreWrapper.html#a437dca9bf9e11461639dee84e7bf66f4">sTspAxisSlave_o</a>,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;         <a class="code" href="classRssiCore.html#a3aae57d0f4543d801659b4a844d0310b">mTspAxisMaster_o</a> =&gt; <a class="code" href="classRssiCoreWrapper.html#a3aae57d0f4543d801659b4a844d0310b">mTspAxisMaster_o</a>,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;         <a class="code" href="classRssiCore.html#a35cc6ea006e7317d87a3f416673fadb0">mTspAxisSlave_i</a>  =&gt; <a class="code" href="classRssiCoreWrapper.html#a35cc6ea006e7317d87a3f416673fadb0">mTspAxisSlave_i</a>,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="keyword">         -- High level  Application side interface</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;         <a class="code" href="classRssiCore.html#a15c6953c6c6c48e0e7e35af3cb2df597">openRq_i</a>         =&gt; <a class="code" href="classRssiCoreWrapper.html#a60bf9d68538574df318cb061c6fc9b59">openRq_i</a>,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;         <a class="code" href="classRssiCore.html#a5e41f22735eba6ff45c0fb679c63cf3b">closeRq_i</a>        =&gt; <a class="code" href="classRssiCoreWrapper.html#af87439de3b2c01447a0f4a78941d3c93">closeRq_i</a>,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;         <a class="code" href="classRssiCore.html#aa81efbe19429d3a2168251d750293177">inject_i</a>         =&gt; <a class="code" href="classRssiCoreWrapper.html#aa81efbe19429d3a2168251d750293177">inject_i</a>,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="keyword">         -- AXI-Lite Register Interface</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;         <a class="code" href="classRssiCore.html#a17c7aa8ccf4c765b9cc344106ae5aba9">axiClk_i</a>         =&gt; <a class="code" href="classRssiCoreWrapper.html#a17c7aa8ccf4c765b9cc344106ae5aba9">axiClk_i</a>,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;         <a class="code" href="classRssiCore.html#a7897f867cba44148528fa69ff0bede9a">axiRst_i</a>         =&gt; <a class="code" href="classRssiCoreWrapper.html#a7897f867cba44148528fa69ff0bede9a">axiRst_i</a>,</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;         <a class="code" href="classRssiCore.html#acd3440bbc91f595e14ebb565ef1e05c4">axilReadMaster</a>   =&gt; <a class="code" href="classRssiCoreWrapper.html#acd3440bbc91f595e14ebb565ef1e05c4">axilReadMaster</a>,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;         <a class="code" href="classRssiCore.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a>    =&gt; <a class="code" href="classRssiCoreWrapper.html#a22f8db74a5a4c77e7e2767279ca36e7f">axilReadSlave</a>,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;         <a class="code" href="classRssiCore.html#a86f0292469878d2c30a2994fabb3cee4">axilWriteMaster</a>  =&gt; <a class="code" href="classRssiCoreWrapper.html#a86f0292469878d2c30a2994fabb3cee4">axilWriteMaster</a>,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;         <a class="code" href="classRssiCore.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a>   =&gt; <a class="code" href="classRssiCoreWrapper.html#a80e5574c28ce6fd06510648d63787843">axilWriteSlave</a>,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="keyword">         -- Internal statuses</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;         <a class="code" href="classRssiCore.html#ad5422f3fd7729156ec7f56a486845871">statusReg_o</a>      =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a505597cf3addb43e38d8768f2a7acf82">statusReg</a><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;   <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#ad5422f3fd7729156ec7f56a486845871">statusReg_o</a></span>      <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a505597cf3addb43e38d8768f2a7acf82">statusReg</a></span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;   <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a0853d22ec5c0a1651f6558fa68b7dca4">rssiNotConnected</a></span> <span class="vhdlchar">&lt;=</span> <span class="keywordflow">not</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a505597cf3addb43e38d8768f2a7acf82">statusReg</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;   <span class="vhdlchar">GEN_DEPACKER</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adb9ec7c1244c84d917e4de56a874b2d3">BYPASS_CHUNKER_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">false</span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      U_Depacketizer : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiStreamDepacketizer.html">AxiStreamDepacketizer</a></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;         <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            <a class="code" href="classAxiStreamDepacketizer.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>                =&gt; <a class="code" href="classRssiCoreWrapper.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;            <a class="code" href="classAxiStreamDepacketizer.html#a4ff1794f842b4a303fbbc4642ff91b43">INPUT_PIPE_STAGES_G</a>  =&gt; <span class="vhdllogic">0</span>,<span class="keyword">  -- No need for input stage, RSSI output is already pipelined</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;            <a class="code" href="classAxiStreamDepacketizer.html#aa844a3ed92362e456995ee824e51218d">OUTPUT_PIPE_STAGES_G</a> =&gt; <span class="vhdllogic">1</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            <a class="code" href="classAxiStreamDepacketizer.html#ac220cc2710ba738744915c3b2a0f43bc">axisClk</a>     =&gt; <a class="code" href="classRssiCoreWrapper.html#a48b975d7640534e167c15bb600cd18a2">clk_i</a>,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;            <a class="code" href="classAxiStreamDepacketizer.html#a044b1bf79201c595c20474cecf020a5d">axisRst</a>     =&gt; <a class="code" href="classRssiCoreWrapper.html#a26b3539d28e70bf3ad6319e4280a3c66">rst_i</a>,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            <a class="code" href="classAxiStreamDepacketizer.html#acfcbcbde38aa59d9e49e474bf984838e">restart</a>     =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a0853d22ec5c0a1651f6558fa68b7dca4">rssiNotConnected</a>,</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            <a class="code" href="classAxiStreamDepacketizer.html#a4be737583df4493f37e21b9da4a67377">sAxisMaster</a> =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a1088cb2b516d59f4b3c48dafcdee1469">depacketizerMasters</a><span class="vhdlchar">(</span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;            <a class="code" href="classAxiStreamDepacketizer.html#a4e7681b5766a6f51851dfb086a6bf45a">sAxisSlave</a>  =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a892773db7abb009d6f7b30c866de51e2">depacketizerSlaves</a><span class="vhdlchar">(</span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;            <a class="code" href="classAxiStreamDepacketizer.html#afd4f0f4d2e88b311f2a3b3705b317922">mAxisMaster</a> =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a1088cb2b516d59f4b3c48dafcdee1469">depacketizerMasters</a><span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;            <a class="code" href="classAxiStreamDepacketizer.html#a9b0b70eb40fd99ae471dd823ed5da644">mAxisSlave</a>  =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a892773db7abb009d6f7b30c866de51e2">depacketizerSlaves</a><span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;   <span class="vhdlchar">BYPASS_DEPACKER</span> <span class="vhdlchar">:</span> <span class="keywordflow">if</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adb9ec7c1244c84d917e4de56a874b2d3">BYPASS_CHUNKER_G</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">true</span><span class="vhdlchar">)</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a1088cb2b516d59f4b3c48dafcdee1469">depacketizerMasters</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a1088cb2b516d59f4b3c48dafcdee1469">depacketizerMasters</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a892773db7abb009d6f7b30c866de51e2">depacketizerSlaves</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classRssiCoreWrapper_1_1mapping.html#a892773db7abb009d6f7b30c866de51e2">depacketizerSlaves</a></span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;   U_AxiStreamDeMux : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiStreamDeMux.html">AxiStreamDeMux</a></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;         <a class="code" href="classAxiStreamDeMux.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>          =&gt; <a class="code" href="classRssiCoreWrapper.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;         <a class="code" href="classAxiStreamDeMux.html#a776acf95aee09421ed8e8a7eaf2aa534">NUM_MASTERS_G</a>  =&gt; <a class="code" href="classRssiCoreWrapper.html#adc854cd57bcc4de17c8e6f8f2a8ff159">APP_STREAMS_G</a>,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;         <a class="code" href="classAxiStreamDeMux.html#adf33db7c14d9e2c22de126a4f7b466a6">MODE_G</a>         =&gt; <span class="keyword">&quot;ROUTED&quot;</span>,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;         <a class="code" href="classAxiStreamDeMux.html#a4977042018d8dc78d0398d94ee0205cf">TDEST_ROUTES_G</a> =&gt; <a class="code" href="classRssiCoreWrapper.html#a3a53bdd834fc46a26b7315e631b7ccc3">APP_STREAM_ROUTES_G</a><span class="vhdlchar">)</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="keyword">         -- Clock and reset</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;         <a class="code" href="classAxiStreamDeMux.html#ac220cc2710ba738744915c3b2a0f43bc">axisClk</a>      =&gt; <a class="code" href="classRssiCoreWrapper.html#a48b975d7640534e167c15bb600cd18a2">clk_i</a>,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;         <a class="code" href="classAxiStreamDeMux.html#a044b1bf79201c595c20474cecf020a5d">axisRst</a>      =&gt; <a class="code" href="classRssiCoreWrapper.html#a26b3539d28e70bf3ad6319e4280a3c66">rst_i</a>,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="keyword">         -- Slaves</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;         <a class="code" href="classAxiStreamDeMux.html#a4be737583df4493f37e21b9da4a67377">sAxisMaster</a>  =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a1088cb2b516d59f4b3c48dafcdee1469">depacketizerMasters</a><span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;         <a class="code" href="classAxiStreamDeMux.html#a4e7681b5766a6f51851dfb086a6bf45a">sAxisSlave</a>   =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a892773db7abb009d6f7b30c866de51e2">depacketizerSlaves</a><span class="vhdlchar">(</span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="keyword">         -- Master</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;         <a class="code" href="classAxiStreamDeMux.html#ae1de4c63ec25e06fd80b0b03cfade2b5">mAxisMasters</a> =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#ac69c983568b00bd6abb43e4a63379572">txMasters</a>,</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;         <a class="code" href="classAxiStreamDeMux.html#a40be11268b938a4eb9bc597f8b1b30d0">mAxisSlaves</a>  =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a347c78e9d7bc9f335d5f7af79b1e39f7">txSlaves</a><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;   <span class="vhdlchar">GEN_TX</span> <span class="vhdlchar">:</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;   <span class="keywordflow">for</span> <span class="vhdlchar">i</span> <span class="keywordflow">in</span> <span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classRssiCoreWrapper.html#adc854cd57bcc4de17c8e6f8f2a8ff159">APP_STREAMS_G</a></span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">)</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span> <span class="keywordflow">generate</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      U_TxFifo : <span class="keywordflow">entity</span> work.<a class="code" href="classAxiStreamFifoV2.html">AxiStreamFifoV2</a></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;         <span class="keywordflow">generic</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>               =&gt; <a class="code" href="classRssiCoreWrapper.html#a67a837684e4f18c2d236ac1d053b419b">TPD_G</a>,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a6ae93f6a92e450756c421bbb436b2a06">SLAVE_READY_EN_G</a>    =&gt; true,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a1c9465c9431492ec79ab48827b02c46f">BRAM_EN_G</a>           =&gt; false,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a74265af003d7cd4b0443ced520ac6722">GEN_SYNC_FIFO_G</a>     =&gt; true,</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a9cb07eca4f1e6525763e4a6c2246ab39">FIFO_ADDR_WIDTH_G</a>   =&gt; <span class="vhdllogic">4</span>,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a67bf48b81ea3880060daebba93414d62">INT_PIPE_STAGES_G</a>   =&gt; <span class="vhdllogic">0</span>,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a716ea08f0c8926dadc51439113a0fd3b">PIPE_STAGES_G</a>       =&gt; <a class="code" href="classRssiCoreWrapper.html#aa5b701cabb832036aea0132bf6159d5a">PIPE_STAGES_G</a>,</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#ae73074eb5d6f5b790fe11394a85d8f05">SLAVE_AXI_CONFIG_G</a>  =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a2928d82d469dc833d839d52b90220b94">CONV_AXIS_CONFIG_C</a>,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#abda656462c1b84e3d42e50514c515085">MASTER_AXI_CONFIG_G</a> =&gt; <a class="code" href="classRssiCoreWrapper.html#a743de33aa9f83c7be4d7d7b3d5f4a888">APP_AXIS_CONFIG_G</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span><span class="vhdlchar">)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;         <span class="keywordflow">port</span> <span class="keywordflow">map</span> (</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#aa685d94966e12ee1feec1c91fef4c4d0">sAxisClk</a>    =&gt; <a class="code" href="classRssiCoreWrapper.html#a48b975d7640534e167c15bb600cd18a2">clk_i</a>,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a7dc2d65783b78f52a8f7bb3df645fc2d">sAxisRst</a>    =&gt; <a class="code" href="classRssiCoreWrapper.html#a26b3539d28e70bf3ad6319e4280a3c66">rst_i</a>,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a4be737583df4493f37e21b9da4a67377">sAxisMaster</a> =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#ac69c983568b00bd6abb43e4a63379572">txMasters</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a4e7681b5766a6f51851dfb086a6bf45a">sAxisSlave</a>  =&gt; <a class="code" href="classRssiCoreWrapper_1_1mapping.html#a347c78e9d7bc9f335d5f7af79b1e39f7">txSlaves</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a0a9437a4574cc033cc1ed972bcd89a90">mAxisClk</a>    =&gt; <a class="code" href="classRssiCoreWrapper.html#a48b975d7640534e167c15bb600cd18a2">clk_i</a>,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a576d9d919155bb8c2a43f3959526a52f">mAxisRst</a>    =&gt; <a class="code" href="classRssiCoreWrapper.html#a26b3539d28e70bf3ad6319e4280a3c66">rst_i</a>,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#afd4f0f4d2e88b311f2a3b3705b317922">mAxisMaster</a> =&gt; <a class="code" href="classRssiCoreWrapper.html#a7e1ddff4ae5dbe07b4e14ebe502ae0a9">mAppAxisMasters_o</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span>,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;            <a class="code" href="classAxiStreamFifoV2.html#a9b0b70eb40fd99ae471dd823ed5da644">mAxisSlave</a>  =&gt; <a class="code" href="classRssiCoreWrapper.html#a4c7605f728be565408079c59c92acabb">mAppAxisSlaves_i</a><span class="vhdlchar">(</span>i<span class="vhdlchar">)</span><span class="vhdlchar">)</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;   <span class="keywordflow">end</span> <span class="keywordflow">generate</span> <span class="vhdlchar">GEN_TX</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="keywordflow">end</span> <span class="keywordflow">architecture</span> <span class="vhdlchar">mapping</span>;</div><div class="ttc" id="classSsiPkg_html"><div class="ttname"><a href="classSsiPkg.html">SsiPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="SsiPkg_8vhd_source.html#l00026">SsiPkg.vhd:26</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a5c4383db8ceb734e0b1cecd729b3b73a"><div class="ttname"><a href="classRssiCoreWrapper.html#a5c4383db8ceb734e0b1cecd729b3b73a">RssiCoreWrapper.MAX_SEG_SIZE_G</a></div><div class="ttdeci">MAX_SEG_SIZE_Gpositive  := 1024</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00053">RssiCoreWrapper.vhd:53</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_1_1mapping_html_a7e5c1fd36fe04313177864b91d88d70b"><div class="ttname"><a href="classRssiCoreWrapper_1_1mapping.html#a7e5c1fd36fe04313177864b91d88d70b">RssiCoreWrapper.mapping.packetizerSlaves</a></div><div class="ttdeci">AxiStreamSlaveArray( 1 downto  0)   packetizerSlaves</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00099">RssiCoreWrapper.vhd:99</a></div></div>
<div class="ttc" id="classAxiStreamDepacketizer_html_afd4f0f4d2e88b311f2a3b3705b317922"><div class="ttname"><a href="classAxiStreamDepacketizer.html#afd4f0f4d2e88b311f2a3b3705b317922">AxiStreamDepacketizer.mAxisMaster</a></div><div class="ttdeci">out mAxisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDepacketizer_8vhd_source.html#l00049">AxiStreamDepacketizer.vhd:49</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a01afb965ace5b70588a02108f9ba87df"><div class="ttname"><a href="classAxiStreamPkg.html#a01afb965ace5b70588a02108f9ba87df">AxiStreamPkg.AxiStreamConfigType</a></div><div class="ttdeci">AxiStreamConfigType</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00073">AxiStreamPkg.vhd:73</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a26b3539d28e70bf3ad6319e4280a3c66"><div class="ttname"><a href="classRssiCoreWrapper.html#a26b3539d28e70bf3ad6319e4280a3c66">RssiCoreWrapper.rst_i</a></div><div class="ttdeci">in rst_isl  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00064">RssiCoreWrapper.vhd:64</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a9cb07eca4f1e6525763e4a6c2246ab39"><div class="ttname"><a href="classAxiStreamFifoV2.html#a9cb07eca4f1e6525763e4a6c2246ab39">AxiStreamFifoV2.FIFO_ADDR_WIDTH_G</a></div><div class="ttdeci">FIFO_ADDR_WIDTH_Ginteger   range  4 to  48:= 9</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00053">AxiStreamFifoV2.vhd:53</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_abd2d7591a48d5571faf211825fba2847"><div class="ttname"><a href="classAxiStreamPkg.html#abd2d7591a48d5571faf211825fba2847">AxiStreamPkg.TDEST_BITS_C</a></div><div class="ttdeci">natural   range  0 to  8 TDEST_BITS_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00076">AxiStreamPkg.vhd:76</a></div></div>
<div class="ttc" id="classAxiStreamMux_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiStreamMux.html#a67a837684e4f18c2d236ac1d053b419b">AxiStreamMux.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamMux_8vhd_source.html#l00033">AxiStreamMux.vhd:33</a></div></div>
<div class="ttc" id="classRssiPkg_html_abe86885f5af0a7342505c0f684c5464b"><div class="ttname"><a href="classRssiPkg.html#abe86885f5af0a7342505c0f684c5464b">RssiPkg.RSSI_AXIS_CONFIG_C</a></div><div class="ttdeci">AxiStreamConfigType  :=ssiAxiStreamConfig(dataBytes =&gt;    RSSI_WORD_WIDTH_C,tKeepMode =&gt;    TKEEP_COMP_C,tUserMode =&gt;    TUSER_FIRST_LAST_C,tDestBits =&gt;  0,tUserBits =&gt;  2) RSSI_AXIS_CONFIG_C</div><div class="ttdef"><b>Definition:</b> <a href="RssiPkg_8vhd_source.html#l00033">RssiPkg.vhd:33</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_afe3dca7363100aac42eca4920a3f2566"><div class="ttname"><a href="classRssiCoreWrapper.html#afe3dca7363100aac42eca4920a3f2566">RssiCoreWrapper.NULL_TOUT_G</a></div><div class="ttdeci">NULL_TOUT_Gpositive  := 200</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00057">RssiCoreWrapper.vhd:57</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a7fc94a24fbdc35e2687ae05b851f3373"><div class="ttname"><a href="classAxiStreamPkg.html#a7fc94a24fbdc35e2687ae05b851f3373">AxiStreamPkg.AxiStreamSlaveArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiStreamSlaveType   AxiStreamSlaveArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00058">AxiStreamPkg.vhd:58</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a35cc6ea006e7317d87a3f416673fadb0"><div class="ttname"><a href="classRssiCoreWrapper.html#a35cc6ea006e7317d87a3f416673fadb0">RssiCoreWrapper.mTspAxisSlave_i</a></div><div class="ttdeci">in mTspAxisSlave_iAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00074">RssiCoreWrapper.vhd:74</a></div></div>
<div class="ttc" id="classRssiCore_html_a8e985ccda4b5c69b862841987f386b2e"><div class="ttname"><a href="classRssiCore.html#a8e985ccda4b5c69b862841987f386b2e">RssiCore.VERSION_G</a></div><div class="ttdeci">VERSION_Gpositive  := 1</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00075">RssiCore.vhd:75</a></div></div>
<div class="ttc" id="classAxiStreamMux_html_a044b1bf79201c595c20474cecf020a5d"><div class="ttname"><a href="classAxiStreamMux.html#a044b1bf79201c595c20474cecf020a5d">AxiStreamMux.axisRst</a></div><div class="ttdeci">in axisRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamMux_8vhd_source.html#l00044">AxiStreamMux.vhd:44</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_afa66a506748b331399ec202bfc315d00"><div class="ttname"><a href="classRssiCoreWrapper.html#afa66a506748b331399ec202bfc315d00">RssiCoreWrapper.SEGMENT_ADDR_SIZE_G</a></div><div class="ttdeci">SEGMENT_ADDR_SIZE_Gpositive  := 7</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00037">RssiCoreWrapper.vhd:37</a></div></div>
<div class="ttc" id="classRssiCore_html_a5c4383db8ceb734e0b1cecd729b3b73a"><div class="ttname"><a href="classRssiCore.html#a5c4383db8ceb734e0b1cecd729b3b73a">RssiCore.MAX_SEG_SIZE_G</a></div><div class="ttdeci">MAX_SEG_SIZE_Gpositive  := 1024</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00080">RssiCore.vhd:80</a></div></div>
<div class="ttc" id="classAxiStreamMux_html"><div class="ttname"><a href="classAxiStreamMux.html">AxiStreamMux</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamMux_8vhd_source.html#l00031">AxiStreamMux.vhd:31</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a86f0292469878d2c30a2994fabb3cee4"><div class="ttname"><a href="classRssiCoreWrapper.html#a86f0292469878d2c30a2994fabb3cee4">RssiCoreWrapper.axilWriteMaster</a></div><div class="ttdeci">in axilWriteMasterAxiLiteWriteMasterType  :=   AXI_LITE_WRITE_MASTER_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00084">RssiCoreWrapper.vhd:84</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_ad7150de4ca23e9af5e6c5fc01d4815f7"><div class="ttname"><a href="classRssiCoreWrapper.html#ad7150de4ca23e9af5e6c5fc01d4815f7">RssiCoreWrapper.sAppAxisMasters_i</a></div><div class="ttdeci">in sAppAxisMasters_iAxiStreamMasterArray(   APP_STREAMS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00066">RssiCoreWrapper.vhd:66</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a8356101c711508ef98fa0822c2d858dc"><div class="ttname"><a href="classRssiCoreWrapper.html#a8356101c711508ef98fa0822c2d858dc">RssiCoreWrapper.AXI_ERROR_RESP_G</a></div><div class="ttdeci">AXI_ERROR_RESP_Gslv( 1 downto  0)  :=   AXI_RESP_DECERR_C</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00042">RssiCoreWrapper.vhd:42</a></div></div>
<div class="ttc" id="classRssiCore_html_acd3440bbc91f595e14ebb565ef1e05c4"><div class="ttname"><a href="classRssiCore.html#acd3440bbc91f595e14ebb565ef1e05c4">RssiCore.axilReadMaster</a></div><div class="ttdeci">in axilReadMasterAxiLiteReadMasterType  :=   AXI_LITE_READ_MASTER_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00115">RssiCore.vhd:115</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a716ea08f0c8926dadc51439113a0fd3b"><div class="ttname"><a href="classAxiStreamFifoV2.html#a716ea08f0c8926dadc51439113a0fd3b">AxiStreamFifoV2.PIPE_STAGES_G</a></div><div class="ttdeci">PIPE_STAGES_Gnatural   range  0 to  16:= 1</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00037">AxiStreamFifoV2.vhd:37</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a36fe4de9ecc4a61fc6bac8897749085e"><div class="ttname"><a href="classRssiCoreWrapper.html#a36fe4de9ecc4a61fc6bac8897749085e">RssiCoreWrapper.sTspAxisMaster_i</a></div><div class="ttdeci">in sTspAxisMaster_iAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00071">RssiCoreWrapper.vhd:71</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_1_1mapping_html_ac3697ff3e65f08f64240eef6c2860e64"><div class="ttname"><a href="classRssiCoreWrapper_1_1mapping.html#ac3697ff3e65f08f64240eef6c2860e64">RssiCoreWrapper.mapping.rxMasters</a></div><div class="ttdeci">AxiStreamMasterArray(   APP_STREAMS_G- 1 downto  0)   rxMasters</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00092">RssiCoreWrapper.vhd:92</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a3aae57d0f4543d801659b4a844d0310b"><div class="ttname"><a href="classRssiCoreWrapper.html#a3aae57d0f4543d801659b4a844d0310b">RssiCoreWrapper.mTspAxisMaster_o</a></div><div class="ttdeci">out mTspAxisMaster_oAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00073">RssiCoreWrapper.vhd:73</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_afa3b7e17d1607e7d5ce64ce121109061"><div class="ttname"><a href="classRssiCoreWrapper.html#afa3b7e17d1607e7d5ce64ce121109061">RssiCoreWrapper.sAppAxisSlaves_o</a></div><div class="ttdeci">out sAppAxisSlaves_oAxiStreamSlaveArray(   APP_STREAMS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00067">RssiCoreWrapper.vhd:67</a></div></div>
<div class="ttc" id="classAxiStreamDeMux_html"><div class="ttname"><a href="classAxiStreamDeMux.html">AxiStreamDeMux</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDeMux_8vhd_source.html#l00029">AxiStreamDeMux.vhd:29</a></div></div>
<div class="ttc" id="classAxiStreamPacketizer_html_a4e7681b5766a6f51851dfb086a6bf45a"><div class="ttname"><a href="classAxiStreamPacketizer.html#a4e7681b5766a6f51851dfb086a6bf45a">AxiStreamPacketizer.sAxisSlave</a></div><div class="ttdeci">out sAxisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPacketizer_8vhd_source.html#l00048">AxiStreamPacketizer.vhd:48</a></div></div>
<div class="ttc" id="classRssiCore_html_adc6e8401cfd08ef1489b733afebb8b88"><div class="ttname"><a href="classRssiCore.html#adc6e8401cfd08ef1489b733afebb8b88">RssiCore.SERVER_G</a></div><div class="ttdeci">SERVER_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00057">RssiCore.vhd:57</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a8e985ccda4b5c69b862841987f386b2e"><div class="ttname"><a href="classRssiCoreWrapper.html#a8e985ccda4b5c69b862841987f386b2e">RssiCoreWrapper.VERSION_G</a></div><div class="ttdeci">VERSION_Gpositive  := 1</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00049">RssiCoreWrapper.vhd:49</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a42c10f727efb8e11d46ca10c8020f99f"><div class="ttname"><a href="classAxiLitePkg.html#a42c10f727efb8e11d46ca10c8020f99f">AxiLitePkg.AxiLiteWriteMasterType</a></div><div class="ttdeci">AxiLiteWriteMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00111">AxiLitePkg.vhd:111</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_a520db08c77a39b20e2cf83ef7e5d7a0a"><div class="ttname"><a href="classStdRtlPkg.html#a520db08c77a39b20e2cf83ef7e5d7a0a">StdRtlPkg.sl</a></div><div class="ttdeci">std_logic   sl</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00028">StdRtlPkg.vhd:28</a></div></div>
<div class="ttc" id="classRssiCore_html_a3aae57d0f4543d801659b4a844d0310b"><div class="ttname"><a href="classRssiCore.html#a3aae57d0f4543d801659b4a844d0310b">RssiCore.mTspAxisMaster_o</a></div><div class="ttdeci">out mTspAxisMaster_oAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00109">RssiCore.vhd:109</a></div></div>
<div class="ttc" id="classRssiCore_html_a70b8e2e433c4043db61f2946996df622"><div class="ttname"><a href="classRssiCore.html#a70b8e2e433c4043db61f2946996df622">RssiCore.mAppAxisMaster_o</a></div><div class="ttdeci">out mAppAxisMaster_oAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00103">RssiCore.vhd:103</a></div></div>
<div class="ttc" id="classAxiStreamPacketizer_html_ac220cc2710ba738744915c3b2a0f43bc"><div class="ttname"><a href="classAxiStreamPacketizer.html#ac220cc2710ba738744915c3b2a0f43bc">AxiStreamPacketizer.axisClk</a></div><div class="ttdeci">in axisClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPacketizer_8vhd_source.html#l00044">AxiStreamPacketizer.vhd:44</a></div></div>
<div class="ttc" id="classAxiStreamPacketizer_html_a1f4b55034c4f498d8b3ad901dd2c7ce3"><div class="ttname"><a href="classAxiStreamPacketizer.html#a1f4b55034c4f498d8b3ad901dd2c7ce3">AxiStreamPacketizer.MAX_PACKET_BYTES_G</a></div><div class="ttdeci">MAX_PACKET_BYTES_Ginteger  := 1440</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPacketizer_8vhd_source.html#l00036">AxiStreamPacketizer.vhd:36</a></div></div>
<div class="ttc" id="classAxiStreamDepacketizer_html_acfcbcbde38aa59d9e49e474bf984838e"><div class="ttname"><a href="classAxiStreamDepacketizer.html#acfcbcbde38aa59d9e49e474bf984838e">AxiStreamDepacketizer.restart</a></div><div class="ttdeci">in restartsl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDepacketizer_8vhd_source.html#l00044">AxiStreamDepacketizer.vhd:44</a></div></div>
<div class="ttc" id="classRssiCore_html_a7057acf1d8304647b8e9598dc88d4850"><div class="ttname"><a href="classRssiCore.html#a7057acf1d8304647b8e9598dc88d4850">RssiCore.ACK_TOUT_G</a></div><div class="ttdeci">ACK_TOUT_Gpositive  := 25</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00083">RssiCore.vhd:83</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a10b3de6533fb5385683321557d5eb3df"><div class="ttname"><a href="classRssiCoreWrapper.html#a10b3de6533fb5385683321557d5eb3df">RssiCoreWrapper.WINDOW_ADDR_SIZE_G</a></div><div class="ttdeci">WINDOW_ADDR_SIZE_Gpositive  := 3</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00036">RssiCoreWrapper.vhd:36</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a3a53bdd834fc46a26b7315e631b7ccc3"><div class="ttname"><a href="classRssiCoreWrapper.html#a3a53bdd834fc46a26b7315e631b7ccc3">RssiCoreWrapper.APP_STREAM_ROUTES_G</a></div><div class="ttdeci">APP_STREAM_ROUTES_GSlv8Array  :=( 0=&gt;   &quot;--------&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00041">RssiCoreWrapper.vhd:41</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_ae73074eb5d6f5b790fe11394a85d8f05"><div class="ttname"><a href="classAxiStreamFifoV2.html#ae73074eb5d6f5b790fe11394a85d8f05">AxiStreamFifoV2.SLAVE_AXI_CONFIG_G</a></div><div class="ttdeci">SLAVE_AXI_CONFIG_GAxiStreamConfigType  :=   AXI_STREAM_CONFIG_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00073">AxiStreamFifoV2.vhd:73</a></div></div>
<div class="ttc" id="classAxiStreamMux_html_af451c9319b83428f363d598448ba95bf"><div class="ttname"><a href="classAxiStreamMux.html#af451c9319b83428f363d598448ba95bf">AxiStreamMux.TDEST_ROUTES_G</a></div><div class="ttdeci">TDEST_ROUTES_GSlv8Array  :=( 0=&gt;   &quot;--------&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamMux_8vhd_source.html#l00036">AxiStreamMux.vhd:36</a></div></div>
<div class="ttc" id="classRssiCore_html_a36fe4de9ecc4a61fc6bac8897749085e"><div class="ttname"><a href="classRssiCore.html#a36fe4de9ecc4a61fc6bac8897749085e">RssiCore.sTspAxisMaster_i</a></div><div class="ttdeci">in sTspAxisMaster_iAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00107">RssiCore.vhd:107</a></div></div>
<div class="ttc" id="classAxiStreamDeMux_html_ae1de4c63ec25e06fd80b0b03cfade2b5"><div class="ttname"><a href="classAxiStreamDeMux.html#ae1de4c63ec25e06fd80b0b03cfade2b5">AxiStreamDeMux.mAxisMasters</a></div><div class="ttdeci">out mAxisMastersAxiStreamMasterArray(   NUM_MASTERS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDeMux_8vhd_source.html#l00043">AxiStreamDeMux.vhd:43</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_1_1mapping_html_a03a9f5bf68f6d63e0a220090060eb323"><div class="ttname"><a href="classRssiCoreWrapper_1_1mapping.html#a03a9f5bf68f6d63e0a220090060eb323">RssiCoreWrapper.mapping.rxSlaves</a></div><div class="ttdeci">AxiStreamSlaveArray(   APP_STREAMS_G- 1 downto  0)   rxSlaves</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00093">RssiCoreWrapper.vhd:93</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_1_1mapping_html_a452d78f046d5836098bf133baa26a3af"><div class="ttname"><a href="classRssiCoreWrapper_1_1mapping.html#a452d78f046d5836098bf133baa26a3af">RssiCoreWrapper.mapping.packetizerMasters</a></div><div class="ttdeci">AxiStreamMasterArray( 1 downto  0)   packetizerMasters</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00098">RssiCoreWrapper.vhd:98</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a19221acbd9f175c7c36e185a3f6ac55b"><div class="ttname"><a href="classRssiCoreWrapper.html#a19221acbd9f175c7c36e185a3f6ac55b">RssiCoreWrapper.CONN_ID_G</a></div><div class="ttdeci">CONN_ID_Gpositive  := 16#12345678#</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00048">RssiCoreWrapper.vhd:48</a></div></div>
<div class="ttc" id="classAxiStreamDeMux_html_a044b1bf79201c595c20474cecf020a5d"><div class="ttname"><a href="classAxiStreamDeMux.html#a044b1bf79201c595c20474cecf020a5d">AxiStreamDeMux.axisRst</a></div><div class="ttdeci">in axisRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDeMux_8vhd_source.html#l00047">AxiStreamDeMux.vhd:47</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a6ae93f6a92e450756c421bbb436b2a06"><div class="ttname"><a href="classAxiStreamFifoV2.html#a6ae93f6a92e450756c421bbb436b2a06">AxiStreamFifoV2.SLAVE_READY_EN_G</a></div><div class="ttdeci">SLAVE_READY_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00038">AxiStreamFifoV2.vhd:38</a></div></div>
<div class="ttc" id="classRssiCore_html_ad5422f3fd7729156ec7f56a486845871"><div class="ttname"><a href="classRssiCore.html#ad5422f3fd7729156ec7f56a486845871">RssiCore.statusReg_o</a></div><div class="ttdeci">out statusReg_oslv( 6 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00121">RssiCore.vhd:121</a></div></div>
<div class="ttc" id="classRssiCore_html_ab9aab97d738c7c8cb174f8fe23c99c46"><div class="ttname"><a href="classRssiCore.html#ab9aab97d738c7c8cb174f8fe23c99c46">RssiCore.WINDOW_ADDR_SIZE_G</a></div><div class="ttdeci">WINDOW_ADDR_SIZE_Gpositive   range  1 to  10:= 3</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00061">RssiCore.vhd:61</a></div></div>
<div class="ttc" id="classAxiLitePkg_html"><div class="ttname"><a href="classAxiLitePkg.html">AxiLitePkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00024">AxiLitePkg.vhd:24</a></div></div>
<div class="ttc" id="classRssiCore_html_a0a6af6eef40212dbaf130d57ce711256"><div class="ttname"><a href="classRssiCore.html#a0a6af6eef40212dbaf130d57ce711256">RssiCore.ieee</a></div><div class="ttdeci">_library_ ieeeieee</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00037">RssiCore.vhd:37</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a437dca9bf9e11461639dee84e7bf66f4"><div class="ttname"><a href="classRssiCoreWrapper.html#a437dca9bf9e11461639dee84e7bf66f4">RssiCoreWrapper.sTspAxisSlave_o</a></div><div class="ttdeci">out sTspAxisSlave_oAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00072">RssiCoreWrapper.vhd:72</a></div></div>
<div class="ttc" id="classRssiCore_html_a19221acbd9f175c7c36e185a3f6ac55b"><div class="ttname"><a href="classRssiCore.html#a19221acbd9f175c7c36e185a3f6ac55b">RssiCore.CONN_ID_G</a></div><div class="ttdeci">CONN_ID_Gpositive  := 16#12345678#</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00074">RssiCore.vhd:74</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a60bf9d68538574df318cb061c6fc9b59"><div class="ttname"><a href="classRssiCoreWrapper.html#a60bf9d68538574df318cb061c6fc9b59">RssiCoreWrapper.openRq_i</a></div><div class="ttdeci">in openRq_isl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00076">RssiCoreWrapper.vhd:76</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a0be9458574946a989bedd15eda0434de"><div class="ttname"><a href="classAxiStreamPkg.html#a0be9458574946a989bedd15eda0434de">AxiStreamPkg.TDATA_BYTES_C</a></div><div class="ttdeci">natural   range  1 to  16 TDATA_BYTES_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00075">AxiStreamPkg.vhd:75</a></div></div>
<div class="ttc" id="classRssiCore_html_a437dca9bf9e11461639dee84e7bf66f4"><div class="ttname"><a href="classRssiCore.html#a437dca9bf9e11461639dee84e7bf66f4">RssiCore.sTspAxisSlave_o</a></div><div class="ttdeci">out sTspAxisSlave_oAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00108">RssiCore.vhd:108</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a22f8db74a5a4c77e7e2767279ca36e7f"><div class="ttname"><a href="classRssiCoreWrapper.html#a22f8db74a5a4c77e7e2767279ca36e7f">RssiCoreWrapper.axilReadSlave</a></div><div class="ttdeci">out axilReadSlaveAxiLiteReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00083">RssiCoreWrapper.vhd:83</a></div></div>
<div class="ttc" id="classRssiCore_html_a15c6953c6c6c48e0e7e35af3cb2df597"><div class="ttname"><a href="classRssiCore.html#a15c6953c6c6c48e0e7e35af3cb2df597">RssiCore.openRq_i</a></div><div class="ttdeci">in openRq_isl  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00096">RssiCore.vhd:96</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a7dc2d65783b78f52a8f7bb3df645fc2d"><div class="ttname"><a href="classAxiStreamFifoV2.html#a7dc2d65783b78f52a8f7bb3df645fc2d">AxiStreamFifoV2.sAxisRst</a></div><div class="ttdeci">in sAxisRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00080">AxiStreamFifoV2.vhd:80</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a74265af003d7cd4b0443ced520ac6722"><div class="ttname"><a href="classAxiStreamFifoV2.html#a74265af003d7cd4b0443ced520ac6722">AxiStreamFifoV2.GEN_SYNC_FIFO_G</a></div><div class="ttdeci">GEN_SYNC_FIFO_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00049">AxiStreamFifoV2.vhd:49</a></div></div>
<div class="ttc" id="classAxiStreamPacketizer_html_a4be737583df4493f37e21b9da4a67377"><div class="ttname"><a href="classAxiStreamPacketizer.html#a4be737583df4493f37e21b9da4a67377">AxiStreamPacketizer.sAxisMaster</a></div><div class="ttdeci">in sAxisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPacketizer_8vhd_source.html#l00047">AxiStreamPacketizer.vhd:47</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a83581f3aec849e6fe7d2d6ed7cdfcf82"><div class="ttname"><a href="classRssiCoreWrapper.html#a83581f3aec849e6fe7d2d6ed7cdfcf82">RssiCoreWrapper.MAX_NUM_OUTS_SEG_G</a></div><div class="ttdeci">MAX_NUM_OUTS_SEG_Gpositive  := 8</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00052">RssiCoreWrapper.vhd:52</a></div></div>
<div class="ttc" id="classAxiStreamMux_html_adf33db7c14d9e2c22de126a4f7b466a6"><div class="ttname"><a href="classAxiStreamMux.html#adf33db7c14d9e2c22de126a4f7b466a6">AxiStreamMux.MODE_G</a></div><div class="ttdeci">MODE_Gstring  :=   &quot;INDEXED&quot;</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamMux_8vhd_source.html#l00035">AxiStreamMux.vhd:35</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a0a9437a4574cc033cc1ed972bcd89a90"><div class="ttname"><a href="classAxiStreamFifoV2.html#a0a9437a4574cc033cc1ed972bcd89a90">AxiStreamFifoV2.mAxisClk</a></div><div class="ttdeci">in mAxisClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00090">AxiStreamFifoV2.vhd:90</a></div></div>
<div class="ttc" id="classRssiCore_html_a9a9a28158d4a4e9811097261affe6924"><div class="ttname"><a href="classRssiCore.html#a9a9a28158d4a4e9811097261affe6924">RssiCore.sAppAxisMaster_i</a></div><div class="ttdeci">in sAppAxisMaster_iAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00101">RssiCore.vhd:101</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html"><div class="ttname"><a href="classRssiCoreWrapper.html">RssiCoreWrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00029">RssiCoreWrapper.vhd:29</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a6f4913b2f3710f23c29867acbb739d46"><div class="ttname"><a href="classAxiStreamPkg.html#a6f4913b2f3710f23c29867acbb739d46">AxiStreamPkg.TKEEP_MODE_C</a></div><div class="ttdeci">TkeepModeType   TKEEP_MODE_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00078">AxiStreamPkg.vhd:78</a></div></div>
<div class="ttc" id="classAxiStreamPacketizer_html_afd4f0f4d2e88b311f2a3b3705b317922"><div class="ttname"><a href="classAxiStreamPacketizer.html#afd4f0f4d2e88b311f2a3b3705b317922">AxiStreamPacketizer.mAxisMaster</a></div><div class="ttdeci">out mAxisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPacketizer_8vhd_source.html#l00050">AxiStreamPacketizer.vhd:50</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_adc6e8401cfd08ef1489b733afebb8b88"><div class="ttname"><a href="classRssiCoreWrapper.html#adc6e8401cfd08ef1489b733afebb8b88">RssiCoreWrapper.SERVER_G</a></div><div class="ttdeci">SERVER_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00034">RssiCoreWrapper.vhd:34</a></div></div>
<div class="ttc" id="classAxiStreamDeMux_html_a4e7681b5766a6f51851dfb086a6bf45a"><div class="ttname"><a href="classAxiStreamDeMux.html#a4e7681b5766a6f51851dfb086a6bf45a">AxiStreamDeMux.sAxisSlave</a></div><div class="ttdeci">out sAxisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDeMux_8vhd_source.html#l00041">AxiStreamDeMux.vhd:41</a></div></div>
<div class="ttc" id="classAxiStreamPacketizer_html_a044b1bf79201c595c20474cecf020a5d"><div class="ttname"><a href="classAxiStreamPacketizer.html#a044b1bf79201c595c20474cecf020a5d">AxiStreamPacketizer.axisRst</a></div><div class="ttdeci">in axisRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPacketizer_8vhd_source.html#l00045">AxiStreamPacketizer.vhd:45</a></div></div>
<div class="ttc" id="classRssiCore_html_a0e891617eb4c431a54d05c7d2dd3fa9a"><div class="ttname"><a href="classRssiCore.html#a0e891617eb4c431a54d05c7d2dd3fa9a">RssiCore.MAX_NUM_OUTS_SEG_G</a></div><div class="ttdeci">MAX_NUM_OUTS_SEG_Gpositive   range  2 to  1024:= 8</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00079">RssiCore.vhd:79</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a0ab2e9a9729d413b900a9aa5168aeb3b"><div class="ttname"><a href="classAxiStreamPkg.html#a0ab2e9a9729d413b900a9aa5168aeb3b">AxiStreamPkg.TID_BITS_C</a></div><div class="ttdeci">natural   range  0 to  8 TID_BITS_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00077">AxiStreamPkg.vhd:77</a></div></div>
<div class="ttc" id="classRssiCore_html_afe3dca7363100aac42eca4920a3f2566"><div class="ttname"><a href="classRssiCore.html#afe3dca7363100aac42eca4920a3f2566">RssiCore.NULL_TOUT_G</a></div><div class="ttdeci">NULL_TOUT_Gpositive  := 200</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00085">RssiCore.vhd:85</a></div></div>
<div class="ttc" id="classRssiCore_html_aa81efbe19429d3a2168251d750293177"><div class="ttname"><a href="classRssiCore.html#aa81efbe19429d3a2168251d750293177">RssiCore.inject_i</a></div><div class="ttdeci">in inject_isl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00098">RssiCore.vhd:98</a></div></div>
<div class="ttc" id="classAxiStreamDepacketizer_html_a4be737583df4493f37e21b9da4a67377"><div class="ttname"><a href="classAxiStreamDepacketizer.html#a4be737583df4493f37e21b9da4a67377">AxiStreamDepacketizer.sAxisMaster</a></div><div class="ttdeci">in sAxisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDepacketizer_8vhd_source.html#l00046">AxiStreamDepacketizer.vhd:46</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a684312315461e3e575e265ff30fcf68b"><div class="ttname"><a href="classAxiStreamPkg.html#a684312315461e3e575e265ff30fcf68b">AxiStreamPkg.AxiStreamSlaveType</a></div><div class="ttdeci">AxiStreamSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00054">AxiStreamPkg.vhd:54</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_ad73a75a1c26b2749980f2cdbddd4e3ce"><div class="ttname"><a href="classRssiCoreWrapper.html#ad73a75a1c26b2749980f2cdbddd4e3ce">RssiCoreWrapper.INIT_SEQ_N_G</a></div><div class="ttdeci">INIT_SEQ_N_Gnatural  := 16#80#</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00047">RssiCoreWrapper.vhd:47</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a51a59a0db62b75dff8b982c0bacf0a7d"><div class="ttname"><a href="classAxiStreamPkg.html#a51a59a0db62b75dff8b982c0bacf0a7d">AxiStreamPkg.AxiStreamConfigArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiStreamConfigType   AxiStreamConfigArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00092">AxiStreamPkg.vhd:92</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a743de33aa9f83c7be4d7d7b3d5f4a888"><div class="ttname"><a href="classRssiCoreWrapper.html#a743de33aa9f83c7be4d7d7b3d5f4a888">RssiCoreWrapper.APP_AXIS_CONFIG_G</a></div><div class="ttdeci">APP_AXIS_CONFIG_GAxiStreamConfigArray  :=( 0=&gt;   ssiAxiStreamConfig( 8,   TKEEP_NORMAL_C))</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00044">RssiCoreWrapper.vhd:44</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a74b48eeaaeaa78e2c1c19032c7f7b856"><div class="ttname"><a href="classRssiCoreWrapper.html#a74b48eeaaeaa78e2c1c19032c7f7b856">RssiCoreWrapper.RETRANSMIT_ENABLE_G</a></div><div class="ttdeci">RETRANSMIT_ENABLE_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00035">RssiCoreWrapper.vhd:35</a></div></div>
<div class="ttc" id="classRssiCore_html_a17c7aa8ccf4c765b9cc344106ae5aba9"><div class="ttname"><a href="classRssiCore.html#a17c7aa8ccf4c765b9cc344106ae5aba9">RssiCore.axiClk_i</a></div><div class="ttdeci">in axiClk_isl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00113">RssiCore.vhd:113</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a0c80d19f33d2f04dd0f55f829fb35472"><div class="ttname"><a href="classRssiCoreWrapper.html#a0c80d19f33d2f04dd0f55f829fb35472">RssiCoreWrapper.TIMEOUT_UNIT_G</a></div><div class="ttdeci">TIMEOUT_UNIT_Greal  := 1.0E-6</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00033">RssiCoreWrapper.vhd:33</a></div></div>
<div class="ttc" id="classAxiStreamDepacketizer_html_a4ff1794f842b4a303fbbc4642ff91b43"><div class="ttname"><a href="classAxiStreamDepacketizer.html#a4ff1794f842b4a303fbbc4642ff91b43">AxiStreamDepacketizer.INPUT_PIPE_STAGES_G</a></div><div class="ttdeci">INPUT_PIPE_STAGES_Ginteger  := 0</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDepacketizer_8vhd_source.html#l00036">AxiStreamDepacketizer.vhd:36</a></div></div>
<div class="ttc" id="classAxiStreamDepacketizer_html_a4e7681b5766a6f51851dfb086a6bf45a"><div class="ttname"><a href="classAxiStreamDepacketizer.html#a4e7681b5766a6f51851dfb086a6bf45a">AxiStreamDepacketizer.sAxisSlave</a></div><div class="ttdeci">out sAxisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDepacketizer_8vhd_source.html#l00047">AxiStreamDepacketizer.vhd:47</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a7897f867cba44148528fa69ff0bede9a"><div class="ttname"><a href="classRssiCoreWrapper.html#a7897f867cba44148528fa69ff0bede9a">RssiCoreWrapper.axiRst_i</a></div><div class="ttdeci">in axiRst_isl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00081">RssiCoreWrapper.vhd:81</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a49509d30bc3d42428694cc3496faadbd"><div class="ttname"><a href="classAxiStreamPkg.html#a49509d30bc3d42428694cc3496faadbd">AxiStreamPkg.AxiStreamMasterType</a></div><div class="ttdeci">AxiStreamMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00029">AxiStreamPkg.vhd:29</a></div></div>
<div class="ttc" id="classRssiCore_html_a53a1e14bed8f05c48e75f236d9defa7e"><div class="ttname"><a href="classRssiCore.html#a53a1e14bed8f05c48e75f236d9defa7e">RssiCore.HEADER_CHKSUM_EN_G</a></div><div class="ttdeci">HEADER_CHKSUM_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00076">RssiCore.vhd:76</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a7d7d51f4ffa626cfd871226f7ab88eee"><div class="ttname"><a href="classAxiLitePkg.html#a7d7d51f4ffa626cfd871226f7ab88eee">AxiLitePkg.AXI_RESP_DECERR_C</a></div><div class="ttdeci">slv( 1 downto  0)  :=   &quot;11&quot; AXI_RESP_DECERR_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00049">AxiLitePkg.vhd:49</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_af87439de3b2c01447a0f4a78941d3c93"><div class="ttname"><a href="classRssiCoreWrapper.html#af87439de3b2c01447a0f4a78941d3c93">RssiCoreWrapper.closeRq_i</a></div><div class="ttdeci">in closeRq_isl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00077">RssiCoreWrapper.vhd:77</a></div></div>
<div class="ttc" id="classRssiCore_html_a8356101c711508ef98fa0822c2d858dc"><div class="ttname"><a href="classRssiCore.html#a8356101c711508ef98fa0822c2d858dc">RssiCore.AXI_ERROR_RESP_G</a></div><div class="ttdeci">AXI_ERROR_RESP_Gslv( 1 downto  0)  :=   AXI_RESP_DECERR_C</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00064">RssiCore.vhd:64</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a576d9d919155bb8c2a43f3959526a52f"><div class="ttname"><a href="classAxiStreamFifoV2.html#a576d9d919155bb8c2a43f3959526a52f">AxiStreamFifoV2.mAxisRst</a></div><div class="ttdeci">in mAxisRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00091">AxiStreamFifoV2.vhd:91</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_1_1mapping_html_a892773db7abb009d6f7b30c866de51e2"><div class="ttname"><a href="classRssiCoreWrapper_1_1mapping.html#a892773db7abb009d6f7b30c866de51e2">RssiCoreWrapper.mapping.depacketizerSlaves</a></div><div class="ttdeci">AxiStreamSlaveArray( 1 downto  0)   depacketizerSlaves</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00096">RssiCoreWrapper.vhd:96</a></div></div>
<div class="ttc" id="classAxiStreamMux_html_afd4f0f4d2e88b311f2a3b3705b317922"><div class="ttname"><a href="classAxiStreamMux.html#afd4f0f4d2e88b311f2a3b3705b317922">AxiStreamMux.mAxisMaster</a></div><div class="ttdeci">out mAxisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamMux_8vhd_source.html#l00050">AxiStreamMux.vhd:50</a></div></div>
<div class="ttc" id="classRssiCore_html_af9157039ed2f1f90ebd1cf1da792e95b"><div class="ttname"><a href="classRssiCore.html#af9157039ed2f1f90ebd1cf1da792e95b">RssiCore.RETRANS_TOUT_G</a></div><div class="ttdeci">RETRANS_TOUT_Gpositive  := 50</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00084">RssiCore.vhd:84</a></div></div>
<div class="ttc" id="classAxiStreamMux_html_ae3485c1b27875950a3d8ac70d6188e05"><div class="ttname"><a href="classAxiStreamMux.html#ae3485c1b27875950a3d8ac70d6188e05">AxiStreamMux.NUM_SLAVES_G</a></div><div class="ttdeci">NUM_SLAVES_Ginteger   range  1 to  32:= 4</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamMux_8vhd_source.html#l00034">AxiStreamMux.vhd:34</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a67bf48b81ea3880060daebba93414d62"><div class="ttname"><a href="classAxiStreamFifoV2.html#a67bf48b81ea3880060daebba93414d62">AxiStreamFifoV2.INT_PIPE_STAGES_G</a></div><div class="ttdeci">INT_PIPE_STAGES_Gnatural   range  0 to  16:= 0</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00036">AxiStreamFifoV2.vhd:36</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a12f9c2cf98fb6f30693b8bed16b1ea7b"><div class="ttname"><a href="classRssiCoreWrapper.html#a12f9c2cf98fb6f30693b8bed16b1ea7b">RssiCoreWrapper.CLK_FREQUENCY_G</a></div><div class="ttdeci">CLK_FREQUENCY_Greal  := 100.0E+6</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00032">RssiCoreWrapper.vhd:32</a></div></div>
<div class="ttc" id="classRssiCore_html_a74b48eeaaeaa78e2c1c19032c7f7b856"><div class="ttname"><a href="classRssiCore.html#a74b48eeaaeaa78e2c1c19032c7f7b856">RssiCore.RETRANSMIT_ENABLE_G</a></div><div class="ttdeci">RETRANSMIT_ENABLE_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00059">RssiCore.vhd:59</a></div></div>
<div class="ttc" id="classAxiStreamPacketizer_html_a9b0b70eb40fd99ae471dd823ed5da644"><div class="ttname"><a href="classAxiStreamPacketizer.html#a9b0b70eb40fd99ae471dd823ed5da644">AxiStreamPacketizer.mAxisSlave</a></div><div class="ttdeci">in mAxisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPacketizer_8vhd_source.html#l00051">AxiStreamPacketizer.vhd:51</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_1_1mapping_html_abc1b26740937517b86166d8b546a1302"><div class="ttname"><a href="classRssiCoreWrapper_1_1mapping.html#abc1b26740937517b86166d8b546a1302">RssiCoreWrapper.mapping.PACKETIZER_AXIS_CONFIG_C</a></div><div class="ttdeci">AxiStreamConfigType  :=(TSTRB_EN_C  =&gt;   false,TDATA_BYTES_C  =&gt; 8,TDEST_BITS_C  =&gt; 8,TID_BITS_C  =&gt; 8,TKEEP_MODE_C  =&gt;   TKEEP_COMP_C,TUSER_BITS_C  =&gt; 8,TUSER_MODE_C  =&gt;   TUSER_FIRST_LAST_C) PACKETIZER_AXIS_CONFIG_C</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00108">RssiCoreWrapper.vhd:108</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_aa685d94966e12ee1feec1c91fef4c4d0"><div class="ttname"><a href="classAxiStreamFifoV2.html#aa685d94966e12ee1feec1c91fef4c4d0">AxiStreamFifoV2.sAxisClk</a></div><div class="ttdeci">in sAxisClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00079">AxiStreamFifoV2.vhd:79</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a68958d96197de040cb12581918d41144"><div class="ttname"><a href="classRssiCoreWrapper.html#a68958d96197de040cb12581918d41144">RssiCoreWrapper.MAX_RETRANS_CNT_G</a></div><div class="ttdeci">MAX_RETRANS_CNT_Gpositive  := 2</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00059">RssiCoreWrapper.vhd:59</a></div></div>
<div class="ttc" id="classRssiCore_html_a68958d96197de040cb12581918d41144"><div class="ttname"><a href="classRssiCore.html#a68958d96197de040cb12581918d41144">RssiCore.MAX_RETRANS_CNT_G</a></div><div class="ttdeci">MAX_RETRANS_CNT_Gpositive  := 2</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00088">RssiCore.vhd:88</a></div></div>
<div class="ttc" id="classRssiCore_html_a35cc6ea006e7317d87a3f416673fadb0"><div class="ttname"><a href="classRssiCore.html#a35cc6ea006e7317d87a3f416673fadb0">RssiCore.mTspAxisSlave_i</a></div><div class="ttdeci">in mTspAxisSlave_iAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00110">RssiCore.vhd:110</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a5c3ee3ae5f430fa7656a88e45a3354e4"><div class="ttname"><a href="classAxiLitePkg.html#a5c3ee3ae5f430fa7656a88e45a3354e4">AxiLitePkg.AxiLiteReadMasterType</a></div><div class="ttdeci">AxiLiteReadMasterType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00059">AxiLitePkg.vhd:59</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a1c9465c9431492ec79ab48827b02c46f"><div class="ttname"><a href="classAxiStreamFifoV2.html#a1c9465c9431492ec79ab48827b02c46f">AxiStreamFifoV2.BRAM_EN_G</a></div><div class="ttdeci">BRAM_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00046">AxiStreamFifoV2.vhd:46</a></div></div>
<div class="ttc" id="classRssiCore_html_a55b5547aa44b744afa30cc1d1f063dbd"><div class="ttname"><a href="classRssiCore.html#a55b5547aa44b744afa30cc1d1f063dbd">RssiCore.APP_AXIS_CONFIG_G</a></div><div class="ttdeci">APP_AXIS_CONFIG_GAxiStreamConfigType  :=   ssiAxiStreamConfig( 4,   TKEEP_NORMAL_C)</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00067">RssiCore.vhd:67</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_aa5b701cabb832036aea0132bf6159d5a"><div class="ttname"><a href="classRssiCoreWrapper.html#aa5b701cabb832036aea0132bf6159d5a">RssiCoreWrapper.PIPE_STAGES_G</a></div><div class="ttdeci">PIPE_STAGES_Gnatural  := 0</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00039">RssiCoreWrapper.vhd:39</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_1_1mapping_html_a1088cb2b516d59f4b3c48dafcdee1469"><div class="ttname"><a href="classRssiCoreWrapper_1_1mapping.html#a1088cb2b516d59f4b3c48dafcdee1469">RssiCoreWrapper.mapping.depacketizerMasters</a></div><div class="ttdeci">AxiStreamMasterArray( 1 downto  0)   depacketizerMasters</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00095">RssiCoreWrapper.vhd:95</a></div></div>
<div class="ttc" id="classAxiStreamDeMux_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiStreamDeMux.html#a67a837684e4f18c2d236ac1d053b419b">AxiStreamDeMux.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDeMux_8vhd_source.html#l00031">AxiStreamDeMux.vhd:31</a></div></div>
<div class="ttc" id="classAxiStreamMux_html_a331f505153d2661742e674db74a7be1a"><div class="ttname"><a href="classAxiStreamMux.html#a331f505153d2661742e674db74a7be1a">AxiStreamMux.sAxisMasters</a></div><div class="ttdeci">in sAxisMastersAxiStreamMasterArray(   NUM_SLAVES_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamMux_8vhd_source.html#l00046">AxiStreamMux.vhd:46</a></div></div>
<div class="ttc" id="classAxiStreamDeMux_html_a4be737583df4493f37e21b9da4a67377"><div class="ttname"><a href="classAxiStreamDeMux.html#a4be737583df4493f37e21b9da4a67377">AxiStreamDeMux.sAxisMaster</a></div><div class="ttdeci">in sAxisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDeMux_8vhd_source.html#l00040">AxiStreamDeMux.vhd:40</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a86403b71b2c8c1821aa311fdccf7ac5b"><div class="ttname"><a href="classAxiStreamPkg.html#a86403b71b2c8c1821aa311fdccf7ac5b">AxiStreamPkg.TSTRB_EN_C</a></div><div class="ttdeci">boolean   TSTRB_EN_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00074">AxiStreamPkg.vhd:74</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a4c7605f728be565408079c59c92acabb"><div class="ttname"><a href="classRssiCoreWrapper.html#a4c7605f728be565408079c59c92acabb">RssiCoreWrapper.mAppAxisSlaves_i</a></div><div class="ttdeci">in mAppAxisSlaves_iAxiStreamSlaveArray(   APP_STREAMS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00069">RssiCoreWrapper.vhd:69</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html"><div class="ttname"><a href="classAxiStreamFifoV2.html">AxiStreamFifoV2</a></div><div class="ttdoc">entity  axi </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00031">AxiStreamFifoV2.vhd:31</a></div></div>
<div class="ttc" id="classRssiCore_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classRssiCore.html#a67a837684e4f18c2d236ac1d053b419b">RssiCore.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00053">RssiCore.vhd:53</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a17c7aa8ccf4c765b9cc344106ae5aba9"><div class="ttname"><a href="classRssiCoreWrapper.html#a17c7aa8ccf4c765b9cc344106ae5aba9">RssiCoreWrapper.axiClk_i</a></div><div class="ttdeci">in axiClk_isl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00080">RssiCoreWrapper.vhd:80</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_1_1mapping_html_a505597cf3addb43e38d8768f2a7acf82"><div class="ttname"><a href="classRssiCoreWrapper_1_1mapping.html#a505597cf3addb43e38d8768f2a7acf82">RssiCoreWrapper.mapping.statusReg</a></div><div class="ttdeci">slv( 6 downto  0)   statusReg</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00104">RssiCoreWrapper.vhd:104</a></div></div>
<div class="ttc" id="classRssiCore_html_a80e5574c28ce6fd06510648d63787843"><div class="ttname"><a href="classRssiCore.html#a80e5574c28ce6fd06510648d63787843">RssiCore.axilWriteSlave</a></div><div class="ttdeci">out axilWriteSlaveAxiLiteWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00118">RssiCore.vhd:118</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a4cf521bed300a5338bba82f76264169e"><div class="ttname"><a href="classAxiStreamPkg.html#a4cf521bed300a5338bba82f76264169e">AxiStreamPkg.TUSER_MODE_C</a></div><div class="ttdeci">TUserModeType   TUSER_MODE_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00080">AxiStreamPkg.vhd:80</a></div></div>
<div class="ttc" id="classRssiCore_html_a0c80d19f33d2f04dd0f55f829fb35472"><div class="ttname"><a href="classRssiCore.html#a0c80d19f33d2f04dd0f55f829fb35472">RssiCore.TIMEOUT_UNIT_G</a></div><div class="ttdeci">TIMEOUT_UNIT_Greal  := 1.0E-6</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00055">RssiCore.vhd:55</a></div></div>
<div class="ttc" id="classAxiStreamPacketizer_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiStreamPacketizer.html#a67a837684e4f18c2d236ac1d053b419b">AxiStreamPacketizer.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPacketizer_8vhd_source.html#l00035">AxiStreamPacketizer.vhd:35</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiStreamFifoV2.html#a67a837684e4f18c2d236ac1d053b419b">AxiStreamFifoV2.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00035">AxiStreamFifoV2.vhd:35</a></div></div>
<div class="ttc" id="classRssiCore_html"><div class="ttname"><a href="classRssiCore.html">RssiCore</a></div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00051">RssiCore.vhd:51</a></div></div>
<div class="ttc" id="classAxiStreamDepacketizer_html_ac220cc2710ba738744915c3b2a0f43bc"><div class="ttname"><a href="classAxiStreamDepacketizer.html#ac220cc2710ba738744915c3b2a0f43bc">AxiStreamDepacketizer.axisClk</a></div><div class="ttdeci">in axisClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDepacketizer_8vhd_source.html#l00041">AxiStreamDepacketizer.vhd:41</a></div></div>
<div class="ttc" id="classAxiStreamDepacketizer_html_a9b0b70eb40fd99ae471dd823ed5da644"><div class="ttname"><a href="classAxiStreamDepacketizer.html#a9b0b70eb40fd99ae471dd823ed5da644">AxiStreamDepacketizer.mAxisSlave</a></div><div class="ttdeci">in mAxisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDepacketizer_8vhd_source.html#l00050">AxiStreamDepacketizer.vhd:50</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_1_1mapping_html_a0853d22ec5c0a1651f6558fa68b7dca4"><div class="ttname"><a href="classRssiCoreWrapper_1_1mapping.html#a0853d22ec5c0a1651f6558fa68b7dca4">RssiCoreWrapper.mapping.rssiNotConnected</a></div><div class="ttdeci">sl   rssiNotConnected</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00105">RssiCoreWrapper.vhd:105</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_aa3d9b1dfd83237740779c0d466abc851"><div class="ttname"><a href="classAxiStreamPkg.html#aa3d9b1dfd83237740779c0d466abc851">AxiStreamPkg.AxiStreamMasterArray</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of AxiStreamMasterType   AxiStreamMasterArray</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00049">AxiStreamPkg.vhd:49</a></div></div>
<div class="ttc" id="classAxiStreamMux_html_a1961d417e7cb6347ed0575fc04e65b6e"><div class="ttname"><a href="classAxiStreamMux.html#a1961d417e7cb6347ed0575fc04e65b6e">AxiStreamMux.sAxisSlaves</a></div><div class="ttdeci">out sAxisSlavesAxiStreamSlaveArray(   NUM_SLAVES_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamMux_8vhd_source.html#l00047">AxiStreamMux.vhd:47</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html_a1322ab8bac37e31ecfe3c968a223b3f3"><div class="ttname"><a href="classAxiStreamPkg.html#a1322ab8bac37e31ecfe3c968a223b3f3">AxiStreamPkg.TUSER_BITS_C</a></div><div class="ttdeci">natural   range  0 to  8 TUSER_BITS_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00079">AxiStreamPkg.vhd:79</a></div></div>
<div class="ttc" id="classAxiStreamDepacketizer_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classAxiStreamDepacketizer.html#a67a837684e4f18c2d236ac1d053b419b">AxiStreamDepacketizer.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDepacketizer_8vhd_source.html#l00035">AxiStreamDepacketizer.vhd:35</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a4e7681b5766a6f51851dfb086a6bf45a"><div class="ttname"><a href="classAxiStreamFifoV2.html#a4e7681b5766a6f51851dfb086a6bf45a">AxiStreamFifoV2.sAxisSlave</a></div><div class="ttdeci">out sAxisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00082">AxiStreamFifoV2.vhd:82</a></div></div>
<div class="ttc" id="classRssiCore_html_a52740c7ee593157546bc90b781cdfc01"><div class="ttname"><a href="classRssiCore.html#a52740c7ee593157546bc90b781cdfc01">RssiCore.mAppAxisSlave_i</a></div><div class="ttdeci">in mAppAxisSlave_iAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00104">RssiCore.vhd:104</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a48b975d7640534e167c15bb600cd18a2"><div class="ttname"><a href="classRssiCoreWrapper.html#a48b975d7640534e167c15bb600cd18a2">RssiCoreWrapper.clk_i</a></div><div class="ttdeci">in clk_isl  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00063">RssiCoreWrapper.vhd:63</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a9bc85320a82827701ee910c596b5aed4"><div class="ttname"><a href="classRssiCoreWrapper.html#a9bc85320a82827701ee910c596b5aed4">RssiCoreWrapper.TSP_AXIS_CONFIG_G</a></div><div class="ttdeci">TSP_AXIS_CONFIG_GAxiStreamConfigType  :=   ssiAxiStreamConfig( 16,   TKEEP_NORMAL_C)</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00045">RssiCoreWrapper.vhd:45</a></div></div>
<div class="ttc" id="classAxiStreamDeMux_html_ac220cc2710ba738744915c3b2a0f43bc"><div class="ttname"><a href="classAxiStreamDeMux.html#ac220cc2710ba738744915c3b2a0f43bc">AxiStreamDeMux.axisClk</a></div><div class="ttdeci">in axisClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDeMux_8vhd_source.html#l00046">AxiStreamDeMux.vhd:46</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a9e56ae5f5c4c3bd77e223c3272593c5b"><div class="ttname"><a href="classAxiLitePkg.html#a9e56ae5f5c4c3bd77e223c3272593c5b">AxiLitePkg.AXI_LITE_READ_MASTER_INIT_C</a></div><div class="ttdeci">AxiLiteReadMasterType  :=(araddr  =&gt;( others =&gt; '0'),arprot  =&gt;( others =&gt; '0'),arvalid  =&gt; '0',rready  =&gt; '1') AXI_LITE_READ_MASTER_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00069">AxiLitePkg.vhd:69</a></div></div>
<div class="ttc" id="classAxiStreamPacketizer_html_aa844a3ed92362e456995ee824e51218d"><div class="ttname"><a href="classAxiStreamPacketizer.html#aa844a3ed92362e456995ee824e51218d">AxiStreamPacketizer.OUTPUT_PIPE_STAGES_G</a></div><div class="ttdeci">OUTPUT_PIPE_STAGES_Ginteger  := 0</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPacketizer_8vhd_source.html#l00040">AxiStreamPacketizer.vhd:40</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_adc854cd57bcc4de17c8e6f8f2a8ff159"><div class="ttname"><a href="classRssiCoreWrapper.html#adc854cd57bcc4de17c8e6f8f2a8ff159">RssiCoreWrapper.APP_STREAMS_G</a></div><div class="ttdeci">APP_STREAMS_Gpositive  := 1</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00040">RssiCoreWrapper.vhd:40</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_acd3440bbc91f595e14ebb565ef1e05c4"><div class="ttname"><a href="classRssiCoreWrapper.html#acd3440bbc91f595e14ebb565ef1e05c4">RssiCoreWrapper.axilReadMaster</a></div><div class="ttdeci">in axilReadMasterAxiLiteReadMasterType  :=   AXI_LITE_READ_MASTER_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00082">RssiCoreWrapper.vhd:82</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_1_1mapping_html_a2928d82d469dc833d839d52b90220b94"><div class="ttname"><a href="classRssiCoreWrapper_1_1mapping.html#a2928d82d469dc833d839d52b90220b94">RssiCoreWrapper.mapping.CONV_AXIS_CONFIG_C</a></div><div class="ttdeci">AxiStreamConfigType  :=   ite(   BYPASS_CHUNKER_G,   RSSI_AXIS_CONFIG_C,   PACKETIZER_AXIS_CONFIG_C) CONV_AXIS_CONFIG_C</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00119">RssiCoreWrapper.vhd:119</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_adb9ec7c1244c84d917e4de56a874b2d3"><div class="ttname"><a href="classRssiCoreWrapper.html#adb9ec7c1244c84d917e4de56a874b2d3">RssiCoreWrapper.BYPASS_CHUNKER_G</a></div><div class="ttdeci">BYPASS_CHUNKER_Gboolean  :=   false</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00038">RssiCoreWrapper.vhd:38</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a7e1ddff4ae5dbe07b4e14ebe502ae0a9"><div class="ttname"><a href="classRssiCoreWrapper.html#a7e1ddff4ae5dbe07b4e14ebe502ae0a9">RssiCoreWrapper.mAppAxisMasters_o</a></div><div class="ttdeci">out mAppAxisMasters_oAxiStreamMasterArray(   APP_STREAMS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00068">RssiCoreWrapper.vhd:68</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_ae5b4897324dec302eaaa23fcb6bed80e"><div class="ttname"><a href="classAxiLitePkg.html#ae5b4897324dec302eaaa23fcb6bed80e">AxiLitePkg.AxiLiteReadSlaveType</a></div><div class="ttdeci">AxiLiteReadSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00085">AxiLitePkg.vhd:85</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a53a1e14bed8f05c48e75f236d9defa7e"><div class="ttname"><a href="classRssiCoreWrapper.html#a53a1e14bed8f05c48e75f236d9defa7e">RssiCoreWrapper.HEADER_CHKSUM_EN_G</a></div><div class="ttdeci">HEADER_CHKSUM_EN_Gboolean  :=   true</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00050">RssiCoreWrapper.vhd:50</a></div></div>
<div class="ttc" id="classAxiStreamDeMux_html_a40be11268b938a4eb9bc597f8b1b30d0"><div class="ttname"><a href="classAxiStreamDeMux.html#a40be11268b938a4eb9bc597f8b1b30d0">AxiStreamDeMux.mAxisSlaves</a></div><div class="ttdeci">in mAxisSlavesAxiStreamSlaveArray(   NUM_MASTERS_G- 1 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDeMux_8vhd_source.html#l00044">AxiStreamDeMux.vhd:44</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_1_1mapping_html_a347c78e9d7bc9f335d5f7af79b1e39f7"><div class="ttname"><a href="classRssiCoreWrapper_1_1mapping.html#a347c78e9d7bc9f335d5f7af79b1e39f7">RssiCoreWrapper.mapping.txSlaves</a></div><div class="ttdeci">AxiStreamSlaveArray(   APP_STREAMS_G- 1 downto  0)   txSlaves</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00102">RssiCoreWrapper.vhd:102</a></div></div>
<div class="ttc" id="classAxiStreamPkg_html"><div class="ttname"><a href="classAxiStreamPkg.html">AxiStreamPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPkg_8vhd_source.html#l00025">AxiStreamPkg.vhd:25</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_a3a850ed524f7f96ea6271e4d65473f36"><div class="ttname"><a href="classAxiLitePkg.html#a3a850ed524f7f96ea6271e4d65473f36">AxiLitePkg.AXI_LITE_WRITE_MASTER_INIT_C</a></div><div class="ttdeci">AxiLiteWriteMasterType  :=(awaddr  =&gt;( others =&gt; '0'),awprot  =&gt;( others =&gt; '0'),awvalid  =&gt; '0',wdata  =&gt;( others =&gt; '0'),wstrb  =&gt;( others =&gt; '1'),wvalid  =&gt; '0',bready  =&gt; '1') AXI_LITE_WRITE_MASTER_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00125">AxiLitePkg.vhd:125</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a4be737583df4493f37e21b9da4a67377"><div class="ttname"><a href="classAxiStreamFifoV2.html#a4be737583df4493f37e21b9da4a67377">AxiStreamFifoV2.sAxisMaster</a></div><div class="ttdeci">in sAxisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00081">AxiStreamFifoV2.vhd:81</a></div></div>
<div class="ttc" id="classRssiCore_html_afa66a506748b331399ec202bfc315d00"><div class="ttname"><a href="classRssiCore.html#afa66a506748b331399ec202bfc315d00">RssiCore.SEGMENT_ADDR_SIZE_G</a></div><div class="ttdeci">SEGMENT_ADDR_SIZE_Gpositive  := 7</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00062">RssiCore.vhd:62</a></div></div>
<div class="ttc" id="classRssiCore_html_a7897f867cba44148528fa69ff0bede9a"><div class="ttname"><a href="classRssiCore.html#a7897f867cba44148528fa69ff0bede9a">RssiCore.axiRst_i</a></div><div class="ttdeci">in axiRst_isl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00114">RssiCore.vhd:114</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_afd4f0f4d2e88b311f2a3b3705b317922"><div class="ttname"><a href="classAxiStreamFifoV2.html#afd4f0f4d2e88b311f2a3b3705b317922">AxiStreamFifoV2.mAxisMaster</a></div><div class="ttdeci">out mAxisMasterAxiStreamMasterType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00092">AxiStreamFifoV2.vhd:92</a></div></div>
<div class="ttc" id="classRssiPkg_html"><div class="ttname"><a href="classRssiPkg.html">RssiPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="RssiPkg_8vhd_source.html#l00025">RssiPkg.vhd:25</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_1_1mapping_html_ac69c983568b00bd6abb43e4a63379572"><div class="ttname"><a href="classRssiCoreWrapper_1_1mapping.html#ac69c983568b00bd6abb43e4a63379572">RssiCoreWrapper.mapping.txMasters</a></div><div class="ttdeci">AxiStreamMasterArray(   APP_STREAMS_G- 1 downto  0)   txMasters</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00101">RssiCoreWrapper.vhd:101</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_ab4c1794b5fe747c688036ec8ea75e1ac"><div class="ttname"><a href="classRssiCoreWrapper.html#ab4c1794b5fe747c688036ec8ea75e1ac">RssiCoreWrapper.MAX_CUM_ACK_CNT_G</a></div><div class="ttdeci">MAX_CUM_ACK_CNT_Gpositive  := 3</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00060">RssiCoreWrapper.vhd:60</a></div></div>
<div class="ttc" id="classAxiStreamPacketizer_html"><div class="ttname"><a href="classAxiStreamPacketizer.html">AxiStreamPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPacketizer_8vhd_source.html#l00032">AxiStreamPacketizer.vhd:32</a></div></div>
<div class="ttc" id="classRssiCore_html_acedd027078363c3af396eb9f20bd642e"><div class="ttname"><a href="classRssiCore.html#acedd027078363c3af396eb9f20bd642e">RssiCore.sAppAxisSlave_o</a></div><div class="ttdeci">out sAppAxisSlave_oAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00102">RssiCore.vhd:102</a></div></div>
<div class="ttc" id="classRssiCore_html_a5e41f22735eba6ff45c0fb679c63cf3b"><div class="ttname"><a href="classRssiCore.html#a5e41f22735eba6ff45c0fb679c63cf3b">RssiCore.closeRq_i</a></div><div class="ttdeci">in closeRq_isl  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00097">RssiCore.vhd:97</a></div></div>
<div class="ttc" id="classRssiCore_html_ad73a75a1c26b2749980f2cdbddd4e3ce"><div class="ttname"><a href="classRssiCore.html#ad73a75a1c26b2749980f2cdbddd4e3ce">RssiCore.INIT_SEQ_N_G</a></div><div class="ttdeci">INIT_SEQ_N_Gnatural  := 16#80#</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00073">RssiCore.vhd:73</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_af9157039ed2f1f90ebd1cf1da792e95b"><div class="ttname"><a href="classRssiCoreWrapper.html#af9157039ed2f1f90ebd1cf1da792e95b">RssiCoreWrapper.RETRANS_TOUT_G</a></div><div class="ttdeci">RETRANS_TOUT_Gpositive  := 50</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00056">RssiCoreWrapper.vhd:56</a></div></div>
<div class="ttc" id="classRssiCore_html_a86f0292469878d2c30a2994fabb3cee4"><div class="ttname"><a href="classRssiCore.html#a86f0292469878d2c30a2994fabb3cee4">RssiCore.axilWriteMaster</a></div><div class="ttdeci">in axilWriteMasterAxiLiteWriteMasterType  :=   AXI_LITE_WRITE_MASTER_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00117">RssiCore.vhd:117</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_a9b0b70eb40fd99ae471dd823ed5da644"><div class="ttname"><a href="classAxiStreamFifoV2.html#a9b0b70eb40fd99ae471dd823ed5da644">AxiStreamFifoV2.mAxisSlave</a></div><div class="ttdeci">in mAxisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00093">AxiStreamFifoV2.vhd:93</a></div></div>
<div class="ttc" id="classAxiStreamMux_html_ac220cc2710ba738744915c3b2a0f43bc"><div class="ttname"><a href="classAxiStreamMux.html#ac220cc2710ba738744915c3b2a0f43bc">AxiStreamMux.axisClk</a></div><div class="ttdeci">in axisClksl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamMux_8vhd_source.html#l00043">AxiStreamMux.vhd:43</a></div></div>
<div class="ttc" id="classStdRtlPkg_html"><div class="ttname"><a href="classStdRtlPkg.html">StdRtlPkg</a></div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00023">StdRtlPkg.vhd:23</a></div></div>
<div class="ttc" id="classRssiCore_html_a22f8db74a5a4c77e7e2767279ca36e7f"><div class="ttname"><a href="classRssiCore.html#a22f8db74a5a4c77e7e2767279ca36e7f">RssiCore.axilReadSlave</a></div><div class="ttdeci">out axilReadSlaveAxiLiteReadSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00116">RssiCore.vhd:116</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a80e5574c28ce6fd06510648d63787843"><div class="ttname"><a href="classRssiCoreWrapper.html#a80e5574c28ce6fd06510648d63787843">RssiCoreWrapper.axilWriteSlave</a></div><div class="ttdeci">out axilWriteSlaveAxiLiteWriteSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00085">RssiCoreWrapper.vhd:85</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a67a837684e4f18c2d236ac1d053b419b"><div class="ttname"><a href="classRssiCoreWrapper.html#a67a837684e4f18c2d236ac1d053b419b">RssiCoreWrapper.TPD_G</a></div><div class="ttdeci">TPD_Gtime  :=  1 ns</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00031">RssiCoreWrapper.vhd:31</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_af6104d3c11ad4952334188edd30b915b"><div class="ttname"><a href="classStdRtlPkg.html#af6104d3c11ad4952334188edd30b915b">StdRtlPkg.Slv8Array</a></div><div class="ttdeci">array(natural range &lt;&gt; ) of slv( 7 downto  0)   Slv8Array</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00403">StdRtlPkg.vhd:403</a></div></div>
<div class="ttc" id="classRssiCore_html_a26b3539d28e70bf3ad6319e4280a3c66"><div class="ttname"><a href="classRssiCore.html#a26b3539d28e70bf3ad6319e4280a3c66">RssiCore.rst_i</a></div><div class="ttdeci">in rst_isl  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00093">RssiCore.vhd:93</a></div></div>
<div class="ttc" id="classRssiCore_html_a9bc85320a82827701ee910c596b5aed4"><div class="ttname"><a href="classRssiCore.html#a9bc85320a82827701ee910c596b5aed4">RssiCore.TSP_AXIS_CONFIG_G</a></div><div class="ttdeci">TSP_AXIS_CONFIG_GAxiStreamConfigType  :=   ssiAxiStreamConfig( 16,   TKEEP_NORMAL_C)</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00068">RssiCore.vhd:68</a></div></div>
<div class="ttc" id="classRssiCore_html_ab4c1794b5fe747c688036ec8ea75e1ac"><div class="ttname"><a href="classRssiCore.html#ab4c1794b5fe747c688036ec8ea75e1ac">RssiCore.MAX_CUM_ACK_CNT_G</a></div><div class="ttdeci">MAX_CUM_ACK_CNT_Gpositive  := 3</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00090">RssiCore.vhd:90</a></div></div>
<div class="ttc" id="classAxiStreamDeMux_html_a4977042018d8dc78d0398d94ee0205cf"><div class="ttname"><a href="classAxiStreamDeMux.html#a4977042018d8dc78d0398d94ee0205cf">AxiStreamDeMux.TDEST_ROUTES_G</a></div><div class="ttdeci">TDEST_ROUTES_Gslv8Array  :=( 0=&gt;   &quot;--------&quot;)</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDeMux_8vhd_source.html#l00034">AxiStreamDeMux.vhd:34</a></div></div>
<div class="ttc" id="classRssiCore_html_ac1e7149eb092e48ee0574309b07fe770"><div class="ttname"><a href="classRssiCore.html#ac1e7149eb092e48ee0574309b07fe770">RssiCore.CLK_FREQUENCY_G</a></div><div class="ttdeci">CLK_FREQUENCY_Greal  := 100.0E6</div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00054">RssiCore.vhd:54</a></div></div>
<div class="ttc" id="classAxiStreamDepacketizer_html_a044b1bf79201c595c20474cecf020a5d"><div class="ttname"><a href="classAxiStreamDepacketizer.html#a044b1bf79201c595c20474cecf020a5d">AxiStreamDepacketizer.axisRst</a></div><div class="ttdeci">in axisRstsl  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDepacketizer_8vhd_source.html#l00042">AxiStreamDepacketizer.vhd:42</a></div></div>
<div class="ttc" id="classAxiStreamDepacketizer_html_aa844a3ed92362e456995ee824e51218d"><div class="ttname"><a href="classAxiStreamDepacketizer.html#aa844a3ed92362e456995ee824e51218d">AxiStreamDepacketizer.OUTPUT_PIPE_STAGES_G</a></div><div class="ttdeci">OUTPUT_PIPE_STAGES_Ginteger  := 0</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDepacketizer_8vhd_source.html#l00037">AxiStreamDepacketizer.vhd:37</a></div></div>
<div class="ttc" id="classAxiStreamFifoV2_html_abda656462c1b84e3d42e50514c515085"><div class="ttname"><a href="classAxiStreamFifoV2.html#abda656462c1b84e3d42e50514c515085">AxiStreamFifoV2.MASTER_AXI_CONFIG_G</a></div><div class="ttdeci">MASTER_AXI_CONFIG_GAxiStreamConfigType  :=   AXI_STREAM_CONFIG_INIT_C</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamFifoV2_8vhd_source.html#l00075">AxiStreamFifoV2.vhd:75</a></div></div>
<div class="ttc" id="classAxiStreamPacketizer_html_a4ff1794f842b4a303fbbc4642ff91b43"><div class="ttname"><a href="classAxiStreamPacketizer.html#a4ff1794f842b4a303fbbc4642ff91b43">AxiStreamPacketizer.INPUT_PIPE_STAGES_G</a></div><div class="ttdeci">INPUT_PIPE_STAGES_Ginteger  := 0</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamPacketizer_8vhd_source.html#l00039">AxiStreamPacketizer.vhd:39</a></div></div>
<div class="ttc" id="classAxiStreamMux_html_a9b0b70eb40fd99ae471dd823ed5da644"><div class="ttname"><a href="classAxiStreamMux.html#a9b0b70eb40fd99ae471dd823ed5da644">AxiStreamMux.mAxisSlave</a></div><div class="ttdeci">in mAxisSlaveAxiStreamSlaveType  </div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamMux_8vhd_source.html#l00051">AxiStreamMux.vhd:51</a></div></div>
<div class="ttc" id="classAxiStreamDeMux_html_a776acf95aee09421ed8e8a7eaf2aa534"><div class="ttname"><a href="classAxiStreamDeMux.html#a776acf95aee09421ed8e8a7eaf2aa534">AxiStreamDeMux.NUM_MASTERS_G</a></div><div class="ttdeci">NUM_MASTERS_Ginteger   range  1 to  32:= 12</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDeMux_8vhd_source.html#l00032">AxiStreamDeMux.vhd:32</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_ad5422f3fd7729156ec7f56a486845871"><div class="ttname"><a href="classRssiCoreWrapper.html#ad5422f3fd7729156ec7f56a486845871">RssiCoreWrapper.statusReg_o</a></div><div class="ttdeci">out statusReg_oslv( 6 downto  0)  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00087">RssiCoreWrapper.vhd:87</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_aa81efbe19429d3a2168251d750293177"><div class="ttname"><a href="classRssiCoreWrapper.html#aa81efbe19429d3a2168251d750293177">RssiCoreWrapper.inject_i</a></div><div class="ttdeci">in inject_isl  := '0'</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00078">RssiCoreWrapper.vhd:78</a></div></div>
<div class="ttc" id="classAxiLitePkg_html_aadba1252ff7f25e42343ce5b96f1c20a"><div class="ttname"><a href="classAxiLitePkg.html#aadba1252ff7f25e42343ce5b96f1c20a">AxiLitePkg.AxiLiteWriteSlaveType</a></div><div class="ttdeci">AxiLiteWriteSlaveType</div><div class="ttdef"><b>Definition:</b> <a href="AxiLitePkg_8vhd_source.html#l00144">AxiLitePkg.vhd:144</a></div></div>
<div class="ttc" id="classAxiStreamDepacketizer_html"><div class="ttname"><a href="classAxiStreamDepacketizer.html">AxiStreamDepacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDepacketizer_8vhd_source.html#l00032">AxiStreamDepacketizer.vhd:32</a></div></div>
<div class="ttc" id="classStdRtlPkg_html_ac9bfc8d5c7862c8d34daeaedb44e1d8a"><div class="ttname"><a href="classStdRtlPkg.html#ac9bfc8d5c7862c8d34daeaedb44e1d8a">StdRtlPkg.slv</a></div><div class="ttdeci">std_logic_vector   slv</div><div class="ttdef"><b>Definition:</b> <a href="StdRtlPkg_8vhd_source.html#l00029">StdRtlPkg.vhd:29</a></div></div>
<div class="ttc" id="classAxiStreamMux_html_ac2baa1c398fae7c51e6f466706e211d6"><div class="ttname"><a href="classAxiStreamMux.html#ac2baa1c398fae7c51e6f466706e211d6">AxiStreamMux.PIPE_STAGES_G</a></div><div class="ttdeci">PIPE_STAGES_Ginteger   range  0 to  16:= 0</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamMux_8vhd_source.html#l00037">AxiStreamMux.vhd:37</a></div></div>
<div class="ttc" id="classAxiStreamDeMux_html_adf33db7c14d9e2c22de126a4f7b466a6"><div class="ttname"><a href="classAxiStreamDeMux.html#adf33db7c14d9e2c22de126a4f7b466a6">AxiStreamDeMux.MODE_G</a></div><div class="ttdeci">MODE_Gstring  :=   &quot;INDEXED&quot;</div><div class="ttdef"><b>Definition:</b> <a href="AxiStreamDeMux_8vhd_source.html#l00033">AxiStreamDeMux.vhd:33</a></div></div>
<div class="ttc" id="classRssiCoreWrapper_html_a7057acf1d8304647b8e9598dc88d4850"><div class="ttname"><a href="classRssiCoreWrapper.html#a7057acf1d8304647b8e9598dc88d4850">RssiCoreWrapper.ACK_TOUT_G</a></div><div class="ttdeci">ACK_TOUT_Gpositive  := 25</div><div class="ttdef"><b>Definition:</b> <a href="RssiCoreWrapper_8vhd_source.html#l00055">RssiCoreWrapper.vhd:55</a></div></div>
<div class="ttc" id="classRssiCore_html_a48b975d7640534e167c15bb600cd18a2"><div class="ttname"><a href="classRssiCore.html#a48b975d7640534e167c15bb600cd18a2">RssiCore.clk_i</a></div><div class="ttdeci">in clk_isl  </div><div class="ttdef"><b>Definition:</b> <a href="RssiCore_8vhd_source.html#l00092">RssiCore.vhd:92</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_5280ec33e0efe019e655258f927f0b9b.html">protocols</a></li><li class="navelem"><a class="el" href="dir_dd2687a219802ea69a8903769e416a8f.html">rssi</a></li><li class="navelem"><a class="el" href="dir_e9f8ba8b232a3a28a052f600fac8fa97.html">rtl</a></li><li class="navelem"><a class="el" href="RssiCoreWrapper_8vhd.html">RssiCoreWrapper.vhd</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
