spawn su - root
Last login: Sun Feb 20 19:21:05 PST 2022 on pts/8
]0;root@icx-npg-scs1-coyote2:~[?1034h[root@icx-npg-scs1-coyote2 ~]# cd /home/luolin/master/L1_MRC/ORAN/DU/sub3_mu0_10mhz_4x4;source ../../oranenv.sh;cd  /home/luolin/master/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/orancfg/sub3_mu0_10mhz_4x4/gnb/; ./l1.sh -oru
-bash: echo-----------oran.conf------------------: command not found

nic_name=E810

ru_ip=10.233.180.73

ru_nic_port=enp23s0f0
ru_ptp_port=enp23s0f1

du_nic_port=ens786f0
du_ptp_port=ens786f1

isa=snc

work_dir=/home/luolin/master
result_subdir=/mrc/pipline_results/prod_r21.11------------env--------------
RTE_SDK=/home/luolin/master/networking.wireless.flexran.wireless-dpdk-ae
FLEXRAN_L1_SW=/home/luolin/master/networking.wireless.flexran.flexran-l1-sw
WIRELESS_SDK=/home/luolin/master/networking.wireless.flexran.wireless-sdk
RTE_TARGET=x86_64-native-linuxapp-icx
WIRELESS_SDK_TARGET_ISA=snc
RPE_DIR=/home/luolin/master/networking.wireless.flexran.flexran-l1-sw/libs/ferrybridge
ROE_DIR=/home/luolin/master/networking.wireless.flexran.flexran-l1-sw/libs/roe
CPA_DIR=/home/luolin/master/networking.wireless.flexran.flexran-l1-sw/libs/cpa
XRAN_DIR=/home/luolin/master/networking.wireless.flexran.flexran-xran
DIR_WIRELESS_SDK_ROOT=/home/luolin/master/networking.wireless.flexran.wireless-sdk
DIR_WIRELESS_FW=/home/luolin/master/networking.wireless.flexran.wireless-convergence-l1/framework
DIR_WIRELESS_TEST_4G=/home/luolin/master/flexran_l1_4g_test
DIR_WIRELESS_TEST_5G=/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test
SDK_BUILD=build-snc-icx
DIR_WIRELESS_SDK=/home/luolin/master/networking.wireless.flexran.wireless-sdk/build-snc-icx
FLEXRAN_SDK=/home/luolin/master/networking.wireless.flexran.wireless-sdk/build-snc-icx/install
DIR_WIRELESS_TABLE_5G=/home/luolin/master/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table
GTEST_ROOT=/opt/gtest/gtest-1.7.0
RTE_SDK_KMOD=/home/luolin/master/networking.wireless.flexran.flexran-l1-sw/../dpdk-kmods
ORANISA=snc
NIC=E810
RU_NIC_PORT=enp23s0f0
RU_PTP_PORT=enp23s0f1
RU_IP=10.233.180.73
DU_NIC_PORT=ens786f0
DU_PTP_PORT=ens786f1
WORK_DIR=/home/luolin/master
 
:: initializing oneAPI environment ...
   -bash: BASH_VERSION = 4.2.46(2)-release
:: advisor -- latest
:: ccl -- latest
:: compiler -- latest
:: dal -- latest
:: debugger -- latest
:: dev-utilities -- latest
:: dnnl -- latest
:: dpcpp-ct -- latest
:: dpl -- latest
:: intelpython -- latest
:: ipp -- latest
:: ippcp -- latest
:: ipp -- latest
:: mkl -- latest
:: mpi -- latest
:: tbb -- latest
:: vpl -- latest
:: vtune -- latest
:: oneAPI environment initialized ::
 
Radio mode with XRAN - Sub6 100Mhz
using configuration file phycfg_xran.xml
using configuration file xrancfg_sub6_oru.xml
Radio mode with XRAN - Custom Mode
igbuioMode=1
./dpdk.sh: line 143: echo--------------------------/home/luolin/master/networking.wireless.flexran.wireless-dpdk-ae-------------------------------------------------: No such file or directory

Network devices using DPDK-compatible driver
============================================
0000:51:01.0 'Ethernet Adaptive Virtual Function 1889' drv=igb_uio unused=iavf
0000:51:01.1 'Ethernet Adaptive Virtual Function 1889' drv=igb_uio unused=iavf
0000:51:01.2 'Ethernet Adaptive Virtual Function 1889' drv=igb_uio unused=iavf
0000:51:01.3 'Ethernet Adaptive Virtual Function 1889' drv=igb_uio unused=iavf
0000:51:01.4 'Ethernet Adaptive Virtual Function 1889' drv=igb_uio unused=iavf
0000:51:01.5 'Ethernet Adaptive Virtual Function 1889' drv=igb_uio unused=iavf

Network devices using kernel driver
===================================
0000:51:00.0 'Ethernet Controller E810-C for QSFP 1592' if=ens786f0 drv=ice unused=igb_uio 
0000:51:00.1 'Ethernet Controller E810-C for QSFP 1592' if=ens786f1 drv=ice unused=igb_uio 
0000:54:00.0 'Ethernet Controller 10G X550T 1563' if=ens787f0 drv=ixgbe unused=igb_uio *Active*
0000:54:00.1 'Ethernet Controller 10G X550T 1563' if=ens787f1 drv=ixgbe unused=igb_uio 

Baseband devices using DPDK-compatible driver
=============================================
0000:8a:00.0 'Device 0d5c' drv=igb_uio unused=

No 'Crypto' devices detected
============================

No 'Eventdev' devices detected
==============================

No 'Mempool' devices detected
=============================

No 'Compress' devices detected
==============================

Other Misc (rawdev) devices
===========================
0000:00:01.0 'Device 0b00' unused=igb_uio
0000:00:01.1 'Device 0b00' unused=igb_uio
0000:00:01.2 'Device 0b00' unused=igb_uio
0000:00:01.3 'Device 0b00' unused=igb_uio
0000:00:01.4 'Device 0b00' unused=igb_uio
0000:00:01.5 'Device 0b00' unused=igb_uio
0000:00:01.6 'Device 0b00' unused=igb_uio
0000:00:01.7 'Device 0b00' unused=igb_uio

No 'Regex' devices detected
===========================
Unloading any existing DPDK UIO module
Loading DPDK UIO module
8086 0D8F
./dpdk.sh: line 268: echo--------------------------/home/luolin/master/networking.wireless.flexran.wireless-dpdk-ae-------------------------------------------------: No such file or directory

Network devices using DPDK-compatible driver
============================================
0000:51:01.0 'Ethernet Adaptive Virtual Function 1889' drv=igb_uio unused=iavf
0000:51:01.1 'Ethernet Adaptive Virtual Function 1889' drv=igb_uio unused=iavf
0000:51:01.2 'Ethernet Adaptive Virtual Function 1889' drv=igb_uio unused=iavf
0000:51:01.3 'Ethernet Adaptive Virtual Function 1889' drv=igb_uio unused=iavf
0000:51:01.4 'Ethernet Adaptive Virtual Function 1889' drv=igb_uio unused=iavf
0000:51:01.5 'Ethernet Adaptive Virtual Function 1889' drv=igb_uio unused=iavf

Network devices using kernel driver
===================================
0000:51:00.0 'Ethernet Controller E810-C for QSFP 1592' if=ens786f0 drv=ice unused=igb_uio 
0000:51:00.1 'Ethernet Controller E810-C for QSFP 1592' if=ens786f1 drv=ice unused=igb_uio 
0000:54:00.0 'Ethernet Controller 10G X550T 1563' if=ens787f0 drv=ixgbe unused=igb_uio *Active*
0000:54:00.1 'Ethernet Controller 10G X550T 1563' if=ens787f1 drv=ixgbe unused=igb_uio 

Baseband devices using DPDK-compatible driver
=============================================
0000:8a:00.0 'Device 0d5c' drv=igb_uio unused=

No 'Crypto' devices detected
============================

No 'Eventdev' devices detected
==============================

No 'Mempool' devices detected
=============================

No 'Compress' devices detected
==============================

Other Misc (rawdev) devices
===========================
0000:00:01.0 'Device 0b00' unused=igb_uio
0000:00:01.1 'Device 0b00' unused=igb_uio
0000:00:01.2 'Device 0b00' unused=igb_uio
0000:00:01.3 'Device 0b00' unused=igb_uio
0000:00:01.4 'Device 0b00' unused=igb_uio
0000:00:01.5 'Device 0b00' unused=igb_uio
0000:00:01.6 'Device 0b00' unused=igb_uio
0000:00:01.7 'Device 0b00' unused=igb_uio

No 'Regex' devices detected
===========================
DPDK WLS MODE
kernel.sched_rt_runtime_us = -1
kernel.shmmax = 2147483648
kernel.shmall = 2147483648
Note: Forwarding request to 'systemctl disable irqbalance.service'.
using configuration file /home/luolin/master/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/orancfg/sub3_mu0_10mhz_4x4/gnb/phycfg_xran.xml
using configuration file /home/luolin/master/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/orancfg/sub3_mu0_10mhz_4x4/gnb/xrancfg_sub6_oru.xml
>> Running... taskset -c 0 ./l1app --cfgfile=/home/luolin/master/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/orancfg/sub3_mu0_10mhz_4x4/gnb/phycfg_xran.xml --xranfile=/home/luolin/master/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/orancfg/sub3_mu0_10mhz_4x4/gnb/xrancfg_sub6_oru.xml
FlexRAN SDK bblib_layerdemapping_5gnr version #DIRTY#
FlexRAN SDK bblib_layermapping_5gnr version #DIRTY#
FlexRAN SDK bblib_cestimate_5gnr_version #DIRTY#
FlexRAN SDK bblib_pucch_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_llr_demapping version #DIRTY#
FlexRAN SDK bblib_pdcch_remapping_5gnr_version version #DIRTY#
FlexRAN SDK bblib_reed_muller version #DIRTY#
FlexRAN SDK bblib_lte_modulation version #DIRTY#
FlexRAN SDK bblib_polar_decoder_5gnr version #DIRTY#
FlexRAN SDK bblib_polar_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_PhaseNoise_5G version #DIRTY#
FlexRAN SDK bblib_mimo_mmse_detection_5gnr version #DIRTY#
FlexRAN SDK bblib_fd_correlation version #DIRTY#
FlexRAN SDK bblib_scramble_5gnr version #DIRTY#
FlexRAN SDK bblib_pucch_equ_5gnr version #DIRTY#
FlexRAN SDK bblib_ta_compensation_version_5gnr #DIRTY#
FlexRAN SDK bblib_polar_encoder_5gnr version #DIRTY#
FlexRAN SDK bblib_prach_5gnr version #DIRTY#
FlexRAN SDK bblib_fft_ifft version #DIRTY#
FlexRAN SDK bblib_pucch_5gnr version #DIRTY#
FlexRAN SDK bblib_common version #DIRTY#
FlexRAN SDK bblib_lte_crc version #DIRTY#
FlexRAN SDK bblib_lte_dft_idft version #DIRTY#
FlexRAN SDK bblib_irc_rnn_calculation_5gnr_version #DIRTY#
FlexRAN SDK bblib_mmse_irc_mimo_5gnr_version #DIRTY#
FlexRAN SDK bblib_srs_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_zf_matrix_gen version #DIRTY#
FlexRAN SDK bblib_dftcodebook_weightgen version #DIRTY#
FlexRAN SDK bblib_beamforming_dl_expand version #DIRTY#
FlexRAN SDK bblib_pusch_focompensation_5gnr_version #DIRTY#
FlexRAN SDK bblib_fec_enc_byte_concat_soft version #DIRTY#
=========================
5GNR PHY Application     
=========================


--------------------------------------------------------
File[/home/luolin/master/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/orancfg/sub3_mu0_10mhz_4x4/gnb/phycfg_xran.xml] Version: 21.11
--------------------------------------------------------
 --version=21.11
 --successiveNoApi=15
 --wls_dev_name=wls0
 --wlsMacMemorySize=0x3EA80000
 --wlsPhyMemorySize=0x18000000
 --dlIqLog=0
 --ulIqLog=0
 --phyMlog=1
 --phyStats=1
 --dpdkFilePrefix=gnb0
 --dpdkMemorySize=10240
 --dpdkIovaMode=0
 --dpdkBasebandFecMode=1
 --dpdkBasebandDevice=0000:8a:00.0
 --numSharedResource=0
 --mempoolName0=fast_pkt
 --numElement0=65535
 --elementSize0=2048
 --privateDataSize0=64
 --ringName0=0
 --ringSize0=1024
 --portAddr0=0000:af:00.0
 --portSocketIdx0=1
 --txQueueNum0=1
 --txQueueDesc0=512
 --rxQueueNum0=1
 --rxQueueDesc0=128
 --maxPayloadSize0=9728
 --mempoolName1=header_pkt
 --numElement1=65535
 --elementSize1=2048
 --privateDataSize1=64
 --ringName1=0
 --ringSize1=1024
 --portAddr1=0000:af:00.1
 --portSocketIdx1=1
 --txQueueNum1=2
 --txQueueDesc1=512
 --rxQueueNum1=1
 --rxQueueDesc1=128
 --maxPayloadSize1=9728
 --mempoolName2=clone_pkt
 --numElement2=65535
 --elementSize2=2048
 --privateDataSize2=64
 --ringName2=0
 --ringSize2=1024
 --portAddr2=0
 --portSocketIdx2=0
 --txQueueNum2=1
 --txQueueDesc2=512
 --rxQueueNum2=1
 --rxQueueDesc2=128
 --maxPayloadSize2=9728
 --mempoolName3=pdu3
 --numElement3=65535
 --elementSize3=2048
 --privateDataSize3=64
 --ringName3=sdu3
 --ringSize3=1024
 --portAddr3=0
 --portSocketIdx3=0
 --txQueueNum3=1
 --txQueueDesc3=512
 --rxQueueNum3=1
 --rxQueueDesc3=128
 --maxPayloadSize3=9728
 --radioEnable=4
 --PdschSymbolSplit=0
 --PdschOfdmSplitEnable=0
 --PdschDlWeightSplit=0
 --FecEncSplit=1
 --PuschDecompSplit=0
 --PuschChanEstSplit=0
 --PuschMmseSplit=0
 --PuschLlrRxSplit=0
 --PuschUlWeightSplit=0
 --FecDecEarlyTermDisable=0
 --FecDecNumIter=12
 --FecDecSplit=1
 --llrOutDecimalDigit=2
 --IrcEnableThreshold=-100
 --PuschNoiseScale=2
 --CEInterpMethod=0
 --CEFocEnable=0
 --CEFocGranularity=768
 --PuschLinearInterpEnable=0
 --PuschLinearInterpGranularityAll=4
 --PucchSplit=0
 --SrsCeSplit=0
 --UrllcPuschFecSplit=0
 --UrllcBbdevIdEnd=0
 --MlogSubframes=128
 --MlogCores=40
 --MlogSize=10000
 --systemThread=0, 0, 0
 --timerThread=2, 96, 0
 --FpgaDriverCpuInfo=3, 96, 0
 --FrontHaulCpuInfo=3, 96, 0
 --radioDpdkMaster=2, 99, 0
 --BbuPoolSleepEnable=1
 --BbuPoolThreadCorePriority=94
 --BbuPoolThreadCorePolicy=0
 --BbuPoolThreadDefault_0_63=0xF0
 --BbuPoolThreadDefault_64_127=0x0
 --BbuPoolThreadDefault_128_191=0x0
 --BbuPoolThreadDefault_192_255=0x0
 --BbuPoolThreadSrs_0_63=0x0
 --BbuPoolThreadSrs_64_127=0x0
 --BbuPoolThreadSrs_128_191=0x0
 --BbuPoolThreadSrs_192_255=0x0
 --BbuPoolThreadDlbeam_0_63=0x0
 --BbuPoolThreadDlbeam_64_127=0x0
 --BbuPoolThreadDlbeam_128_191=0x0
 --BbuPoolThreadDlbeam_192_255=0x0
 --BbuPoolThreadUrllc=0x100
 --eBbuPoolNumQueue=512, 512, 512, 512
 --eBbuPoolNumContext=1
 --eBbuPoolMaxContextFetch=1
 --eBbuPoolPrintFlag=0
 --eBbuPoolFecOnlyList=0
 --FrontHaulTimeAdvance=7450
 --nEthPorts=462607
 --nPhaseCompFlag=0
 --nFecFpgaVersionMu3=0x20010900
 --nFecFpgaVersionMu0_1=0x0423D420
 --nFhFpgaVersionMu3=0x8001000F
 --nFhFpgaVersionMu0_1=0x90010008
 --StreamStats=0
 --StreamIp=127.0.0.1
 --StreamPort=2000

sWlsDevName: wls0
dpdkFilePrefix: gnb0
not found in XML: param "RxAntVertical" set to default value 1
not found in XML: param "RxAntHorizontal" set to default value 1
not found in XML: param "RxAntPolarization" set to default value 1
not found in XML: param "enableDDP0" set to default value 0
not found in XML: param "testMacEnable0" set to default value 0
not found in XML: param "enableDDP1" set to default value 0
not found in XML: param "testMacEnable1" set to default value 0
not found in XML: param "enableDDP2" set to default value 0
not found in XML: param "testMacEnable2" set to default value 0
not found in XML: param "enableDDP3" set to default value 0
not found in XML: param "testMacEnable3" set to default value 0
not found in XML: param "FecEncBypass" set to default value 0
not found in XML: param "FecDecBypass" set to default value 0
Setting FecEncSplit to 1 to run on HW accelerator
not found in XML: param "taFiltEnable" set to default value 0
not found in XML: param "ircEnable" set to default value 0
not found in XML: param "mmseDisable" set to default value 0
Setting FecDecSplit to 1 to run on HW accelerator
not found in XML: param "MemInitThEnable" set to default value 0
not found in XML: param "MemInitThInLoad" set to default value 1
not found in XML: param "DMRSPwrReportEna" set to default value 0
not found in XML: param "llrSaturatedBits" set to default value 8
not found in XML: param "DFTBfWeightGenEnable" set to default value 0
not found in XML: param "BfWeightGenGranularity" set to default value 2
not found in XML: param "FecDecNumHalfIter" set to default value 0
not found in XML: param "pucchFormat2DetectThreshold" set to default value 0
not found in XML: param "prachDetectFoCheck" set to default value 0
not found in XML: param "prachDetectThreshold" set to default value 0
not found in XML: param "prachThresholdMethod" set to default value 1
not found in XML: param "TimerModeFreqDomain" set to default value 0
not found in XML: param "nInfoTraceToolEn" set to default value 0
not found in XML: param "FlowNum" set to default value 0
flow num: 0



--------------------------------------------------------
File[/home/luolin/master/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/orancfg/sub3_mu0_10mhz_4x4/gnb/xrancfg_sub6_oru.xml] Version: 21.11
--------------------------------------------------------
 --version=21.11
 --oRuNum=1
 --oRuEthLinkSpeed=25
 --oRuLinesNumber=1
 --PciBusAddoRu0Vf0=0000:51:01.0
 --PciBusAddoRu0Vf1=0000:51:01.1
 --PciBusAddoRu0Vf2=0000:51:01.2
 --PciBusAddoRu0Vf3=0000:51:01.3
 --oRuRem0Mac0=00:11:22:33:00:02
 --oRuRem0Mac1=00:11:22:33:00:12
 --oRuRem0Mac2=00:11:22:33:00:22
 --oRuRem0Mac3=00:11:22:33:00:32
 --oRu0NumCc=16
 --oRu0Cc0PhyId=0
 --oRu0Cc1PhyId=1
 --oRu0Cc2PhyId=2
 --oRu0Cc3PhyId=3
 --oRu0Cc4PhyId=4
 --oRu0Cc5PhyId=5
 --oRu0Cc6PhyId=6
 --oRu0Cc7PhyId=7
 --oRu0Cc8PhyId=8
 --oRu0Cc9PhyId=9
 --oRu0Cc10PhyId=10
 --oRu0Cc11PhyId=11
 --oRu0Cc12PhyId=12
 --oRu0Cc13PhyId=13
 --oRu0Cc14PhyId=14
 --oRu0Cc15PhyId=15
 --xRANThread=18, 96, 0
 --xRANWorker=0x80000, 96, 0
 --Category=0
 --xranPmdSleep=0
 --Tadv_cp_dl=25
 --T2a_min_cp_dl=400
 --T2a_max_cp_dl=850
 --T2a_min_cp_ul=400
 --T2a_max_cp_ul=850
 --T2a_min_up=200
 --T2a_max_up=800
 --Ta3_min=160
 --Ta3_max=256
 --MTU=9600
 --c_plane_vlan_tag=1
 --u_plane_vlan_tag=2
 --T1a_min_cp_dl=560
 --T1a_max_cp_dl=800
 --T1a_min_cp_ul=480
 --T1a_max_cp_ul=560
 --T1a_min_up=280
 --T1a_max_up=400
 --Ta4_min=0
 --Ta4_max=360
 --EnableCp=1
 --DynamicSectionEna=0
 --DynamicSectionEnaUL=0
 --xRANSFNWrap=1
 --xRANNumDLPRBs=0
 --xRANNumULPRBs=0
 --Gps_Alpha=0
 --Gps_Beta=0
 --xranCompMethod=1
 --xraniqWidth=9
 --xranModCompEna=0
 --oRu0nPrbElemDl=1
 --oRu0PrbElemDl0=0,52,0,14,1,1,1,9,1,0,0
 --oRu0PrbElemDl1=26,26,0,14,2,1,1,9,1,0,0
 --oRu0nPrbElemUl=1
 --oRu0PrbElemUl0=0,52,0,14,1,1,1,9,1,0,0
 --oRu0PrbElemUl1=26,26,0,14,2,1,1,9,1,0,0

not found in XML: param "oRuCUon1Vf" set to default value 0
cline_set_thread_info: xRANWorker_64_127 FAIL3
not found in XML: param "xRANOffload" set to default value 0
not found in XML: param "xRANMLog" set to default value 0
not found in XML: param "DynamicMultiSectionEna" set to default value 0
not found in XML: param "xranPrachCompMethod" set to default value 0
not found in XML: param "xranPrachiqWidth" set to default value 16
not found in XML: param "oRu0MaxSectionsPerSlot" set to default value 0
not found in XML: param "oRu0MaxSectionsPerSymbol" set to default value 0
not found in XML: param "oRu0nPrbElemSrs" set to default value 0

timer_set_tsc_freq_from_clock: System clock (rdtsc) resolution 1496485187 [Hz]
                               Ticks per usec 1496
MLogOpen: filename(l1mlog.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496482303 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7fa43a2bb100 -> 0x7fa43d391830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

gnb_io_xran_init
num_o_ru 1 EthLinesNumber 1 where VFs 2 per EthLine
VF[0] 0000:51:01.0 [U Plane]
VF[1] 0000:51:01.1 [C Plane]
oRu0nPrbElemDl0: oRu0: nRBStart 0,nRBSize 52,nStartSymb 0,numSymb 14,nBeamIndex 1, bf_weight_update 1 compMethod 1, iqWidth 9 BeamFormingType 1 scaler 0 remask 0x0
(0,0,0,0,0,0):0 numBundPrb 0, numSetBFW 0, RAD 0, disableBFW 0, bfwIqWidth 0, bfwCompMeth 0 extType 0
oRu0nPrbElemUl0: oRu0: nRBStart 0,nRBSize 52,nStartSymb 0,numSymb 14,nBeamIndex 1, bf_weight_update 1 compMethod 1, iqWidth 9 BeamFormingType 1 scaler 0 remask 0x0
(0,0,0,0,0,0):0 numBundPrb 0, numSetBFW 0, RAD 0, disableBFW 0, bfwIqWidth 0, bfwCompMeth 0, extType 0
gnb_io_xran_cfg_setup successful
'DPDK 20.11.3'
 xran_init: MTU 9600
PF Eth line speed 25G
PF Eth lines per O-xU port 1
RX HW queues per O-xU Eth line 1 
BBDEV_FEC_ACCL_NR5G
hw-accelerated bbdev 0000:8a:00.0
node 0
total cores 64 c_mask 0x000000000000c0004 core 18 [id] system_core 2 [id] pkt_proc_core 0x00000000000080000 [mask] pkt_aux_core 0 [id] timing_core 18 [id]
xran_ethdi_init_dpdk_io: Calling rte_eal_init:gnb0 -c 0x000000000000c0004 -n2 --iova-mode=pa --socket-mem=10240,0 --socket-limit=10240,0 --proc-type=auto --file-prefix gnb0 -a0000:00:00.0 -a0000:8a:00.0  
EAL: Detected 64 lcore(s)
EAL: Detected 1 NUMA nodes
EAL: Auto-detected process type: PRIMARY
EAL: Detected static linkage of DPDK
EAL: Multi-process socket /var/run/dpdk/gnb0/mp_socket
EAL: Selected IOVA mode 'PA'
EAL: No available hugepages reported in hugepages-2048kB
EAL: Probing VFIO support...
EAL: Probe PCI driver: intel_acc100_pf (8086:d5c) device: 0000:8a:00.0 (socket 0)
EAL: No legacy callbacks, legacy socket not created
xran_init_mbuf_pool: socket 0
EAL: Probe PCI driver: net_iavf (8086:1889) device: 0000:51:01.0 (socket 0)
initializing port 0 for TX, drv=net_iavf
set DEV_TX_OFFLOAD_MBUF_FAST_FREE
Port 0 MAC: 00 11 22 33 00 00
iavf_init_rss(): RSS is enabled by PF by default
Port 0: nb_rxd 4096 nb_txd 4096
[0] mp_rx__p_0_q_0 num blocks 65535
[0] mempool_small__0
iavf_configure_queues(): request RXDID[22] in Queue[0]

Checking link status portid [0]   ... done
Port 0 Link Up - speed 100000 Mbps - full-duplex
EAL: Probe PCI driver: net_iavf (8086:1889) device: 0000:51:01.1 (socket 0)
initializing port 1 for TX, drv=net_iavf
set DEV_TX_OFFLOAD_MBUF_FAST_FREE
Port 1 MAC: 00 11 22 33 00 10
iavf_init_rss(): RSS is enabled by PF by default
Port 1: nb_rxd 4096 nb_txd 4096
[1] mp_rx__p_1_q_0 num blocks 65535
[1] mempool_small__1
iavf_configure_queues(): request RXDID[22] in Queue[0]

Checking link status portid [1]   ... done
Port 1 Link Up - speed 100000 Mbps - full-duplex
[ 0] vf  0 local  SRC MAC: 00 11 22 33 00 00
[ 0] vf  0 remote DST MAC: 00 11 22 33 00 02
[ 0] vf  1 local  SRC MAC: 00 11 22 33 00 10
[ 0] vf  1 remote DST MAC: 00 11 22 33 00 12
created dl_gen_ring_up_0
xran_init successful, pHandle = 0x7fa3efbbb040


bbdev_init: nSocketId[0]
FEC is accelerated through BBDEV: 0000:8a:00.0
wls_layer_init[wls0] nWlsMacMemSize[1051197440] nWlsPhyMemSize[402653184]
wls_lib: Open wls0 (DPDK memzone)
wls_lib: WLS_Open 0x280000000
wls_lib: link: 0 <-> 1
wls_lib: Mode 0
wls_lib: WLS shared management memzone: wls0
wls_lib: hugePageSize on the system is 1073741824 0x40000000
wls_lib: WLS_Alloc Size Requested [1453850624] bytes HugePageSize [0x40000000] nHugePagesMapped[2]
wls_mem_base[0x280147a00] wls_mem_size[1051197440  0x000000003ea80000]
wls_srs_mem_base[0x2bebc7a00] wls_srs_mem_size[402653184  0x0000000018000000]
wls_srs_create_heap: pSrsHeapDesc[0x2bebc7a00] HeapSize[402653184] FreeBlock[0x2bebc7b00] FreeSize[402652928]


===========================================================================================================
PHY VERSION
===========================================================================================================
Version: #DIRTY#
IMG-date: Feb 16 2022
IMG-time: 19:44:48
===========================================================================================================
DEPENDENCIES VERSIONS
===========================================================================================================
FlexRAN SDK bblib_layerdemapping_5gnr version #DIRTY#
FlexRAN SDK bblib_layermapping_5gnr version #DIRTY#
FlexRAN SDK bblib_cestimate_5gnr_version #DIRTY#
FlexRAN SDK bblib_pucch_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_llr_demapping version #DIRTY#
FlexRAN SDK bblib_pdcch_remapping_5gnr_version version #DIRTY#
FlexRAN SDK bblib_reed_muller version #DIRTY#
FlexRAN SDK bblib_lte_modulation version #DIRTY#
FlexRAN SDK bblib_polar_decoder_5gnr version #DIRTY#
FlexRAN SDK bblib_polar_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_PhaseNoise_5G version #DIRTY#
FlexRAN SDK bblib_mimo_mmse_detection_5gnr version #DIRTY#
FlexRAN SDK bblib_fd_correlation version #DIRTY#
FlexRAN SDK bblib_scramble_5gnr version #DIRTY#
FlexRAN SDK bblib_pucch_equ_5gnr version #DIRTY#
FlexRAN SDK bblib_ta_compensation_version_5gnr #DIRTY#
FlexRAN SDK bblib_polar_encoder_5gnr version #DIRTY#
FlexRAN SDK bblib_prach_5gnr version #DIRTY#
FlexRAN SDK bblib_fft_ifft version #DIRTY#
FlexRAN SDK bblib_pucch_5gnr version #DIRTY#
FlexRAN SDK bblib_lte_crc version #DIRTY#
FlexRAN SDK bblib_fec_enc_byte_concat_soft version #DIRTY#
FlexRAN SDK bblib_common version #DIRTY#
===========================================================================================================

===========================================================================================================
Non BBU threads in application
===========================================================================================================
phy_print_thread:                      [PID:  54493] binding on [CPU  0] [PRIO:  0] [POLICY:  1]
wls_rx_handler (non-rt):                [PID:  54504] binding on [CPU  0]
===========================================================================================================

PHY>welcome to application console


PHY>Received MSG_TYPE_PHY_ADD_REMOVE_CORE
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE
phycfg_set_options: PDSCH_OFDM_SPLT_ENABLE[1]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0x00ffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x00ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[1]
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Received MSG_TYPE_PHY_UL_IQ_SAMPLES
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 0
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[0] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 1
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[1] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 2
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[2] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 3
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[3] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 4
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[4] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 5
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[5] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 6
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[6] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 7
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[7] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 8
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[8] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 9
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[9] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 10
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[10] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 11
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[11] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 12
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[12] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 13
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[13] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 14
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[14] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES: 15
phydi_nr5g_read_write_iq_samples: direction[1] nNumerologyMult[1] fftSize[1024, 8736, SRS: 8736] numSubframe[10] numAntenna[4] numPorts[4] nIsRadioMode[1] carrNum[15] TimerModeFreqDomain[1] PhaseCompensationEnable[0] filename_in_ul_iq[/home/luolin/master/networking.wireless.flexran.flexran-l1-5g-test//fd/mu0_10mhz/10/uliq0_tst10.bin] filename_in_prach_iq[] filename_in_ul_iq_compressed[]
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 56071680    gDLIqLogBufferSize[200]   gULIqLogBufferSize[200]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
Received MSG_TYPE_PHY_CONFIG_REQ: 0
Received MSG_TYPE_PHY_CONFIG_REQ: 1
Received MSG_TYPE_PHY_CONFIG_REQ: 2
Received MSG_TYPE_PHY_CONFIG_REQ: 3
Received MSG_TYPE_PHY_CONFIG_REQ: 4
Received MSG_TYPE_PHY_CONFIG_REQ: 5
Received MSG_TYPE_PHY_CONFIG_REQ: 6
Received MSG_TYPE_PHY_CONFIG_REQ: 7
Received MSG_TYPE_PHY_CONFIG_REQ: 8
Received MSG_TYPE_PHY_CONFIG_REQ: 9
Received MSG_TYPE_PHY_CONFIG_REQ: 10
Received MSG_TYPE_PHY_CONFIG_REQ: 11
Received MSG_TYPE_PHY_CONFIG_REQ: 12
Received MSG_TYPE_PHY_CONFIG_REQ: 13
Received MSG_TYPE_PHY_CONFIG_REQ: 14
Received MSG_TYPE_PHY_CONFIG_REQ: 15
Processing MSG_TYPE_PHY_CONFIG_REQ: 0
nr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
DIR_WIRELESS_TABLE_5G: /home/luolin/master/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table
read_table: File /home/luolin/master/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/pss_table.bin of size 381 read_size: 381
read_table: File /home/luolin/master/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/sss_table.bin of size 128016 read_size: 128016
read_table: File /home/luolin/master/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/srs_zc_36_plus.bin of size 905916 read_size: 905916
bbdev_nr5g_ul_harq_buf_alloc: nCells[16] nHarqSize[262144] nMaxPointerPagePerCell[512]
    i[0] Idx[0]
    i[1] Idx[512]
    i[2] Idx[1024]
    i[3] Idx[1536]
    i[4] Idx[2048]
    i[5] Idx[2560]
    i[6] Idx[3072]
    i[7] Idx[3584]
    i[8] Idx[4096]
    i[9] Idx[4608]
    i[10] Idx[5120]
    i[11] Idx[5632]
    i[12] Idx[6144]
    i[13] Idx[6656]
    i[14] Idx[7168]
    i[15] Idx[7680]
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 0
Processing MSG_TYPE_PHY_CONFIG_REQ: 1
nr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 1
Processing MSG_TYPE_PHY_CONFIG_REQ: 2
nr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 2
Processing MSG_TYPE_PHY_CONFIG_REQ: 3
nr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 3
Processing MSG_TYPE_PHY_CONFIG_REQ: 4
nr5g_gnb_mac2phy_api_proc_print_phy_init [4]:
    nCarrierIdx: 4
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 4
Processing MSG_TYPE_PHY_CONFIG_REQ: 5
nr5g_gnb_mac2phy_api_proc_print_phy_init [5]:
    nCarrierIdx: 5
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 5
Processing MSG_TYPE_PHY_CONFIG_REQ: 6
nr5g_gnb_mac2phy_api_proc_print_phy_init [6]:
    nCarrierIdx: 6
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 6
Processing MSG_TYPE_PHY_CONFIG_REQ: 7
nr5g_gnb_mac2phy_api_proc_print_phy_init [7]:
    nCarrierIdx: 7
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 7
Processing MSG_TYPE_PHY_CONFIG_REQ: 8
nr5g_gnb_mac2phy_api_proc_print_phy_init [8]:
    nCarrierIdx: 8
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 8
Processing MSG_TYPE_PHY_CONFIG_REQ: 9
nr5g_gnb_mac2phy_api_proc_print_phy_init [9]:
    nCarrierIdx: 9
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 9
Processing MSG_TYPE_PHY_CONFIG_REQ: 10
nr5g_gnb_mac2phy_api_proc_print_phy_init [10]:
    nCarrierIdx: 10
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 10
Processing MSG_TYPE_PHY_CONFIG_REQ: 11
nr5g_gnb_mac2phy_api_proc_print_phy_init [11]:
    nCarrierIdx: 11
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 11
Processing MSG_TYPE_PHY_CONFIG_REQ: 12
nr5g_gnb_mac2phy_api_proc_print_phy_init [12]:
    nCarrierIdx: 12
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 12
Processing MSG_TYPE_PHY_CONFIG_REQ: 13
nr5g_gnb_mac2phy_api_proc_print_phy_init [13]:
    nCarrierIdx: 13
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 13
Processing MSG_TYPE_PHY_CONFIG_REQ: 14
nr5g_gnb_mac2phy_api_proc_print_phy_init [14]:
    nCarrierIdx: 14
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 14
Processing MSG_TYPE_PHY_CONFIG_REQ: 15
nr5g_gnb_mac2phy_api_proc_print_phy_init [15]:
    nCarrierIdx: 15
    nDMRSTypeAPos: 2
    nPhyCellId: 7
    nDLAbsFrePointA: 3568160
    nULAbsFrePointA: 3568160
    nDLBandwidth: 10
    nULBandwidth: 10
    nDLFftSize: 1024
    nULFftSize: 1024
    nSSBPwr: 2
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 0
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nCarrierAggregationLevel: 15
    nSubcCommon: 0
    nFrameDuplexType: 0 (FDD)
    nTddPeriod: 0
    nPrachConfIdx: 189
    nPrachSubcSpacing: 1
    nPrachZeroCorrConf: 2
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
phy_context_set_slot_type SlotPattern:
    Slot:       0
        0      FD

PHYDI-INIT[from 0] PhyInstance: 15

---------------------------------------------------------
Global Variables:
---------------------------------------------------------
gCarrierAggLevel:                    16
gCarrierAggLevel:                    16
gSupportedAVX2                       1
---------------------------------------------------------


EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 1, nQueueCtxMaxFetch 1, total queues 4
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [32]
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_th_4 in core 4 successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_th_5 in core 5 successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_th_6 in core 6 successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_th_7 in core 7 successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_th_8 in core 8 successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_th_15 in core 15 successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_th_16 in core 16 successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_th_17 in core 17 successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_th_18 in core 18 successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_th_19 in core 19 successfully!




ebbu_pool_event_print_info:
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY              DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_STAR        0   0   0   1 0x00000000000f81f0    NR5G1_DL_CONFI     --                 --                 --                 --                 --                 --                 --                
TMNG_SYM2_WAKE_U     0   0   0   1 0x00000000000f81f0    NR5G1_UL_PUSCH_CE  --                 --                 --                 --                 --                 --                 --                
TMNG_SYM6_WAKE_U     0   0   0   1 0x00000000000f81f0    NR5G1_UL_PUSCH_EQL0 --                 --                 --                 --                 --                 --                 --                
TMNG_SYM11_WAKE_U    0   0   0   1 0x00000000000f81f0    NR5G1_UL_PUSCH_CE  --                 --                 --                 --                 --                 --                 --                
TMNG_SYM13_WAKE_U    0   0   0   2 0x00000000000f81f0    NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCC      --                 --                 --                 --                 --                 --                
TMNG_PRACH_WAKE_U    0   0   0   1 0x00000000000f81f0    NR5G1_UL_PRAC      --                 --                 --                 --                 --                 --                 --                
TMNG_SRS_WAKE_U      0   0   0   0 0x00000000000f81f0    --                 --                 --                 --                 --                 --                 --                 --                
NR5G1_DL_CONFI       0   0   1   5 0x00000000000f81f0    NR5G1_DL_ORA       NR5G1_DL_CTR       NR5G1_DL_PDSCH_R   NR5G1_DL_BEAM_GE   NR5G1_DL_PDSCH_T   --                 --                 --                
NR5G1_DL_ORA         0   0   1   0 0x00000000000f81f0    --                 --                 --                 --                 --                 --                 --                 --                
NR5G1_DL_PDSCH_T     0   0   1   0 0x00000000000f81f0    --                 --                 --                 --                 --                 --                 --                 --                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x00000000000f81f0    NR5G1_DL_PDSCH_SY  --                 --                 --                 --                 --                 --                 --                
NR5G1_DL_PDSCH_SY    1   0   2   1 0x00000000000f81f0    NR5G1_DL_POS       --                 --                 --                 --                 --                 --                 --                
NR5G1_DL_PDSCH_R     1   0   1   1 0x00000000000f81f0    NR5G1_DL_PDSCH_SY  --                 --                 --                 --                 --                 --                 --                
NR5G1_DL_CTR         1   0   1   1 0x00000000000f81f0    NR5G1_DL_POS       --                 --                 --                 --                 --                 --                 --                
NR5G1_UL_CONFI       0   1   1   8 0x00000000000f81f0    NR5G1_UL_BEAM_GE   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRAC      NR5G1_UL_PUSCH_CE  NR5G1_UL_PUSCH_CE  NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCC     
NR5G1_UL_PUSCH_CE    2   0   2   2 0x00000000000f81f0    NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE  --                 --                 --                 --                 --                 --                
NR5G1_UL_PUSCH_CE    2   0   3   1 0x00000000000f81f0    NR5G1_UL_PUSCH_EQL7 --                 --                 --                 --                 --                 --                 --                
NR5G1_UL_PUSCH_EQL0   2   0   3   2 0x00000000000f81f0    NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUSCH_LL  --                 --                 --                 --                 --                 --                
NR5G1_UL_PUSCH_EQL7   2   0   4   1 0x00000000000f81f0    NR5G1_UL_PUSCH_LL  --                 --                 --                 --                 --                 --                 --                
NR5G1_UL_PUSCH_LL    1   0   2   1 0x00000000000f81f0    NR5G1_UL_PUSCH_DE  --                 --                 --                 --                 --                 --                 --                
NR5G1_UL_PUSCH_DE    1   0   1   0 0x00000000000f81f0    --                 --                 --                 --                 --                 --                 --                 --                
NR5G1_UL_PUSCH_T     1   1   1   1 0x00000000000f81f0    NR5G1_UL_POS       --                 --                 --                 --                 --                 --                 --                
NR5G1_UL_PUCC        2   0   2   1 0x00000000000f81f0    NR5G1_UL_POS       --                 --                 --                 --                 --                 --                 --                
NR5G1_UL_PRAC        2   0   2   1 0x00000000000f81f0    NR5G1_UL_POS       --                 --                 --                 --                 --                 --                 --                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x00000000000f81f0    NR5G1_UL_SRS_C     --                 --                 --                 --                 --                 --                 --                
NR5G1_UL_SRS_C       2   0   1   1 0x00000000000f81f0    NR5G1_UL_SRS_POS   --                 --                 --                 --                 --                 --                 --                
NR5G1_UL_SRS_POS     1   0   1   1 0x00000000000f81f0    NR5G1_UL_POS       --                 --                 --                 --                 --                 --                 --                
NR5G1_DL_POS         1   0   3   0 0x00000000000f81f0    --                 --                 --                 --                 --                 --                 --                 --                
NR5G1_UL_POS         1   0   5   0 0x00000000000f81f0    --                 --                 --                 --                 --                 --                 --                 --                
NR5G1_DL_BEAM_GE     2   0   1   1 0x00000000000f81f0    NR5G1_DL_BEAM_T    --                 --                 --                 --                 --                 --                 --                
NR5G1_DL_BEAM_T      1   0   1   1 0x00000000000f81f0    NR5G1_DL_POS       --                 --                 --                 --                 --                 --                 --                
NR5G1_UL_BEAM_GE     1   0   1   1 0x00000000000f81f0    NR5G1_UL_BEAM_T    --                 --                 --                 --                 --                 --                 --                
NR5G1_UL_BEAM_T      1   0   1   1 0x00000000000f81f0    NR5G1_UL_POS       --                 --                 --                 --                 --                 --                 --                
Received MSG_TYPE_PHY_START_REQ: 0
Received MSG_TYPE_PHY_START_REQ: 1
Received MSG_TYPE_PHY_START_REQ: 2
Received MSG_TYPE_PHY_START_REQ: 3
Received MSG_TYPE_PHY_START_REQ: 4
Received MSG_TYPE_PHY_START_REQ: 5
Received MSG_TYPE_PHY_START_REQ: 6
Received MSG_TYPE_PHY_START_REQ: 7
Received MSG_TYPE_PHY_START_REQ: 8
Received MSG_TYPE_PHY_START_REQ: 9
Received MSG_TYPE_PHY_START_REQ: 10
Received MSG_TYPE_PHY_START_REQ: 11
Received MSG_TYPE_PHY_START_REQ: 12
Received MSG_TYPE_PHY_START_REQ: 13
Received MSG_TYPE_PHY_START_REQ: 14
Received MSG_TYPE_PHY_START_REQ: 15
Processing MSG_TYPE_PHY_START_REQ: 0
MLogSetup nCoreMask0(0x00000000000f81f0) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(6) Idx(3)
  CoreId(7) Idx(4)
  CoreId(8) Idx(5)
  CoreId(15) Idx(6)
  CoreId(16) Idx(7)
  CoreId(17) Idx(8)
  CoreId(18) Idx(9)
  CoreId(19) Idx(10)
di_open port 0

xran_init_vfs_mapping: p 0 vf 0
xran_init_vfs_mapping: p 0 vf 1
xran_open: interval_us=1000, interval_us_local=1000
bbu_offload 0
XRAN_UP_VF: 0x0000
xran_timing_source_thread [CPU 18] [PID:  54490]
TTI interval 1000 [us]
delay_cp_dl_max=200, sym_cp_dl_max=3, max_dl_offset_sym=11
delay_cp_dl_min=440, sym_cp_dl_min=5, min_dl_offset_sym=9
delay_cp_ul=440,     sym_cp_ul=7,     ul_offset_sym=7
C-plane DL from 200 us after TTI  [trigger on sym 3] to 440 us after TTI [trigger on sym 5]
Start C-plane UL 440 us after TTI  [trigger on sym 7]
Start U-plane DL 400 us before OTA [offset  in sym -5]
Start U-plane UL 360 us OTA        [offset  in sym 6]
C-plane to U-plane delay 200 us after TTI
Start Sym timer 71428 ns
O-XU      0
HW        1
Num cores 2
Num ports 1
O-RU Cat  0
O-RU CC   16
O-RU eAxC 4
p:0 XRAN_JOB_TYPE_CP_DL worker id 1
p:0 XRAN_JOB_TYPE_CP_UL worker id 1
created sym cp dl cb for symbol 3
created sym cp dl cb for symbol 4
created sym cp dl cb for symbol 5
xran_generic_worker_thread [CPU 19] [PID:  54490]
spawn worker 0 core 19
xran_open [CPU  0] [PID:  54490]
Waiting on Timing thread...
----------------------------------------------------------------------------
mem_mgr_display_size:
    Num Memory Alloc:            3,241
    Total Memory Size:   7,908,273,184
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
checking    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 1, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 2, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 3, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 4, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 5, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 6, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 7, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 8, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 9, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 10, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 11, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 12, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 13, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 14, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
PHYDI-START[from 0] PhyInstance: 15, Mode: 4, Count: 150006, Period: 0, NumSlotPerSfn: 10
    phydi_nr5g_allocate_buffers: TOTAL Allocated: 1838592    gDLIqLogBufferSize[4]   gULIqLogBufferSize[8]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 27955200
wls_srs_heap_print: HeapStorage[0x2bebc7a00] HeapSize[402653184] FreeBlock[0x2bfbcfb00] FreeSize[385842944]
     Block[0] -> [0x2bfbcfb00..0x2d6bc7a00] Magic[0xdeadc0de] Size[385842944] Next[(nil)]
Setting nMultiCellModeDelay: 17000
RX WIN end Ta4_max is 360 [us] where TTI is 1000 [us] 
time duration 360 rounded up to duration of 6 symbols
U-plane UL delay 360 [us] measured against OTA time [offset in symbols is 6]
requested symb 2 pkt arrival time [deadline] coresponds to symb 8 OTA time
RX WIN end Ta4_max is 360 [us] where TTI is 1000 [us] 
time duration 360 rounded up to duration of 6 symbols
U-plane UL delay 360 [us] measured against OTA time [offset in symbols is 6]
requested symb 11 pkt arrival time [deadline] coresponds to symb 3 OTA time
port [0] gnb_io_xran_start: gGnbIoXranStarted[0] CC 16 Ant 4 AntElm 0  [Cell: nNrOfDLPorts 4 nNrOfULPorts 4]
port 0 has 16 CCs
port 0 cc_id 0 is phy id 0
port 0 cc_id 1 is phy id 1
port 0 cc_id 2 is phy id 2
port 0 cc_id 3 is phy id 3
port 0 cc_id 4 is phy id 4
port 0 cc_id 5 is phy id 5
port 0 cc_id 6 is phy id 6
port 0 cc_id 7 is phy id 7
port 0 cc_id 8 is phy id 8
port 0 cc_id 9 is phy id 9
port 0 cc_id 10 is phy id 10
port 0 cc_id 11 is phy id 11
port 0 cc_id 12 is phy id 12
port 0 cc_id 13 is phy id 13
port 0 cc_id 14 is phy id 14
port 0 cc_id 15 is phy id 15
XRAN front haul xran_mm_init 
xran_sector_get_instances [0]: CC 0 handle 0x7fa1d728c540
Handle: 0x2afc13c0 Instance: 0x7fa1d728c540
xran_sector_get_instances [0]: CC 1 handle 0x7fa1d728c640
Handle: 0x2afc13c8 Instance: 0x7fa1d728c640
xran_sector_get_instances [0]: CC 2 handle 0x7fa1d728c780
Handle: 0x2afc13d0 Instance: 0x7fa1d728c780
xran_sector_get_instances [0]: CC 3 handle 0x7fa1d728c880
Handle: 0x2afc13d8 Instance: 0x7fa1d728c880
xran_sector_get_instances [0]: CC 4 handle 0x7fa1d728c9c0
Handle: 0x2afc13e0 Instance: 0x7fa1d728c9c0
xran_sector_get_instances [0]: CC 5 handle 0x7fa1d728cac0
Handle: 0x2afc13e8 Instance: 0x7fa1d728cac0
xran_sector_get_instances [0]: CC 6 handle 0x7fa1d728cc00
Handle: 0x2afc13f0 Instance: 0x7fa1d728cc00
xran_sector_get_instances [0]: CC 7 handle 0x7fa1d728cd00
Handle: 0x2afc13f8 Instance: 0x7fa1d728cd00
xran_sector_get_instances [0]: CC 8 handle 0x7fa1d728ce40
Handle: 0x2afc1400 Instance: 0x7fa1d728ce40
xran_sector_get_instances [0]: CC 9 handle 0x7fa3e0f5c680
Handle: 0x2afc1408 Instance: 0x7fa3e0f5c680
xran_sector_get_instances [0]: CC 10 handle 0x7fa3e0f5c7c0
Handle: 0x2afc1410 Instance: 0x7fa3e0f5c7c0
xran_sector_get_instances [0]: CC 11 handle 0x7fa3e0f5c8c0
Handle: 0x2afc1418 Instance: 0x7fa3e0f5c8c0
xran_sector_get_instances [0]: CC 12 handle 0x7fa3e0f5ca00
Handle: 0x2afc1420 Instance: 0x7fa3e0f5ca00
xran_sector_get_instances [0]: CC 13 handle 0x7fa3e0f5cb00
Handle: 0x2afc1428 Instance: 0x7fa3e0f5cb00
xran_sector_get_instances [0]: CC 14 handle 0x7fa3e0f5cc40
Handle: 0x2afc1430 Instance: 0x7fa3e0f5cc40
xran_sector_get_instances [0]: CC 15 handle 0x7fa3e0f5cd40
Handle: 0x2afc1438 Instance: 0x7fa3e0f5cd40
gnb_io_xran_start [0]: CC 0 handle 0x7fa1d728c540
gnb_io_xran_start [0]: CC 1 handle 0x7fa1d728c640
gnb_io_xran_start [0]: CC 2 handle 0x7fa1d728c780
gnb_io_xran_start [0]: CC 3 handle 0x7fa1d728c880
gnb_io_xran_start [0]: CC 4 handle 0x7fa1d728c9c0
gnb_io_xran_start [0]: CC 5 handle 0x7fa1d728cac0
gnb_io_xran_start [0]: CC 6 handle 0x7fa1d728cc00
gnb_io_xran_start [0]: CC 7 handle 0x7fa1d728cd00
gnb_io_xran_start [0]: CC 8 handle 0x7fa1d728ce40
gnb_io_xran_start [0]: CC 9 handle 0x7fa3e0f5c680
gnb_io_xran_start [0]: CC 10 handle 0x7fa3e0f5c7c0
gnb_io_xran_start [0]: CC 11 handle 0x7fa3e0f5c8c0
gnb_io_xran_start [0]: CC 12 handle 0x7fa3e0f5ca00
gnb_io_xran_start [0]: CC 13 handle 0x7fa3e0f5cb00
gnb_io_xran_start [0]: CC 14 handle 0x7fa3e0f5cc40
gnb_io_xran_start [0]: CC 15 handle 0x7fa3e0f5cd40
Sucess xran_mm_init Instance 0x7fa1d728c540
nSectorNum 16
ru_0_cc_0_idx_0: [ handle 0x7fa1d728c540 0 0 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728c540 ru 0 cc_idx 0 ] [nPoolIndex 0] mb pool 0x344816ac0 
ru_0_cc_0_idx_1: [ handle 0x7fa1d728c540 0 0 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728c540 ru 0 cc_idx 0 ] [nPoolIndex 1] mb pool 0x344816700 
ru_0_cc_1_idx_0: [ handle 0x7fa1d728c640 0 1 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728c640 ru 0 cc_idx 1 ] [nPoolIndex 0] mb pool 0x344816340 
ru_0_cc_1_idx_1: [ handle 0x7fa1d728c640 0 1 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728c640 ru 0 cc_idx 1 ] [nPoolIndex 1] mb pool 0x344818e80 
ru_0_cc_2_idx_0: [ handle 0x7fa1d728c780 0 2 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728c780 ru 0 cc_idx 2 ] [nPoolIndex 0] mb pool 0x344818ac0 
ru_0_cc_2_idx_1: [ handle 0x7fa1d728c780 0 2 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728c780 ru 0 cc_idx 2 ] [nPoolIndex 1] mb pool 0x344818700 
ru_0_cc_3_idx_0: [ handle 0x7fa1d728c880 0 3 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728c880 ru 0 cc_idx 3 ] [nPoolIndex 0] mb pool 0x344818340 
ru_0_cc_3_idx_1: [ handle 0x7fa1d728c880 0 3 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728c880 ru 0 cc_idx 3 ] [nPoolIndex 1] mb pool 0x34481ae80 
ru_0_cc_4_idx_0: [ handle 0x7fa1d728c9c0 0 4 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728c9c0 ru 0 cc_idx 4 ] [nPoolIndex 0] mb pool 0x34481aac0 
ru_0_cc_4_idx_1: [ handle 0x7fa1d728c9c0 0 4 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728c9c0 ru 0 cc_idx 4 ] [nPoolIndex 1] mb pool 0x34481a700 
ru_0_cc_5_idx_0: [ handle 0x7fa1d728cac0 0 5 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728cac0 ru 0 cc_idx 5 ] [nPoolIndex 0] mb pool 0x34481a340 
ru_0_cc_5_idx_1: [ handle 0x7fa1d728cac0 0 5 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728cac0 ru 0 cc_idx 5 ] [nPoolIndex 1] mb pool 0x34481ce80 
ru_0_cc_6_idx_0: [ handle 0x7fa1d728cc00 0 6 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728cc00 ru 0 cc_idx 6 ] [nPoolIndex 0] mb pool 0x34481cac0 
ru_0_cc_6_idx_1: [ handle 0x7fa1d728cc00 0 6 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728cc00 ru 0 cc_idx 6 ] [nPoolIndex 1] mb pool 0x34481c700 
ru_0_cc_7_idx_0: [ handle 0x7fa1d728cd00 0 7 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728cd00 ru 0 cc_idx 7 ] [nPoolIndex 0] mb pool 0x34481c340 
ru_0_cc_7_idx_1: [ handle 0x7fa1d728cd00 0 7 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728cd00 ru 0 cc_idx 7 ] [nPoolIndex 1] mb pool 0x34481edc0 
ru_0_cc_8_idx_0: [ handle 0x7fa1d728ce40 0 8 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728ce40 ru 0 cc_idx 8 ] [nPoolIndex 0] mb pool 0x34481ea00 
ru_0_cc_8_idx_1: [ handle 0x7fa1d728ce40 0 8 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728ce40 ru 0 cc_idx 8 ] [nPoolIndex 1] mb pool 0x34481e640 
ru_0_cc_9_idx_0: [ handle 0x7fa3e0f5c680 0 9 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5c680 ru 0 cc_idx 9 ] [nPoolIndex 0] mb pool 0x34481e280 
ru_0_cc_9_idx_1: [ handle 0x7fa3e0f5c680 0 9 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5c680 ru 0 cc_idx 9 ] [nPoolIndex 1] mb pool 0x344820dc0 
ru_0_cc_10_idx_0: [ handle 0x7fa3e0f5c7c0 0 10 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5c7c0 ru 0 cc_idx 10 ] [nPoolIndex 0] mb pool 0x344820a00 
ru_0_cc_10_idx_1: [ handle 0x7fa3e0f5c7c0 0 10 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5c7c0 ru 0 cc_idx 10 ] [nPoolIndex 1] mb pool 0x344820640 
ru_0_cc_11_idx_0: [ handle 0x7fa3e0f5c8c0 0 11 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5c8c0 ru 0 cc_idx 11 ] [nPoolIndex 0] mb pool 0x344820280 
ru_0_cc_11_idx_1: [ handle 0x7fa3e0f5c8c0 0 11 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5c8c0 ru 0 cc_idx 11 ] [nPoolIndex 1] mb pool 0x344822dc0 
ru_0_cc_12_idx_0: [ handle 0x7fa3e0f5ca00 0 12 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5ca00 ru 0 cc_idx 12 ] [nPoolIndex 0] mb pool 0x344822a00 
ru_0_cc_12_idx_1: [ handle 0x7fa3e0f5ca00 0 12 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5ca00 ru 0 cc_idx 12 ] [nPoolIndex 1] mb pool 0x344822640 
ru_0_cc_13_idx_0: [ handle 0x7fa3e0f5cb00 0 13 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5cb00 ru 0 cc_idx 13 ] [nPoolIndex 0] mb pool 0x344822280 
ru_0_cc_13_idx_1: [ handle 0x7fa3e0f5cb00 0 13 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5cb00 ru 0 cc_idx 13 ] [nPoolIndex 1] mb pool 0x344824dc0 
ru_0_cc_14_idx_0: [ handle 0x7fa3e0f5cc40 0 14 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5cc40 ru 0 cc_idx 14 ] [nPoolIndex 0] mb pool 0x344824a00 
ru_0_cc_14_idx_1: [ handle 0x7fa3e0f5cc40 0 14 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5cc40 ru 0 cc_idx 14 ] [nPoolIndex 1] mb pool 0x344824640 
ru_0_cc_15_idx_0: [ handle 0x7fa3e0f5cd40 0 15 ] [nPoolIndex 0] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5cd40 ru 0 cc_idx 15 ] [nPoolIndex 0] mb pool 0x344824280 
ru_0_cc_15_idx_1: [ handle 0x7fa3e0f5cd40 0 15 ] [nPoolIndex 1] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5cd40 ru 0 cc_idx 15 ] [nPoolIndex 1] mb pool 0x344826dc0 
ru_0_cc_0_idx_2: [ handle 0x7fa1d728c540 0 0 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728c540 ru 0 cc_idx 0 ] [nPoolIndex 2] mb pool 0x344826a00 
ru_0_cc_0_idx_3: [ handle 0x7fa1d728c540 0 0 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728c540 ru 0 cc_idx 0 ] [nPoolIndex 3] mb pool 0x344826640 
ru_0_cc_1_idx_2: [ handle 0x7fa1d728c640 0 1 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728c640 ru 0 cc_idx 1 ] [nPoolIndex 2] mb pool 0x344826280 
ru_0_cc_1_idx_3: [ handle 0x7fa1d728c640 0 1 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728c640 ru 0 cc_idx 1 ] [nPoolIndex 3] mb pool 0x344828dc0 
ru_0_cc_2_idx_2: [ handle 0x7fa1d728c780 0 2 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728c780 ru 0 cc_idx 2 ] [nPoolIndex 2] mb pool 0x344828a00 
ru_0_cc_2_idx_3: [ handle 0x7fa1d728c780 0 2 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728c780 ru 0 cc_idx 2 ] [nPoolIndex 3] mb pool 0x344828640 
ru_0_cc_3_idx_2: [ handle 0x7fa1d728c880 0 3 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728c880 ru 0 cc_idx 3 ] [nPoolIndex 2] mb pool 0x344828280 
ru_0_cc_3_idx_3: [ handle 0x7fa1d728c880 0 3 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728c880 ru 0 cc_idx 3 ] [nPoolIndex 3] mb pool 0x34482adc0 
ru_0_cc_4_idx_2: [ handle 0x7fa1d728c9c0 0 4 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728c9c0 ru 0 cc_idx 4 ] [nPoolIndex 2] mb pool 0x34482aa00 
ru_0_cc_4_idx_3: [ handle 0x7fa1d728c9c0 0 4 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728c9c0 ru 0 cc_idx 4 ] [nPoolIndex 3] mb pool 0x34482a640 
ru_0_cc_5_idx_2: [ handle 0x7fa1d728cac0 0 5 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728cac0 ru 0 cc_idx 5 ] [nPoolIndex 2] mb pool 0x34482a280 
ru_0_cc_5_idx_3: [ handle 0x7fa1d728cac0 0 5 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728cac0 ru 0 cc_idx 5 ] [nPoolIndex 3] mb pool 0x34482cdc0 
ru_0_cc_6_idx_2: [ handle 0x7fa1d728cc00 0 6 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728cc00 ru 0 cc_idx 6 ] [nPoolIndex 2] mb pool 0x34482ca00 
ru_0_cc_6_idx_3: [ handle 0x7fa1d728cc00 0 6 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728cc00 ru 0 cc_idx 6 ] [nPoolIndex 3] mb pool 0x34482c580 
ru_0_cc_7_idx_2: [ handle 0x7fa1d728cd00 0 7 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728cd00 ru 0 cc_idx 7 ] [nPoolIndex 2] mb pool 0x34482c1c0 
ru_0_cc_7_idx_3: [ handle 0x7fa1d728cd00 0 7 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728cd00 ru 0 cc_idx 7 ] [nPoolIndex 3] mb pool 0x34482ed00 
ru_0_cc_8_idx_2: [ handle 0x7fa1d728ce40 0 8 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa1d728ce40 ru 0 cc_idx 8 ] [nPoolIndex 2] mb pool 0x34482e940 
ru_0_cc_8_idx_3: [ handle 0x7fa1d728ce40 0 8 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa1d728ce40 ru 0 cc_idx 8 ] [nPoolIndex 3] mb pool 0x34482e580 
ru_0_cc_9_idx_2: [ handle 0x7fa3e0f5c680 0 9 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5c680 ru 0 cc_idx 9 ] [nPoolIndex 2] mb pool 0x34482e1c0 
ru_0_cc_9_idx_3: [ handle 0x7fa3e0f5c680 0 9 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5c680 ru 0 cc_idx 9 ] [nPoolIndex 3] mb pool 0x344830d00 
ru_0_cc_10_idx_2: [ handle 0x7fa3e0f5c7c0 0 10 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5c7c0 ru 0 cc_idx 10 ] [nPoolIndex 2] mb pool 0x344830940 
ru_0_cc_10_idx_3: [ handle 0x7fa3e0f5c7c0 0 10 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5c7c0 ru 0 cc_idx 10 ] [nPoolIndex 3] mb pool 0x344830580 
ru_0_cc_11_idx_2: [ handle 0x7fa3e0f5c8c0 0 11 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5c8c0 ru 0 cc_idx 11 ] [nPoolIndex 2] mb pool 0x3448301c0 
ru_0_cc_11_idx_3: [ handle 0x7fa3e0f5c8c0 0 11 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5c8c0 ru 0 cc_idx 11 ] [nPoolIndex 3] mb pool 0x344832d00 
ru_0_cc_12_idx_2: [ handle 0x7fa3e0f5ca00 0 12 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5ca00 ru 0 cc_idx 12 ] [nPoolIndex 2] mb pool 0x344832940 
ru_0_cc_12_idx_3: [ handle 0x7fa3e0f5ca00 0 12 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5ca00 ru 0 cc_idx 12 ] [nPoolIndex 3] mb pool 0x344832580 
ru_0_cc_13_idx_2: [ handle 0x7fa3e0f5cb00 0 13 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5cb00 ru 0 cc_idx 13 ] [nPoolIndex 2] mb pool 0x3448321c0 
ru_0_cc_13_idx_3: [ handle 0x7fa3e0f5cb00 0 13 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5cb00 ru 0 cc_idx 13 ] [nPoolIndex 3] mb pool 0x344834d00 
ru_0_cc_14_idx_2: [ handle 0x7fa3e0f5cc40 0 14 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5cc40 ru 0 cc_idx 14 ] [nPoolIndex 2] mb pool 0x344834940 
ru_0_cc_14_idx_3: [ handle 0x7fa3e0f5cc40 0 14 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5cc40 ru 0 cc_idx 14 ] [nPoolIndex 3] mb pool 0x344834580 
ru_0_cc_15_idx_2: [ handle 0x7fa3e0f5cd40 0 15 ] [nPoolIndex 2] nNumberOfBuffers 1120 nBufferSize 56302 socket_id 0
CC:[ handle 0x7fa3e0f5cd40 ru 0 cc_idx 15 ] [nPoolIndex 2] mb pool 0x3448341c0 
ru_0_cc_15_idx_3: [ handle 0x7fa3e0f5cd40 0 15 ] [nPoolIndex 3] nNumberOfBuffers 1120 nBufferSize 4976 socket_id 0
CC:[ handle 0x7fa3e0f5cd40 ru 0 cc_idx 15 ] [nPoolIndex 3] mb pool 0x344836d00 
ru_0_cc_0_idx_4: [ handle 0x7fa1d728c540 0 0 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa1d728c540 ru 0 cc_idx 0 ] [nPoolIndex 4] mb pool 0x344836940 
ru_0_cc_1_idx_4: [ handle 0x7fa1d728c640 0 1 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa1d728c640 ru 0 cc_idx 1 ] [nPoolIndex 4] mb pool 0x344836580 
ru_0_cc_2_idx_4: [ handle 0x7fa1d728c780 0 2 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa1d728c780 ru 0 cc_idx 2 ] [nPoolIndex 4] mb pool 0x3448361c0 
ru_0_cc_3_idx_4: [ handle 0x7fa1d728c880 0 3 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa1d728c880 ru 0 cc_idx 3 ] [nPoolIndex 4] mb pool 0x344838d00 
ru_0_cc_4_idx_4: [ handle 0x7fa1d728c9c0 0 4 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa1d728c9c0 ru 0 cc_idx 4 ] [nPoolIndex 4] mb pool 0x344838940 
ru_0_cc_5_idx_4: [ handle 0x7fa1d728cac0 0 5 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa1d728cac0 ru 0 cc_idx 5 ] [nPoolIndex 4] mb pool 0x344838580 
ru_0_cc_6_idx_4: [ handle 0x7fa1d728cc00 0 6 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa1d728cc00 ru 0 cc_idx 6 ] [nPoolIndex 4] mb pool 0x3448381c0 
ru_0_cc_7_idx_4: [ handle 0x7fa1d728cd00 0 7 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa1d728cd00 ru 0 cc_idx 7 ] [nPoolIndex 4] mb pool 0x34483ad00 
ru_0_cc_8_idx_4: [ handle 0x7fa1d728ce40 0 8 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa1d728ce40 ru 0 cc_idx 8 ] [nPoolIndex 4] mb pool 0x34483a940 
ru_0_cc_9_idx_4: [ handle 0x7fa3e0f5c680 0 9 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa3e0f5c680 ru 0 cc_idx 9 ] [nPoolIndex 4] mb pool 0x34483a580 
ru_0_cc_10_idx_4: [ handle 0x7fa3e0f5c7c0 0 10 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa3e0f5c7c0 ru 0 cc_idx 10 ] [nPoolIndex 4] mb pool 0x34483a1c0 
ru_0_cc_11_idx_4: [ handle 0x7fa3e0f5c8c0 0 11 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa3e0f5c8c0 ru 0 cc_idx 11 ] [nPoolIndex 4] mb pool 0x34483cd00 
ru_0_cc_12_idx_4: [ handle 0x7fa3e0f5ca00 0 12 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa3e0f5ca00 ru 0 cc_idx 12 ] [nPoolIndex 4] mb pool 0x34483c940 
ru_0_cc_13_idx_4: [ handle 0x7fa3e0f5cb00 0 13 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa3e0f5cb00 ru 0 cc_idx 13 ] [nPoolIndex 4] mb pool 0x34483c580 
ru_0_cc_14_idx_4: [ handle 0x7fa3e0f5cc40 0 14 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa3e0f5cc40 ru 0 cc_idx 14 ] [nPoolIndex 4] mb pool 0x34483c1c0 
ru_0_cc_15_idx_4: [ handle 0x7fa3e0f5cd40 0 15 ] [nPoolIndex 4] nNumberOfBuffers 1120 nBufferSize 8192 socket_id 0
CC:[ handle 0x7fa3e0f5cd40 ru 0 cc_idx 15 ] [nPoolIndex 4] mb pool 0x34483ed00 
port [0] gnb_io_xran_init_cp
port [0] init xran successfully
O-DU: XRAN start time: 02/21/22 03:23:27.801550379 UTC [1000]
O-DU: thread_run start time: 02/21/22 03:23:28.000000012 UTC [1000]
