{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652700761391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652700761391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 14:32:41 2022 " "Processing started: Mon May 16 14:32:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652700761391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652700761391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off state_automaton -c state_automaton " "Command: quartus_map --read_settings_files=on --write_settings_files=off state_automaton -c state_automaton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652700761391 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652700761589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_automaton.v 1 1 " "Found 1 design units, including 1 entities, in source file state_automaton.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_automaton " "Found entity 1: state_automaton" {  } { { "state_automaton.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/state_automaton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652700761612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652700761612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automaton_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file automaton_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 automaton_wrap " "Found entity 1: automaton_wrap" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652700761614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652700761614 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pressed state_automaton.v(15) " "Verilog HDL Implicit Net warning at state_automaton.v(15): created implicit net for \"pressed\"" {  } { { "state_automaton.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/state_automaton.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652700761614 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_key state_automaton.v(16) " "Verilog HDL Implicit Net warning at state_automaton.v(16): created implicit net for \"reset_key\"" {  } { { "state_automaton.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/state_automaton.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652700761614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "automaton_wrap " "Elaborating entity \"automaton_wrap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652700761630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_automaton state_automaton:init_1 " "Elaborating entity \"state_automaton\" for hierarchy \"state_automaton:init_1\"" {  } { { "automaton_wrap.v" "init_1" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652700761631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 state_automaton.v(30) " "Verilog HDL assignment warning at state_automaton.v(30): truncated value with size 32 to match size of target (3)" {  } { { "state_automaton.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/state_automaton.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652700761632 "|automaton_wrap|state_automaton:init_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 state_automaton.v(35) " "Verilog HDL assignment warning at state_automaton.v(35): truncated value with size 32 to match size of target (3)" {  } { { "state_automaton.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/state_automaton.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652700761633 "|automaton_wrap|state_automaton:init_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 state_automaton.v(40) " "Verilog HDL assignment warning at state_automaton.v(40): truncated value with size 32 to match size of target (3)" {  } { { "state_automaton.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/state_automaton.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652700761633 "|automaton_wrap|state_automaton:init_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 state_automaton.v(41) " "Verilog HDL assignment warning at state_automaton.v(41): truncated value with size 32 to match size of target (3)" {  } { { "state_automaton.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/state_automaton.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652700761633 "|automaton_wrap|state_automaton:init_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 state_automaton.v(45) " "Verilog HDL assignment warning at state_automaton.v(45): truncated value with size 32 to match size of target (3)" {  } { { "state_automaton.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/state_automaton.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652700761633 "|automaton_wrap|state_automaton:init_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 state_automaton.v(46) " "Verilog HDL assignment warning at state_automaton.v(46): truncated value with size 32 to match size of target (3)" {  } { { "state_automaton.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/state_automaton.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652700761633 "|automaton_wrap|state_automaton:init_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 state_automaton.v(50) " "Verilog HDL assignment warning at state_automaton.v(50): truncated value with size 32 to match size of target (3)" {  } { { "state_automaton.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/state_automaton.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652700761633 "|automaton_wrap|state_automaton:init_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 state_automaton.v(55) " "Verilog HDL assignment warning at state_automaton.v(55): truncated value with size 32 to match size of target (3)" {  } { { "state_automaton.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/state_automaton.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652700761633 "|automaton_wrap|state_automaton:init_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 state_automaton.v(60) " "Verilog HDL assignment warning at state_automaton.v(60): truncated value with size 32 to match size of target (3)" {  } { { "state_automaton.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/state_automaton.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652700761633 "|automaton_wrap|state_automaton:init_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 state_automaton.v(61) " "Verilog HDL assignment warning at state_automaton.v(61): truncated value with size 32 to match size of target (3)" {  } { { "state_automaton.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/state_automaton.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1652700761633 "|automaton_wrap|state_automaton:init_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1652700761790 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1652700761803 "|automaton_wrap|HEX0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1652700761803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652700761906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652700761906 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652700761922 "|automaton_wrap|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652700761922 "|automaton_wrap|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "automaton_wrap.v" "" { Text "E:/Cvartus/Projects/Lab6_state_automaton/automaton_wrap.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652700761922 "|automaton_wrap|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1652700761922 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652700761922 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652700761922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652700761922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652700761922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652700761936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 14:32:41 2022 " "Processing ended: Mon May 16 14:32:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652700761936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652700761936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652700761936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652700761936 ""}
